

================================================================
== Vitis HLS Report for 'slide_window'
================================================================
* Date:           Mon Nov 18 23:56:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.801 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  30.000 ns|  30.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%line_buff_2_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_2_offset" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 6 'read' 'line_buff_2_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%line_buff_1_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_1_offset" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 7 'read' 'line_buff_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%line_buff_0_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %line_buff_0_offset" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 8 'read' 'line_buff_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln984 = zext i3 %line_buff_2_offset_read" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 9 'zext' 'zext_ln984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (4.52ns)   --->   "%mul_ln984 = mul i12 %zext_ln984, i12 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 10 'mul' 'mul_ln984' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln984_1 = zext i3 %line_buff_1_offset_read" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 11 'zext' 'zext_ln984_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (4.52ns)   --->   "%mul_ln984_1 = mul i12 %zext_ln984_1, i12 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 12 'mul' 'mul_ln984_1' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln984_2 = zext i3 %line_buff_0_offset_read" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 13 'zext' 'zext_ln984_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (4.52ns)   --->   "%mul_ln984_2 = mul i12 %zext_ln984_2, i12 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 14 'mul' 'mul_ln984_2' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%conv_count_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %conv_count" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 15 'read' 'conv_count_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln984_3 = zext i9 %conv_count_read" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 16 'zext' 'zext_ln984_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%add_ln984 = add i12 %mul_ln984_2, i12 %zext_ln984_3" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 17 'add' 'add_ln984' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln984_4 = zext i12 %add_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 18 'zext' 'zext_ln984_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%line_buff_0_addr = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_4" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 19 'getelementptr' 'line_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.54ns)   --->   "%add_ln984_1 = add i12 %mul_ln984_1, i12 %zext_ln984_3" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 20 'add' 'add_ln984_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln984_5 = zext i12 %add_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 21 'zext' 'zext_ln984_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%line_buff_1_addr = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_5" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 22 'getelementptr' 'line_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%add_ln984_2 = add i12 %mul_ln984, i12 %zext_ln984_3" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 23 'add' 'add_ln984_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln984_6 = zext i12 %add_ln984_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 24 'zext' 'zext_ln984_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%line_buff_2_addr = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_6" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 25 'getelementptr' 'line_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%kernel_window_val_V = load i12 %line_buff_0_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 26 'load' 'kernel_window_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln262 = add i9 %conv_count_read, i9 1" [src/yolo_conv.cpp:262]   --->   Operation 27 'add' 'add_ln262' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%kernel_window_val_V_3 = load i12 %line_buff_1_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 28 'load' 'kernel_window_val_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%kernel_window_val_V_6 = load i12 %line_buff_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 29 'load' 'kernel_window_val_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%kernel_window_val_V = load i12 %line_buff_0_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 30 'load' 'kernel_window_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln984_7 = zext i9 %add_ln262" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 31 'zext' 'zext_ln984_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln984_3 = add i12 %mul_ln984_2, i12 %zext_ln984_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 32 'add' 'add_ln984_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln984_8 = zext i12 %add_ln984_3" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 33 'zext' 'zext_ln984_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%line_buff_0_addr_1 = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_8" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 34 'getelementptr' 'line_buff_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.54ns)   --->   "%add_ln984_4 = add i12 %mul_ln984_1, i12 %zext_ln984_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 35 'add' 'add_ln984_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln984_9 = zext i12 %add_ln984_4" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 36 'zext' 'zext_ln984_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%line_buff_1_addr_1 = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_9" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 37 'getelementptr' 'line_buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln984_5 = add i12 %mul_ln984, i12 %zext_ln984_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 38 'add' 'add_ln984_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln984_10 = zext i12 %add_ln984_5" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 39 'zext' 'zext_ln984_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%line_buff_2_addr_1 = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_10" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 40 'getelementptr' 'line_buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%kernel_window_val_V_1 = load i12 %line_buff_0_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 41 'load' 'kernel_window_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln262_1 = add i9 %conv_count_read, i9 2" [src/yolo_conv.cpp:262]   --->   Operation 42 'add' 'add_ln262_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln984_11 = zext i9 %add_ln262_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 43 'zext' 'zext_ln984_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%add_ln984_6 = add i12 %mul_ln984_2, i12 %zext_ln984_11" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 44 'add' 'add_ln984_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.54ns)   --->   "%add_ln984_7 = add i12 %mul_ln984_1, i12 %zext_ln984_11" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 45 'add' 'add_ln984_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.54ns)   --->   "%add_ln984_8 = add i12 %mul_ln984, i12 %zext_ln984_11" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 46 'add' 'add_ln984_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%kernel_window_val_V_3 = load i12 %line_buff_1_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 47 'load' 'kernel_window_val_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%kernel_window_val_V_4 = load i12 %line_buff_1_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 48 'load' 'kernel_window_val_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%kernel_window_val_V_6 = load i12 %line_buff_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 49 'load' 'kernel_window_val_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%kernel_window_val_V_7 = load i12 %line_buff_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 50 'load' 'kernel_window_val_V_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%kernel_window_val_V_1 = load i12 %line_buff_0_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 51 'load' 'kernel_window_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln984_12 = zext i12 %add_ln984_6" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 52 'zext' 'zext_ln984_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%line_buff_0_addr_2 = getelementptr i16 %line_buff_0, i64 0, i64 %zext_ln984_12" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 53 'getelementptr' 'line_buff_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln984_13 = zext i12 %add_ln984_7" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 54 'zext' 'zext_ln984_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%line_buff_1_addr_2 = getelementptr i16 %line_buff_1, i64 0, i64 %zext_ln984_13" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 55 'getelementptr' 'line_buff_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln984_14 = zext i12 %add_ln984_8" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 56 'zext' 'zext_ln984_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%line_buff_2_addr_2 = getelementptr i16 %line_buff_2, i64 0, i64 %zext_ln984_14" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 57 'getelementptr' 'line_buff_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%kernel_window_val_V_2 = load i12 %line_buff_0_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 58 'load' 'kernel_window_val_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%kernel_window_val_V_4 = load i12 %line_buff_1_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 59 'load' 'kernel_window_val_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%kernel_window_val_V_5 = load i12 %line_buff_1_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 60 'load' 'kernel_window_val_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%kernel_window_val_V_7 = load i12 %line_buff_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 61 'load' 'kernel_window_val_V_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%kernel_window_val_V_8 = load i12 %line_buff_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 62 'load' 'kernel_window_val_V_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%kernel_window_val_V_2 = load i12 %line_buff_0_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 66 'load' 'kernel_window_val_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%kernel_window_val_V_5 = load i12 %line_buff_1_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 67 'load' 'kernel_window_val_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%kernel_window_val_V_8 = load i12 %line_buff_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 68 'load' 'kernel_window_val_V_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%mrv = insertvalue i144 <undef>, i16 %kernel_window_val_V" [src/yolo_conv.cpp:267]   --->   Operation 69 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i144 %mrv, i16 %kernel_window_val_V_1" [src/yolo_conv.cpp:267]   --->   Operation 70 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i144 %mrv_1, i16 %kernel_window_val_V_2" [src/yolo_conv.cpp:267]   --->   Operation 71 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i144 %mrv_2, i16 %kernel_window_val_V_3" [src/yolo_conv.cpp:267]   --->   Operation 72 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i144 %mrv_3, i16 %kernel_window_val_V_4" [src/yolo_conv.cpp:267]   --->   Operation 73 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i144 %mrv_4, i16 %kernel_window_val_V_5" [src/yolo_conv.cpp:267]   --->   Operation 74 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i144 %mrv_5, i16 %kernel_window_val_V_6" [src/yolo_conv.cpp:267]   --->   Operation 75 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i144 %mrv_6, i16 %kernel_window_val_V_7" [src/yolo_conv.cpp:267]   --->   Operation 76 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i144 %mrv_7, i16 %kernel_window_val_V_8" [src/yolo_conv.cpp:267]   --->   Operation 77 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln267 = ret i144 %mrv_8" [src/yolo_conv.cpp:267]   --->   Operation 78 'ret' 'ret_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.5ns, clock uncertainty: 2.03ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	wire read operation ('line_buff_2_offset_read', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) on port 'line_buff_2_offset' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [11]  (0 ns)
	'mul' operation ('mul_ln984', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [16]  (4.52 ns)

 <State 2>: 4.8ns
The critical path consists of the following:
	wire read operation ('conv_count_read', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) on port 'conv_count' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [14]  (0 ns)
	'add' operation ('add_ln984', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [22]  (1.55 ns)
	'getelementptr' operation ('line_buff_0_addr', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [24]  (0 ns)
	'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_0' [31]  (3.25 ns)

 <State 3>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln984_3', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [34]  (1.55 ns)
	'getelementptr' operation ('line_buff_0_addr_1', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [36]  (0 ns)
	'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_0' [43]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_0' [43]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_0' [55]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
