/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000041
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set ADC_intClock__DIV_ID, 0x00000041
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set ADC_intClock__PA_DIV_ID, 0x000000FF
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x8000
.set ADC_IRQ__INTC_NUMBER, 15
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Echo */
.set Echo__0__DR, CYREG_GPIO_PRT1_DR
.set Echo__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Echo__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Echo__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Echo__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Echo__0__HSIOM_MASK, 0x0000F000
.set Echo__0__HSIOM_SHIFT, 12
.set Echo__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Echo__0__INTR, CYREG_GPIO_PRT1_INTR
.set Echo__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Echo__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Echo__0__MASK, 0x08
.set Echo__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Echo__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Echo__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Echo__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Echo__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Echo__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Echo__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Echo__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Echo__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Echo__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Echo__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Echo__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Echo__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Echo__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Echo__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Echo__0__PC, CYREG_GPIO_PRT1_PC
.set Echo__0__PC2, CYREG_GPIO_PRT1_PC2
.set Echo__0__PORT, 1
.set Echo__0__PS, CYREG_GPIO_PRT1_PS
.set Echo__0__SHIFT, 3
.set Echo__DR, CYREG_GPIO_PRT1_DR
.set Echo__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Echo__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Echo__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Echo__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Echo__INTR, CYREG_GPIO_PRT1_INTR
.set Echo__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Echo__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Echo__MASK, 0x08
.set Echo__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Echo__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Echo__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Echo__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Echo__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Echo__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Echo__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Echo__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Echo__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Echo__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Echo__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Echo__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Echo__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Echo__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Echo__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Echo__PC, CYREG_GPIO_PRT1_PC
.set Echo__PC2, CYREG_GPIO_PRT1_PC2
.set Echo__PORT, 1
.set Echo__PS, CYREG_GPIO_PRT1_PS
.set Echo__SHIFT, 3

/* Clock */
.set Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL9
.set Clock__DIV_ID, 0x00000042
.set Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock__PA_DIV_ID, 0x000000FF
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set Clock_1__DIV_ID, 0x00000043
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_1__PA_DIV_ID, 0x000000FF
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock_2__DIV_ID, 0x00000040
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_2__PA_DIV_ID, 0x000000FF

/* PWM_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_2 */
.set PWM_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_3 */
.set PWM_3_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set PWM_3_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set PWM_3_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set PWM_3_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set PWM_3_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set PWM_3_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set PWM_3_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set PWM_3_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set PWM_3_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_A */
.set PWM_A__0__DR, CYREG_GPIO_PRT0_DR
.set PWM_A__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PWM_A__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PWM_A__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PWM_A__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWM_A__0__HSIOM_MASK, 0x0000000F
.set PWM_A__0__HSIOM_SHIFT, 0
.set PWM_A__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM_A__0__INTR, CYREG_GPIO_PRT0_INTR
.set PWM_A__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM_A__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PWM_A__0__MASK, 0x01
.set PWM_A__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set PWM_A__0__OUT_SEL_SHIFT, 0
.set PWM_A__0__OUT_SEL_VAL, 1
.set PWM_A__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM_A__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM_A__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM_A__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM_A__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM_A__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM_A__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM_A__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM_A__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM_A__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM_A__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM_A__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM_A__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM_A__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM_A__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM_A__0__PC, CYREG_GPIO_PRT0_PC
.set PWM_A__0__PC2, CYREG_GPIO_PRT0_PC2
.set PWM_A__0__PORT, 0
.set PWM_A__0__PS, CYREG_GPIO_PRT0_PS
.set PWM_A__0__SHIFT, 0
.set PWM_A__DR, CYREG_GPIO_PRT0_DR
.set PWM_A__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PWM_A__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PWM_A__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PWM_A__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM_A__INTR, CYREG_GPIO_PRT0_INTR
.set PWM_A__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM_A__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PWM_A__MASK, 0x01
.set PWM_A__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM_A__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM_A__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM_A__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM_A__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM_A__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM_A__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM_A__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM_A__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM_A__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM_A__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM_A__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM_A__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM_A__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM_A__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM_A__PC, CYREG_GPIO_PRT0_PC
.set PWM_A__PC2, CYREG_GPIO_PRT0_PC2
.set PWM_A__PORT, 0
.set PWM_A__PS, CYREG_GPIO_PRT0_PS
.set PWM_A__SHIFT, 0

/* PWM_B */
.set PWM_B__0__DR, CYREG_GPIO_PRT0_DR
.set PWM_B__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PWM_B__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PWM_B__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PWM_B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWM_B__0__HSIOM_MASK, 0x0000F000
.set PWM_B__0__HSIOM_SHIFT, 12
.set PWM_B__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM_B__0__INTR, CYREG_GPIO_PRT0_INTR
.set PWM_B__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM_B__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PWM_B__0__MASK, 0x08
.set PWM_B__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set PWM_B__0__OUT_SEL_SHIFT, 6
.set PWM_B__0__OUT_SEL_VAL, 0
.set PWM_B__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM_B__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM_B__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM_B__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM_B__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM_B__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM_B__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM_B__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM_B__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM_B__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM_B__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM_B__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM_B__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM_B__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM_B__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM_B__0__PC, CYREG_GPIO_PRT0_PC
.set PWM_B__0__PC2, CYREG_GPIO_PRT0_PC2
.set PWM_B__0__PORT, 0
.set PWM_B__0__PS, CYREG_GPIO_PRT0_PS
.set PWM_B__0__SHIFT, 3
.set PWM_B__DR, CYREG_GPIO_PRT0_DR
.set PWM_B__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PWM_B__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PWM_B__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PWM_B__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM_B__INTR, CYREG_GPIO_PRT0_INTR
.set PWM_B__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM_B__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PWM_B__MASK, 0x08
.set PWM_B__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM_B__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM_B__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM_B__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM_B__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM_B__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM_B__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM_B__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM_B__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM_B__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM_B__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM_B__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM_B__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM_B__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM_B__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM_B__PC, CYREG_GPIO_PRT0_PC
.set PWM_B__PC2, CYREG_GPIO_PRT0_PC2
.set PWM_B__PORT, 0
.set PWM_B__PS, CYREG_GPIO_PRT0_PS
.set PWM_B__SHIFT, 3

/* Pin_IR */
.set Pin_IR__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_IR__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_IR__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_IR__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_IR__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_IR__0__HSIOM_MASK, 0x0000000F
.set Pin_IR__0__HSIOM_SHIFT, 0
.set Pin_IR__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_IR__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_IR__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_IR__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_IR__0__MASK, 0x01
.set Pin_IR__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_IR__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_IR__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_IR__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_IR__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_IR__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_IR__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_IR__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_IR__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_IR__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_IR__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_IR__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_IR__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_IR__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_IR__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_IR__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_IR__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_IR__0__PORT, 3
.set Pin_IR__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_IR__0__SHIFT, 0
.set Pin_IR__DR, CYREG_GPIO_PRT3_DR
.set Pin_IR__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_IR__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_IR__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_IR__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_IR__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_IR__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_IR__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_IR__MASK, 0x01
.set Pin_IR__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_IR__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_IR__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_IR__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_IR__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_IR__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_IR__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_IR__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_IR__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_IR__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_IR__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_IR__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_IR__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_IR__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_IR__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_IR__PC, CYREG_GPIO_PRT3_PC
.set Pin_IR__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_IR__PORT, 3
.set Pin_IR__PS, CYREG_GPIO_PRT3_PS
.set Pin_IR__SHIFT, 0

/* Counter */
.set Counter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Counter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Counter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Counter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Counter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Counter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Counter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Counter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Counter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Counter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Counter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Counter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Counter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
.set Counter_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Counter_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Counter_Int__INTC_MASK, 0x20000
.set Counter_Int__INTC_NUMBER, 17
.set Counter_Int__INTC_PRIOR_MASK, 0xC000
.set Counter_Int__INTC_PRIOR_NUM, 3
.set Counter_Int__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set Counter_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Counter_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Trigger */
.set Trigger__0__DR, CYREG_GPIO_PRT1_DR
.set Trigger__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Trigger__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Trigger__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Trigger__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Trigger__0__HSIOM_MASK, 0x00000F00
.set Trigger__0__HSIOM_SHIFT, 8
.set Trigger__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Trigger__0__INTR, CYREG_GPIO_PRT1_INTR
.set Trigger__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Trigger__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Trigger__0__MASK, 0x04
.set Trigger__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Trigger__0__OUT_SEL_SHIFT, 4
.set Trigger__0__OUT_SEL_VAL, 2
.set Trigger__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Trigger__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Trigger__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Trigger__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Trigger__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Trigger__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Trigger__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Trigger__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Trigger__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Trigger__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Trigger__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Trigger__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Trigger__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Trigger__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Trigger__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Trigger__0__PC, CYREG_GPIO_PRT1_PC
.set Trigger__0__PC2, CYREG_GPIO_PRT1_PC2
.set Trigger__0__PORT, 1
.set Trigger__0__PS, CYREG_GPIO_PRT1_PS
.set Trigger__0__SHIFT, 2
.set Trigger__DR, CYREG_GPIO_PRT1_DR
.set Trigger__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Trigger__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Trigger__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Trigger__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Trigger__INTR, CYREG_GPIO_PRT1_INTR
.set Trigger__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Trigger__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Trigger__MASK, 0x04
.set Trigger__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Trigger__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Trigger__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Trigger__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Trigger__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Trigger__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Trigger__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Trigger__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Trigger__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Trigger__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Trigger__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Trigger__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Trigger__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Trigger__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Trigger__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Trigger__PC, CYREG_GPIO_PRT1_PC
.set Trigger__PC2, CYREG_GPIO_PRT1_PC2
.set Trigger__PORT, 1
.set Trigger__PS, CYREG_GPIO_PRT1_PS
.set Trigger__SHIFT, 2

/* Pin_Azul */
.set Pin_Azul__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_Azul__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Azul__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Azul__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Azul__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Azul__0__HSIOM_MASK, 0xF0000000
.set Pin_Azul__0__HSIOM_SHIFT, 28
.set Pin_Azul__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Azul__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Azul__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Azul__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Azul__0__MASK, 0x80
.set Pin_Azul__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_Azul__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_Azul__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_Azul__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_Azul__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_Azul__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_Azul__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_Azul__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_Azul__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_Azul__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_Azul__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_Azul__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_Azul__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_Azul__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_Azul__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_Azul__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_Azul__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Azul__0__PORT, 3
.set Pin_Azul__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_Azul__0__SHIFT, 7
.set Pin_Azul__DR, CYREG_GPIO_PRT3_DR
.set Pin_Azul__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Azul__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Azul__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Azul__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Azul__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Azul__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Azul__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Azul__MASK, 0x80
.set Pin_Azul__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_Azul__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_Azul__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_Azul__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_Azul__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_Azul__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_Azul__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_Azul__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_Azul__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_Azul__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_Azul__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_Azul__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_Azul__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_Azul__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_Azul__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_Azul__PC, CYREG_GPIO_PRT3_PC
.set Pin_Azul__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Azul__PORT, 3
.set Pin_Azul__PS, CYREG_GPIO_PRT3_PS
.set Pin_Azul__SHIFT, 7

/* Pin_Rojo */
.set Pin_Rojo__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_Rojo__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_Rojo__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_Rojo__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_Rojo__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_Rojo__0__HSIOM_MASK, 0x0F000000
.set Pin_Rojo__0__HSIOM_SHIFT, 24
.set Pin_Rojo__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Rojo__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_Rojo__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Rojo__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_Rojo__0__MASK, 0x40
.set Pin_Rojo__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_Rojo__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_Rojo__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_Rojo__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_Rojo__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_Rojo__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_Rojo__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_Rojo__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_Rojo__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_Rojo__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_Rojo__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_Rojo__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_Rojo__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_Rojo__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_Rojo__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_Rojo__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_Rojo__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_Rojo__0__PORT, 2
.set Pin_Rojo__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_Rojo__0__SHIFT, 6
.set Pin_Rojo__DR, CYREG_GPIO_PRT2_DR
.set Pin_Rojo__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_Rojo__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_Rojo__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_Rojo__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Rojo__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_Rojo__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Rojo__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_Rojo__MASK, 0x40
.set Pin_Rojo__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_Rojo__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_Rojo__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_Rojo__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_Rojo__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_Rojo__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_Rojo__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_Rojo__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_Rojo__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_Rojo__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_Rojo__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_Rojo__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_Rojo__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_Rojo__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_Rojo__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_Rojo__PC, CYREG_GPIO_PRT2_PC
.set Pin_Rojo__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_Rojo__PORT, 2
.set Pin_Rojo__PS, CYREG_GPIO_PRT2_PS
.set Pin_Rojo__SHIFT, 6

/* Pin_Verde */
.set Pin_Verde__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_Verde__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Verde__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Verde__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Verde__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_Verde__0__HSIOM_MASK, 0x0F000000
.set Pin_Verde__0__HSIOM_SHIFT, 24
.set Pin_Verde__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Verde__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Verde__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Verde__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Verde__0__MASK, 0x40
.set Pin_Verde__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_Verde__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_Verde__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_Verde__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_Verde__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_Verde__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_Verde__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_Verde__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_Verde__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_Verde__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_Verde__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_Verde__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_Verde__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_Verde__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_Verde__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_Verde__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_Verde__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Verde__0__PORT, 3
.set Pin_Verde__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_Verde__0__SHIFT, 6
.set Pin_Verde__DR, CYREG_GPIO_PRT3_DR
.set Pin_Verde__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_Verde__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_Verde__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_Verde__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Verde__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_Verde__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_Verde__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_Verde__MASK, 0x40
.set Pin_Verde__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_Verde__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_Verde__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_Verde__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_Verde__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_Verde__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_Verde__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_Verde__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_Verde__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_Verde__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_Verde__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_Verde__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_Verde__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_Verde__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_Verde__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_Verde__PC, CYREG_GPIO_PRT3_PC
.set Pin_Verde__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_Verde__PORT, 3
.set Pin_Verde__PS, CYREG_GPIO_PRT3_PS
.set Pin_Verde__SHIFT, 6

/* Pin_MotorA_A */
.set Pin_MotorA_A__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_MotorA_A__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_MotorA_A__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_MotorA_A__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_MotorA_A__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_MotorA_A__0__HSIOM_MASK, 0x00000F00
.set Pin_MotorA_A__0__HSIOM_SHIFT, 8
.set Pin_MotorA_A__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorA_A__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_MotorA_A__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorA_A__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_MotorA_A__0__MASK, 0x04
.set Pin_MotorA_A__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_MotorA_A__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_MotorA_A__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_MotorA_A__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_MotorA_A__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_MotorA_A__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_MotorA_A__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_MotorA_A__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_MotorA_A__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_MotorA_A__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_MotorA_A__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_MotorA_A__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_MotorA_A__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_MotorA_A__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_MotorA_A__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_MotorA_A__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_MotorA_A__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_MotorA_A__0__PORT, 0
.set Pin_MotorA_A__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_MotorA_A__0__SHIFT, 2
.set Pin_MotorA_A__DR, CYREG_GPIO_PRT0_DR
.set Pin_MotorA_A__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_MotorA_A__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_MotorA_A__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_MotorA_A__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorA_A__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_MotorA_A__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorA_A__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_MotorA_A__MASK, 0x04
.set Pin_MotorA_A__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_MotorA_A__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_MotorA_A__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_MotorA_A__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_MotorA_A__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_MotorA_A__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_MotorA_A__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_MotorA_A__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_MotorA_A__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_MotorA_A__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_MotorA_A__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_MotorA_A__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_MotorA_A__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_MotorA_A__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_MotorA_A__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_MotorA_A__PC, CYREG_GPIO_PRT0_PC
.set Pin_MotorA_A__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_MotorA_A__PORT, 0
.set Pin_MotorA_A__PS, CYREG_GPIO_PRT0_PS
.set Pin_MotorA_A__SHIFT, 2

/* Pin_MotorA_R */
.set Pin_MotorA_R__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_MotorA_R__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_MotorA_R__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_MotorA_R__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_MotorA_R__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_MotorA_R__0__HSIOM_MASK, 0x000000F0
.set Pin_MotorA_R__0__HSIOM_SHIFT, 4
.set Pin_MotorA_R__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorA_R__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_MotorA_R__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorA_R__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_MotorA_R__0__MASK, 0x02
.set Pin_MotorA_R__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_MotorA_R__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_MotorA_R__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_MotorA_R__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_MotorA_R__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_MotorA_R__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_MotorA_R__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_MotorA_R__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_MotorA_R__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_MotorA_R__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_MotorA_R__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_MotorA_R__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_MotorA_R__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_MotorA_R__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_MotorA_R__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_MotorA_R__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_MotorA_R__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_MotorA_R__0__PORT, 0
.set Pin_MotorA_R__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_MotorA_R__0__SHIFT, 1
.set Pin_MotorA_R__DR, CYREG_GPIO_PRT0_DR
.set Pin_MotorA_R__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_MotorA_R__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_MotorA_R__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_MotorA_R__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorA_R__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_MotorA_R__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorA_R__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_MotorA_R__MASK, 0x02
.set Pin_MotorA_R__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_MotorA_R__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_MotorA_R__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_MotorA_R__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_MotorA_R__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_MotorA_R__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_MotorA_R__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_MotorA_R__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_MotorA_R__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_MotorA_R__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_MotorA_R__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_MotorA_R__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_MotorA_R__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_MotorA_R__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_MotorA_R__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_MotorA_R__PC, CYREG_GPIO_PRT0_PC
.set Pin_MotorA_R__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_MotorA_R__PORT, 0
.set Pin_MotorA_R__PS, CYREG_GPIO_PRT0_PS
.set Pin_MotorA_R__SHIFT, 1

/* Pin_MotorB_A */
.set Pin_MotorB_A__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_MotorB_A__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_MotorB_A__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_MotorB_A__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_MotorB_A__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_MotorB_A__0__HSIOM_MASK, 0x00F00000
.set Pin_MotorB_A__0__HSIOM_SHIFT, 20
.set Pin_MotorB_A__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorB_A__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_MotorB_A__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorB_A__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_MotorB_A__0__MASK, 0x20
.set Pin_MotorB_A__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_MotorB_A__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_MotorB_A__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_MotorB_A__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_MotorB_A__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_MotorB_A__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_MotorB_A__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_MotorB_A__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_MotorB_A__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_MotorB_A__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_MotorB_A__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_MotorB_A__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_MotorB_A__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_MotorB_A__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_MotorB_A__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_MotorB_A__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_MotorB_A__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_MotorB_A__0__PORT, 0
.set Pin_MotorB_A__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_MotorB_A__0__SHIFT, 5
.set Pin_MotorB_A__DR, CYREG_GPIO_PRT0_DR
.set Pin_MotorB_A__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_MotorB_A__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_MotorB_A__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_MotorB_A__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorB_A__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_MotorB_A__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorB_A__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_MotorB_A__MASK, 0x20
.set Pin_MotorB_A__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_MotorB_A__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_MotorB_A__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_MotorB_A__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_MotorB_A__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_MotorB_A__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_MotorB_A__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_MotorB_A__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_MotorB_A__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_MotorB_A__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_MotorB_A__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_MotorB_A__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_MotorB_A__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_MotorB_A__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_MotorB_A__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_MotorB_A__PC, CYREG_GPIO_PRT0_PC
.set Pin_MotorB_A__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_MotorB_A__PORT, 0
.set Pin_MotorB_A__PS, CYREG_GPIO_PRT0_PS
.set Pin_MotorB_A__SHIFT, 5

/* Pin_MotorB_R */
.set Pin_MotorB_R__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_MotorB_R__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_MotorB_R__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_MotorB_R__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_MotorB_R__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_MotorB_R__0__HSIOM_MASK, 0x000F0000
.set Pin_MotorB_R__0__HSIOM_SHIFT, 16
.set Pin_MotorB_R__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorB_R__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_MotorB_R__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorB_R__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_MotorB_R__0__MASK, 0x10
.set Pin_MotorB_R__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_MotorB_R__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_MotorB_R__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_MotorB_R__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_MotorB_R__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_MotorB_R__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_MotorB_R__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_MotorB_R__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_MotorB_R__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_MotorB_R__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_MotorB_R__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_MotorB_R__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_MotorB_R__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_MotorB_R__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_MotorB_R__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_MotorB_R__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_MotorB_R__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_MotorB_R__0__PORT, 0
.set Pin_MotorB_R__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_MotorB_R__0__SHIFT, 4
.set Pin_MotorB_R__DR, CYREG_GPIO_PRT0_DR
.set Pin_MotorB_R__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_MotorB_R__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_MotorB_R__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_MotorB_R__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorB_R__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_MotorB_R__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_MotorB_R__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_MotorB_R__MASK, 0x10
.set Pin_MotorB_R__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_MotorB_R__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_MotorB_R__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_MotorB_R__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_MotorB_R__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_MotorB_R__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_MotorB_R__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_MotorB_R__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_MotorB_R__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_MotorB_R__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_MotorB_R__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_MotorB_R__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_MotorB_R__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_MotorB_R__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_MotorB_R__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_MotorB_R__PC, CYREG_GPIO_PRT0_PC
.set Pin_MotorB_R__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_MotorB_R__PORT, 0
.set Pin_MotorB_R__PS, CYREG_GPIO_PRT0_PS
.set Pin_MotorB_R__SHIFT, 4

/* Pin_Zumbador */
.set Pin_Zumbador__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Zumbador__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Zumbador__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Zumbador__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Zumbador__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Zumbador__0__HSIOM_MASK, 0x0000000F
.set Pin_Zumbador__0__HSIOM_SHIFT, 0
.set Pin_Zumbador__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Zumbador__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Zumbador__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Zumbador__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Zumbador__0__MASK, 0x01
.set Pin_Zumbador__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Zumbador__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Zumbador__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Zumbador__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Zumbador__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Zumbador__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Zumbador__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Zumbador__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Zumbador__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Zumbador__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Zumbador__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Zumbador__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Zumbador__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Zumbador__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Zumbador__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Zumbador__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Zumbador__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Zumbador__0__PORT, 1
.set Pin_Zumbador__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Zumbador__0__SHIFT, 0
.set Pin_Zumbador__DR, CYREG_GPIO_PRT1_DR
.set Pin_Zumbador__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Zumbador__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Zumbador__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Zumbador__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Zumbador__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Zumbador__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Zumbador__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Zumbador__MASK, 0x01
.set Pin_Zumbador__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Zumbador__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Zumbador__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Zumbador__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Zumbador__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Zumbador__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Zumbador__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Zumbador__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Zumbador__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Zumbador__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Zumbador__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Zumbador__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Zumbador__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Zumbador__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Zumbador__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Zumbador__PC, CYREG_GPIO_PRT1_PC
.set Pin_Zumbador__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Zumbador__PORT, 1
.set Pin_Zumbador__PS, CYREG_GPIO_PRT1_PS
.set Pin_Zumbador__SHIFT, 0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
