<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: VariableClockDividerPorts Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="UASAL Logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classVariableClockDividerPorts.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">VariableClockDividerPorts Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for VariableClockDividerPorts:</div>
<div class="dyncontent">
<div class="center"><img src="classVariableClockDividerPorts__inherit__graph.png" border="0" usemap="#aVariableClockDividerPorts_inherit__map" alt="Inheritance graph"/></div>
<map name="aVariableClockDividerPorts_inherit__map" id="aVariableClockDividerPorts_inherit__map">
<area shape="rect" title=" " alt="" coords="7,5,197,32"/>
<area shape="rect" href="classMain.html" title=" " alt="" coords="5,80,60,107"/>
<area shape="rect" href="classLtc2378AccumTrioPorts.html" title=" " alt="" coords="85,80,258,107"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for VariableClockDividerPorts:</div>
<div class="dyncontent">
<div class="center"><img src="classVariableClockDividerPorts__coll__graph.png" border="0" usemap="#aVariableClockDividerPorts_coll__map" alt="Collaboration graph"/></div>
<map name="aVariableClockDividerPorts_coll__map" id="aVariableClockDividerPorts_coll__map">
<area shape="rect" title=" " alt="" coords="133,139,324,165"/>
<area shape="rect" title=" " alt="" coords="5,5,84,32"/>
<area shape="rect" title=" " alt="" coords="109,5,167,32"/>
<area shape="rect" title=" " alt="" coords="300,5,339,32"/>
<area shape="rect" title=" " alt="" coords="427,5,470,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts_1_1VariableClockDivider.html">VariableClockDivider</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a241c3e72dd8024cc8ae831b1b2aed7db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#a241c3e72dd8024cc8ae831b1b2aed7db">STD_LOGIC_UNSIGNED</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ae00f3f04545af57582ff10609eee23e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a328c73179f2d206edbcc89efe2d779ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a3b8e4034d77aecc179eaa754227e27b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ab6afeb79cee6c62943c5cd580842a904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9406fa80338b3dc283daf476f82e2ea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abd8f52e80199144de1356e6e442e5632"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa5ba78429503871b8839c61caf563d62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00030">30</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ab6afeb79cee6c62943c5cd580842a904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6afeb79cee6c62943c5cd580842a904">&#9670;&nbsp;</a></span>clki</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00037">37</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="aa5ba78429503871b8839c61caf563d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ba78429503871b8839c61caf563d62">&#9670;&nbsp;</a></span>clko</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00042">42</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="a3b8e4034d77aecc179eaa754227e27b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8e4034d77aecc179eaa754227e27b4">&#9670;&nbsp;</a></span>DIVOUT_RST_STATE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00034">34</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f03c286607f3181e16b9aa12d0c6d4">&#9670;&nbsp;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00025">25</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="ae00f3f04545af57582ff10609eee23e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00f3f04545af57582ff10609eee23e2">&#9670;&nbsp;</a></span>NUMERIC_STD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00028">28</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="ae106f17a2b73445119c8eb039d3e102e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae106f17a2b73445119c8eb039d3e102e">&#9670;&nbsp;</a></span>rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00038">38</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="a9406fa80338b3dc283daf476f82e2ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9406fa80338b3dc283daf476f82e2ea6">&#9670;&nbsp;</a></span>rst_count</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00039">39</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="aa4b2b25246a821511120e3149b003563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b2b25246a821511120e3149b003563">&#9670;&nbsp;</a></span>STD_LOGIC_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00026">26</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="a241c3e72dd8024cc8ae831b1b2aed7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241c3e72dd8024cc8ae831b1b2aed7db">&#9670;&nbsp;</a></span>STD_LOGIC_UNSIGNED</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#a241c3e72dd8024cc8ae831b1b2aed7db">STD_LOGIC_UNSIGNED</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00027">27</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="abd8f52e80199144de1356e6e442e5632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8f52e80199144de1356e6e442e5632">&#9670;&nbsp;</a></span>terminal_count</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00040">40</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<a id="a328c73179f2d206edbcc89efe2d779ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328c73179f2d206edbcc89efe2d779ad">&#9670;&nbsp;</a></span>WIDTH_BITS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VariableClockDivider_8vhd_source.html#l00032">32</a> of file <a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="VariableClockDivider_8vhd_source.html">VariableClockDivider.vhd</a></li>
<li><a class="el" href="VariableClockDivider2X_8vhd_source.html">VariableClockDivider2X.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
