

================================================================
== Vivado HLS Report for 'duplicate'
================================================================
* Date:           Thu Jun 01 00:37:45 2017

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        Signal_Detection
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.34|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  600002|  600002|  600002|  600002|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  600000|  600000|         2|          1|          1|  600000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     31|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     27|
|Register         |        -|      -|      30|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      30|     58|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_103_p2      |     +    |      0|  0|  20|          20|           1|
    |start_write        |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_97_p2  |   icmp   |      0|  0|   7|          20|          20|
    |ap_block_state1    |    or    |      0|  0|   1|           1|           1|
    |ap_block_state3    |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0      |    or    |      0|  0|   1|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  31|          44|          25|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          4|    1|          4|
    |dat_1_o_V_blk_n  |   1|          2|    1|          2|
    |dat_2_o_V_blk_n  |   1|          2|    1|          2|
    |dat_3_o_V_blk_n  |   1|          2|    1|          2|
    |dat_4_o_V_blk_n  |   1|          2|    1|          2|
    |dat_i_V_blk_n    |   1|          2|    1|          2|
    |i_reg_86         |  20|          2|   20|         40|
    |real_start       |   1|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  27|         18|   27|         56|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_109         |   1|   0|    1|          0|
    |i_reg_86                 |  20|   0|   20|          0|
    |real_start_status_reg    |   1|   0|    1|          0|
    |start_control_reg        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|start_full_n      |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   duplicate  | return value |
|start_out         | out |    1| ap_ctrl_hs |   duplicate  | return value |
|start_write       | out |    1| ap_ctrl_hs |   duplicate  | return value |
|dat_i_V_dout      |  in |   32|   ap_fifo  |    dat_i_V   |    pointer   |
|dat_i_V_empty_n   |  in |    1|   ap_fifo  |    dat_i_V   |    pointer   |
|dat_i_V_read      | out |    1|   ap_fifo  |    dat_i_V   |    pointer   |
|dat_1_o_V_din     | out |   32|   ap_fifo  |   dat_1_o_V  |    pointer   |
|dat_1_o_V_full_n  |  in |    1|   ap_fifo  |   dat_1_o_V  |    pointer   |
|dat_1_o_V_write   | out |    1|   ap_fifo  |   dat_1_o_V  |    pointer   |
|dat_2_o_V_din     | out |   32|   ap_fifo  |   dat_2_o_V  |    pointer   |
|dat_2_o_V_full_n  |  in |    1|   ap_fifo  |   dat_2_o_V  |    pointer   |
|dat_2_o_V_write   | out |    1|   ap_fifo  |   dat_2_o_V  |    pointer   |
|dat_3_o_V_din     | out |   32|   ap_fifo  |   dat_3_o_V  |    pointer   |
|dat_3_o_V_full_n  |  in |    1|   ap_fifo  |   dat_3_o_V  |    pointer   |
|dat_3_o_V_write   | out |    1|   ap_fifo  |   dat_3_o_V  |    pointer   |
|dat_4_o_V_din     | out |   32|   ap_fifo  |   dat_4_o_V  |    pointer   |
|dat_4_o_V_full_n  |  in |    1|   ap_fifo  |   dat_4_o_V  |    pointer   |
|dat_4_o_V_write   | out |    1|   ap_fifo  |   dat_4_o_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty (6)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %dat_4_o_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_15 (7)  [1/1] 0.00ns
:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dat_3_o_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_16 (8)  [1/1] 0.00ns
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dat_2_o_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_17 (9)  [1/1] 0.00ns
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dat_1_o_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_18 (10)  [1/1] 0.00ns
:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(float* %dat_i_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (11)  [1/1] 1.57ns  loc: duplicate.cpp:6
:5  br label %1


 <State 2>: 2.34ns
ST_2: i (13)  [1/1] 0.00ns
:0  %i = phi i20 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond (14)  [1/1] 2.34ns  loc: duplicate.cpp:6
:1  %exitcond = icmp eq i20 %i, -448576

ST_2: i_2 (15)  [1/1] 2.08ns  loc: duplicate.cpp:6
:2  %i_2 = add i20 %i, 1

ST_2: StgValue_14 (16)  [1/1] 0.00ns  loc: duplicate.cpp:6
:3  br i1 %exitcond, label %3, label %2


 <State 3>: 2.00ns
ST_3: StgValue_15 (18)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 600000, i64 600000, i64 600000)

ST_3: tmp_s (19)  [1/1] 0.00ns  loc: duplicate.cpp:6
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)

ST_3: StgValue_17 (20)  [1/1] 0.00ns  loc: duplicate.cpp:7
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind

ST_3: tmp (21)  [1/1] 1.00ns  loc: duplicate.cpp:8
:3  %tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %dat_i_V)

ST_3: StgValue_19 (22)  [1/1] 1.00ns  loc: duplicate.cpp:9
:4  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %dat_1_o_V, float %tmp)

ST_3: StgValue_20 (23)  [1/1] 1.00ns  loc: duplicate.cpp:10
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %dat_2_o_V, float %tmp)

ST_3: StgValue_21 (24)  [1/1] 1.00ns  loc: duplicate.cpp:11
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %dat_3_o_V, float %tmp)

ST_3: StgValue_22 (25)  [1/1] 1.00ns  loc: duplicate.cpp:12
:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %dat_4_o_V, float %tmp)

ST_3: empty_19 (26)  [1/1] 0.00ns  loc: duplicate.cpp:13
:8  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_s)

ST_3: StgValue_24 (27)  [1/1] 0.00ns  loc: duplicate.cpp:6
:9  br label %1


 <State 4>: 0.00ns
ST_4: StgValue_25 (29)  [1/1] 0.00ns  loc: duplicate.cpp:14
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dat_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dat_1_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dat_2_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dat_3_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dat_4_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty       (specinterface    ) [ 00000]
empty_15    (specinterface    ) [ 00000]
empty_16    (specinterface    ) [ 00000]
empty_17    (specinterface    ) [ 00000]
empty_18    (specinterface    ) [ 00000]
StgValue_10 (br               ) [ 01110]
i           (phi              ) [ 00100]
exitcond    (icmp             ) [ 00110]
i_2         (add              ) [ 01110]
StgValue_14 (br               ) [ 00000]
StgValue_15 (speclooptripcount) [ 00000]
tmp_s       (specregionbegin  ) [ 00000]
StgValue_17 (specpipeline     ) [ 00000]
tmp         (read             ) [ 00000]
StgValue_19 (write            ) [ 00000]
StgValue_20 (write            ) [ 00000]
StgValue_21 (write            ) [ 00000]
StgValue_22 (write            ) [ 00000]
empty_19    (specregionend    ) [ 00000]
StgValue_24 (br               ) [ 01110]
StgValue_25 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dat_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_i_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dat_1_o_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_1_o_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dat_2_o_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_2_o_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dat_3_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_3_o_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dat_4_o_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_4_o_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="StgValue_19_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="StgValue_20_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="StgValue_21_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_22_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/3 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="20" slack="1"/>
<pin id="88" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="20" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exitcond_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="20" slack="0"/>
<pin id="99" dir="0" index="1" bw="20" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="20" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="exitcond_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_2_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="20" slack="0"/>
<pin id="115" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="42" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="44" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="48" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="48" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="48" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="48" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="90" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="90" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="97" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="103" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dat_i_V | {}
	Port: dat_1_o_V | {3 }
	Port: dat_2_o_V | {3 }
	Port: dat_3_o_V | {3 }
	Port: dat_4_o_V | {3 }
 - Input state : 
	Port: duplicate : dat_i_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_2 : 1
		StgValue_14 : 2
	State 3
		empty_19 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_2_fu_103       |    0    |    20   |
|----------|-------------------------|---------|---------|
|   icmp   |      exitcond_fu_97     |    0    |    7    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_48     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | StgValue_19_write_fu_54 |    0    |    0    |
|   write  | StgValue_20_write_fu_62 |    0    |    0    |
|          | StgValue_21_write_fu_70 |    0    |    0    |
|          | StgValue_22_write_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    27   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|exitcond_reg_109|    1   |
|   i_2_reg_113  |   20   |
|    i_reg_86    |   20   |
+----------------+--------+
|      Total     |   41   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   27   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   27   |
+-----------+--------+--------+
