Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Apr 25 15:49:44 2020
| Host         : cheese running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_Partie1_timing_summary_routed.rpt -pb Top_Level_Partie1_timing_summary_routed.pb -rpx Top_Level_Partie1_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level_Partie1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: MP3_FSM/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MP3_FSM/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MP3_FSM/FSM_sequential_current_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.639        0.000                      0                  349        0.256        0.000                      0                  349        4.500        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.639        0.000                      0                  349        0.256        0.000                      0                  349        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 BP_D/count_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_D/count_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.412ns  (logic 2.351ns (53.286%)  route 2.061ns (46.714%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 20.015 - 15.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.708    10.311    BP_D/clk_IBUF_BUFG
    SLICE_X79Y79         FDCE                                         r  BP_D/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDCE (Prop_fdce_C_Q)         0.459    10.770 r  BP_D/count_reg[1]/Q
                         net (fo=2, routed)           0.960    11.730    BP_D/count_reg_n_0_[1]
    SLICE_X81Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.386 r  BP_D/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    BP_D/plusOp_carry_n_0
    SLICE_X81Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  BP_D/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    BP_D/plusOp_carry__0_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  BP_D/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.614    BP_D/plusOp_carry__1_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  BP_D/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.728    BP_D/plusOp_carry__2_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  BP_D/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.842    BP_D/plusOp_carry__3_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  BP_D/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.956    BP_D/plusOp_carry__4_n_0
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.290 r  BP_D/plusOp_carry__5/O[1]
                         net (fo=1, routed)           1.101    14.391    BP_D/plusOp_carry__5_n_6
    SLICE_X80Y80         LUT4 (Prop_lut4_I3_O)        0.332    14.723 r  BP_D/count[26]_i_2__0/O
                         net (fo=1, routed)           0.000    14.723    BP_D/count[26]_i_2__0_n_0
    SLICE_X80Y80         FDCE                                         r  BP_D/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.592    20.015    BP_D/clk_IBUF_BUFG
    SLICE_X80Y80         FDCE                                         r  BP_D/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.274    
                         clock uncertainty           -0.035    20.238    
    SLICE_X80Y80         FDCE (Setup_fdce_C_D)        0.123    20.361    BP_D/count_reg[26]
  -------------------------------------------------------------------
                         required time                         20.361    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 BP_R/count_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[17]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.964ns  (logic 1.132ns (28.557%)  route 2.832ns (71.443%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 19.923 - 15.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620    10.223    BP_R/clk_IBUF_BUFG
    SLICE_X70Y79         FDCE                                         r  BP_R/count_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.524    10.747 r  BP_R/count_reg[21]/Q
                         net (fo=3, routed)           0.808    11.555    BP_R/count_reg_n_0_[21]
    SLICE_X70Y79         LUT4 (Prop_lut4_I2_O)        0.153    11.708 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.308    12.016    BP_R/count[26]_i_9__3_n_0
    SLICE_X70Y78         LUT5 (Prop_lut5_I4_O)        0.331    12.347 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.785    13.132    BP_R/count[26]_i_4_n_0
    SLICE_X67Y76         LUT5 (Prop_lut5_I2_O)        0.124    13.256 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.931    14.187    BP_R/count
    SLICE_X68Y78         FDCE                                         r  BP_R/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.500    19.923    BP_R/clk_IBUF_BUFG
    SLICE_X68Y78         FDCE                                         r  BP_R/count_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.199    
                         clock uncertainty           -0.035    20.163    
    SLICE_X68Y78         FDCE (Setup_fdce_C_CE)      -0.202    19.961    BP_R/count_reg[17]
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 BP_R/count_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[18]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.964ns  (logic 1.132ns (28.557%)  route 2.832ns (71.443%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 19.923 - 15.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620    10.223    BP_R/clk_IBUF_BUFG
    SLICE_X70Y79         FDCE                                         r  BP_R/count_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.524    10.747 r  BP_R/count_reg[21]/Q
                         net (fo=3, routed)           0.808    11.555    BP_R/count_reg_n_0_[21]
    SLICE_X70Y79         LUT4 (Prop_lut4_I2_O)        0.153    11.708 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.308    12.016    BP_R/count[26]_i_9__3_n_0
    SLICE_X70Y78         LUT5 (Prop_lut5_I4_O)        0.331    12.347 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.785    13.132    BP_R/count[26]_i_4_n_0
    SLICE_X67Y76         LUT5 (Prop_lut5_I2_O)        0.124    13.256 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.931    14.187    BP_R/count
    SLICE_X68Y78         FDCE                                         r  BP_R/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.500    19.923    BP_R/clk_IBUF_BUFG
    SLICE_X68Y78         FDCE                                         r  BP_R/count_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.199    
                         clock uncertainty           -0.035    20.163    
    SLICE_X68Y78         FDCE (Setup_fdce_C_CE)      -0.202    19.961    BP_R/count_reg[18]
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 BP_R/count_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[19]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.964ns  (logic 1.132ns (28.557%)  route 2.832ns (71.443%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 19.923 - 15.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620    10.223    BP_R/clk_IBUF_BUFG
    SLICE_X70Y79         FDCE                                         r  BP_R/count_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.524    10.747 r  BP_R/count_reg[21]/Q
                         net (fo=3, routed)           0.808    11.555    BP_R/count_reg_n_0_[21]
    SLICE_X70Y79         LUT4 (Prop_lut4_I2_O)        0.153    11.708 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.308    12.016    BP_R/count[26]_i_9__3_n_0
    SLICE_X70Y78         LUT5 (Prop_lut5_I4_O)        0.331    12.347 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.785    13.132    BP_R/count[26]_i_4_n_0
    SLICE_X67Y76         LUT5 (Prop_lut5_I2_O)        0.124    13.256 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.931    14.187    BP_R/count
    SLICE_X68Y78         FDCE                                         r  BP_R/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.500    19.923    BP_R/clk_IBUF_BUFG
    SLICE_X68Y78         FDCE                                         r  BP_R/count_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.199    
                         clock uncertainty           -0.035    20.163    
    SLICE_X68Y78         FDCE (Setup_fdce_C_CE)      -0.202    19.961    BP_R/count_reg[19]
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 BP_R/count_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[20]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.964ns  (logic 1.132ns (28.557%)  route 2.832ns (71.443%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 19.923 - 15.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.620    10.223    BP_R/clk_IBUF_BUFG
    SLICE_X70Y79         FDCE                                         r  BP_R/count_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.524    10.747 r  BP_R/count_reg[21]/Q
                         net (fo=3, routed)           0.808    11.555    BP_R/count_reg_n_0_[21]
    SLICE_X70Y79         LUT4 (Prop_lut4_I2_O)        0.153    11.708 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.308    12.016    BP_R/count[26]_i_9__3_n_0
    SLICE_X70Y78         LUT5 (Prop_lut5_I4_O)        0.331    12.347 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.785    13.132    BP_R/count[26]_i_4_n_0
    SLICE_X67Y76         LUT5 (Prop_lut5_I2_O)        0.124    13.256 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.931    14.187    BP_R/count
    SLICE_X68Y78         FDCE                                         r  BP_R/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.500    19.923    BP_R/clk_IBUF_BUFG
    SLICE_X68Y78         FDCE                                         r  BP_R/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.199    
                         clock uncertainty           -0.035    20.163    
    SLICE_X68Y78         FDCE (Setup_fdce_C_CE)      -0.202    19.961    BP_R/count_reg[20]
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 BP_L/count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.202ns  (logic 2.179ns (51.858%)  route 2.023ns (48.142%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 20.012 - 15.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.706    10.309    BP_L/clk_IBUF_BUFG
    SLICE_X77Y81         FDCE                                         r  BP_L/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y81         FDCE (Prop_fdce_C_Q)         0.459    10.768 r  BP_L/count_reg[0]/Q
                         net (fo=32, routed)          1.045    11.813    BP_L/count_reg_n_0_[0]
    SLICE_X76Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.408 r  BP_L/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.408    BP_L/plusOp_carry_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  BP_L/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.525    BP_L/plusOp_carry__0_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  BP_L/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.642    BP_L/plusOp_carry__1_n_0
    SLICE_X76Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.759 r  BP_L/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.759    BP_L/plusOp_carry__2_n_0
    SLICE_X76Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.876 r  BP_L/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.876    BP_L/plusOp_carry__3_n_0
    SLICE_X76Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.993 r  BP_L/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.993    BP_L/plusOp_carry__4_n_0
    SLICE_X76Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.212 r  BP_L/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.978    14.190    BP_L/plusOp_carry__5_n_7
    SLICE_X77Y82         LUT4 (Prop_lut4_I3_O)        0.321    14.511 r  BP_L/count[25]_i_1__2/O
                         net (fo=1, routed)           0.000    14.511    BP_L/count[25]_i_1__2_n_0
    SLICE_X77Y82         FDCE                                         r  BP_L/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.589    20.012    BP_L/clk_IBUF_BUFG
    SLICE_X77Y82         FDCE                                         r  BP_L/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.287    
                         clock uncertainty           -0.035    20.251    
    SLICE_X77Y82         FDCE (Setup_fdce_C_D)        0.078    20.329    BP_L/count_reg[25]
  -------------------------------------------------------------------
                         required time                         20.329    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 BP_D/count_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_D/count_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.198ns  (logic 0.896ns (21.343%)  route 3.302ns (78.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 20.015 - 15.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.713    10.316    BP_D/clk_IBUF_BUFG
    SLICE_X80Y81         FDCE                                         r  BP_D/count_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDCE (Prop_fdce_C_Q)         0.524    10.840 r  BP_D/count_reg[12]/Q
                         net (fo=7, routed)           1.309    12.148    BP_D/count_reg_n_0_[12]
    SLICE_X79Y82         LUT5 (Prop_lut5_I2_O)        0.124    12.272 r  BP_D/count[26]_i_10__0/O
                         net (fo=1, routed)           0.667    12.939    BP_D/count[26]_i_10__0_n_0
    SLICE_X79Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.063 r  BP_D/count[26]_i_6__0/O
                         net (fo=26, routed)          1.327    14.390    BP_D/count[26]_i_6__0_n_0
    SLICE_X80Y79         LUT4 (Prop_lut4_I2_O)        0.124    14.514 r  BP_D/count[16]_i_1__0/O
                         net (fo=1, routed)           0.000    14.514    BP_D/count[16]_i_1__0_n_0
    SLICE_X80Y79         FDCE                                         r  BP_D/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.592    20.015    BP_D/clk_IBUF_BUFG
    SLICE_X80Y79         FDCE                                         r  BP_D/count_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.291    
                         clock uncertainty           -0.035    20.255    
    SLICE_X80Y79         FDCE (Setup_fdce_C_D)        0.082    20.337    BP_D/count_reg[16]
  -------------------------------------------------------------------
                         required time                         20.337    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 BP_L/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.906ns  (logic 0.967ns (24.759%)  route 2.939ns (75.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.008 - 15.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.705    10.308    BP_L/clk_IBUF_BUFG
    SLICE_X77Y80         FDCE                                         r  BP_L/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.422    10.730 r  BP_L/count_reg[26]/Q
                         net (fo=2, routed)           1.053    11.783    BP_L/count_reg_n_0_[26]
    SLICE_X77Y79         LUT6 (Prop_lut6_I1_O)        0.297    12.080 r  BP_L/count[26]_i_8__2/O
                         net (fo=1, routed)           0.483    12.563    BP_L/count[26]_i_8__2_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I5_O)        0.124    12.687 r  BP_L/count[26]_i_3__2/O
                         net (fo=29, routed)          0.621    13.309    BP_L/count[26]_i_3__2_n_0
    SLICE_X75Y81         LUT5 (Prop_lut5_I0_O)        0.124    13.433 r  BP_L/count[26]_i_1__2/O
                         net (fo=27, routed)          0.781    14.213    BP_L/count
    SLICE_X77Y78         FDCE                                         r  BP_L/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.585    20.008    BP_L/clk_IBUF_BUFG
    SLICE_X77Y78         FDCE                                         r  BP_L/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.283    
                         clock uncertainty           -0.035    20.247    
    SLICE_X77Y78         FDCE (Setup_fdce_C_CE)      -0.202    20.045    BP_L/count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 BP_L/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.906ns  (logic 0.967ns (24.759%)  route 2.939ns (75.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.008 - 15.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.705    10.308    BP_L/clk_IBUF_BUFG
    SLICE_X77Y80         FDCE                                         r  BP_L/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.422    10.730 r  BP_L/count_reg[26]/Q
                         net (fo=2, routed)           1.053    11.783    BP_L/count_reg_n_0_[26]
    SLICE_X77Y79         LUT6 (Prop_lut6_I1_O)        0.297    12.080 r  BP_L/count[26]_i_8__2/O
                         net (fo=1, routed)           0.483    12.563    BP_L/count[26]_i_8__2_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I5_O)        0.124    12.687 r  BP_L/count[26]_i_3__2/O
                         net (fo=29, routed)          0.621    13.309    BP_L/count[26]_i_3__2_n_0
    SLICE_X75Y81         LUT5 (Prop_lut5_I0_O)        0.124    13.433 r  BP_L/count[26]_i_1__2/O
                         net (fo=27, routed)          0.781    14.213    BP_L/count
    SLICE_X77Y78         FDCE                                         r  BP_L/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.585    20.008    BP_L/clk_IBUF_BUFG
    SLICE_X77Y78         FDCE                                         r  BP_L/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.283    
                         clock uncertainty           -0.035    20.247    
    SLICE_X77Y78         FDCE (Setup_fdce_C_CE)      -0.202    20.045    BP_L/count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 BP_L/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.906ns  (logic 0.967ns (24.759%)  route 2.939ns (75.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.008 - 15.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.705    10.308    BP_L/clk_IBUF_BUFG
    SLICE_X77Y80         FDCE                                         r  BP_L/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.422    10.730 r  BP_L/count_reg[26]/Q
                         net (fo=2, routed)           1.053    11.783    BP_L/count_reg_n_0_[26]
    SLICE_X77Y79         LUT6 (Prop_lut6_I1_O)        0.297    12.080 r  BP_L/count[26]_i_8__2/O
                         net (fo=1, routed)           0.483    12.563    BP_L/count[26]_i_8__2_n_0
    SLICE_X77Y78         LUT6 (Prop_lut6_I5_O)        0.124    12.687 r  BP_L/count[26]_i_3__2/O
                         net (fo=29, routed)          0.621    13.309    BP_L/count[26]_i_3__2_n_0
    SLICE_X75Y81         LUT5 (Prop_lut5_I0_O)        0.124    13.433 r  BP_L/count[26]_i_1__2/O
                         net (fo=27, routed)          0.781    14.213    BP_L/count
    SLICE_X77Y78         FDCE                                         r  BP_L/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.585    20.008    BP_L/clk_IBUF_BUFG
    SLICE_X77Y78         FDCE                                         r  BP_L/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.283    
                         clock uncertainty           -0.035    20.247    
    SLICE_X77Y78         FDCE (Setup_fdce_C_CE)      -0.202    20.045    BP_L/count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  5.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 MP3_mod8/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_mod8/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.604     1.523    MP3_mod8/clk_IBUF_BUFG
    SLICE_X85Y89         FDCE                                         r  MP3_mod8/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDCE (Prop_fdce_C_Q)         0.141     1.664 r  MP3_mod8/counter_reg[1]/Q
                         net (fo=28, routed)          0.180     1.845    MP3_mod8/int_SEG_comm[1]
    SLICE_X85Y89         LUT4 (Prop_lut4_I0_O)        0.042     1.887 r  MP3_mod8/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    MP3_mod8/counter[2]_i_1_n_0
    SLICE_X85Y89         FDCE                                         r  MP3_mod8/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.876     2.041    MP3_mod8/clk_IBUF_BUFG
    SLICE_X85Y89         FDCE                                         r  MP3_mod8/counter_reg[2]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X85Y89         FDCE (Hold_fdce_C_D)         0.107     1.630    MP3_mod8/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MP3_gestion_freq/count_3k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_gestion_freq/output_3k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.900%)  route 0.210ns (50.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X78Y89         FDCE                                         r  MP3_gestion_freq/count_3k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     1.681 f  MP3_gestion_freq/count_3k_reg[0]/Q
                         net (fo=18, routed)          0.210     1.891    MP3_gestion_freq/count_3k_reg_n_0_[0]
    SLICE_X80Y89         LUT4 (Prop_lut4_I1_O)        0.045     1.936 r  MP3_gestion_freq/output_3k_i_1/O
                         net (fo=1, routed)           0.000     1.936    MP3_gestion_freq/output_3k_i_1_n_0
    SLICE_X80Y89         FDRE                                         r  MP3_gestion_freq/output_3k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.872     2.037    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X80Y89         FDRE                                         r  MP3_gestion_freq/output_3k_reg/C
                         clock pessimism             -0.479     1.557    
    SLICE_X80Y89         FDRE (Hold_fdre_C_D)         0.120     1.677    MP3_gestion_freq/output_3k_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MP3_gestion_freq/output_10h_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_gestion_freq/output_10h_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.599     1.518    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X81Y87         FDRE                                         r  MP3_gestion_freq/output_10h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  MP3_gestion_freq/output_10h_reg/Q
                         net (fo=2, routed)           0.168     1.828    MP3_gestion_freq/int_CE_affichage
    SLICE_X81Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  MP3_gestion_freq/output_10h_i_1/O
                         net (fo=1, routed)           0.000     1.873    MP3_gestion_freq/output_10h_i_1_n_0
    SLICE_X81Y87         FDRE                                         r  MP3_gestion_freq/output_10h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.870     2.035    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X81Y87         FDRE                                         r  MP3_gestion_freq/output_10h_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.091     1.609    MP3_gestion_freq/output_10h_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MP3_gestion_freq/count_3k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_gestion_freq/count_3k_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X78Y89         FDCE                                         r  MP3_gestion_freq/count_3k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  MP3_gestion_freq/count_3k_reg[0]/Q
                         net (fo=18, routed)          0.187     1.869    MP3_gestion_freq/count_3k_reg_n_0_[0]
    SLICE_X78Y89         LUT3 (Prop_lut3_I1_O)        0.043     1.912 r  MP3_gestion_freq/count_3k[7]_i_1/O
                         net (fo=1, routed)           0.000     1.912    MP3_gestion_freq/count_3k[7]
    SLICE_X78Y89         FDCE                                         r  MP3_gestion_freq/count_3k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.870     2.035    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X78Y89         FDCE                                         r  MP3_gestion_freq/count_3k_reg[7]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X78Y89         FDCE (Hold_fdce_C_D)         0.131     1.648    MP3_gestion_freq/count_3k_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 MP3_mod8/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_mod8/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.604     1.523    MP3_mod8/clk_IBUF_BUFG
    SLICE_X85Y89         FDCE                                         r  MP3_mod8/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDCE (Prop_fdce_C_Q)         0.141     1.664 r  MP3_mod8/counter_reg[1]/Q
                         net (fo=28, routed)          0.180     1.845    MP3_mod8/int_SEG_comm[1]
    SLICE_X85Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.890 r  MP3_mod8/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    MP3_mod8/counter[1]_i_1_n_0
    SLICE_X85Y89         FDCE                                         r  MP3_mod8/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.876     2.041    MP3_mod8/clk_IBUF_BUFG
    SLICE_X85Y89         FDCE                                         r  MP3_mod8/counter_reg[1]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X85Y89         FDCE (Hold_fdce_C_D)         0.091     1.614    MP3_mod8/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 MP3_gestion_freq/count_3k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_gestion_freq/count_3k_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     1.517    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X78Y89         FDCE                                         r  MP3_gestion_freq/count_3k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  MP3_gestion_freq/count_3k_reg[0]/Q
                         net (fo=18, routed)          0.187     1.869    MP3_gestion_freq/count_3k_reg_n_0_[0]
    SLICE_X78Y89         LUT3 (Prop_lut3_I1_O)        0.045     1.914 r  MP3_gestion_freq/count_3k[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    MP3_gestion_freq/count_3k[2]
    SLICE_X78Y89         FDCE                                         r  MP3_gestion_freq/count_3k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.870     2.035    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X78Y89         FDCE                                         r  MP3_gestion_freq/count_3k_reg[2]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X78Y89         FDCE (Hold_fdce_C_D)         0.121     1.638    MP3_gestion_freq/count_3k_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 MP3_cpt_1_599/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_cpt_1_599/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.455%)  route 0.183ns (49.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.603     1.522    MP3_cpt_1_599/clk_IBUF_BUFG
    SLICE_X83Y87         FDCE                                         r  MP3_cpt_1_599/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDCE (Prop_fdce_C_Q)         0.141     1.663 r  MP3_cpt_1_599/count_reg[3]/Q
                         net (fo=20, routed)          0.183     1.846    MP3_cpt_1_599/Q[3]
    SLICE_X83Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  MP3_cpt_1_599/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.891    MP3_cpt_1_599/count[4]_i_1_n_0
    SLICE_X83Y87         FDCE                                         r  MP3_cpt_1_599/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.874     2.039    MP3_cpt_1_599/clk_IBUF_BUFG
    SLICE_X83Y87         FDCE                                         r  MP3_cpt_1_599/count_reg[4]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X83Y87         FDCE (Hold_fdce_C_D)         0.091     1.613    MP3_cpt_1_599/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MP3_cpt_1_9/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_cpt_1_9/count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.604     1.523    MP3_cpt_1_9/clk_IBUF_BUFG
    SLICE_X83Y88         FDPE                                         r  MP3_cpt_1_9/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  MP3_cpt_1_9/count_reg[0]/Q
                         net (fo=12, routed)          0.204     1.868    MP3_cpt_1_9/int_Volume[0]
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.042     1.910 r  MP3_cpt_1_9/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    MP3_cpt_1_9/count[2]_i_1_n_0
    SLICE_X83Y88         FDPE                                         r  MP3_cpt_1_9/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.876     2.041    MP3_cpt_1_9/clk_IBUF_BUFG
    SLICE_X83Y88         FDPE                                         r  MP3_cpt_1_9/count_reg[2]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X83Y88         FDPE (Hold_fdpe_C_D)         0.107     1.630    MP3_cpt_1_9/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 MP3_cpt_1_599/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_cpt_1_599/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.602     1.521    MP3_cpt_1_599/clk_IBUF_BUFG
    SLICE_X83Y85         FDCE                                         r  MP3_cpt_1_599/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDCE (Prop_fdce_C_Q)         0.141     1.662 r  MP3_cpt_1_599/count_reg[8]/Q
                         net (fo=16, routed)          0.193     1.856    MP3_cpt_1_599/Q[8]
    SLICE_X83Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.901 r  MP3_cpt_1_599/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.901    MP3_cpt_1_599/count[8]_i_1_n_0
    SLICE_X83Y85         FDCE                                         r  MP3_cpt_1_599/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.038    MP3_cpt_1_599/clk_IBUF_BUFG
    SLICE_X83Y85         FDCE                                         r  MP3_cpt_1_599/count_reg[8]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDCE (Hold_fdce_C_D)         0.092     1.613    MP3_cpt_1_599/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 MP3_cpt_1_599/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_cpt_1_599/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.602     1.521    MP3_cpt_1_599/clk_IBUF_BUFG
    SLICE_X83Y85         FDCE                                         r  MP3_cpt_1_599/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDCE (Prop_fdce_C_Q)         0.141     1.662 r  MP3_cpt_1_599/count_reg[5]/Q
                         net (fo=15, routed)          0.193     1.855    MP3_cpt_1_599/Q[5]
    SLICE_X83Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.900 r  MP3_cpt_1_599/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.900    MP3_cpt_1_599/count[5]_i_1_n_0
    SLICE_X83Y85         FDCE                                         r  MP3_cpt_1_599/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.038    MP3_cpt_1_599/clk_IBUF_BUFG
    SLICE_X83Y85         FDCE                                         r  MP3_cpt_1_599/count_reg[5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDCE (Hold_fdce_C_D)         0.091     1.612    MP3_cpt_1_599/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y79    BP_C/output_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y81    BP_L/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y76    BP_R/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y76    BP_R/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y76    BP_R/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y76    BP_R/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y77    BP_R/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y76    BP_U/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X81Y75    BP_U/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y76    BP_R/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y76    BP_R/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y76    BP_R/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y76    BP_R/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    BP_R/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y82    BP_L/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y82    BP_L/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y82    BP_L/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y82    BP_L/count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77    BP_R/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_U/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_U/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_U/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_U/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y73    BP_U/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_U/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_U/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_U/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_U/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y73    BP_U/count_reg[2]/C



