/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [34:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_10z ? celloutsig_0_4z[1] : celloutsig_0_7z;
  assign celloutsig_0_10z = !(celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_6z[7]);
  assign celloutsig_0_32z = ~((celloutsig_0_14z | celloutsig_0_9z) & (_00_ | celloutsig_0_27z));
  assign celloutsig_1_5z = ~((in_data[156] | celloutsig_1_1z) & (celloutsig_1_4z[1] | celloutsig_1_0z[1]));
  assign celloutsig_0_14z = ~((celloutsig_0_12z | celloutsig_0_5z) & (celloutsig_0_13z[7] | celloutsig_0_3z));
  assign celloutsig_0_31z = celloutsig_0_24z[2] | ~(celloutsig_0_26z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_4z[4]);
  assign celloutsig_0_12z = celloutsig_0_5z | ~(celloutsig_0_7z);
  assign celloutsig_0_27z = _01_ | ~(celloutsig_0_25z[4]);
  assign celloutsig_0_25z = { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_16z } + { celloutsig_0_23z[6:4], celloutsig_0_14z, celloutsig_0_18z };
  reg [13:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _13_ <= 14'h0000;
    else _13_ <= { celloutsig_0_6z[5:2], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_20z };
  assign { _02_[13:8], _00_, _02_[6:2], _01_, _02_[0] } = _13_;
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } / { 1'h1, celloutsig_1_2z[23:19], celloutsig_1_9z };
  assign celloutsig_0_19z = celloutsig_0_6z[3:0] / { 1'h1, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[188:177] == in_data[186:175];
  assign celloutsig_0_18z = { celloutsig_0_6z[3:0], celloutsig_0_7z } == { celloutsig_0_6z[2:0], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z } === { in_data[52], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_6z[3:2], celloutsig_1_7z } >= celloutsig_1_4z[3:1];
  assign celloutsig_0_0z = in_data[60:57] && in_data[72:69];
  assign celloutsig_0_2z = { in_data[84:61], celloutsig_0_0z, celloutsig_0_1z } && in_data[64:39];
  assign celloutsig_0_20z = ! celloutsig_0_17z[18:11];
  assign celloutsig_1_2z = { in_data[151:132], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * in_data[155:121];
  assign celloutsig_1_11z = celloutsig_1_2z[12] ? { celloutsig_1_2z[10:1], celloutsig_1_6z } : { in_data[151:147], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_17z = celloutsig_0_12z ? { celloutsig_0_15z[6:4], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z } : { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_24z = celloutsig_0_11z ? { celloutsig_0_19z[3:2], celloutsig_0_7z } : celloutsig_0_15z[4:2];
  assign celloutsig_1_4z = celloutsig_1_0z[4:1] | in_data[124:121];
  assign celloutsig_1_6z = { celloutsig_1_2z[33:29], celloutsig_1_5z } | { celloutsig_1_2z[4:0], celloutsig_1_5z };
  assign celloutsig_0_4z = { in_data[85:81], celloutsig_0_2z } | { in_data[3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_13z = { in_data[22:18], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z } | { in_data[32:28], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_21z = celloutsig_0_13z[6:1] | { celloutsig_0_17z[17:13], celloutsig_0_10z };
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_9z = ^ { in_data[172:170], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_19z = ^ { celloutsig_1_11z[9:4], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_9z = ^ { celloutsig_0_6z[4:1], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_1z = ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = ^ { celloutsig_0_23z[7], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[154:150] >> in_data[118:114];
  assign celloutsig_0_15z = in_data[39:32] >> { celloutsig_0_6z[7:4], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_16z } >> in_data[76:67];
  assign celloutsig_0_6z = in_data[48:40] <<< { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_0z) | (in_data[74] & celloutsig_0_0z));
  assign celloutsig_0_16z = ~((celloutsig_0_15z[3] & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_10z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_1z & in_data[16]));
  assign { _02_[7], _02_[1] } = { _00_, _01_ };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
