<!DOCTYPE html>
<html>
<title>Dhruv Patel - Research</title>

<head>
<link rel="stylesheet" type="text/css" href="main.css">
<link rel="shortcut icon" type="image/x-icon" href="images/favicon_uoft.ico"/>
</head> 
<body>
    
<ul>
  <li><a href="index.html">HOME</a></li>
  <li><a href="cv.html">CV</a></li>
  <li><a href="education.html">EDUCATION</a></li>
  <li><a class="active" href="research.html">RESEARCH</a></li>
  <li><a href="projects.html">PROJECTS</a></li>
  <li><a href="about.html">ABOUT ME</a></li>
  <li><a href="contact.html">CONTACT</a></li>
</ul>

<bl>
Copy Rights &copy; 2018 Dhruv Patel. All Rights Reserved.
</bl>

<div>
<h1 class="sansserif"; align=left>Research Interests</h1>
    <h4>Mixed-Signal Integrated Circuits:</h4>
        <p class="tight">
            &bull;  <b>Communications:</b> Circuits for High speed wireline communication over copper and fiber optic cables<br>
            &bull;  <b>Memories:</b> Low-power and reliable Memories and Deep-subthreshold Sense Amplifier Circuits<br>
            &bull;  <b>Machine Learning:</b> Mixed-signal circuits for energy efficient computing for deep learning accelerators</b>
            
    <h4>Photonic Integrated Circuits:</h4>
        <p>
            &bull;  <b>CMOS-Photonic Intagration: </b>Die-to-Die CMOS-Photonic interfaces<br>
        </p>
<hr>
<h1 class="sansserif";>Research Experience</h1>
    <h3 class="sansserif";>CMOS Optical Receiver Circuits: University of Toronto</h3>
    <h4 class="tight">Sept 2016-Present, Advisor: Prof. Anthony Chan Carusone</h4>
    <p class="tight">
        &bull; Designing Optical Receiver Front-end for +100 Gb/s PAM-4 fiber-optic communications in 16 nm FinFet CMOS<br>
        &bull; Providing compact package level integration solution of CMOS optical receiver with state-of-the-art photodetectors<br>
        &bull; High-frequencyâ€“Low-noise layout optimization and analysis in 16 nm FinFet CMOS<br>
        &bull; Second order system optimization with Gain-BW-Noise trade-offs and peak-distortion analysis<br></ol>
    </p>
    
    <h3 class="sansserif";>SRAM VLSI Circuits: University of Waterloo</h3>
    <h4 class="tight">Sept 2015-Aug 2017, Advisors: Prof. Manoj Sachdev, Prof. Adam Neale and Prof. Derek Wright</h4>
    <p class="tight">
        &bull; Taped-out low-voltage and offset reducing Sense-amplifiers in 65 nm CMOS<br>
        &bull; Researched variation tolerant, low-voltage, short-sensing delay sense amplifiers for SRAMs<br>
        &bull; PCB Design for Sense Amplifier IC characterization<br>
        &bull; Characterization of 65-nm Sense Amplifier ICs in VLSI laboratory<br></ol>
    </p><br>
    <il><img src="images/research/SenseAmpDiePhoto.jpg" title="PCB for Sense Amp IC"  alt="Sense Amplifier PCB for Characterization" style="width:29%;height:100%;">
        <img src="images/research/senseamppcb.jpg" title="PCB for Sense Amp IC"  alt="Sense Amplifier PCB for Characterization" style="width:19%;height:29%;">
        <img src="images/research/icchar.jpeg" title="Sense Amp IC characterization setup"  alt="Characterizing in lab" style="width:25%;height:20%;">
        <figcaption style="float:left">65nm CMOS die photo (Left), PCB for testing Sense Amp IC (Center), Measurement Setup with LabView automization (Right) </figcaption>
    </il><br>
    <br><br>
    <h3 class="sansserif";>Powerline Transceiver Design: University of Waterloo</h3>
    <h4 class="tight">Jan 2015-Aug 2015, Advisor: Prof. Vincent Gaudet</h4>
    <p class="tight">
        &bull; Assisted in In-Vehicular DC power-line communication (PLC) research<br>
        &bull; Schematics and PCB designs of transmitter and receiver analog-front-end (AFE) boards<br>
        &bull; Prototyped and characterized AFE transceivers in microelectronics laboratory<br>
        &bull; Performed substantial circuit simulations and component selections for the AFE circuitry
    </p><br>      
    <il>
        <img src="images/research/rxf.jpg" title="RX PCB front"  alt="RX PCB" style="width:20%;height:25%;">
        <img src="images/research/txf.jpg" title="TX PCB front" alt="TX PCB" style="width:22%;height:28%;">
        <img src="images/research/plc2.jpeg" title="PLC characterization setup" alt="PLC transceivers" style="width:18%;height:13%">
        
    </il><br><br>
    <figcaption style="align:left">RX PCB(Left), TX PCB (Center), Both RX and TX Populated (Right) </figcaption>

</div>  
</body>
</html>