{"Harvey G. Cragon": [["Fifty years of microarchitecture", ["Harvey G. Cragon", "Ernest Cockrell Jr."], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2001.10000", "micro", 2001]], "Ernest Cockrell Jr.": [["Fifty years of microarchitecture", ["Harvey G. Cragon", "Ernest Cockrell Jr."], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2001.10000", "micro", 2001]], "Chen-Yong Cher": [["Skipper: a microarchitecture for exploiting control-flow independence", ["Chen-Yong Cher", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2001.991101", "micro", 2001]], "T. N. Vijaykumar": [["Skipper: a microarchitecture for exploiting control-flow independence", ["Chen-Yong Cher", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2001.991101", "micro", 2001], ["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", "micro", 2001]], "Brian Fahs": [["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", "micro", 2001]], "Satarupa Bose": [["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", "micro", 2001]], "Matthew M. Crum": [["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", "micro", 2001]], "Brian Slechta": [["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", "micro", 2001]], "Francesco Spadini": [["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", "micro", 2001]], "Tony Tung": [["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", "micro", 2001]], "Sanjay J. Patel": [["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", "micro", 2001]], "Steven S. Lumetta": [["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", "micro", 2001]], "Eric Rotenberg": [["Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems", ["Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2001.991103", "micro", 2001]], "Ramadass Nagarajan": [["A design space evaluation of grid processor architectures", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", "micro", 2001]], "Karthikeyan Sankaralingam": [["A design space evaluation of grid processor architectures", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", "micro", 2001]], "Doug Burger": [["A design space evaluation of grid processor architectures", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", "micro", 2001]], "Stephen W. Keckler": [["A design space evaluation of grid processor architectures", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", "micro", 2001]], "Michael D. Powell": [["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", "micro", 2001]], "Amit Agarwal": [["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", "micro", 2001]], "Babak Falsafi": [["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", "micro", 2001], ["Dual use of superscalar datapath for transient-fault detection and recovery", ["Joydeep Ray", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2001.991120", "micro", 2001]], "Kaushik Roy": [["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", "micro", 2001]], "Yuan Xie": [["A code decompression architecture for VLIW processors", ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "https://doi.org/10.1109/MICRO.2001.991106", "micro", 2001]], "Wayne H. Wolf": [["A code decompression architecture for VLIW processors", ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "https://doi.org/10.1109/MICRO.2001.991106", "micro", 2001]], "Haris Lekatsas": [["A code decompression architecture for VLIW processors", ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "https://doi.org/10.1109/MICRO.2001.991106", "micro", 2001]], "Byung-Kwon Chung": [["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", "micro", 2001]], "Jinsuo Zhang": [["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", "micro", 2001]], "Jih-Kwon Peir": [["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", "micro", 2001]], "Shih-Chang Lai": [["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", "micro", 2001]], "Konrad Lai": [["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", "micro", 2001]], "Dmitry Ponomarev": [["Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources", ["Dmitry Ponomarev", "Gurhan Kucuk", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2001.991108", "micro", 2001]], "Gurhan Kucuk": [["Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources", ["Dmitry Ponomarev", "Gurhan Kucuk", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2001.991108", "micro", 2001]], "Kanad Ghose": [["Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources", ["Dmitry Ponomarev", "Gurhan Kucuk", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2001.991108", "micro", 2001]], "Wei Zhang": [["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", "micro", 2001]], "Narayanan Vijaykrishnan": [["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", "micro", 2001]], "Mahmut T. Kandemir": [["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", "micro", 2001]], "Mary Jane Irwin": [["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", "micro", 2001]], "David Duarte": [["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", "micro", 2001]], "Yuh-Fang Tsai": [["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", "micro", 2001]], "John S. Seng": [["Reducing power with dynamic critical path information", ["John S. Seng", "Eric Tune", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2001.991110", "micro", 2001]], "Eric Tune": [["Reducing power with dynamic critical path information", ["John S. Seng", "Eric Tune", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2001.991110", "micro", 2001]], "Dean M. Tullsen": [["Reducing power with dynamic critical path information", ["John S. Seng", "Eric Tune", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2001.991110", "micro", 2001], ["Dynamic speculative precomputation", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", "micro", 2001], ["Handling long-latency loads in a simultaneous multithreading processor", ["Dean M. Tullsen", "Jeffery A. Brown"], "https://doi.org/10.1109/MICRO.2001.991129", "micro", 2001]], "Emmett Witchel": [["Direct addressed caches for reduced power consumption", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", "micro", 2001]], "Samuel Larsen": [["Direct addressed caches for reduced power consumption", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", "micro", 2001]], "C. Scott Ananian": [["Direct addressed caches for reduced power consumption", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", "micro", 2001]], "Krste Asanovic": [["Direct addressed caches for reduced power consumption", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", "micro", 2001]], "Andrew Wolfe": [["Emerging applications for the connected home", ["Andrew Wolfe"], "https://doi.org/10.1109/MICRO.2001.991112", "micro", 2001]], "Matthew C. Merten": [["Modulo schedule buffers", ["Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991113", "micro", 2001]], "Wen-mei W. Hwu": [["Modulo schedule buffers", ["Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991113", "micro", 2001], ["Enhancing loop buffering of media and telecommunications applications using low-overhead predication", ["John W. Sias", "Hillery C. Hunter", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991124", "micro", 2001]], "Alex Aleta": [["Graph-partitioning based instruction scheduling for clustered processors", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", "micro", 2001]], "Josep M. Codina": [["Graph-partitioning based instruction scheduling for clustered processors", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", "micro", 2001]], "F. Jesus Sanchez": [["Graph-partitioning based instruction scheduling for clustered processors", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", "micro", 2001]], "Antonio Gonzalez": [["Graph-partitioning based instruction scheduling for clustered processors", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", "micro", 2001]], "Javier Zalamea": [["Modulo scheduling with integrated register spilling for clustered VLIW architectures", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", "micro", 2001]], "Josep Llosa": [["Modulo scheduling with integrated register spilling for clustered VLIW architectures", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", "micro", 2001]], "Eduard Ayguade": [["Modulo scheduling with integrated register spilling for clustered VLIW architectures", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", "micro", 2001]], "Mateo Valero": [["Modulo scheduling with integrated register spilling for clustered VLIW architectures", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", "micro", 2001]], "Artour Stoutchinin": [["Efficient static single assignment form for predication", ["Artour Stoutchinin", "Francois de Ferriere"], "https://doi.org/10.1109/MICRO.2001.991116", "micro", 2001]], "Francois de Ferriere": [["Efficient static single assignment form for predication", ["Artour Stoutchinin", "Francois de Ferriere"], "https://doi.org/10.1109/MICRO.2001.991116", "micro", 2001]], "Youngsoo Choi": [["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", "micro", 2001]], "Allan D. Knies": [["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", "micro", 2001]], "Luke Gerke": [["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", "micro", 2001]], "Tin-Fook Ngai": [["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", "micro", 2001]], "Gary William Grewal": [["Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T)", ["Gary William Grewal", "Thomas Charles Wilson"], "https://doi.org/10.1109/MICRO.2001.991118", "micro", 2001]], "Thomas Charles Wilson": [["Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T)", ["Gary William Grewal", "Thomas Charles Wilson"], "https://doi.org/10.1109/MICRO.2001.991118", "micro", 2001]], "Mary D. Brown": [["Select-free instruction scheduling logic", ["Mary D. Brown", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2001.991119", "micro", 2001]], "Jared Stark": [["Select-free instruction scheduling logic", ["Mary D. Brown", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2001.991119", "micro", 2001]], "Yale N. Patt": [["Select-free instruction scheduling logic", ["Mary D. Brown", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2001.991119", "micro", 2001]], "Joydeep Ray": [["Dual use of superscalar datapath for transient-fault detection and recovery", ["Joydeep Ray", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2001.991120", "micro", 2001]], "James C. Hoe": [["Dual use of superscalar datapath for transient-fault detection and recovery", ["Joydeep Ray", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2001.991120", "micro", 2001]], "Masahiro Goshima": [["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", "micro", 2001]], "Kengo Nishino": [["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", "micro", 2001]], "Toshiaki Kitamura": [["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", "micro", 2001]], "Yasuhiko Nakashima": [["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", "micro", 2001]], "Shinji Tomita": [["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", "micro", 2001]], "Shin-ichiro Mori": [["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", "micro", 2001]], "Rajeev Balasubramonian": [["Reducing the complexity of the register file in dynamic superscalar processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2001.991122", "micro", 2001]], "Sandhya Dwarkadas": [["Reducing the complexity of the register file in dynamic superscalar processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2001.991122", "micro", 2001]], "David H. Albonesi": [["Reducing the complexity of the register file in dynamic superscalar processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2001.991122", "micro", 2001]], "Christopher J. Hughes": [["Saving energy with architectural and frequency adaptations for multimedia applications", ["Christopher J. Hughes", "Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2001.991123", "micro", 2001]], "Jayanth Srinivasan": [["Saving energy with architectural and frequency adaptations for multimedia applications", ["Christopher J. Hughes", "Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2001.991123", "micro", 2001]], "Sarita V. Adve": [["Saving energy with architectural and frequency adaptations for multimedia applications", ["Christopher J. Hughes", "Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2001.991123", "micro", 2001]], "John W. Sias": [["Enhancing loop buffering of media and telecommunications applications using low-overhead predication", ["John W. Sias", "Hillery C. Hunter", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991124", "micro", 2001]], "Hillery C. Hunter": [["Enhancing loop buffering of media and telecommunications applications using low-overhead predication", ["John W. Sias", "Hillery C. Hunter", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991124", "micro", 2001]], "Osman S. Unsal": [["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", "micro", 2001]], "Raksit Ashok": [["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", "micro", 2001]], "Israel Koren": [["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", "micro", 2001]], "C. Mani Krishna": [["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", "micro", 2001]], "Csaba Andras Moritz": [["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", "micro", 2001]], "Emile Hsieh": [["ZR: a 3D API transparent technology for chunk rendering", ["Emile Hsieh", "Vladimir Pentkovski", "Thomas Piazza"], "https://doi.org/10.1109/MICRO.2001.991126", "micro", 2001]], "Vladimir Pentkovski": [["ZR: a 3D API transparent technology for chunk rendering", ["Emile Hsieh", "Vladimir Pentkovski", "Thomas Piazza"], "https://doi.org/10.1109/MICRO.2001.991126", "micro", 2001]], "Thomas Piazza": [["ZR: a 3D API transparent technology for chunk rendering", ["Emile Hsieh", "Vladimir Pentkovski", "Thomas Piazza"], "https://doi.org/10.1109/MICRO.2001.991126", "micro", 2001]], "Ravi Rajwar": [["Speculative lock elision: enabling highly concurrent multithreaded execution", ["Ravi Rajwar", "James R. Goodman"], "https://doi.org/10.1109/MICRO.2001.991127", "micro", 2001]], "James R. Goodman": [["Speculative lock elision: enabling highly concurrent multithreaded execution", ["Ravi Rajwar", "James R. Goodman"], "https://doi.org/10.1109/MICRO.2001.991127", "micro", 2001]], "Jamison D. Collins": [["Dynamic speculative precomputation", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", "micro", 2001]], "Hong Wang": [["Dynamic speculative precomputation", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", "micro", 2001]], "John Paul Shen": [["Dynamic speculative precomputation", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", "micro", 2001]], "Jeffery A. Brown": [["Handling long-latency loads in a simultaneous multithreading processor", ["Dean M. Tullsen", "Jeffery A. Brown"], "https://doi.org/10.1109/MICRO.2001.991129", "micro", 2001]], "Milo M. K. Martin": [["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", "micro", 2001]], "Daniel J. Sorin": [["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", "micro", 2001]], "Harold W. Cain": [["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", "micro", 2001]], "Mark D. Hill": [["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", "micro", 2001]], "Mikko H. Lipasti": [["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", "micro", 2001]]}