--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FIFO_Buffer.twx FIFO_Buffer.ncd -o FIFO_Buffer.twr
FIFO_Buffer.pcf

Design file:              FIFO_Buffer.ncd
Physical constraint file: FIFO_Buffer.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Data_in<0>  |   -0.306(R)|      FAST  |    2.397(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<1>  |   -0.440(R)|      FAST  |    2.560(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<2>  |   -0.428(R)|      FAST  |    2.558(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<3>  |   -0.402(R)|      FAST  |    2.510(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<4>  |   -0.443(R)|      FAST  |    2.555(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<5>  |   -0.458(R)|      FAST  |    2.568(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<6>  |   -0.396(R)|      FAST  |    2.631(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<7>  |   -0.426(R)|      FAST  |    2.615(R)|      SLOW  |clk_BUFGP         |   0.000|
en          |    1.021(R)|      FAST  |    1.840(R)|      SLOW  |clk_BUFGP         |   0.000|
read        |    0.947(R)|      FAST  |    1.958(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    0.868(R)|      FAST  |    1.964(R)|      SLOW  |clk_BUFGP         |   0.000|
write       |    0.943(R)|      FAST  |    2.013(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data_out<0> |         7.691(R)|      SLOW  |         3.176(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<1> |         7.677(R)|      SLOW  |         3.157(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<2> |         7.722(R)|      SLOW  |         3.176(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<3> |         7.569(R)|      SLOW  |         3.112(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<4> |         7.621(R)|      SLOW  |         3.124(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<5> |         7.572(R)|      SLOW  |         3.098(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<6> |         7.584(R)|      SLOW  |         3.122(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<7> |         7.740(R)|      SLOW  |         3.201(R)|      FAST  |clk_BUFGP         |   0.000|
empty       |         8.765(R)|      SLOW  |         3.687(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.652|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 27 14:26:08 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4951 MB



