
PID_motor_control_PWM_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d6c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08009f40  08009f40  00019f40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a380  0800a380  00020278  2**0
                  CONTENTS
  4 .ARM          00000008  0800a380  0800a380  0001a380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a388  0800a388  00020278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a388  0800a388  0001a388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a38c  0800a38c  0001a38c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000278  20000000  0800a390  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  20000278  0800a608  00020278  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  0800a608  000205a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014532  00000000  00000000  000202eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d68  00000000  00000000  0003481d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001278  00000000  00000000  00037588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e8d  00000000  00000000  00038800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003fc6  00000000  00000000  0003968d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018643  00000000  00000000  0003d653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2d50  00000000  00000000  00055c96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006050  00000000  00000000  001389e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0013ea38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000278 	.word	0x20000278
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009f24 	.word	0x08009f24

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000027c 	.word	0x2000027c
 800020c:	08009f24 	.word	0x08009f24

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b970 	b.w	8000f20 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9e08      	ldr	r6, [sp, #32]
 8000c5e:	460d      	mov	r5, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	460f      	mov	r7, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4694      	mov	ip, r2
 8000c6c:	d965      	bls.n	8000d3a <__udivmoddi4+0xe2>
 8000c6e:	fab2 f382 	clz	r3, r2
 8000c72:	b143      	cbz	r3, 8000c86 <__udivmoddi4+0x2e>
 8000c74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c78:	f1c3 0220 	rsb	r2, r3, #32
 8000c7c:	409f      	lsls	r7, r3
 8000c7e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c82:	4317      	orrs	r7, r2
 8000c84:	409c      	lsls	r4, r3
 8000c86:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c8a:	fa1f f58c 	uxth.w	r5, ip
 8000c8e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c92:	0c22      	lsrs	r2, r4, #16
 8000c94:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c98:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c9c:	fb01 f005 	mul.w	r0, r1, r5
 8000ca0:	4290      	cmp	r0, r2
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cac:	f080 811c 	bcs.w	8000ee8 <__udivmoddi4+0x290>
 8000cb0:	4290      	cmp	r0, r2
 8000cb2:	f240 8119 	bls.w	8000ee8 <__udivmoddi4+0x290>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	4462      	add	r2, ip
 8000cba:	1a12      	subs	r2, r2, r0
 8000cbc:	b2a4      	uxth	r4, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cca:	fb00 f505 	mul.w	r5, r0, r5
 8000cce:	42a5      	cmp	r5, r4
 8000cd0:	d90a      	bls.n	8000ce8 <__udivmoddi4+0x90>
 8000cd2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cda:	f080 8107 	bcs.w	8000eec <__udivmoddi4+0x294>
 8000cde:	42a5      	cmp	r5, r4
 8000ce0:	f240 8104 	bls.w	8000eec <__udivmoddi4+0x294>
 8000ce4:	4464      	add	r4, ip
 8000ce6:	3802      	subs	r0, #2
 8000ce8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cec:	1b64      	subs	r4, r4, r5
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11e      	cbz	r6, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40dc      	lsrs	r4, r3
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0xbc>
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	f000 80ed 	beq.w	8000ee2 <__udivmoddi4+0x28a>
 8000d08:	2100      	movs	r1, #0
 8000d0a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d0e:	4608      	mov	r0, r1
 8000d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d14:	fab3 f183 	clz	r1, r3
 8000d18:	2900      	cmp	r1, #0
 8000d1a:	d149      	bne.n	8000db0 <__udivmoddi4+0x158>
 8000d1c:	42ab      	cmp	r3, r5
 8000d1e:	d302      	bcc.n	8000d26 <__udivmoddi4+0xce>
 8000d20:	4282      	cmp	r2, r0
 8000d22:	f200 80f8 	bhi.w	8000f16 <__udivmoddi4+0x2be>
 8000d26:	1a84      	subs	r4, r0, r2
 8000d28:	eb65 0203 	sbc.w	r2, r5, r3
 8000d2c:	2001      	movs	r0, #1
 8000d2e:	4617      	mov	r7, r2
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	d0e2      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	e9c6 4700 	strd	r4, r7, [r6]
 8000d38:	e7df      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d3a:	b902      	cbnz	r2, 8000d3e <__udivmoddi4+0xe6>
 8000d3c:	deff      	udf	#255	; 0xff
 8000d3e:	fab2 f382 	clz	r3, r2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f040 8090 	bne.w	8000e68 <__udivmoddi4+0x210>
 8000d48:	1a8a      	subs	r2, r1, r2
 8000d4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4e:	fa1f fe8c 	uxth.w	lr, ip
 8000d52:	2101      	movs	r1, #1
 8000d54:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d58:	fb07 2015 	mls	r0, r7, r5, r2
 8000d5c:	0c22      	lsrs	r2, r4, #16
 8000d5e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d62:	fb0e f005 	mul.w	r0, lr, r5
 8000d66:	4290      	cmp	r0, r2
 8000d68:	d908      	bls.n	8000d7c <__udivmoddi4+0x124>
 8000d6a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d6e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x122>
 8000d74:	4290      	cmp	r0, r2
 8000d76:	f200 80cb 	bhi.w	8000f10 <__udivmoddi4+0x2b8>
 8000d7a:	4645      	mov	r5, r8
 8000d7c:	1a12      	subs	r2, r2, r0
 8000d7e:	b2a4      	uxth	r4, r4
 8000d80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d84:	fb07 2210 	mls	r2, r7, r0, r2
 8000d88:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d8c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d90:	45a6      	cmp	lr, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x14e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x14c>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f200 80bb 	bhi.w	8000f1a <__udivmoddi4+0x2c2>
 8000da4:	4610      	mov	r0, r2
 8000da6:	eba4 040e 	sub.w	r4, r4, lr
 8000daa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dae:	e79f      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000db0:	f1c1 0720 	rsb	r7, r1, #32
 8000db4:	408b      	lsls	r3, r1
 8000db6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dba:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dbe:	fa05 f401 	lsl.w	r4, r5, r1
 8000dc2:	fa20 f307 	lsr.w	r3, r0, r7
 8000dc6:	40fd      	lsrs	r5, r7
 8000dc8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dcc:	4323      	orrs	r3, r4
 8000dce:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dd2:	fa1f fe8c 	uxth.w	lr, ip
 8000dd6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dda:	0c1c      	lsrs	r4, r3, #16
 8000ddc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000de0:	fb08 f50e 	mul.w	r5, r8, lr
 8000de4:	42a5      	cmp	r5, r4
 8000de6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dea:	fa00 f001 	lsl.w	r0, r0, r1
 8000dee:	d90b      	bls.n	8000e08 <__udivmoddi4+0x1b0>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000df8:	f080 8088 	bcs.w	8000f0c <__udivmoddi4+0x2b4>
 8000dfc:	42a5      	cmp	r5, r4
 8000dfe:	f240 8085 	bls.w	8000f0c <__udivmoddi4+0x2b4>
 8000e02:	f1a8 0802 	sub.w	r8, r8, #2
 8000e06:	4464      	add	r4, ip
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	b29d      	uxth	r5, r3
 8000e0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e10:	fb09 4413 	mls	r4, r9, r3, r4
 8000e14:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e18:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e1c:	45a6      	cmp	lr, r4
 8000e1e:	d908      	bls.n	8000e32 <__udivmoddi4+0x1da>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e28:	d26c      	bcs.n	8000f04 <__udivmoddi4+0x2ac>
 8000e2a:	45a6      	cmp	lr, r4
 8000e2c:	d96a      	bls.n	8000f04 <__udivmoddi4+0x2ac>
 8000e2e:	3b02      	subs	r3, #2
 8000e30:	4464      	add	r4, ip
 8000e32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e36:	fba3 9502 	umull	r9, r5, r3, r2
 8000e3a:	eba4 040e 	sub.w	r4, r4, lr
 8000e3e:	42ac      	cmp	r4, r5
 8000e40:	46c8      	mov	r8, r9
 8000e42:	46ae      	mov	lr, r5
 8000e44:	d356      	bcc.n	8000ef4 <__udivmoddi4+0x29c>
 8000e46:	d053      	beq.n	8000ef0 <__udivmoddi4+0x298>
 8000e48:	b156      	cbz	r6, 8000e60 <__udivmoddi4+0x208>
 8000e4a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e4e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e52:	fa04 f707 	lsl.w	r7, r4, r7
 8000e56:	40ca      	lsrs	r2, r1
 8000e58:	40cc      	lsrs	r4, r1
 8000e5a:	4317      	orrs	r7, r2
 8000e5c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e60:	4618      	mov	r0, r3
 8000e62:	2100      	movs	r1, #0
 8000e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e68:	f1c3 0120 	rsb	r1, r3, #32
 8000e6c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e70:	fa20 f201 	lsr.w	r2, r0, r1
 8000e74:	fa25 f101 	lsr.w	r1, r5, r1
 8000e78:	409d      	lsls	r5, r3
 8000e7a:	432a      	orrs	r2, r5
 8000e7c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1510 	mls	r5, r7, r0, r1
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e92:	fb00 f50e 	mul.w	r5, r0, lr
 8000e96:	428d      	cmp	r5, r1
 8000e98:	fa04 f403 	lsl.w	r4, r4, r3
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x258>
 8000e9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ea6:	d22f      	bcs.n	8000f08 <__udivmoddi4+0x2b0>
 8000ea8:	428d      	cmp	r5, r1
 8000eaa:	d92d      	bls.n	8000f08 <__udivmoddi4+0x2b0>
 8000eac:	3802      	subs	r0, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1b49      	subs	r1, r1, r5
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000eb8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ebc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ec4:	4291      	cmp	r1, r2
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x282>
 8000ec8:	eb1c 0202 	adds.w	r2, ip, r2
 8000ecc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ed0:	d216      	bcs.n	8000f00 <__udivmoddi4+0x2a8>
 8000ed2:	4291      	cmp	r1, r2
 8000ed4:	d914      	bls.n	8000f00 <__udivmoddi4+0x2a8>
 8000ed6:	3d02      	subs	r5, #2
 8000ed8:	4462      	add	r2, ip
 8000eda:	1a52      	subs	r2, r2, r1
 8000edc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ee0:	e738      	b.n	8000d54 <__udivmoddi4+0xfc>
 8000ee2:	4631      	mov	r1, r6
 8000ee4:	4630      	mov	r0, r6
 8000ee6:	e708      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000ee8:	4639      	mov	r1, r7
 8000eea:	e6e6      	b.n	8000cba <__udivmoddi4+0x62>
 8000eec:	4610      	mov	r0, r2
 8000eee:	e6fb      	b.n	8000ce8 <__udivmoddi4+0x90>
 8000ef0:	4548      	cmp	r0, r9
 8000ef2:	d2a9      	bcs.n	8000e48 <__udivmoddi4+0x1f0>
 8000ef4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000efc:	3b01      	subs	r3, #1
 8000efe:	e7a3      	b.n	8000e48 <__udivmoddi4+0x1f0>
 8000f00:	4645      	mov	r5, r8
 8000f02:	e7ea      	b.n	8000eda <__udivmoddi4+0x282>
 8000f04:	462b      	mov	r3, r5
 8000f06:	e794      	b.n	8000e32 <__udivmoddi4+0x1da>
 8000f08:	4640      	mov	r0, r8
 8000f0a:	e7d1      	b.n	8000eb0 <__udivmoddi4+0x258>
 8000f0c:	46d0      	mov	r8, sl
 8000f0e:	e77b      	b.n	8000e08 <__udivmoddi4+0x1b0>
 8000f10:	3d02      	subs	r5, #2
 8000f12:	4462      	add	r2, ip
 8000f14:	e732      	b.n	8000d7c <__udivmoddi4+0x124>
 8000f16:	4608      	mov	r0, r1
 8000f18:	e70a      	b.n	8000d30 <__udivmoddi4+0xd8>
 8000f1a:	4464      	add	r4, ip
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	e742      	b.n	8000da6 <__udivmoddi4+0x14e>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <_write>:
	  ADC_VAL[2] = HAL_ADC_GetValue(&hadc1);
	  HAL_ADC_Stop(&hadc1);
}

int _write(int file, char *ptr, int len)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	f04f 33ff 	mov.w	r3, #4294967295
 8000f38:	68b9      	ldr	r1, [r7, #8]
 8000f3a:	4804      	ldr	r0, [pc, #16]	; (8000f4c <_write+0x28>)
 8000f3c:	f004 ff9a 	bl	8005e74 <HAL_UART_Transmit>
	return len;
 8000f40:	687b      	ldr	r3, [r7, #4]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200003d8 	.word	0x200003d8

08000f50 <set_PID_range>:

void	set_PID_range(double *MIN_PID_VALUE, double *MAX_PID_VALUE, double dt, double kp, double ki, double kd)
{
 8000f50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f54:	b094      	sub	sp, #80	; 0x50
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6278      	str	r0, [r7, #36]	; 0x24
 8000f5a:	6239      	str	r1, [r7, #32]
 8000f5c:	ed87 0b06 	vstr	d0, [r7, #24]
 8000f60:	ed87 1b04 	vstr	d1, [r7, #16]
 8000f64:	ed87 2b02 	vstr	d2, [r7, #8]
 8000f68:	ed87 3b00 	vstr	d3, [r7]
    double error = 90;
 8000f6c:	f04f 0200 	mov.w	r2, #0
 8000f70:	4b2e      	ldr	r3, [pc, #184]	; (800102c <set_PID_range+0xdc>)
 8000f72:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double *integral = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	647b      	str	r3, [r7, #68]	; 0x44
//    double D = kd * (error - prev_error) / dt;
//
//    prev_error = error;
//
//    double output = P + I + D;
    double P = kp * error;
 8000f7a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000f7e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f82:	f7ff fb59 	bl	8000638 <__aeabi_dmul>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    //    double I = ki * (*previous_error + error) * dt;
        *integral += ki * error;
 8000f8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8000f94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000f98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f9c:	f7ff fb4c 	bl	8000638 <__aeabi_dmul>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	4640      	mov	r0, r8
 8000fa6:	4649      	mov	r1, r9
 8000fa8:	f7ff f990 	bl	80002cc <__adddf3>
 8000fac:	4602      	mov	r2, r0
 8000fae:	460b      	mov	r3, r1
 8000fb0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000fb2:	e9c1 2300 	strd	r2, r3, [r1]
    //    double I = ki * error * dt;
    //    double D = kd * (error -  *previous_error) / dt;
        double D = kd * (error - prev_error);
 8000fb6:	4b1e      	ldr	r3, [pc, #120]	; (8001030 <set_PID_range+0xe0>)
 8000fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fbc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8000fc0:	f7ff f982 	bl	80002c8 <__aeabi_dsub>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fcc:	f7ff fb34 	bl	8000638 <__aeabi_dmul>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
        prev_error = error;
 8000fd8:	4915      	ldr	r1, [pc, #84]	; (8001030 <set_PID_range+0xe0>)
 8000fda:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000fde:	e9c1 2300 	strd	r2, r3, [r1]
//        *prev_input = angle;

        double output = P + *integral - D;
 8000fe2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000fe4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fe8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8000fec:	f7ff f96e 	bl	80002cc <__adddf3>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	4610      	mov	r0, r2
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8000ffc:	f7ff f964 	bl	80002c8 <__aeabi_dsub>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	*MAX_PID_VALUE = output;
 8001008:	6a39      	ldr	r1, [r7, #32]
 800100a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800100e:	e9c1 2300 	strd	r2, r3, [r1]
	*MIN_PID_VALUE = -output;
 8001012:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8001014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001016:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800101a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101c:	e9c3 4500 	strd	r4, r5, [r3]
}
 8001020:	bf00      	nop
 8001022:	3750      	adds	r7, #80	; 0x50
 8001024:	46bd      	mov	sp, r7
 8001026:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800102a:	bf00      	nop
 800102c:	40568000 	.word	0x40568000
 8001030:	20000440 	.word	0x20000440

08001034 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001034:	b5b0      	push	{r4, r5, r7, lr}
 8001036:	b0b6      	sub	sp, #216	; 0xd8
 8001038:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103a:	f001 f98f 	bl	800235c <HAL_Init>
  /* USER CODE BEGIN Init */
  MPU6050_t mpu;
  Angle_t	angle;
  double	pot_P_value, pot_I_value, pot_D_value;

  double	dt = 0.0;
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	f04f 0300 	mov.w	r3, #0
 8001046:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
  uint32_t	start_time = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

  double integral = 0.0;
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	f04f 0300 	mov.w	r3, #0
 8001058:	e9c7 2304 	strd	r2, r3, [r7, #16]
  double previous_error;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105c:	f000 f8b8 	bl	80011d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001060:	f000 fa62 	bl	8001528 <MX_GPIO_Init>
  MX_DMA_Init();
 8001064:	f000 fa40 	bl	80014e8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001068:	f000 fa14 	bl	8001494 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800106c:	f000 f9ba 	bl	80013e4 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001070:	f000 f91c 	bl	80012ac <MX_ADC1_Init>
  MX_I2C1_Init();
 8001074:	f000 f988 	bl	8001388 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  HAL_GPIO_Init(GPIOA, GPIO_PIN_9, GPIO_MODE_OUTPUT_PP);

  while (MPU6050_Init(&hi2c1) == 1);
 8001078:	bf00      	nop
 800107a:	484b      	ldr	r0, [pc, #300]	; (80011a8 <main+0x174>)
 800107c:	f000 fadc 	bl	8001638 <MPU6050_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b01      	cmp	r3, #1
 8001084:	d0f9      	beq.n	800107a <main+0x46>
//  PID_SetSampleTime(&t_PID, 1);
//  PID_SetOutputLimits(&t_PID, -255, 255);

//  PID1(setpoint, setpoint, 0, dt, 0, 0, 0);

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001086:	2108      	movs	r1, #8
 8001088:	4848      	ldr	r0, [pc, #288]	; (80011ac <main+0x178>)
 800108a:	f004 fa1b 	bl	80054c4 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("HEEELLLOO");
 800108e:	4848      	ldr	r0, [pc, #288]	; (80011b0 <main+0x17c>)
 8001090:	f006 fbca 	bl	8007828 <iprintf>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	f44f 7100 	mov.w	r1, #512	; 0x200
 800109a:	4846      	ldr	r0, [pc, #280]	; (80011b4 <main+0x180>)
 800109c:	f002 fb9c 	bl	80037d8 <HAL_GPIO_WritePin>
//	  read_potentiometers_values();

//	  pot_P_value = map1(ADC_VAL[0], 0, 4095, 0, 5, 0.1);
//	  pot_I_value = map1(ADC_VAL[1], 0, 4095, 0, 10, 0.1);
//	  pot_D_value = map1(ADC_VAL[2], 0, 4095, 0, 2, 0.01);
	  pot_P_value = 600;
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	4b44      	ldr	r3, [pc, #272]	; (80011b8 <main+0x184>)
 80010a6:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	  pot_I_value = 0.5;
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	4b43      	ldr	r3, [pc, #268]	; (80011bc <main+0x188>)
 80010b0:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
	  pot_D_value = 0;
 80010b4:	f04f 0200 	mov.w	r2, #0
 80010b8:	f04f 0300 	mov.w	r3, #0
 80010bc:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
	  MPU6050_Read_Accel(&hi2c1, &mpu);
 80010c0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010c4:	4619      	mov	r1, r3
 80010c6:	4838      	ldr	r0, [pc, #224]	; (80011a8 <main+0x174>)
 80010c8:	f000 fb06 	bl	80016d8 <MPU6050_Read_Accel>
//	  CalculateAccAngle(&angle, &mpu);
	  input = (int)mpu.KalmanAngleX;
 80010cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80010d0:	4610      	mov	r0, r2
 80010d2:	4619      	mov	r1, r3
 80010d4:	f7ff fd60 	bl	8000b98 <__aeabi_d2iz>
 80010d8:	4603      	mov	r3, r0
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fa42 	bl	8000564 <__aeabi_i2d>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4936      	ldr	r1, [pc, #216]	; (80011c0 <main+0x18c>)
 80010e6:	e9c1 2300 	strd	r2, r3, [r1]
//
//	  uint32_t current_time = HAL_GetTick();
//	  dt = (current_time - start_time) / 1000.0;

//	  printf("%f\t", dt);
	  double output1 = PID1(input, setpoint, &previous_error, &prev_input, &integral, dt, pot_P_value, pot_I_value, pot_D_value);
 80010ea:	4b35      	ldr	r3, [pc, #212]	; (80011c0 <main+0x18c>)
 80010ec:	ed93 7b00 	vldr	d7, [r3]
 80010f0:	4b34      	ldr	r3, [pc, #208]	; (80011c4 <main+0x190>)
 80010f2:	ed93 6b00 	vldr	d6, [r3]
 80010f6:	f107 0210 	add.w	r2, r7, #16
 80010fa:	4639      	mov	r1, r7
 80010fc:	f107 0308 	add.w	r3, r7, #8
 8001100:	ed97 5b2a 	vldr	d5, [r7, #168]	; 0xa8
 8001104:	ed97 4b2c 	vldr	d4, [r7, #176]	; 0xb0
 8001108:	ed97 3b2e 	vldr	d3, [r7, #184]	; 0xb8
 800110c:	ed97 2b32 	vldr	d2, [r7, #200]	; 0xc8
 8001110:	4618      	mov	r0, r3
 8001112:	eeb0 1a46 	vmov.f32	s2, s12
 8001116:	eef0 1a66 	vmov.f32	s3, s13
 800111a:	eeb0 0a47 	vmov.f32	s0, s14
 800111e:	eef0 0a67 	vmov.f32	s1, s15
 8001122:	f000 fdaf 	bl	8001c84 <PID1>
 8001126:	ed87 0b28 	vstr	d0, [r7, #160]	; 0xa0

	  //	  printf("angle = %f\t OUTPUT1 = %f\n\r", input, output1);
//	  printf("Angle = %f\n\r", input);
//	  MIN_PID_VALUE = PID1(90, setpoint, &previous_error, dt, pot_P_value, pot_I_value, pot_D_value);
	  set_PID_range(&MIN_PID_VALUE, &MAX_PID_VALUE, dt, pot_P_value, pot_I_value, pot_D_value);
 800112a:	ed97 3b2a 	vldr	d3, [r7, #168]	; 0xa8
 800112e:	ed97 2b2c 	vldr	d2, [r7, #176]	; 0xb0
 8001132:	ed97 1b2e 	vldr	d1, [r7, #184]	; 0xb8
 8001136:	ed97 0b32 	vldr	d0, [r7, #200]	; 0xc8
 800113a:	4923      	ldr	r1, [pc, #140]	; (80011c8 <main+0x194>)
 800113c:	4823      	ldr	r0, [pc, #140]	; (80011cc <main+0x198>)
 800113e:	f7ff ff07 	bl	8000f50 <set_PID_range>


//	  printf("Angle = %f\t ", mpu.KalmanAngleX);
//	  set_PID_range(&MIN_PID_VALUE, &MAX_PID_VALUE, dt, pot_P_value, pot_I_value, pot_D_value);
//	  double pwm = map(output, -255, 255, 30, 70);
	  double pwm = map(output1, MIN_PID_VALUE, MAX_PID_VALUE, 10, 90);
 8001142:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8001146:	f7ff fd27 	bl	8000b98 <__aeabi_d2iz>
 800114a:	4604      	mov	r4, r0
 800114c:	4b1f      	ldr	r3, [pc, #124]	; (80011cc <main+0x198>)
 800114e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001152:	4610      	mov	r0, r2
 8001154:	4619      	mov	r1, r3
 8001156:	f7ff fd1f 	bl	8000b98 <__aeabi_d2iz>
 800115a:	4605      	mov	r5, r0
 800115c:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <main+0x194>)
 800115e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f7ff fd17 	bl	8000b98 <__aeabi_d2iz>
 800116a:	4602      	mov	r2, r0
 800116c:	235a      	movs	r3, #90	; 0x5a
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	230a      	movs	r3, #10
 8001172:	4629      	mov	r1, r5
 8001174:	4620      	mov	r0, r4
 8001176:	f001 f8ab 	bl	80022d0 <map>
 800117a:	4603      	mov	r3, r0
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f9f1 	bl	8000564 <__aeabi_i2d>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
	  TIM2->CCR3 = pwm;
 800118a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800118e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001192:	f7ff fd29 	bl	8000be8 <__aeabi_d2uiz>
 8001196:	4603      	mov	r3, r0
 8001198:	63e3      	str	r3, [r4, #60]	; 0x3c
//	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);

//	  printf("pwm = %f\t P = %f\t I = %f\t D = %f\n\r", pwm, pot_P_value, pot_I_value, pot_D_value);
//	  HAL_Delay(0.1);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011a0:	4804      	ldr	r0, [pc, #16]	; (80011b4 <main+0x180>)
 80011a2:	f002 fb19 	bl	80037d8 <HAL_GPIO_WritePin>
  {
 80011a6:	e772      	b.n	800108e <main+0x5a>
 80011a8:	200002dc 	.word	0x200002dc
 80011ac:	20000330 	.word	0x20000330
 80011b0:	08009f40 	.word	0x08009f40
 80011b4:	40020000 	.word	0x40020000
 80011b8:	4082c000 	.word	0x4082c000
 80011bc:	3fe00000 	.word	0x3fe00000
 80011c0:	20000428 	.word	0x20000428
 80011c4:	20000420 	.word	0x20000420
 80011c8:	20000430 	.word	0x20000430
 80011cc:	20000438 	.word	0x20000438

080011d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b094      	sub	sp, #80	; 0x50
 80011d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011d6:	f107 031c 	add.w	r3, r7, #28
 80011da:	2234      	movs	r2, #52	; 0x34
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f006 fc68 	bl	8007ab4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e4:	f107 0308 	add.w	r3, r7, #8
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	4b2a      	ldr	r3, [pc, #168]	; (80012a4 <SystemClock_Config+0xd4>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	4a29      	ldr	r2, [pc, #164]	; (80012a4 <SystemClock_Config+0xd4>)
 80011fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001202:	6413      	str	r3, [r2, #64]	; 0x40
 8001204:	4b27      	ldr	r3, [pc, #156]	; (80012a4 <SystemClock_Config+0xd4>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001210:	2300      	movs	r3, #0
 8001212:	603b      	str	r3, [r7, #0]
 8001214:	4b24      	ldr	r3, [pc, #144]	; (80012a8 <SystemClock_Config+0xd8>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800121c:	4a22      	ldr	r2, [pc, #136]	; (80012a8 <SystemClock_Config+0xd8>)
 800121e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	4b20      	ldr	r3, [pc, #128]	; (80012a8 <SystemClock_Config+0xd8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800122c:	603b      	str	r3, [r7, #0]
 800122e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001230:	2302      	movs	r3, #2
 8001232:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001234:	2301      	movs	r3, #1
 8001236:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001238:	2310      	movs	r3, #16
 800123a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800123c:	2302      	movs	r3, #2
 800123e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001240:	2300      	movs	r3, #0
 8001242:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001244:	2310      	movs	r3, #16
 8001246:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001248:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800124c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800124e:	2304      	movs	r3, #4
 8001250:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001252:	2302      	movs	r3, #2
 8001254:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001256:	2302      	movs	r3, #2
 8001258:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	4618      	mov	r0, r3
 8001260:	f003 fe42 	bl	8004ee8 <HAL_RCC_OscConfig>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800126a:	f000 f9df 	bl	800162c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126e:	230f      	movs	r3, #15
 8001270:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001272:	2302      	movs	r3, #2
 8001274:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001276:	2300      	movs	r3, #0
 8001278:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001280:	2300      	movs	r3, #0
 8001282:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001284:	f107 0308 	add.w	r3, r7, #8
 8001288:	2102      	movs	r1, #2
 800128a:	4618      	mov	r0, r3
 800128c:	f003 fae2 	bl	8004854 <HAL_RCC_ClockConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001296:	f000 f9c9 	bl	800162c <Error_Handler>
  }
}
 800129a:	bf00      	nop
 800129c:	3750      	adds	r7, #80	; 0x50
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40007000 	.word	0x40007000

080012ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012b2:	463b      	mov	r3, r7
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012be:	4b2f      	ldr	r3, [pc, #188]	; (800137c <MX_ADC1_Init+0xd0>)
 80012c0:	4a2f      	ldr	r2, [pc, #188]	; (8001380 <MX_ADC1_Init+0xd4>)
 80012c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012c4:	4b2d      	ldr	r3, [pc, #180]	; (800137c <MX_ADC1_Init+0xd0>)
 80012c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012cc:	4b2b      	ldr	r3, [pc, #172]	; (800137c <MX_ADC1_Init+0xd0>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80012d2:	4b2a      	ldr	r3, [pc, #168]	; (800137c <MX_ADC1_Init+0xd0>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012d8:	4b28      	ldr	r3, [pc, #160]	; (800137c <MX_ADC1_Init+0xd0>)
 80012da:	2201      	movs	r2, #1
 80012dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012de:	4b27      	ldr	r3, [pc, #156]	; (800137c <MX_ADC1_Init+0xd0>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012e6:	4b25      	ldr	r3, [pc, #148]	; (800137c <MX_ADC1_Init+0xd0>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012ec:	4b23      	ldr	r3, [pc, #140]	; (800137c <MX_ADC1_Init+0xd0>)
 80012ee:	4a25      	ldr	r2, [pc, #148]	; (8001384 <MX_ADC1_Init+0xd8>)
 80012f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f2:	4b22      	ldr	r3, [pc, #136]	; (800137c <MX_ADC1_Init+0xd0>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80012f8:	4b20      	ldr	r3, [pc, #128]	; (800137c <MX_ADC1_Init+0xd0>)
 80012fa:	2203      	movs	r2, #3
 80012fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012fe:	4b1f      	ldr	r3, [pc, #124]	; (800137c <MX_ADC1_Init+0xd0>)
 8001300:	2200      	movs	r2, #0
 8001302:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001306:	4b1d      	ldr	r3, [pc, #116]	; (800137c <MX_ADC1_Init+0xd0>)
 8001308:	2201      	movs	r2, #1
 800130a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800130c:	481b      	ldr	r0, [pc, #108]	; (800137c <MX_ADC1_Init+0xd0>)
 800130e:	f001 f897 	bl	8002440 <HAL_ADC_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001318:	f000 f988 	bl	800162c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800131c:	2300      	movs	r3, #0
 800131e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001320:	2301      	movs	r3, #1
 8001322:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001324:	2307      	movs	r3, #7
 8001326:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001328:	463b      	mov	r3, r7
 800132a:	4619      	mov	r1, r3
 800132c:	4813      	ldr	r0, [pc, #76]	; (800137c <MX_ADC1_Init+0xd0>)
 800132e:	f001 f9f9 	bl	8002724 <HAL_ADC_ConfigChannel>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001338:	f000 f978 	bl	800162c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800133c:	2301      	movs	r3, #1
 800133e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001340:	2302      	movs	r3, #2
 8001342:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001344:	463b      	mov	r3, r7
 8001346:	4619      	mov	r1, r3
 8001348:	480c      	ldr	r0, [pc, #48]	; (800137c <MX_ADC1_Init+0xd0>)
 800134a:	f001 f9eb 	bl	8002724 <HAL_ADC_ConfigChannel>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001354:	f000 f96a 	bl	800162c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001358:	2304      	movs	r3, #4
 800135a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800135c:	2303      	movs	r3, #3
 800135e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001360:	463b      	mov	r3, r7
 8001362:	4619      	mov	r1, r3
 8001364:	4805      	ldr	r0, [pc, #20]	; (800137c <MX_ADC1_Init+0xd0>)
 8001366:	f001 f9dd 	bl	8002724 <HAL_ADC_ConfigChannel>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001370:	f000 f95c 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001374:	bf00      	nop
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000294 	.word	0x20000294
 8001380:	40012000 	.word	0x40012000
 8001384:	0f000001 	.word	0x0f000001

08001388 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <MX_I2C1_Init+0x50>)
 800138e:	4a13      	ldr	r2, [pc, #76]	; (80013dc <MX_I2C1_Init+0x54>)
 8001390:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001392:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <MX_I2C1_Init+0x50>)
 8001394:	4a12      	ldr	r2, [pc, #72]	; (80013e0 <MX_I2C1_Init+0x58>)
 8001396:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <MX_I2C1_Init+0x50>)
 800139a:	2200      	movs	r2, #0
 800139c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800139e:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <MX_I2C1_Init+0x50>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <MX_I2C1_Init+0x50>)
 80013a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013ac:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <MX_I2C1_Init+0x50>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <MX_I2C1_Init+0x50>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013b8:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <MX_I2C1_Init+0x50>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013be:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <MX_I2C1_Init+0x50>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013c4:	4804      	ldr	r0, [pc, #16]	; (80013d8 <MX_I2C1_Init+0x50>)
 80013c6:	f002 fa21 	bl	800380c <HAL_I2C_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013d0:	f000 f92c 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	200002dc 	.word	0x200002dc
 80013dc:	40005400 	.word	0x40005400
 80013e0:	00061a80 	.word	0x00061a80

080013e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	; 0x28
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ea:	f107 0320 	add.w	r3, r7, #32
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
 8001400:	611a      	str	r2, [r3, #16]
 8001402:	615a      	str	r2, [r3, #20]
 8001404:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001406:	4b22      	ldr	r3, [pc, #136]	; (8001490 <MX_TIM2_Init+0xac>)
 8001408:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800140c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 800140e:	4b20      	ldr	r3, [pc, #128]	; (8001490 <MX_TIM2_Init+0xac>)
 8001410:	2253      	movs	r2, #83	; 0x53
 8001412:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001414:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <MX_TIM2_Init+0xac>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800141a:	4b1d      	ldr	r3, [pc, #116]	; (8001490 <MX_TIM2_Init+0xac>)
 800141c:	2263      	movs	r2, #99	; 0x63
 800141e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001420:	4b1b      	ldr	r3, [pc, #108]	; (8001490 <MX_TIM2_Init+0xac>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001426:	4b1a      	ldr	r3, [pc, #104]	; (8001490 <MX_TIM2_Init+0xac>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800142c:	4818      	ldr	r0, [pc, #96]	; (8001490 <MX_TIM2_Init+0xac>)
 800142e:	f003 fff9 	bl	8005424 <HAL_TIM_PWM_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001438:	f000 f8f8 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143c:	2300      	movs	r3, #0
 800143e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001444:	f107 0320 	add.w	r3, r7, #32
 8001448:	4619      	mov	r1, r3
 800144a:	4811      	ldr	r0, [pc, #68]	; (8001490 <MX_TIM2_Init+0xac>)
 800144c:	f004 fc46 	bl	8005cdc <HAL_TIMEx_MasterConfigSynchronization>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001456:	f000 f8e9 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145a:	2360      	movs	r3, #96	; 0x60
 800145c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	2208      	movs	r2, #8
 800146e:	4619      	mov	r1, r3
 8001470:	4807      	ldr	r0, [pc, #28]	; (8001490 <MX_TIM2_Init+0xac>)
 8001472:	f004 f8ef 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800147c:	f000 f8d6 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001480:	4803      	ldr	r0, [pc, #12]	; (8001490 <MX_TIM2_Init+0xac>)
 8001482:	f000 fd99 	bl	8001fb8 <HAL_TIM_MspPostInit>

}
 8001486:	bf00      	nop
 8001488:	3728      	adds	r7, #40	; 0x28
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000330 	.word	0x20000330

08001494 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001498:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 800149a:	4a12      	ldr	r2, [pc, #72]	; (80014e4 <MX_USART2_UART_Init+0x50>)
 800149c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800149e:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 80014a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014b2:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014b8:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 80014ba:	220c      	movs	r2, #12
 80014bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014be:	4b08      	ldr	r3, [pc, #32]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c4:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014ca:	4805      	ldr	r0, [pc, #20]	; (80014e0 <MX_USART2_UART_Init+0x4c>)
 80014cc:	f004 fc82 	bl	8005dd4 <HAL_UART_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014d6:	f000 f8a9 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	200003d8 	.word	0x200003d8
 80014e4:	40004400 	.word	0x40004400

080014e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <MX_DMA_Init+0x3c>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a0b      	ldr	r2, [pc, #44]	; (8001524 <MX_DMA_Init+0x3c>)
 80014f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b09      	ldr	r3, [pc, #36]	; (8001524 <MX_DMA_Init+0x3c>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800150a:	2200      	movs	r2, #0
 800150c:	2100      	movs	r1, #0
 800150e:	200c      	movs	r0, #12
 8001510:	f001 fc1b 	bl	8002d4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001514:	200c      	movs	r0, #12
 8001516:	f001 fc34 	bl	8002d82 <HAL_NVIC_EnableIRQ>

}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40023800 	.word	0x40023800

08001528 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08a      	sub	sp, #40	; 0x28
 800152c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152e:	f107 0314 	add.w	r3, r7, #20
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	60da      	str	r2, [r3, #12]
 800153c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
 8001542:	4b37      	ldr	r3, [pc, #220]	; (8001620 <MX_GPIO_Init+0xf8>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a36      	ldr	r2, [pc, #216]	; (8001620 <MX_GPIO_Init+0xf8>)
 8001548:	f043 0304 	orr.w	r3, r3, #4
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b34      	ldr	r3, [pc, #208]	; (8001620 <MX_GPIO_Init+0xf8>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0304 	and.w	r3, r3, #4
 8001556:	613b      	str	r3, [r7, #16]
 8001558:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	4b30      	ldr	r3, [pc, #192]	; (8001620 <MX_GPIO_Init+0xf8>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a2f      	ldr	r2, [pc, #188]	; (8001620 <MX_GPIO_Init+0xf8>)
 8001564:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b2d      	ldr	r3, [pc, #180]	; (8001620 <MX_GPIO_Init+0xf8>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	4b29      	ldr	r3, [pc, #164]	; (8001620 <MX_GPIO_Init+0xf8>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	4a28      	ldr	r2, [pc, #160]	; (8001620 <MX_GPIO_Init+0xf8>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6313      	str	r3, [r2, #48]	; 0x30
 8001586:	4b26      	ldr	r3, [pc, #152]	; (8001620 <MX_GPIO_Init+0xf8>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	60bb      	str	r3, [r7, #8]
 8001590:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	4b22      	ldr	r3, [pc, #136]	; (8001620 <MX_GPIO_Init+0xf8>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	4a21      	ldr	r2, [pc, #132]	; (8001620 <MX_GPIO_Init+0xf8>)
 800159c:	f043 0302 	orr.w	r3, r3, #2
 80015a0:	6313      	str	r3, [r2, #48]	; 0x30
 80015a2:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <MX_GPIO_Init+0xf8>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2120      	movs	r1, #32
 80015b2:	481c      	ldr	r0, [pc, #112]	; (8001624 <MX_GPIO_Init+0xfc>)
 80015b4:	f002 f910 	bl	80037d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80015b8:	2201      	movs	r2, #1
 80015ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015be:	4819      	ldr	r0, [pc, #100]	; (8001624 <MX_GPIO_Init+0xfc>)
 80015c0:	f002 f90a 	bl	80037d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015ca:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	4619      	mov	r1, r3
 80015da:	4813      	ldr	r0, [pc, #76]	; (8001628 <MX_GPIO_Init+0x100>)
 80015dc:	f001 ff68 	bl	80034b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015e0:	2301      	movs	r3, #1
 80015e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e4:	2303      	movs	r3, #3
 80015e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4619      	mov	r1, r3
 80015f2:	480d      	ldr	r0, [pc, #52]	; (8001628 <MX_GPIO_Init+0x100>)
 80015f4:	f001 ff5c 	bl	80034b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9;
 80015f8:	f44f 7308 	mov.w	r3, #544	; 0x220
 80015fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	4619      	mov	r1, r3
 8001610:	4804      	ldr	r0, [pc, #16]	; (8001624 <MX_GPIO_Init+0xfc>)
 8001612:	f001 ff4d 	bl	80034b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001616:	bf00      	nop
 8001618:	3728      	adds	r7, #40	; 0x28
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40023800 	.word	0x40023800
 8001624:	40020000 	.word	0x40020000
 8001628:	40020800 	.word	0x40020800

0800162c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001630:	b672      	cpsid	i
}
 8001632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001634:	e7fe      	b.n	8001634 <Error_Handler+0x8>
	...

08001638 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af04      	add	r7, sp, #16
 800163e:	6078      	str	r0, [r7, #4]
    uint8_t Data;

    // check device ID WHO_AM_I

//    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, HAL_MAX_DELAY);
    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001640:	2364      	movs	r3, #100	; 0x64
 8001642:	9302      	str	r3, [sp, #8]
 8001644:	2301      	movs	r3, #1
 8001646:	9301      	str	r3, [sp, #4]
 8001648:	f107 030f 	add.w	r3, r7, #15
 800164c:	9300      	str	r3, [sp, #0]
 800164e:	2301      	movs	r3, #1
 8001650:	2275      	movs	r2, #117	; 0x75
 8001652:	21d0      	movs	r1, #208	; 0xd0
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f002 fb17 	bl	8003c88 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	2b68      	cmp	r3, #104	; 0x68
 800165e:	d12e      	bne.n	80016be <MPU6050_Init+0x86>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001664:	2364      	movs	r3, #100	; 0x64
 8001666:	9302      	str	r3, [sp, #8]
 8001668:	2301      	movs	r3, #1
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	f107 030e 	add.w	r3, r7, #14
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	2301      	movs	r3, #1
 8001674:	226b      	movs	r2, #107	; 0x6b
 8001676:	21d0      	movs	r1, #208	; 0xd0
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f002 fa0b 	bl	8003a94 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 800167e:	2307      	movs	r3, #7
 8001680:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001682:	2364      	movs	r3, #100	; 0x64
 8001684:	9302      	str	r3, [sp, #8]
 8001686:	2301      	movs	r3, #1
 8001688:	9301      	str	r3, [sp, #4]
 800168a:	f107 030e 	add.w	r3, r7, #14
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	2301      	movs	r3, #1
 8001692:	2219      	movs	r2, #25
 8001694:	21d0      	movs	r1, #208	; 0xd0
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f002 f9fc 	bl	8003a94 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 800169c:	2300      	movs	r3, #0
 800169e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80016a0:	2364      	movs	r3, #100	; 0x64
 80016a2:	9302      	str	r3, [sp, #8]
 80016a4:	2301      	movs	r3, #1
 80016a6:	9301      	str	r3, [sp, #4]
 80016a8:	f107 030e 	add.w	r3, r7, #14
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2301      	movs	r3, #1
 80016b0:	221c      	movs	r2, #28
 80016b2:	21d0      	movs	r1, #208	; 0xd0
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f002 f9ed 	bl	8003a94 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
//        Data = 0x00;
//        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
        return 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	e003      	b.n	80016c6 <MPU6050_Init+0x8e>
    }
    else
    {
    	printf("Error in init\n");
 80016be:	4804      	ldr	r0, [pc, #16]	; (80016d0 <MPU6050_Init+0x98>)
 80016c0:	f006 f918 	bl	80078f4 <puts>
    }
    return 1;
 80016c4:	2301      	movs	r3, #1
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	08009f4c 	.word	0x08009f4c
 80016d4:	00000000 	.word	0x00000000

080016d8 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 80016d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016dc:	b090      	sub	sp, #64	; 0x40
 80016de:	af04      	add	r7, sp, #16
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, i2c_timeout);
 80016e4:	2364      	movs	r3, #100	; 0x64
 80016e6:	9302      	str	r3, [sp, #8]
 80016e8:	2306      	movs	r3, #6
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	f107 0308 	add.w	r3, r7, #8
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	2301      	movs	r3, #1
 80016f4:	223b      	movs	r2, #59	; 0x3b
 80016f6:	21d0      	movs	r1, #208	; 0xd0
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f002 fac5 	bl	8003c88 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 80016fe:	7a3b      	ldrb	r3, [r7, #8]
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	b21a      	sxth	r2, r3
 8001704:	7a7b      	ldrb	r3, [r7, #9]
 8001706:	b21b      	sxth	r3, r3
 8001708:	4313      	orrs	r3, r2
 800170a:	b21a      	sxth	r2, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001710:	7abb      	ldrb	r3, [r7, #10]
 8001712:	021b      	lsls	r3, r3, #8
 8001714:	b21a      	sxth	r2, r3
 8001716:	7afb      	ldrb	r3, [r7, #11]
 8001718:	b21b      	sxth	r3, r3
 800171a:	4313      	orrs	r3, r2
 800171c:	b21a      	sxth	r2, r3
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001722:	7b3b      	ldrb	r3, [r7, #12]
 8001724:	021b      	lsls	r3, r3, #8
 8001726:	b21a      	sxth	r2, r3
 8001728:	7b7b      	ldrb	r3, [r7, #13]
 800172a:	b21b      	sxth	r3, r3
 800172c:	4313      	orrs	r3, r2
 800172e:	b21a      	sxth	r2, r3
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	809a      	strh	r2, [r3, #4]
    /*** convert the RAW values into acceleration in 'g'
         we have to divide according to the Full scale value set in FS_SEL
         I have configured FS_SEL = 0. So I am dividing by 16384.0
         for more details check ACCEL_CONFIG Register              ****/

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	f9b3 3000 	ldrsh.w	r3, [r3]
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe ff12 	bl	8000564 <__aeabi_i2d>
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	4b9a      	ldr	r3, [pc, #616]	; (80019b0 <MPU6050_Read_Accel+0x2d8>)
 8001746:	f7ff f8a1 	bl	800088c <__aeabi_ddiv>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	6839      	ldr	r1, [r7, #0]
 8001750:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800175a:	4618      	mov	r0, r3
 800175c:	f7fe ff02 	bl	8000564 <__aeabi_i2d>
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	4b92      	ldr	r3, [pc, #584]	; (80019b0 <MPU6050_Read_Accel+0x2d8>)
 8001766:	f7ff f891 	bl	800088c <__aeabi_ddiv>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	6839      	ldr	r1, [r7, #0]
 8001770:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800177a:	4618      	mov	r0, r3
 800177c:	f7fe fef2 	bl	8000564 <__aeabi_i2d>
 8001780:	a387      	add	r3, pc, #540	; (adr r3, 80019a0 <MPU6050_Read_Accel+0x2c8>)
 8001782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001786:	f7ff f881 	bl	800088c <__aeabi_ddiv>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	6839      	ldr	r1, [r7, #0]
 8001790:	e9c1 2306 	strd	r2, r3, [r1, #24]

    // Kalman angle solve
	double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001794:	f000 fe48 	bl	8002428 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	4b86      	ldr	r3, [pc, #536]	; (80019b4 <MPU6050_Read_Accel+0x2dc>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fecf 	bl	8000544 <__aeabi_ui2d>
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	4b83      	ldr	r3, [pc, #524]	; (80019b8 <MPU6050_Read_Accel+0x2e0>)
 80017ac:	f7ff f86e 	bl	800088c <__aeabi_ddiv>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	e9c7 2308 	strd	r2, r3, [r7, #32]
	timer = HAL_GetTick();
 80017b8:	f000 fe36 	bl	8002428 <HAL_GetTick>
 80017bc:	4603      	mov	r3, r0
 80017be:	4a7d      	ldr	r2, [pc, #500]	; (80019b4 <MPU6050_Read_Accel+0x2dc>)
 80017c0:	6013      	str	r3, [r2, #0]
	double roll;
	double roll_sqrt = sqrt(
		DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c8:	461a      	mov	r2, r3
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d0:	fb03 f202 	mul.w	r2, r3, r2
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80017da:	4619      	mov	r1, r3
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80017e2:	fb01 f303 	mul.w	r3, r1, r3
 80017e6:	4413      	add	r3, r2
	double roll_sqrt = sqrt(
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe febb 	bl	8000564 <__aeabi_i2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	ec43 2b10 	vmov	d0, r2, r3
 80017f6:	f008 f81d 	bl	8009834 <sqrt>
 80017fa:	ed87 0b06 	vstr	d0, [r7, #24]
	if (roll_sqrt != 0.0)
 80017fe:	f04f 0200 	mov.w	r2, #0
 8001802:	f04f 0300 	mov.w	r3, #0
 8001806:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800180a:	f7ff f97d 	bl	8000b08 <__aeabi_dcmpeq>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d11f      	bne.n	8001854 <MPU6050_Read_Accel+0x17c>
	{
		roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe fea2 	bl	8000564 <__aeabi_i2d>
 8001820:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001824:	f7ff f832 	bl	800088c <__aeabi_ddiv>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	ec43 2b17 	vmov	d7, r2, r3
 8001830:	eeb0 0a47 	vmov.f32	s0, s14
 8001834:	eef0 0a67 	vmov.f32	s1, s15
 8001838:	f008 f82a 	bl	8009890 <atan>
 800183c:	ec51 0b10 	vmov	r0, r1, d0
 8001840:	a359      	add	r3, pc, #356	; (adr r3, 80019a8 <MPU6050_Read_Accel+0x2d0>)
 8001842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001846:	f7fe fef7 	bl	8000638 <__aeabi_dmul>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001852:	e005      	b.n	8001860 <MPU6050_Read_Accel+0x188>
	}
	else
	{
		roll = 0.0;
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	}
	double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001866:	425b      	negs	r3, r3
 8001868:	4618      	mov	r0, r3
 800186a:	f7fe fe7b 	bl	8000564 <__aeabi_i2d>
 800186e:	4682      	mov	sl, r0
 8001870:	468b      	mov	fp, r1
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001878:	4618      	mov	r0, r3
 800187a:	f7fe fe73 	bl	8000564 <__aeabi_i2d>
 800187e:	4602      	mov	r2, r0
 8001880:	460b      	mov	r3, r1
 8001882:	ec43 2b11 	vmov	d1, r2, r3
 8001886:	ec4b ab10 	vmov	d0, sl, fp
 800188a:	f007 ffd1 	bl	8009830 <atan2>
 800188e:	ec51 0b10 	vmov	r0, r1, d0
 8001892:	a345      	add	r3, pc, #276	; (adr r3, 80019a8 <MPU6050_Read_Accel+0x2d0>)
 8001894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001898:	f7fe fece 	bl	8000638 <__aeabi_dmul>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 80018a4:	f04f 0200 	mov.w	r2, #0
 80018a8:	4b44      	ldr	r3, [pc, #272]	; (80019bc <MPU6050_Read_Accel+0x2e4>)
 80018aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018ae:	f7ff f935 	bl	8000b1c <__aeabi_dcmplt>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d00a      	beq.n	80018ce <MPU6050_Read_Accel+0x1f6>
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80018be:	f04f 0200 	mov.w	r2, #0
 80018c2:	4b3f      	ldr	r3, [pc, #252]	; (80019c0 <MPU6050_Read_Accel+0x2e8>)
 80018c4:	f7ff f948 	bl	8000b58 <__aeabi_dcmpgt>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d114      	bne.n	80018f8 <MPU6050_Read_Accel+0x220>
 80018ce:	f04f 0200 	mov.w	r2, #0
 80018d2:	4b3b      	ldr	r3, [pc, #236]	; (80019c0 <MPU6050_Read_Accel+0x2e8>)
 80018d4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018d8:	f7ff f93e 	bl	8000b58 <__aeabi_dcmpgt>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d015      	beq.n	800190e <MPU6050_Read_Accel+0x236>
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	4b33      	ldr	r3, [pc, #204]	; (80019bc <MPU6050_Read_Accel+0x2e4>)
 80018ee:	f7ff f915 	bl	8000b1c <__aeabi_dcmplt>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d00a      	beq.n	800190e <MPU6050_Read_Accel+0x236>
	{
		KalmanY.angle = pitch;
 80018f8:	4932      	ldr	r1, [pc, #200]	; (80019c4 <MPU6050_Read_Accel+0x2ec>)
 80018fa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018fe:	e9c1 2306 	strd	r2, r3, [r1, #24]
		DataStruct->KalmanAngleY = pitch;
 8001902:	6839      	ldr	r1, [r7, #0]
 8001904:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001908:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800190c:	e014      	b.n	8001938 <MPU6050_Read_Accel+0x260>
	}
	else
	{
		DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8001914:	ed97 2b08 	vldr	d2, [r7, #32]
 8001918:	eeb0 1a47 	vmov.f32	s2, s14
 800191c:	eef0 1a67 	vmov.f32	s3, s15
 8001920:	ed97 0b04 	vldr	d0, [r7, #16]
 8001924:	4827      	ldr	r0, [pc, #156]	; (80019c4 <MPU6050_Read_Accel+0x2ec>)
 8001926:	f000 f851 	bl	80019cc <Kalman_getAngle>
 800192a:	eeb0 7a40 	vmov.f32	s14, s0
 800192e:	eef0 7a60 	vmov.f32	s15, s1
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
	}
	if (fabs(DataStruct->KalmanAngleY) > 90)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800193e:	4690      	mov	r8, r2
 8001940:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	4b1d      	ldr	r3, [pc, #116]	; (80019c0 <MPU6050_Read_Accel+0x2e8>)
 800194a:	4640      	mov	r0, r8
 800194c:	4649      	mov	r1, r9
 800194e:	f7ff f903 	bl	8000b58 <__aeabi_dcmpgt>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d008      	beq.n	800196a <MPU6050_Read_Accel+0x292>
		DataStruct->Gx = -DataStruct->Gx;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800195e:	4614      	mov	r4, r2
 8001960:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
	DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8001970:	ed97 2b08 	vldr	d2, [r7, #32]
 8001974:	eeb0 1a47 	vmov.f32	s2, s14
 8001978:	eef0 1a67 	vmov.f32	s3, s15
 800197c:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8001980:	4811      	ldr	r0, [pc, #68]	; (80019c8 <MPU6050_Read_Accel+0x2f0>)
 8001982:	f000 f823 	bl	80019cc <Kalman_getAngle>
 8001986:	eeb0 7a40 	vmov.f32	s14, s0
 800198a:	eef0 7a60 	vmov.f32	s15, s1
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
}
 8001994:	bf00      	nop
 8001996:	3730      	adds	r7, #48	; 0x30
 8001998:	46bd      	mov	sp, r7
 800199a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800199e:	bf00      	nop
 80019a0:	00000000 	.word	0x00000000
 80019a4:	40cc2900 	.word	0x40cc2900
 80019a8:	1a63c1f8 	.word	0x1a63c1f8
 80019ac:	404ca5dc 	.word	0x404ca5dc
 80019b0:	40d00000 	.word	0x40d00000
 80019b4:	20000448 	.word	0x20000448
 80019b8:	408f4000 	.word	0x408f4000
 80019bc:	c0568000 	.word	0xc0568000
 80019c0:	40568000 	.word	0x40568000
 80019c4:	20000048 	.word	0x20000048
 80019c8:	20000000 	.word	0x20000000

080019cc <Kalman_getAngle>:
//        DataStruct->Gx = -DataStruct->Gx;
//    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
}

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 80019cc:	b5b0      	push	{r4, r5, r7, lr}
 80019ce:	b096      	sub	sp, #88	; 0x58
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	61f8      	str	r0, [r7, #28]
 80019d4:	ed87 0b04 	vstr	d0, [r7, #16]
 80019d8:	ed87 1b02 	vstr	d1, [r7, #8]
 80019dc:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80019e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019ea:	f7fe fc6d 	bl	80002c8 <__aeabi_dsub>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80019fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001a00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a04:	f7fe fe18 	bl	8000638 <__aeabi_dmul>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	4620      	mov	r0, r4
 8001a0e:	4629      	mov	r1, r5
 8001a10:	f7fe fc5c 	bl	80002cc <__adddf3>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	69f9      	ldr	r1, [r7, #28]
 8001a1a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001a2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a2e:	f7fe fe03 	bl	8000638 <__aeabi_dmul>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4610      	mov	r0, r2
 8001a38:	4619      	mov	r1, r3
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001a40:	f7fe fc42 	bl	80002c8 <__aeabi_dsub>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001a52:	f7fe fc39 	bl	80002c8 <__aeabi_dsub>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a64:	f7fe fc32 	bl	80002cc <__adddf3>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	4619      	mov	r1, r3
 8001a70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a74:	f7fe fde0 	bl	8000638 <__aeabi_dmul>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	4629      	mov	r1, r5
 8001a80:	f7fe fc24 	bl	80002cc <__adddf3>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	69f9      	ldr	r1, [r7, #28]
 8001a8a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001a9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a9e:	f7fe fdcb 	bl	8000638 <__aeabi_dmul>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	4620      	mov	r0, r4
 8001aa8:	4629      	mov	r1, r5
 8001aaa:	f7fe fc0d 	bl	80002c8 <__aeabi_dsub>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	69f9      	ldr	r1, [r7, #28]
 8001ab4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001ac4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ac8:	f7fe fdb6 	bl	8000638 <__aeabi_dmul>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	4629      	mov	r1, r5
 8001ad4:	f7fe fbf8 	bl	80002c8 <__aeabi_dsub>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	69f9      	ldr	r1, [r7, #28]
 8001ade:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001aee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001af2:	f7fe fda1 	bl	8000638 <__aeabi_dmul>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4620      	mov	r0, r4
 8001afc:	4629      	mov	r1, r5
 8001afe:	f7fe fbe5 	bl	80002cc <__adddf3>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	69f9      	ldr	r1, [r7, #28]
 8001b08:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001b18:	f7fe fbd8 	bl	80002cc <__adddf3>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b2a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001b2e:	f7fe fead 	bl	800088c <__aeabi_ddiv>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001b40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001b44:	f7fe fea2 	bl	800088c <__aeabi_ddiv>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b56:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b5a:	f7fe fbb5 	bl	80002c8 <__aeabi_dsub>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001b6c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b70:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001b74:	f7fe fd60 	bl	8000638 <__aeabi_dmul>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4620      	mov	r0, r4
 8001b7e:	4629      	mov	r1, r5
 8001b80:	f7fe fba4 	bl	80002cc <__adddf3>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	69f9      	ldr	r1, [r7, #28]
 8001b8a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001b94:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001b98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001b9c:	f7fe fd4c 	bl	8000638 <__aeabi_dmul>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4620      	mov	r0, r4
 8001ba6:	4629      	mov	r1, r5
 8001ba8:	f7fe fb90 	bl	80002cc <__adddf3>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	69f9      	ldr	r1, [r7, #28]
 8001bb2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001bbc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001bc6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001bd0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001bd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001bd8:	f7fe fd2e 	bl	8000638 <__aeabi_dmul>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	4620      	mov	r0, r4
 8001be2:	4629      	mov	r1, r5
 8001be4:	f7fe fb70 	bl	80002c8 <__aeabi_dsub>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	69f9      	ldr	r1, [r7, #28]
 8001bee:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001bf8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001bfc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c00:	f7fe fd1a 	bl	8000638 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4620      	mov	r0, r4
 8001c0a:	4629      	mov	r1, r5
 8001c0c:	f7fe fb5c 	bl	80002c8 <__aeabi_dsub>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	69f9      	ldr	r1, [r7, #28]
 8001c16:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8001c20:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001c28:	f7fe fd06 	bl	8000638 <__aeabi_dmul>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4620      	mov	r0, r4
 8001c32:	4629      	mov	r1, r5
 8001c34:	f7fe fb48 	bl	80002c8 <__aeabi_dsub>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	69f9      	ldr	r1, [r7, #28]
 8001c3e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8001c48:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c4c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c50:	f7fe fcf2 	bl	8000638 <__aeabi_dmul>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4620      	mov	r0, r4
 8001c5a:	4629      	mov	r1, r5
 8001c5c:	f7fe fb34 	bl	80002c8 <__aeabi_dsub>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	69f9      	ldr	r1, [r7, #28]
 8001c66:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001c70:	ec43 2b17 	vmov	d7, r2, r3
};
 8001c74:	eeb0 0a47 	vmov.f32	s0, s14
 8001c78:	eef0 0a67 	vmov.f32	s1, s15
 8001c7c:	3758      	adds	r7, #88	; 0x58
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001c84 <PID1>:
 */

#include "my_pid.h"

double PID1(double angle, double setpoint, double *previous_error, double *prev_input, double *integral, double dt, double kp, double ki, double kd)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b09a      	sub	sp, #104	; 0x68
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
 8001c8e:	ed87 1b0c 	vstr	d1, [r7, #48]	; 0x30
 8001c92:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001c94:	62b9      	str	r1, [r7, #40]	; 0x28
 8001c96:	627a      	str	r2, [r7, #36]	; 0x24
 8001c98:	ed87 2b06 	vstr	d2, [r7, #24]
 8001c9c:	ed87 3b04 	vstr	d3, [r7, #16]
 8001ca0:	ed87 4b02 	vstr	d4, [r7, #8]
 8001ca4:	ed87 5b00 	vstr	d5, [r7]
	double I = 0;
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60

//	double integral = 0;
    double error = setpoint - angle;
 8001cb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001cb8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001cbc:	f7fe fb04 	bl	80002c8 <__aeabi_dsub>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
//    dt = 200;
//    printf("ERROR: %f\t", error);
    double P = kp * error;
 8001cc8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001ccc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cd0:	f7fe fcb2 	bl	8000638 <__aeabi_dmul>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
//    double I = ki * (*previous_error + error) * dt;
//    *integral += ki * error;
    if (error < 5 || error > -5)
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	4b29      	ldr	r3, [pc, #164]	; (8001d88 <PID1+0x104>)
 8001ce2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001ce6:	f7fe ff19 	bl	8000b1c <__aeabi_dcmplt>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d109      	bne.n	8001d04 <PID1+0x80>
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	4b25      	ldr	r3, [pc, #148]	; (8001d8c <PID1+0x108>)
 8001cf6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001cfa:	f7fe ff2d 	bl	8000b58 <__aeabi_dcmpgt>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d009      	beq.n	8001d18 <PID1+0x94>
    	I = ki * error;
 8001d04:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001d08:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d0c:	f7fe fc94 	bl	8000638 <__aeabi_dmul>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60

    double D = kd * (error - *previous_error);
 8001d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001d22:	f7fe fad1 	bl	80002c8 <__aeabi_dsub>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d2e:	f7fe fc83 	bl	8000638 <__aeabi_dmul>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
//    double D = kd * (angle - *prev_input);
    *previous_error = error;
 8001d3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d3c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001d40:	e9c1 2300 	strd	r2, r3, [r1]
    *prev_input = angle;
 8001d44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d46:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d4a:	e9c1 2300 	strd	r2, r3, [r1]

//    double output = P + *integral - D;
    double output = P + I - D;
 8001d4e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d52:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001d56:	f7fe fab9 	bl	80002cc <__adddf3>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4610      	mov	r0, r2
 8001d60:	4619      	mov	r1, r3
 8001d62:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001d66:	f7fe faaf 	bl	80002c8 <__aeabi_dsub>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    return output;
 8001d72:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001d76:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d7a:	eeb0 0a47 	vmov.f32	s0, s14
 8001d7e:	eef0 0a67 	vmov.f32	s1, s15
 8001d82:	3768      	adds	r7, #104	; 0x68
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40140000 	.word	0x40140000
 8001d8c:	c0140000 	.word	0xc0140000

08001d90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	607b      	str	r3, [r7, #4]
 8001d9a:	4b10      	ldr	r3, [pc, #64]	; (8001ddc <HAL_MspInit+0x4c>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9e:	4a0f      	ldr	r2, [pc, #60]	; (8001ddc <HAL_MspInit+0x4c>)
 8001da0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001da4:	6453      	str	r3, [r2, #68]	; 0x44
 8001da6:	4b0d      	ldr	r3, [pc, #52]	; (8001ddc <HAL_MspInit+0x4c>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dae:	607b      	str	r3, [r7, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	603b      	str	r3, [r7, #0]
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <HAL_MspInit+0x4c>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dba:	4a08      	ldr	r2, [pc, #32]	; (8001ddc <HAL_MspInit+0x4c>)
 8001dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <HAL_MspInit+0x4c>)
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001dce:	2007      	movs	r0, #7
 8001dd0:	f000 ffb0 	bl	8002d34 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40023800 	.word	0x40023800

08001de0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08a      	sub	sp, #40	; 0x28
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
 8001df6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a1b      	ldr	r2, [pc, #108]	; (8001e6c <HAL_ADC_MspInit+0x8c>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d12f      	bne.n	8001e62 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	4b1a      	ldr	r3, [pc, #104]	; (8001e70 <HAL_ADC_MspInit+0x90>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	4a19      	ldr	r2, [pc, #100]	; (8001e70 <HAL_ADC_MspInit+0x90>)
 8001e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e10:	6453      	str	r3, [r2, #68]	; 0x44
 8001e12:	4b17      	ldr	r3, [pc, #92]	; (8001e70 <HAL_ADC_MspInit+0x90>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e1a:	613b      	str	r3, [r7, #16]
 8001e1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	4b13      	ldr	r3, [pc, #76]	; (8001e70 <HAL_ADC_MspInit+0x90>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	4a12      	ldr	r2, [pc, #72]	; (8001e70 <HAL_ADC_MspInit+0x90>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	4b10      	ldr	r3, [pc, #64]	; (8001e70 <HAL_ADC_MspInit+0x90>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8001e3a:	2313      	movs	r3, #19
 8001e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e46:	f107 0314 	add.w	r3, r7, #20
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4809      	ldr	r0, [pc, #36]	; (8001e74 <HAL_ADC_MspInit+0x94>)
 8001e4e:	f001 fb2f 	bl	80034b0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2100      	movs	r1, #0
 8001e56:	2012      	movs	r0, #18
 8001e58:	f000 ff77 	bl	8002d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001e5c:	2012      	movs	r0, #18
 8001e5e:	f000 ff90 	bl	8002d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e62:	bf00      	nop
 8001e64:	3728      	adds	r7, #40	; 0x28
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40012000 	.word	0x40012000
 8001e70:	40023800 	.word	0x40023800
 8001e74:	40020000 	.word	0x40020000

08001e78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	; 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a19      	ldr	r2, [pc, #100]	; (8001efc <HAL_I2C_MspInit+0x84>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d12c      	bne.n	8001ef4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	4b18      	ldr	r3, [pc, #96]	; (8001f00 <HAL_I2C_MspInit+0x88>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a17      	ldr	r2, [pc, #92]	; (8001f00 <HAL_I2C_MspInit+0x88>)
 8001ea4:	f043 0302 	orr.w	r3, r3, #2
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b15      	ldr	r3, [pc, #84]	; (8001f00 <HAL_I2C_MspInit+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eb6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ebc:	2312      	movs	r3, #18
 8001ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ec8:	2304      	movs	r3, #4
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	480c      	ldr	r0, [pc, #48]	; (8001f04 <HAL_I2C_MspInit+0x8c>)
 8001ed4:	f001 faec 	bl	80034b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <HAL_I2C_MspInit+0x88>)
 8001ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee0:	4a07      	ldr	r2, [pc, #28]	; (8001f00 <HAL_I2C_MspInit+0x88>)
 8001ee2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ee6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee8:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <HAL_I2C_MspInit+0x88>)
 8001eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ef4:	bf00      	nop
 8001ef6:	3728      	adds	r7, #40	; 0x28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40005400 	.word	0x40005400
 8001f00:	40023800 	.word	0x40023800
 8001f04:	40020400 	.word	0x40020400

08001f08 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f18:	d143      	bne.n	8001fa2 <HAL_TIM_PWM_MspInit+0x9a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	4b23      	ldr	r3, [pc, #140]	; (8001fac <HAL_TIM_PWM_MspInit+0xa4>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	4a22      	ldr	r2, [pc, #136]	; (8001fac <HAL_TIM_PWM_MspInit+0xa4>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6413      	str	r3, [r2, #64]	; 0x40
 8001f2a:	4b20      	ldr	r3, [pc, #128]	; (8001fac <HAL_TIM_PWM_MspInit+0xa4>)
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP_CH3 Init */
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8001f36:	4b1e      	ldr	r3, [pc, #120]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f38:	4a1e      	ldr	r2, [pc, #120]	; (8001fb4 <HAL_TIM_PWM_MspInit+0xac>)
 8001f3a:	601a      	str	r2, [r3, #0]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8001f3c:	4b1c      	ldr	r3, [pc, #112]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f3e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001f42:	605a      	str	r2, [r3, #4]
    hdma_tim2_up_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f44:	4b1a      	ldr	r3, [pc, #104]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f46:	2240      	movs	r2, #64	; 0x40
 8001f48:	609a      	str	r2, [r3, #8]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f4a:	4b19      	ldr	r3, [pc, #100]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	60da      	str	r2, [r3, #12]
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8001f50:	4b17      	ldr	r3, [pc, #92]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f56:	611a      	str	r2, [r3, #16]
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f58:	4b15      	ldr	r3, [pc, #84]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f5e:	615a      	str	r2, [r3, #20]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f60:	4b13      	ldr	r3, [pc, #76]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f66:	619a      	str	r2, [r3, #24]
    hdma_tim2_up_ch3.Init.Mode = DMA_NORMAL;
 8001f68:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	61da      	str	r2, [r3, #28]
    hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8001f6e:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	621a      	str	r2, [r3, #32]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f74:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8001f7a:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f7c:	f000 ff1c 	bl	8002db8 <HAL_DMA_Init>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <HAL_TIM_PWM_MspInit+0x82>
    {
      Error_Handler();
 8001f86:	f7ff fb51 	bl	800162c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a08      	ldr	r2, [pc, #32]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f8e:	621a      	str	r2, [r3, #32]
 8001f90:	4a07      	ldr	r2, [pc, #28]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a05      	ldr	r2, [pc, #20]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f9a:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f9c:	4a04      	ldr	r2, [pc, #16]	; (8001fb0 <HAL_TIM_PWM_MspInit+0xa8>)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	20000378 	.word	0x20000378
 8001fb4:	40026028 	.word	0x40026028

08001fb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b088      	sub	sp, #32
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc0:	f107 030c 	add.w	r3, r7, #12
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
 8001fce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd8:	d11e      	bne.n	8002018 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	4b10      	ldr	r3, [pc, #64]	; (8002020 <HAL_TIM_MspPostInit+0x68>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	4a0f      	ldr	r2, [pc, #60]	; (8002020 <HAL_TIM_MspPostInit+0x68>)
 8001fe4:	f043 0302 	orr.w	r3, r3, #2
 8001fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fea:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <HAL_TIM_MspPostInit+0x68>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ff6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ffa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002004:	2300      	movs	r3, #0
 8002006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002008:	2301      	movs	r3, #1
 800200a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800200c:	f107 030c 	add.w	r3, r7, #12
 8002010:	4619      	mov	r1, r3
 8002012:	4804      	ldr	r0, [pc, #16]	; (8002024 <HAL_TIM_MspPostInit+0x6c>)
 8002014:	f001 fa4c 	bl	80034b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002018:	bf00      	nop
 800201a:	3720      	adds	r7, #32
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40023800 	.word	0x40023800
 8002024:	40020400 	.word	0x40020400

08002028 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08a      	sub	sp, #40	; 0x28
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a1d      	ldr	r2, [pc, #116]	; (80020bc <HAL_UART_MspInit+0x94>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d133      	bne.n	80020b2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	4b1c      	ldr	r3, [pc, #112]	; (80020c0 <HAL_UART_MspInit+0x98>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	4a1b      	ldr	r2, [pc, #108]	; (80020c0 <HAL_UART_MspInit+0x98>)
 8002054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002058:	6413      	str	r3, [r2, #64]	; 0x40
 800205a:	4b19      	ldr	r3, [pc, #100]	; (80020c0 <HAL_UART_MspInit+0x98>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <HAL_UART_MspInit+0x98>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a14      	ldr	r2, [pc, #80]	; (80020c0 <HAL_UART_MspInit+0x98>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b12      	ldr	r3, [pc, #72]	; (80020c0 <HAL_UART_MspInit+0x98>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002082:	230c      	movs	r3, #12
 8002084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800208e:	2303      	movs	r3, #3
 8002090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002092:	2307      	movs	r3, #7
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	4809      	ldr	r0, [pc, #36]	; (80020c4 <HAL_UART_MspInit+0x9c>)
 800209e:	f001 fa07 	bl	80034b0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020a2:	2200      	movs	r2, #0
 80020a4:	2100      	movs	r1, #0
 80020a6:	2026      	movs	r0, #38	; 0x26
 80020a8:	f000 fe4f 	bl	8002d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020ac:	2026      	movs	r0, #38	; 0x26
 80020ae:	f000 fe68 	bl	8002d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020b2:	bf00      	nop
 80020b4:	3728      	adds	r7, #40	; 0x28
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40004400 	.word	0x40004400
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40020000 	.word	0x40020000

080020c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020cc:	e7fe      	b.n	80020cc <NMI_Handler+0x4>

080020ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ce:	b480      	push	{r7}
 80020d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020d2:	e7fe      	b.n	80020d2 <HardFault_Handler+0x4>

080020d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020d8:	e7fe      	b.n	80020d8 <MemManage_Handler+0x4>

080020da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020de:	e7fe      	b.n	80020de <BusFault_Handler+0x4>

080020e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020e4:	e7fe      	b.n	80020e4 <UsageFault_Handler+0x4>

080020e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002114:	f000 f974 	bl	8002400 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}

0800211c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8002120:	4802      	ldr	r0, [pc, #8]	; (800212c <DMA1_Stream1_IRQHandler+0x10>)
 8002122:	f000 ff89 	bl	8003038 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002126:	bf00      	nop
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000378 	.word	0x20000378

08002130 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002134:	4802      	ldr	r0, [pc, #8]	; (8002140 <ADC_IRQHandler+0x10>)
 8002136:	f000 f9c6 	bl	80024c6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000294 	.word	0x20000294

08002144 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002148:	4802      	ldr	r0, [pc, #8]	; (8002154 <USART2_IRQHandler+0x10>)
 800214a:	f003 ff1f 	bl	8005f8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	200003d8 	.word	0x200003d8

08002158 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return 1;
 800215c:	2301      	movs	r3, #1
}
 800215e:	4618      	mov	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <_kill>:

int _kill(int pid, int sig)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002172:	f005 fcf1 	bl	8007b58 <__errno>
 8002176:	4603      	mov	r3, r0
 8002178:	2216      	movs	r2, #22
 800217a:	601a      	str	r2, [r3, #0]
  return -1;
 800217c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <_exit>:

void _exit (int status)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002190:	f04f 31ff 	mov.w	r1, #4294967295
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff ffe7 	bl	8002168 <_kill>
  while (1) {}    /* Make sure we hang here */
 800219a:	e7fe      	b.n	800219a <_exit+0x12>

0800219c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a8:	2300      	movs	r3, #0
 80021aa:	617b      	str	r3, [r7, #20]
 80021ac:	e00a      	b.n	80021c4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021ae:	f3af 8000 	nop.w
 80021b2:	4601      	mov	r1, r0
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	60ba      	str	r2, [r7, #8]
 80021ba:	b2ca      	uxtb	r2, r1
 80021bc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	3301      	adds	r3, #1
 80021c2:	617b      	str	r3, [r7, #20]
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	dbf0      	blt.n	80021ae <_read+0x12>
  }

  return len;
 80021cc:	687b      	ldr	r3, [r7, #4]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
 80021f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021fe:	605a      	str	r2, [r3, #4]
  return 0;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <_isatty>:

int _isatty(int file)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002216:	2301      	movs	r3, #1
}
 8002218:	4618      	mov	r0, r3
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
	...

08002240 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002248:	4a14      	ldr	r2, [pc, #80]	; (800229c <_sbrk+0x5c>)
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <_sbrk+0x60>)
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002254:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <_sbrk+0x64>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d102      	bne.n	8002262 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800225c:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <_sbrk+0x64>)
 800225e:	4a12      	ldr	r2, [pc, #72]	; (80022a8 <_sbrk+0x68>)
 8002260:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <_sbrk+0x64>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4413      	add	r3, r2
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	429a      	cmp	r2, r3
 800226e:	d207      	bcs.n	8002280 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002270:	f005 fc72 	bl	8007b58 <__errno>
 8002274:	4603      	mov	r3, r0
 8002276:	220c      	movs	r2, #12
 8002278:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800227a:	f04f 33ff 	mov.w	r3, #4294967295
 800227e:	e009      	b.n	8002294 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002280:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <_sbrk+0x64>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002286:	4b07      	ldr	r3, [pc, #28]	; (80022a4 <_sbrk+0x64>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4413      	add	r3, r2
 800228e:	4a05      	ldr	r2, [pc, #20]	; (80022a4 <_sbrk+0x64>)
 8002290:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002292:	68fb      	ldr	r3, [r7, #12]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20020000 	.word	0x20020000
 80022a0:	00000400 	.word	0x00000400
 80022a4:	2000044c 	.word	0x2000044c
 80022a8:	200005a0 	.word	0x200005a0

080022ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <SystemInit+0x20>)
 80022b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022b6:	4a05      	ldr	r2, [pc, #20]	; (80022cc <SystemInit+0x20>)
 80022b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <map>:
	    Error_Handler();
	  }
}

int map(int x, int in_min, int in_max, int out_min, int out_max)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
 80022dc:	603b      	str	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	69b9      	ldr	r1, [r7, #24]
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	1a8a      	subs	r2, r1, r2
 80022ea:	fb03 f202 	mul.w	r2, r3, r2
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	1acb      	subs	r3, r1, r3
 80022f4:	fb92 f2f3 	sdiv	r2, r2, r3
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	4413      	add	r3, r2
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3714      	adds	r7, #20
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002308:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002340 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800230c:	f7ff ffce 	bl	80022ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002310:	480c      	ldr	r0, [pc, #48]	; (8002344 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002312:	490d      	ldr	r1, [pc, #52]	; (8002348 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002314:	4a0d      	ldr	r2, [pc, #52]	; (800234c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002316:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002318:	e002      	b.n	8002320 <LoopCopyDataInit>

0800231a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800231a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800231c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800231e:	3304      	adds	r3, #4

08002320 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002320:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002322:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002324:	d3f9      	bcc.n	800231a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002326:	4a0a      	ldr	r2, [pc, #40]	; (8002350 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002328:	4c0a      	ldr	r4, [pc, #40]	; (8002354 <LoopFillZerobss+0x22>)
  movs r3, #0
 800232a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800232c:	e001      	b.n	8002332 <LoopFillZerobss>

0800232e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800232e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002330:	3204      	adds	r2, #4

08002332 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002332:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002334:	d3fb      	bcc.n	800232e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002336:	f005 fc15 	bl	8007b64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800233a:	f7fe fe7b 	bl	8001034 <main>
  bx  lr    
 800233e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002340:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002348:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 800234c:	0800a390 	.word	0x0800a390
  ldr r2, =_sbss
 8002350:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8002354:	200005a0 	.word	0x200005a0

08002358 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002358:	e7fe      	b.n	8002358 <CAN1_RX0_IRQHandler>
	...

0800235c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002360:	4b0e      	ldr	r3, [pc, #56]	; (800239c <HAL_Init+0x40>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a0d      	ldr	r2, [pc, #52]	; (800239c <HAL_Init+0x40>)
 8002366:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800236a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800236c:	4b0b      	ldr	r3, [pc, #44]	; (800239c <HAL_Init+0x40>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a0a      	ldr	r2, [pc, #40]	; (800239c <HAL_Init+0x40>)
 8002372:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002376:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002378:	4b08      	ldr	r3, [pc, #32]	; (800239c <HAL_Init+0x40>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a07      	ldr	r2, [pc, #28]	; (800239c <HAL_Init+0x40>)
 800237e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002382:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002384:	2003      	movs	r0, #3
 8002386:	f000 fcd5 	bl	8002d34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800238a:	2000      	movs	r0, #0
 800238c:	f000 f808 	bl	80023a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002390:	f7ff fcfe 	bl	8001d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40023c00 	.word	0x40023c00

080023a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023a8:	4b12      	ldr	r3, [pc, #72]	; (80023f4 <HAL_InitTick+0x54>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4b12      	ldr	r3, [pc, #72]	; (80023f8 <HAL_InitTick+0x58>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	4619      	mov	r1, r3
 80023b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 fced 	bl	8002d9e <HAL_SYSTICK_Config>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e00e      	b.n	80023ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b0f      	cmp	r3, #15
 80023d2:	d80a      	bhi.n	80023ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023d4:	2200      	movs	r2, #0
 80023d6:	6879      	ldr	r1, [r7, #4]
 80023d8:	f04f 30ff 	mov.w	r0, #4294967295
 80023dc:	f000 fcb5 	bl	8002d4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023e0:	4a06      	ldr	r2, [pc, #24]	; (80023fc <HAL_InitTick+0x5c>)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
 80023e8:	e000      	b.n	80023ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20000090 	.word	0x20000090
 80023f8:	20000098 	.word	0x20000098
 80023fc:	20000094 	.word	0x20000094

08002400 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002404:	4b06      	ldr	r3, [pc, #24]	; (8002420 <HAL_IncTick+0x20>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	461a      	mov	r2, r3
 800240a:	4b06      	ldr	r3, [pc, #24]	; (8002424 <HAL_IncTick+0x24>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4413      	add	r3, r2
 8002410:	4a04      	ldr	r2, [pc, #16]	; (8002424 <HAL_IncTick+0x24>)
 8002412:	6013      	str	r3, [r2, #0]
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	20000098 	.word	0x20000098
 8002424:	20000450 	.word	0x20000450

08002428 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  return uwTick;
 800242c:	4b03      	ldr	r3, [pc, #12]	; (800243c <HAL_GetTick+0x14>)
 800242e:	681b      	ldr	r3, [r3, #0]
}
 8002430:	4618      	mov	r0, r3
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	20000450 	.word	0x20000450

08002440 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e033      	b.n	80024be <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	2b00      	cmp	r3, #0
 800245c:	d109      	bne.n	8002472 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff fcbe 	bl	8001de0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	f003 0310 	and.w	r3, r3, #16
 800247a:	2b00      	cmp	r3, #0
 800247c:	d118      	bne.n	80024b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002486:	f023 0302 	bic.w	r3, r3, #2
 800248a:	f043 0202 	orr.w	r2, r3, #2
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 fa78 	bl	8002988 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	f023 0303 	bic.w	r3, r3, #3
 80024a6:	f043 0201 	orr.w	r2, r3, #1
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	641a      	str	r2, [r3, #64]	; 0x40
 80024ae:	e001      	b.n	80024b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b086      	sub	sp, #24
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	2300      	movs	r3, #0
 80024d4:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f003 0320 	and.w	r3, r3, #32
 80024f4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d049      	beq.n	8002590 <HAL_ADC_IRQHandler+0xca>
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d046      	beq.n	8002590 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002506:	f003 0310 	and.w	r3, r3, #16
 800250a:	2b00      	cmp	r3, #0
 800250c:	d105      	bne.n	800251a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d12b      	bne.n	8002580 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800252c:	2b00      	cmp	r3, #0
 800252e:	d127      	bne.n	8002580 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002536:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800253a:	2b00      	cmp	r3, #0
 800253c:	d006      	beq.n	800254c <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002548:	2b00      	cmp	r3, #0
 800254a:	d119      	bne.n	8002580 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f022 0220 	bic.w	r2, r2, #32
 800255a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002560:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d105      	bne.n	8002580 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	f043 0201 	orr.w	r2, r3, #1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 f8b0 	bl	80026e6 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f06f 0212 	mvn.w	r2, #18
 800258e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f003 0304 	and.w	r3, r3, #4
 8002596:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800259e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d057      	beq.n	8002656 <HAL_ADC_IRQHandler+0x190>
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d054      	beq.n	8002656 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	f003 0310 	and.w	r3, r3, #16
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d105      	bne.n	80025c4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d139      	bne.n	8002646 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d006      	beq.n	80025ee <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d12b      	bne.n	8002646 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d124      	bne.n	8002646 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002606:	2b00      	cmp	r3, #0
 8002608:	d11d      	bne.n	8002646 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800260e:	2b00      	cmp	r3, #0
 8002610:	d119      	bne.n	8002646 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002620:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002636:	2b00      	cmp	r3, #0
 8002638:	d105      	bne.n	8002646 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f043 0201 	orr.w	r2, r3, #1
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 fa9a 	bl	8002b80 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f06f 020c 	mvn.w	r2, #12
 8002654:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f003 0301 	and.w	r3, r3, #1
 800265c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002664:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d017      	beq.n	800269c <HAL_ADC_IRQHandler+0x1d6>
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d014      	beq.n	800269c <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b01      	cmp	r3, #1
 800267e:	d10d      	bne.n	800269c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002684:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 f834 	bl	80026fa <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f06f 0201 	mvn.w	r2, #1
 800269a:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f003 0320 	and.w	r3, r3, #32
 80026a2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026aa:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d015      	beq.n	80026de <HAL_ADC_IRQHandler+0x218>
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d012      	beq.n	80026de <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026bc:	f043 0202 	orr.w	r2, r3, #2
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f06f 0220 	mvn.w	r2, #32
 80026cc:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f000 f81d 	bl	800270e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 0220 	mvn.w	r2, #32
 80026dc:	601a      	str	r2, [r3, #0]
  }
}
 80026de:	bf00      	nop
 80026e0:	3718      	adds	r7, #24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b083      	sub	sp, #12
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
	...

08002724 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800272e:	2300      	movs	r3, #0
 8002730:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x1c>
 800273c:	2302      	movs	r3, #2
 800273e:	e113      	b.n	8002968 <HAL_ADC_ConfigChannel+0x244>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b09      	cmp	r3, #9
 800274e:	d925      	bls.n	800279c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68d9      	ldr	r1, [r3, #12]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	b29b      	uxth	r3, r3
 800275c:	461a      	mov	r2, r3
 800275e:	4613      	mov	r3, r2
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	4413      	add	r3, r2
 8002764:	3b1e      	subs	r3, #30
 8002766:	2207      	movs	r2, #7
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43da      	mvns	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	400a      	ands	r2, r1
 8002774:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68d9      	ldr	r1, [r3, #12]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	689a      	ldr	r2, [r3, #8]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	b29b      	uxth	r3, r3
 8002786:	4618      	mov	r0, r3
 8002788:	4603      	mov	r3, r0
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	4403      	add	r3, r0
 800278e:	3b1e      	subs	r3, #30
 8002790:	409a      	lsls	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	60da      	str	r2, [r3, #12]
 800279a:	e022      	b.n	80027e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6919      	ldr	r1, [r3, #16]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	461a      	mov	r2, r3
 80027aa:	4613      	mov	r3, r2
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	4413      	add	r3, r2
 80027b0:	2207      	movs	r2, #7
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43da      	mvns	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	400a      	ands	r2, r1
 80027be:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6919      	ldr	r1, [r3, #16]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	4618      	mov	r0, r3
 80027d2:	4603      	mov	r3, r0
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	4403      	add	r3, r0
 80027d8:	409a      	lsls	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	430a      	orrs	r2, r1
 80027e0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b06      	cmp	r3, #6
 80027e8:	d824      	bhi.n	8002834 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	3b05      	subs	r3, #5
 80027fc:	221f      	movs	r2, #31
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43da      	mvns	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	400a      	ands	r2, r1
 800280a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	b29b      	uxth	r3, r3
 8002818:	4618      	mov	r0, r3
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	4613      	mov	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4413      	add	r3, r2
 8002824:	3b05      	subs	r3, #5
 8002826:	fa00 f203 	lsl.w	r2, r0, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	635a      	str	r2, [r3, #52]	; 0x34
 8002832:	e04c      	b.n	80028ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b0c      	cmp	r3, #12
 800283a:	d824      	bhi.n	8002886 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	4613      	mov	r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	4413      	add	r3, r2
 800284c:	3b23      	subs	r3, #35	; 0x23
 800284e:	221f      	movs	r2, #31
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43da      	mvns	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	400a      	ands	r2, r1
 800285c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	b29b      	uxth	r3, r3
 800286a:	4618      	mov	r0, r3
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	4613      	mov	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	3b23      	subs	r3, #35	; 0x23
 8002878:	fa00 f203 	lsl.w	r2, r0, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	631a      	str	r2, [r3, #48]	; 0x30
 8002884:	e023      	b.n	80028ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	3b41      	subs	r3, #65	; 0x41
 8002898:	221f      	movs	r2, #31
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43da      	mvns	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	400a      	ands	r2, r1
 80028a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	4618      	mov	r0, r3
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	4613      	mov	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4413      	add	r3, r2
 80028c0:	3b41      	subs	r3, #65	; 0x41
 80028c2:	fa00 f203 	lsl.w	r2, r0, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028ce:	4b29      	ldr	r3, [pc, #164]	; (8002974 <HAL_ADC_ConfigChannel+0x250>)
 80028d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a28      	ldr	r2, [pc, #160]	; (8002978 <HAL_ADC_ConfigChannel+0x254>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d10f      	bne.n	80028fc <HAL_ADC_ConfigChannel+0x1d8>
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b12      	cmp	r3, #18
 80028e2:	d10b      	bne.n	80028fc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a1d      	ldr	r2, [pc, #116]	; (8002978 <HAL_ADC_ConfigChannel+0x254>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d12b      	bne.n	800295e <HAL_ADC_ConfigChannel+0x23a>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a1c      	ldr	r2, [pc, #112]	; (800297c <HAL_ADC_ConfigChannel+0x258>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d003      	beq.n	8002918 <HAL_ADC_ConfigChannel+0x1f4>
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2b11      	cmp	r3, #17
 8002916:	d122      	bne.n	800295e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a11      	ldr	r2, [pc, #68]	; (800297c <HAL_ADC_ConfigChannel+0x258>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d111      	bne.n	800295e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800293a:	4b11      	ldr	r3, [pc, #68]	; (8002980 <HAL_ADC_ConfigChannel+0x25c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a11      	ldr	r2, [pc, #68]	; (8002984 <HAL_ADC_ConfigChannel+0x260>)
 8002940:	fba2 2303 	umull	r2, r3, r2, r3
 8002944:	0c9a      	lsrs	r2, r3, #18
 8002946:	4613      	mov	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4413      	add	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002950:	e002      	b.n	8002958 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	3b01      	subs	r3, #1
 8002956:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f9      	bne.n	8002952 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	40012300 	.word	0x40012300
 8002978:	40012000 	.word	0x40012000
 800297c:	10000012 	.word	0x10000012
 8002980:	20000090 	.word	0x20000090
 8002984:	431bde83 	.word	0x431bde83

08002988 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002990:	4b79      	ldr	r3, [pc, #484]	; (8002b78 <ADC_Init+0x1f0>)
 8002992:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	431a      	orrs	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	685a      	ldr	r2, [r3, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6859      	ldr	r1, [r3, #4]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	021a      	lsls	r2, r3, #8
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80029e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6859      	ldr	r1, [r3, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6899      	ldr	r1, [r3, #8]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1a:	4a58      	ldr	r2, [pc, #352]	; (8002b7c <ADC_Init+0x1f4>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d022      	beq.n	8002a66 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6899      	ldr	r1, [r3, #8]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6899      	ldr	r1, [r3, #8]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	e00f      	b.n	8002a86 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a84:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689a      	ldr	r2, [r3, #8]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0202 	bic.w	r2, r2, #2
 8002a94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6899      	ldr	r1, [r3, #8]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	7e1b      	ldrb	r3, [r3, #24]
 8002aa0:	005a      	lsls	r2, r3, #1
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d01b      	beq.n	8002aec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ac2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685a      	ldr	r2, [r3, #4]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ad2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6859      	ldr	r1, [r3, #4]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	035a      	lsls	r2, r3, #13
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	e007      	b.n	8002afc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002afa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002b0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	3b01      	subs	r3, #1
 8002b18:	051a      	lsls	r2, r3, #20
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6899      	ldr	r1, [r3, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b3e:	025a      	lsls	r2, r3, #9
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6899      	ldr	r1, [r3, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	029a      	lsls	r2, r3, #10
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	609a      	str	r2, [r3, #8]
}
 8002b6c:	bf00      	nop
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	40012300 	.word	0x40012300
 8002b7c:	0f000001 	.word	0x0f000001

08002b80 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ba4:	4b0c      	ldr	r3, [pc, #48]	; (8002bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bc6:	4a04      	ldr	r2, [pc, #16]	; (8002bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	60d3      	str	r3, [r2, #12]
}
 8002bcc:	bf00      	nop
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	0a1b      	lsrs	r3, r3, #8
 8002be6:	f003 0307 	and.w	r3, r3, #7
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	4603      	mov	r3, r0
 8002c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	db0b      	blt.n	8002c22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	f003 021f 	and.w	r2, r3, #31
 8002c10:	4907      	ldr	r1, [pc, #28]	; (8002c30 <__NVIC_EnableIRQ+0x38>)
 8002c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c16:	095b      	lsrs	r3, r3, #5
 8002c18:	2001      	movs	r0, #1
 8002c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	e000e100 	.word	0xe000e100

08002c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	6039      	str	r1, [r7, #0]
 8002c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	db0a      	blt.n	8002c5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	b2da      	uxtb	r2, r3
 8002c4c:	490c      	ldr	r1, [pc, #48]	; (8002c80 <__NVIC_SetPriority+0x4c>)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	0112      	lsls	r2, r2, #4
 8002c54:	b2d2      	uxtb	r2, r2
 8002c56:	440b      	add	r3, r1
 8002c58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c5c:	e00a      	b.n	8002c74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	b2da      	uxtb	r2, r3
 8002c62:	4908      	ldr	r1, [pc, #32]	; (8002c84 <__NVIC_SetPriority+0x50>)
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	3b04      	subs	r3, #4
 8002c6c:	0112      	lsls	r2, r2, #4
 8002c6e:	b2d2      	uxtb	r2, r2
 8002c70:	440b      	add	r3, r1
 8002c72:	761a      	strb	r2, [r3, #24]
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	e000e100 	.word	0xe000e100
 8002c84:	e000ed00 	.word	0xe000ed00

08002c88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b089      	sub	sp, #36	; 0x24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f003 0307 	and.w	r3, r3, #7
 8002c9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	f1c3 0307 	rsb	r3, r3, #7
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	bf28      	it	cs
 8002ca6:	2304      	movcs	r3, #4
 8002ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	3304      	adds	r3, #4
 8002cae:	2b06      	cmp	r3, #6
 8002cb0:	d902      	bls.n	8002cb8 <NVIC_EncodePriority+0x30>
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	3b03      	subs	r3, #3
 8002cb6:	e000      	b.n	8002cba <NVIC_EncodePriority+0x32>
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc6:	43da      	mvns	r2, r3
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	401a      	ands	r2, r3
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cda:	43d9      	mvns	r1, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce0:	4313      	orrs	r3, r2
         );
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3724      	adds	r7, #36	; 0x24
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
	...

08002cf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d00:	d301      	bcc.n	8002d06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d02:	2301      	movs	r3, #1
 8002d04:	e00f      	b.n	8002d26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d06:	4a0a      	ldr	r2, [pc, #40]	; (8002d30 <SysTick_Config+0x40>)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d0e:	210f      	movs	r1, #15
 8002d10:	f04f 30ff 	mov.w	r0, #4294967295
 8002d14:	f7ff ff8e 	bl	8002c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d18:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <SysTick_Config+0x40>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d1e:	4b04      	ldr	r3, [pc, #16]	; (8002d30 <SysTick_Config+0x40>)
 8002d20:	2207      	movs	r2, #7
 8002d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	e000e010 	.word	0xe000e010

08002d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7ff ff29 	bl	8002b94 <__NVIC_SetPriorityGrouping>
}
 8002d42:	bf00      	nop
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	4603      	mov	r3, r0
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
 8002d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d5c:	f7ff ff3e 	bl	8002bdc <__NVIC_GetPriorityGrouping>
 8002d60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	68b9      	ldr	r1, [r7, #8]
 8002d66:	6978      	ldr	r0, [r7, #20]
 8002d68:	f7ff ff8e 	bl	8002c88 <NVIC_EncodePriority>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d72:	4611      	mov	r1, r2
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7ff ff5d 	bl	8002c34 <__NVIC_SetPriority>
}
 8002d7a:	bf00      	nop
 8002d7c:	3718      	adds	r7, #24
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b082      	sub	sp, #8
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	4603      	mov	r3, r0
 8002d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff ff31 	bl	8002bf8 <__NVIC_EnableIRQ>
}
 8002d96:	bf00      	nop
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b082      	sub	sp, #8
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff ffa2 	bl	8002cf0 <SysTick_Config>
 8002dac:	4603      	mov	r3, r0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
	...

08002db8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002dc4:	f7ff fb30 	bl	8002428 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d101      	bne.n	8002dd4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e099      	b.n	8002f08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0201 	bic.w	r2, r2, #1
 8002df2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df4:	e00f      	b.n	8002e16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002df6:	f7ff fb17 	bl	8002428 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b05      	cmp	r3, #5
 8002e02:	d908      	bls.n	8002e16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2220      	movs	r2, #32
 8002e08:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2203      	movs	r2, #3
 8002e0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e078      	b.n	8002f08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1e8      	bne.n	8002df6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e2c:	697a      	ldr	r2, [r7, #20]
 8002e2e:	4b38      	ldr	r3, [pc, #224]	; (8002f10 <HAL_DMA_Init+0x158>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	d107      	bne.n	8002e80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	f023 0307 	bic.w	r3, r3, #7
 8002e96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	d117      	bne.n	8002eda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eae:	697a      	ldr	r2, [r7, #20]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00e      	beq.n	8002eda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f000 fa7b 	bl	80033b8 <DMA_CheckFifoParam>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d008      	beq.n	8002eda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2240      	movs	r2, #64	; 0x40
 8002ecc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e016      	b.n	8002f08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 fa32 	bl	800334c <DMA_CalcBaseAndBitshift>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef0:	223f      	movs	r2, #63	; 0x3f
 8002ef2:	409a      	lsls	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3718      	adds	r7, #24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	f010803f 	.word	0xf010803f

08002f14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f20:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f22:	f7ff fa81 	bl	8002428 <HAL_GetTick>
 8002f26:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d008      	beq.n	8002f46 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2280      	movs	r2, #128	; 0x80
 8002f38:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e052      	b.n	8002fec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0216 	bic.w	r2, r2, #22
 8002f54:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695a      	ldr	r2, [r3, #20]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f64:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d103      	bne.n	8002f76 <HAL_DMA_Abort+0x62>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d007      	beq.n	8002f86 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0208 	bic.w	r2, r2, #8
 8002f84:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0201 	bic.w	r2, r2, #1
 8002f94:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f96:	e013      	b.n	8002fc0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f98:	f7ff fa46 	bl	8002428 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b05      	cmp	r3, #5
 8002fa4:	d90c      	bls.n	8002fc0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2203      	movs	r2, #3
 8002fb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e015      	b.n	8002fec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1e4      	bne.n	8002f98 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd2:	223f      	movs	r2, #63	; 0x3f
 8002fd4:	409a      	lsls	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003002:	b2db      	uxtb	r3, r3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d004      	beq.n	8003012 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2280      	movs	r2, #128	; 0x80
 800300c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e00c      	b.n	800302c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2205      	movs	r2, #5
 8003016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 0201 	bic.w	r2, r2, #1
 8003028:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003044:	4b8e      	ldr	r3, [pc, #568]	; (8003280 <HAL_DMA_IRQHandler+0x248>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a8e      	ldr	r2, [pc, #568]	; (8003284 <HAL_DMA_IRQHandler+0x24c>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	0a9b      	lsrs	r3, r3, #10
 8003050:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003056:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003062:	2208      	movs	r2, #8
 8003064:	409a      	lsls	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4013      	ands	r3, r2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d01a      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	2b00      	cmp	r3, #0
 800307a:	d013      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0204 	bic.w	r2, r2, #4
 800308a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003090:	2208      	movs	r2, #8
 8003092:	409a      	lsls	r2, r3
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309c:	f043 0201 	orr.w	r2, r3, #1
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a8:	2201      	movs	r2, #1
 80030aa:	409a      	lsls	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4013      	ands	r3, r2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d012      	beq.n	80030da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00b      	beq.n	80030da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c6:	2201      	movs	r2, #1
 80030c8:	409a      	lsls	r2, r3
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d2:	f043 0202 	orr.w	r2, r3, #2
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030de:	2204      	movs	r2, #4
 80030e0:	409a      	lsls	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	4013      	ands	r3, r2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d012      	beq.n	8003110 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00b      	beq.n	8003110 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fc:	2204      	movs	r2, #4
 80030fe:	409a      	lsls	r2, r3
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003108:	f043 0204 	orr.w	r2, r3, #4
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003114:	2210      	movs	r2, #16
 8003116:	409a      	lsls	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	4013      	ands	r3, r2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d043      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0308 	and.w	r3, r3, #8
 800312a:	2b00      	cmp	r3, #0
 800312c:	d03c      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003132:	2210      	movs	r2, #16
 8003134:	409a      	lsls	r2, r3
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d018      	beq.n	800317a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d108      	bne.n	8003168 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	2b00      	cmp	r3, #0
 800315c:	d024      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	4798      	blx	r3
 8003166:	e01f      	b.n	80031a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800316c:	2b00      	cmp	r3, #0
 800316e:	d01b      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	4798      	blx	r3
 8003178:	e016      	b.n	80031a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003184:	2b00      	cmp	r3, #0
 8003186:	d107      	bne.n	8003198 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0208 	bic.w	r2, r2, #8
 8003196:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	2b00      	cmp	r3, #0
 800319e:	d003      	beq.n	80031a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ac:	2220      	movs	r2, #32
 80031ae:	409a      	lsls	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4013      	ands	r3, r2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f000 808f 	beq.w	80032d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0310 	and.w	r3, r3, #16
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 8087 	beq.w	80032d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ce:	2220      	movs	r2, #32
 80031d0:	409a      	lsls	r2, r3
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b05      	cmp	r3, #5
 80031e0:	d136      	bne.n	8003250 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0216 	bic.w	r2, r2, #22
 80031f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695a      	ldr	r2, [r3, #20]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003200:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	2b00      	cmp	r3, #0
 8003208:	d103      	bne.n	8003212 <HAL_DMA_IRQHandler+0x1da>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800320e:	2b00      	cmp	r3, #0
 8003210:	d007      	beq.n	8003222 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f022 0208 	bic.w	r2, r2, #8
 8003220:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003226:	223f      	movs	r2, #63	; 0x3f
 8003228:	409a      	lsls	r2, r3
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003242:	2b00      	cmp	r3, #0
 8003244:	d07e      	beq.n	8003344 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	4798      	blx	r3
        }
        return;
 800324e:	e079      	b.n	8003344 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d01d      	beq.n	800329a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10d      	bne.n	8003288 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003270:	2b00      	cmp	r3, #0
 8003272:	d031      	beq.n	80032d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	4798      	blx	r3
 800327c:	e02c      	b.n	80032d8 <HAL_DMA_IRQHandler+0x2a0>
 800327e:	bf00      	nop
 8003280:	20000090 	.word	0x20000090
 8003284:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800328c:	2b00      	cmp	r3, #0
 800328e:	d023      	beq.n	80032d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	4798      	blx	r3
 8003298:	e01e      	b.n	80032d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d10f      	bne.n	80032c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f022 0210 	bic.w	r2, r2, #16
 80032b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d032      	beq.n	8003346 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d022      	beq.n	8003332 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2205      	movs	r2, #5
 80032f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0201 	bic.w	r2, r2, #1
 8003302:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	3301      	adds	r3, #1
 8003308:	60bb      	str	r3, [r7, #8]
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	429a      	cmp	r2, r3
 800330e:	d307      	bcc.n	8003320 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1f2      	bne.n	8003304 <HAL_DMA_IRQHandler+0x2cc>
 800331e:	e000      	b.n	8003322 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003320:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003336:	2b00      	cmp	r3, #0
 8003338:	d005      	beq.n	8003346 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	4798      	blx	r3
 8003342:	e000      	b.n	8003346 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003344:	bf00      	nop
    }
  }
}
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	b2db      	uxtb	r3, r3
 800335a:	3b10      	subs	r3, #16
 800335c:	4a14      	ldr	r2, [pc, #80]	; (80033b0 <DMA_CalcBaseAndBitshift+0x64>)
 800335e:	fba2 2303 	umull	r2, r3, r2, r3
 8003362:	091b      	lsrs	r3, r3, #4
 8003364:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003366:	4a13      	ldr	r2, [pc, #76]	; (80033b4 <DMA_CalcBaseAndBitshift+0x68>)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	4413      	add	r3, r2
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	461a      	mov	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d909      	bls.n	800338e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003382:	f023 0303 	bic.w	r3, r3, #3
 8003386:	1d1a      	adds	r2, r3, #4
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	659a      	str	r2, [r3, #88]	; 0x58
 800338c:	e007      	b.n	800339e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003396:	f023 0303 	bic.w	r3, r3, #3
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3714      	adds	r7, #20
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	aaaaaaab 	.word	0xaaaaaaab
 80033b4:	08009f90 	.word	0x08009f90

080033b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b085      	sub	sp, #20
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033c0:	2300      	movs	r3, #0
 80033c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d11f      	bne.n	8003412 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	2b03      	cmp	r3, #3
 80033d6:	d856      	bhi.n	8003486 <DMA_CheckFifoParam+0xce>
 80033d8:	a201      	add	r2, pc, #4	; (adr r2, 80033e0 <DMA_CheckFifoParam+0x28>)
 80033da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033de:	bf00      	nop
 80033e0:	080033f1 	.word	0x080033f1
 80033e4:	08003403 	.word	0x08003403
 80033e8:	080033f1 	.word	0x080033f1
 80033ec:	08003487 	.word	0x08003487
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d046      	beq.n	800348a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003400:	e043      	b.n	800348a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003406:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800340a:	d140      	bne.n	800348e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003410:	e03d      	b.n	800348e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800341a:	d121      	bne.n	8003460 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	2b03      	cmp	r3, #3
 8003420:	d837      	bhi.n	8003492 <DMA_CheckFifoParam+0xda>
 8003422:	a201      	add	r2, pc, #4	; (adr r2, 8003428 <DMA_CheckFifoParam+0x70>)
 8003424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003428:	08003439 	.word	0x08003439
 800342c:	0800343f 	.word	0x0800343f
 8003430:	08003439 	.word	0x08003439
 8003434:	08003451 	.word	0x08003451
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	73fb      	strb	r3, [r7, #15]
      break;
 800343c:	e030      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003442:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d025      	beq.n	8003496 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800344e:	e022      	b.n	8003496 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003454:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003458:	d11f      	bne.n	800349a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800345e:	e01c      	b.n	800349a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	2b02      	cmp	r3, #2
 8003464:	d903      	bls.n	800346e <DMA_CheckFifoParam+0xb6>
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b03      	cmp	r3, #3
 800346a:	d003      	beq.n	8003474 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800346c:	e018      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
      break;
 8003472:	e015      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003478:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00e      	beq.n	800349e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	73fb      	strb	r3, [r7, #15]
      break;
 8003484:	e00b      	b.n	800349e <DMA_CheckFifoParam+0xe6>
      break;
 8003486:	bf00      	nop
 8003488:	e00a      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
      break;
 800348a:	bf00      	nop
 800348c:	e008      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
      break;
 800348e:	bf00      	nop
 8003490:	e006      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
      break;
 8003492:	bf00      	nop
 8003494:	e004      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
      break;
 8003496:	bf00      	nop
 8003498:	e002      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800349a:	bf00      	nop
 800349c:	e000      	b.n	80034a0 <DMA_CheckFifoParam+0xe8>
      break;
 800349e:	bf00      	nop
    }
  } 
  
  return status; 
 80034a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop

080034b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b089      	sub	sp, #36	; 0x24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034be:	2300      	movs	r3, #0
 80034c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034c2:	2300      	movs	r3, #0
 80034c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034c6:	2300      	movs	r3, #0
 80034c8:	61fb      	str	r3, [r7, #28]
 80034ca:	e165      	b.n	8003798 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034cc:	2201      	movs	r2, #1
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	697a      	ldr	r2, [r7, #20]
 80034dc:	4013      	ands	r3, r2
 80034de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	f040 8154 	bne.w	8003792 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f003 0303 	and.w	r3, r3, #3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d005      	beq.n	8003502 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d130      	bne.n	8003564 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	2203      	movs	r2, #3
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	43db      	mvns	r3, r3
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	4013      	ands	r3, r2
 8003518:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	68da      	ldr	r2, [r3, #12]
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	4313      	orrs	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003538:	2201      	movs	r2, #1
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	091b      	lsrs	r3, r3, #4
 800354e:	f003 0201 	and.w	r2, r3, #1
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	2b03      	cmp	r3, #3
 800356e:	d017      	beq.n	80035a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	2203      	movs	r2, #3
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	43db      	mvns	r3, r3
 8003582:	69ba      	ldr	r2, [r7, #24]
 8003584:	4013      	ands	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4313      	orrs	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f003 0303 	and.w	r3, r3, #3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d123      	bne.n	80035f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	08da      	lsrs	r2, r3, #3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3208      	adds	r2, #8
 80035b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	f003 0307 	and.w	r3, r3, #7
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	220f      	movs	r2, #15
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	691a      	ldr	r2, [r3, #16]
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	08da      	lsrs	r2, r3, #3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	3208      	adds	r2, #8
 80035ee:	69b9      	ldr	r1, [r7, #24]
 80035f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	2203      	movs	r2, #3
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	43db      	mvns	r3, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4013      	ands	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f003 0203 	and.w	r2, r3, #3
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4313      	orrs	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 80ae 	beq.w	8003792 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	60fb      	str	r3, [r7, #12]
 800363a:	4b5d      	ldr	r3, [pc, #372]	; (80037b0 <HAL_GPIO_Init+0x300>)
 800363c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363e:	4a5c      	ldr	r2, [pc, #368]	; (80037b0 <HAL_GPIO_Init+0x300>)
 8003640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003644:	6453      	str	r3, [r2, #68]	; 0x44
 8003646:	4b5a      	ldr	r3, [pc, #360]	; (80037b0 <HAL_GPIO_Init+0x300>)
 8003648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003652:	4a58      	ldr	r2, [pc, #352]	; (80037b4 <HAL_GPIO_Init+0x304>)
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	089b      	lsrs	r3, r3, #2
 8003658:	3302      	adds	r3, #2
 800365a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800365e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	f003 0303 	and.w	r3, r3, #3
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	220f      	movs	r2, #15
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43db      	mvns	r3, r3
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	4013      	ands	r3, r2
 8003674:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a4f      	ldr	r2, [pc, #316]	; (80037b8 <HAL_GPIO_Init+0x308>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d025      	beq.n	80036ca <HAL_GPIO_Init+0x21a>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a4e      	ldr	r2, [pc, #312]	; (80037bc <HAL_GPIO_Init+0x30c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d01f      	beq.n	80036c6 <HAL_GPIO_Init+0x216>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a4d      	ldr	r2, [pc, #308]	; (80037c0 <HAL_GPIO_Init+0x310>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d019      	beq.n	80036c2 <HAL_GPIO_Init+0x212>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a4c      	ldr	r2, [pc, #304]	; (80037c4 <HAL_GPIO_Init+0x314>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d013      	beq.n	80036be <HAL_GPIO_Init+0x20e>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a4b      	ldr	r2, [pc, #300]	; (80037c8 <HAL_GPIO_Init+0x318>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d00d      	beq.n	80036ba <HAL_GPIO_Init+0x20a>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a4a      	ldr	r2, [pc, #296]	; (80037cc <HAL_GPIO_Init+0x31c>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d007      	beq.n	80036b6 <HAL_GPIO_Init+0x206>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a49      	ldr	r2, [pc, #292]	; (80037d0 <HAL_GPIO_Init+0x320>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d101      	bne.n	80036b2 <HAL_GPIO_Init+0x202>
 80036ae:	2306      	movs	r3, #6
 80036b0:	e00c      	b.n	80036cc <HAL_GPIO_Init+0x21c>
 80036b2:	2307      	movs	r3, #7
 80036b4:	e00a      	b.n	80036cc <HAL_GPIO_Init+0x21c>
 80036b6:	2305      	movs	r3, #5
 80036b8:	e008      	b.n	80036cc <HAL_GPIO_Init+0x21c>
 80036ba:	2304      	movs	r3, #4
 80036bc:	e006      	b.n	80036cc <HAL_GPIO_Init+0x21c>
 80036be:	2303      	movs	r3, #3
 80036c0:	e004      	b.n	80036cc <HAL_GPIO_Init+0x21c>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e002      	b.n	80036cc <HAL_GPIO_Init+0x21c>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <HAL_GPIO_Init+0x21c>
 80036ca:	2300      	movs	r3, #0
 80036cc:	69fa      	ldr	r2, [r7, #28]
 80036ce:	f002 0203 	and.w	r2, r2, #3
 80036d2:	0092      	lsls	r2, r2, #2
 80036d4:	4093      	lsls	r3, r2
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	4313      	orrs	r3, r2
 80036da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036dc:	4935      	ldr	r1, [pc, #212]	; (80037b4 <HAL_GPIO_Init+0x304>)
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	089b      	lsrs	r3, r3, #2
 80036e2:	3302      	adds	r3, #2
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ea:	4b3a      	ldr	r3, [pc, #232]	; (80037d4 <HAL_GPIO_Init+0x324>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	43db      	mvns	r3, r3
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4013      	ands	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800370e:	4a31      	ldr	r2, [pc, #196]	; (80037d4 <HAL_GPIO_Init+0x324>)
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003714:	4b2f      	ldr	r3, [pc, #188]	; (80037d4 <HAL_GPIO_Init+0x324>)
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d003      	beq.n	8003738 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	4313      	orrs	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003738:	4a26      	ldr	r2, [pc, #152]	; (80037d4 <HAL_GPIO_Init+0x324>)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800373e:	4b25      	ldr	r3, [pc, #148]	; (80037d4 <HAL_GPIO_Init+0x324>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	43db      	mvns	r3, r3
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4013      	ands	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d003      	beq.n	8003762 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003762:	4a1c      	ldr	r2, [pc, #112]	; (80037d4 <HAL_GPIO_Init+0x324>)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003768:	4b1a      	ldr	r3, [pc, #104]	; (80037d4 <HAL_GPIO_Init+0x324>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	43db      	mvns	r3, r3
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800378c:	4a11      	ldr	r2, [pc, #68]	; (80037d4 <HAL_GPIO_Init+0x324>)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	3301      	adds	r3, #1
 8003796:	61fb      	str	r3, [r7, #28]
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	2b0f      	cmp	r3, #15
 800379c:	f67f ae96 	bls.w	80034cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037a0:	bf00      	nop
 80037a2:	bf00      	nop
 80037a4:	3724      	adds	r7, #36	; 0x24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	40023800 	.word	0x40023800
 80037b4:	40013800 	.word	0x40013800
 80037b8:	40020000 	.word	0x40020000
 80037bc:	40020400 	.word	0x40020400
 80037c0:	40020800 	.word	0x40020800
 80037c4:	40020c00 	.word	0x40020c00
 80037c8:	40021000 	.word	0x40021000
 80037cc:	40021400 	.word	0x40021400
 80037d0:	40021800 	.word	0x40021800
 80037d4:	40013c00 	.word	0x40013c00

080037d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	460b      	mov	r3, r1
 80037e2:	807b      	strh	r3, [r7, #2]
 80037e4:	4613      	mov	r3, r2
 80037e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037e8:	787b      	ldrb	r3, [r7, #1]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037ee:	887a      	ldrh	r2, [r7, #2]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037f4:	e003      	b.n	80037fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037f6:	887b      	ldrh	r3, [r7, #2]
 80037f8:	041a      	lsls	r2, r3, #16
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	619a      	str	r2, [r3, #24]
}
 80037fe:	bf00      	nop
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
	...

0800380c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d101      	bne.n	800381e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e12b      	b.n	8003a76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d106      	bne.n	8003838 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7fe fb20 	bl	8001e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2224      	movs	r2, #36	; 0x24
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0201 	bic.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800385e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800386e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003870:	f001 f8e2 	bl	8004a38 <HAL_RCC_GetPCLK1Freq>
 8003874:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	4a81      	ldr	r2, [pc, #516]	; (8003a80 <HAL_I2C_Init+0x274>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d807      	bhi.n	8003890 <HAL_I2C_Init+0x84>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	4a80      	ldr	r2, [pc, #512]	; (8003a84 <HAL_I2C_Init+0x278>)
 8003884:	4293      	cmp	r3, r2
 8003886:	bf94      	ite	ls
 8003888:	2301      	movls	r3, #1
 800388a:	2300      	movhi	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	e006      	b.n	800389e <HAL_I2C_Init+0x92>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4a7d      	ldr	r2, [pc, #500]	; (8003a88 <HAL_I2C_Init+0x27c>)
 8003894:	4293      	cmp	r3, r2
 8003896:	bf94      	ite	ls
 8003898:	2301      	movls	r3, #1
 800389a:	2300      	movhi	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e0e7      	b.n	8003a76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	4a78      	ldr	r2, [pc, #480]	; (8003a8c <HAL_I2C_Init+0x280>)
 80038aa:	fba2 2303 	umull	r2, r3, r2, r3
 80038ae:	0c9b      	lsrs	r3, r3, #18
 80038b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4a6a      	ldr	r2, [pc, #424]	; (8003a80 <HAL_I2C_Init+0x274>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d802      	bhi.n	80038e0 <HAL_I2C_Init+0xd4>
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	3301      	adds	r3, #1
 80038de:	e009      	b.n	80038f4 <HAL_I2C_Init+0xe8>
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038e6:	fb02 f303 	mul.w	r3, r2, r3
 80038ea:	4a69      	ldr	r2, [pc, #420]	; (8003a90 <HAL_I2C_Init+0x284>)
 80038ec:	fba2 2303 	umull	r2, r3, r2, r3
 80038f0:	099b      	lsrs	r3, r3, #6
 80038f2:	3301      	adds	r3, #1
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6812      	ldr	r2, [r2, #0]
 80038f8:	430b      	orrs	r3, r1
 80038fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	69db      	ldr	r3, [r3, #28]
 8003902:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003906:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	495c      	ldr	r1, [pc, #368]	; (8003a80 <HAL_I2C_Init+0x274>)
 8003910:	428b      	cmp	r3, r1
 8003912:	d819      	bhi.n	8003948 <HAL_I2C_Init+0x13c>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	1e59      	subs	r1, r3, #1
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003922:	1c59      	adds	r1, r3, #1
 8003924:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003928:	400b      	ands	r3, r1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00a      	beq.n	8003944 <HAL_I2C_Init+0x138>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	1e59      	subs	r1, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	fbb1 f3f3 	udiv	r3, r1, r3
 800393c:	3301      	adds	r3, #1
 800393e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003942:	e051      	b.n	80039e8 <HAL_I2C_Init+0x1dc>
 8003944:	2304      	movs	r3, #4
 8003946:	e04f      	b.n	80039e8 <HAL_I2C_Init+0x1dc>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d111      	bne.n	8003974 <HAL_I2C_Init+0x168>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	1e58      	subs	r0, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6859      	ldr	r1, [r3, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	440b      	add	r3, r1
 800395e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003962:	3301      	adds	r3, #1
 8003964:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003968:	2b00      	cmp	r3, #0
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	e012      	b.n	800399a <HAL_I2C_Init+0x18e>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	1e58      	subs	r0, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6859      	ldr	r1, [r3, #4]
 800397c:	460b      	mov	r3, r1
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	0099      	lsls	r1, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	fbb0 f3f3 	udiv	r3, r0, r3
 800398a:	3301      	adds	r3, #1
 800398c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003990:	2b00      	cmp	r3, #0
 8003992:	bf0c      	ite	eq
 8003994:	2301      	moveq	r3, #1
 8003996:	2300      	movne	r3, #0
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <HAL_I2C_Init+0x196>
 800399e:	2301      	movs	r3, #1
 80039a0:	e022      	b.n	80039e8 <HAL_I2C_Init+0x1dc>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10e      	bne.n	80039c8 <HAL_I2C_Init+0x1bc>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	1e58      	subs	r0, r3, #1
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6859      	ldr	r1, [r3, #4]
 80039b2:	460b      	mov	r3, r1
 80039b4:	005b      	lsls	r3, r3, #1
 80039b6:	440b      	add	r3, r1
 80039b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80039bc:	3301      	adds	r3, #1
 80039be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039c6:	e00f      	b.n	80039e8 <HAL_I2C_Init+0x1dc>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	1e58      	subs	r0, r3, #1
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6859      	ldr	r1, [r3, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	0099      	lsls	r1, r3, #2
 80039d8:	440b      	add	r3, r1
 80039da:	fbb0 f3f3 	udiv	r3, r0, r3
 80039de:	3301      	adds	r3, #1
 80039e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	6809      	ldr	r1, [r1, #0]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	69da      	ldr	r2, [r3, #28]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	431a      	orrs	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a16:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	6911      	ldr	r1, [r2, #16]
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	68d2      	ldr	r2, [r2, #12]
 8003a22:	4311      	orrs	r1, r2
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	6812      	ldr	r2, [r2, #0]
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	695a      	ldr	r2, [r3, #20]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	431a      	orrs	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	430a      	orrs	r2, r1
 8003a46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f042 0201 	orr.w	r2, r2, #1
 8003a56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	000186a0 	.word	0x000186a0
 8003a84:	001e847f 	.word	0x001e847f
 8003a88:	003d08ff 	.word	0x003d08ff
 8003a8c:	431bde83 	.word	0x431bde83
 8003a90:	10624dd3 	.word	0x10624dd3

08003a94 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af02      	add	r7, sp, #8
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	4608      	mov	r0, r1
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	817b      	strh	r3, [r7, #10]
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	813b      	strh	r3, [r7, #8]
 8003aaa:	4613      	mov	r3, r2
 8003aac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aae:	f7fe fcbb 	bl	8002428 <HAL_GetTick>
 8003ab2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b20      	cmp	r3, #32
 8003abe:	f040 80d9 	bne.w	8003c74 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	2319      	movs	r3, #25
 8003ac8:	2201      	movs	r2, #1
 8003aca:	496d      	ldr	r1, [pc, #436]	; (8003c80 <HAL_I2C_Mem_Write+0x1ec>)
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 fc8b 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ad8:	2302      	movs	r3, #2
 8003ada:	e0cc      	b.n	8003c76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d101      	bne.n	8003aea <HAL_I2C_Mem_Write+0x56>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	e0c5      	b.n	8003c76 <HAL_I2C_Mem_Write+0x1e2>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d007      	beq.n	8003b10 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f042 0201 	orr.w	r2, r2, #1
 8003b0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2221      	movs	r2, #33	; 0x21
 8003b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2240      	movs	r2, #64	; 0x40
 8003b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6a3a      	ldr	r2, [r7, #32]
 8003b3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003b40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b46:	b29a      	uxth	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	4a4d      	ldr	r2, [pc, #308]	; (8003c84 <HAL_I2C_Mem_Write+0x1f0>)
 8003b50:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b52:	88f8      	ldrh	r0, [r7, #6]
 8003b54:	893a      	ldrh	r2, [r7, #8]
 8003b56:	8979      	ldrh	r1, [r7, #10]
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	9301      	str	r3, [sp, #4]
 8003b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	4603      	mov	r3, r0
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 fac2 	bl	80040ec <I2C_RequestMemoryWrite>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d052      	beq.n	8003c14 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e081      	b.n	8003c76 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 fd50 	bl	800461c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00d      	beq.n	8003b9e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d107      	bne.n	8003b9a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e06b      	b.n	8003c76 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	781a      	ldrb	r2, [r3, #0]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d11b      	bne.n	8003c14 <HAL_I2C_Mem_Write+0x180>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d017      	beq.n	8003c14 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	781a      	ldrb	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	1c5a      	adds	r2, r3, #1
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1aa      	bne.n	8003b72 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 fd43 	bl	80046ac <I2C_WaitOnBTFFlagUntilTimeout>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00d      	beq.n	8003c48 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c30:	2b04      	cmp	r3, #4
 8003c32:	d107      	bne.n	8003c44 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c42:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e016      	b.n	8003c76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	e000      	b.n	8003c76 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c74:	2302      	movs	r3, #2
  }
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3718      	adds	r7, #24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	00100002 	.word	0x00100002
 8003c84:	ffff0000 	.word	0xffff0000

08003c88 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08c      	sub	sp, #48	; 0x30
 8003c8c:	af02      	add	r7, sp, #8
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	4608      	mov	r0, r1
 8003c92:	4611      	mov	r1, r2
 8003c94:	461a      	mov	r2, r3
 8003c96:	4603      	mov	r3, r0
 8003c98:	817b      	strh	r3, [r7, #10]
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	813b      	strh	r3, [r7, #8]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ca2:	f7fe fbc1 	bl	8002428 <HAL_GetTick>
 8003ca6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	2b20      	cmp	r3, #32
 8003cb2:	f040 8214 	bne.w	80040de <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	2319      	movs	r3, #25
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	497b      	ldr	r1, [pc, #492]	; (8003eac <HAL_I2C_Mem_Read+0x224>)
 8003cc0:	68f8      	ldr	r0, [r7, #12]
 8003cc2:	f000 fb91 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e207      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d101      	bne.n	8003cde <HAL_I2C_Mem_Read+0x56>
 8003cda:	2302      	movs	r3, #2
 8003cdc:	e200      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0301 	and.w	r3, r3, #1
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d007      	beq.n	8003d04 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0201 	orr.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2222      	movs	r2, #34	; 0x22
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2240      	movs	r2, #64	; 0x40
 8003d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003d34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	4a5b      	ldr	r2, [pc, #364]	; (8003eb0 <HAL_I2C_Mem_Read+0x228>)
 8003d44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d46:	88f8      	ldrh	r0, [r7, #6]
 8003d48:	893a      	ldrh	r2, [r7, #8]
 8003d4a:	8979      	ldrh	r1, [r7, #10]
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	9301      	str	r3, [sp, #4]
 8003d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	4603      	mov	r3, r0
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f000 fa5e 	bl	8004218 <I2C_RequestMemoryRead>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e1bc      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d113      	bne.n	8003d96 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d6e:	2300      	movs	r3, #0
 8003d70:	623b      	str	r3, [r7, #32]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	623b      	str	r3, [r7, #32]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	699b      	ldr	r3, [r3, #24]
 8003d80:	623b      	str	r3, [r7, #32]
 8003d82:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	e190      	b.n	80040b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d11b      	bne.n	8003dd6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dae:	2300      	movs	r3, #0
 8003db0:	61fb      	str	r3, [r7, #28]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	61fb      	str	r3, [r7, #28]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	61fb      	str	r3, [r7, #28]
 8003dc2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	e170      	b.n	80040b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d11b      	bne.n	8003e16 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dfc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61bb      	str	r3, [r7, #24]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	61bb      	str	r3, [r7, #24]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	61bb      	str	r3, [r7, #24]
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	e150      	b.n	80040b8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e16:	2300      	movs	r3, #0
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	617b      	str	r3, [r7, #20]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	617b      	str	r3, [r7, #20]
 8003e2a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e2c:	e144      	b.n	80040b8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	f200 80f1 	bhi.w	800401a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d123      	bne.n	8003e88 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e42:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 fc79 	bl	800473c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d001      	beq.n	8003e54 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e145      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	691a      	ldr	r2, [r3, #16]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e70:	3b01      	subs	r3, #1
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e86:	e117      	b.n	80040b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d14e      	bne.n	8003f2e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e96:	2200      	movs	r2, #0
 8003e98:	4906      	ldr	r1, [pc, #24]	; (8003eb4 <HAL_I2C_Mem_Read+0x22c>)
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f000 faa4 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d008      	beq.n	8003eb8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e11a      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
 8003eaa:	bf00      	nop
 8003eac:	00100002 	.word	0x00100002
 8003eb0:	ffff0000 	.word	0xffff0000
 8003eb4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	691a      	ldr	r2, [r3, #16]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed2:	b2d2      	uxtb	r2, r2
 8003ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eda:	1c5a      	adds	r2, r3, #1
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	691a      	ldr	r2, [r3, #16]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	b2d2      	uxtb	r2, r2
 8003f06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	1c5a      	adds	r2, r3, #1
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f2c:	e0c4      	b.n	80040b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f34:	2200      	movs	r2, #0
 8003f36:	496c      	ldr	r1, [pc, #432]	; (80040e8 <HAL_I2C_Mem_Read+0x460>)
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 fa55 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0cb      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	691a      	ldr	r2, [r3, #16]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f62:	b2d2      	uxtb	r2, r2
 8003f64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	1c5a      	adds	r2, r3, #1
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f74:	3b01      	subs	r3, #1
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8c:	9300      	str	r3, [sp, #0]
 8003f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f90:	2200      	movs	r2, #0
 8003f92:	4955      	ldr	r1, [pc, #340]	; (80040e8 <HAL_I2C_Mem_Read+0x460>)
 8003f94:	68f8      	ldr	r0, [r7, #12]
 8003f96:	f000 fa27 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d001      	beq.n	8003fa4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e09d      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	691a      	ldr	r2, [r3, #16]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fbe:	b2d2      	uxtb	r2, r2
 8003fc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc6:	1c5a      	adds	r2, r3, #1
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	691a      	ldr	r2, [r3, #16]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff0:	b2d2      	uxtb	r2, r2
 8003ff2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff8:	1c5a      	adds	r2, r3, #1
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004002:	3b01      	subs	r3, #1
 8004004:	b29a      	uxth	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400e:	b29b      	uxth	r3, r3
 8004010:	3b01      	subs	r3, #1
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004018:	e04e      	b.n	80040b8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800401a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800401c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 fb8c 	bl	800473c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e058      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	691a      	ldr	r2, [r3, #16]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004038:	b2d2      	uxtb	r2, r2
 800403a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800404a:	3b01      	subs	r3, #1
 800404c:	b29a      	uxth	r2, r3
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004056:	b29b      	uxth	r3, r3
 8004058:	3b01      	subs	r3, #1
 800405a:	b29a      	uxth	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	f003 0304 	and.w	r3, r3, #4
 800406a:	2b04      	cmp	r3, #4
 800406c:	d124      	bne.n	80040b8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004072:	2b03      	cmp	r3, #3
 8004074:	d107      	bne.n	8004086 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004084:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	691a      	ldr	r2, [r3, #16]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004090:	b2d2      	uxtb	r2, r2
 8004092:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040a2:	3b01      	subs	r3, #1
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	3b01      	subs	r3, #1
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f47f aeb6 	bne.w	8003e2e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2220      	movs	r2, #32
 80040c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	e000      	b.n	80040e0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80040de:	2302      	movs	r3, #2
  }
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3728      	adds	r7, #40	; 0x28
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	00010004 	.word	0x00010004

080040ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b088      	sub	sp, #32
 80040f0:	af02      	add	r7, sp, #8
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	4608      	mov	r0, r1
 80040f6:	4611      	mov	r1, r2
 80040f8:	461a      	mov	r2, r3
 80040fa:	4603      	mov	r3, r0
 80040fc:	817b      	strh	r3, [r7, #10]
 80040fe:	460b      	mov	r3, r1
 8004100:	813b      	strh	r3, [r7, #8]
 8004102:	4613      	mov	r3, r2
 8004104:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004114:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	2200      	movs	r2, #0
 800411e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 f960 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00d      	beq.n	800414a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004138:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800413c:	d103      	bne.n	8004146 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004144:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e05f      	b.n	800420a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800414a:	897b      	ldrh	r3, [r7, #10]
 800414c:	b2db      	uxtb	r3, r3
 800414e:	461a      	mov	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004158:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415c:	6a3a      	ldr	r2, [r7, #32]
 800415e:	492d      	ldr	r1, [pc, #180]	; (8004214 <I2C_RequestMemoryWrite+0x128>)
 8004160:	68f8      	ldr	r0, [r7, #12]
 8004162:	f000 f9bb 	bl	80044dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d001      	beq.n	8004170 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e04c      	b.n	800420a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004170:	2300      	movs	r3, #0
 8004172:	617b      	str	r3, [r7, #20]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	617b      	str	r3, [r7, #20]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	617b      	str	r3, [r7, #20]
 8004184:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004188:	6a39      	ldr	r1, [r7, #32]
 800418a:	68f8      	ldr	r0, [r7, #12]
 800418c:	f000 fa46 	bl	800461c <I2C_WaitOnTXEFlagUntilTimeout>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00d      	beq.n	80041b2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419a:	2b04      	cmp	r3, #4
 800419c:	d107      	bne.n	80041ae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e02b      	b.n	800420a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041b2:	88fb      	ldrh	r3, [r7, #6]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d105      	bne.n	80041c4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041b8:	893b      	ldrh	r3, [r7, #8]
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	611a      	str	r2, [r3, #16]
 80041c2:	e021      	b.n	8004208 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041c4:	893b      	ldrh	r3, [r7, #8]
 80041c6:	0a1b      	lsrs	r3, r3, #8
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041d4:	6a39      	ldr	r1, [r7, #32]
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f000 fa20 	bl	800461c <I2C_WaitOnTXEFlagUntilTimeout>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d00d      	beq.n	80041fe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	2b04      	cmp	r3, #4
 80041e8:	d107      	bne.n	80041fa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e005      	b.n	800420a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041fe:	893b      	ldrh	r3, [r7, #8]
 8004200:	b2da      	uxtb	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3718      	adds	r7, #24
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	00010002 	.word	0x00010002

08004218 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b088      	sub	sp, #32
 800421c:	af02      	add	r7, sp, #8
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	4608      	mov	r0, r1
 8004222:	4611      	mov	r1, r2
 8004224:	461a      	mov	r2, r3
 8004226:	4603      	mov	r3, r0
 8004228:	817b      	strh	r3, [r7, #10]
 800422a:	460b      	mov	r3, r1
 800422c:	813b      	strh	r3, [r7, #8]
 800422e:	4613      	mov	r3, r2
 8004230:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004240:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004250:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	6a3b      	ldr	r3, [r7, #32]
 8004258:	2200      	movs	r2, #0
 800425a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 f8c2 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00d      	beq.n	8004286 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004278:	d103      	bne.n	8004282 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004280:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e0aa      	b.n	80043dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004286:	897b      	ldrh	r3, [r7, #10]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	461a      	mov	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004294:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004298:	6a3a      	ldr	r2, [r7, #32]
 800429a:	4952      	ldr	r1, [pc, #328]	; (80043e4 <I2C_RequestMemoryRead+0x1cc>)
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 f91d 	bl	80044dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e097      	b.n	80043dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042ac:	2300      	movs	r3, #0
 80042ae:	617b      	str	r3, [r7, #20]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	617b      	str	r3, [r7, #20]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	617b      	str	r3, [r7, #20]
 80042c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042c4:	6a39      	ldr	r1, [r7, #32]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f9a8 	bl	800461c <I2C_WaitOnTXEFlagUntilTimeout>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00d      	beq.n	80042ee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d107      	bne.n	80042ea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e076      	b.n	80043dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042ee:	88fb      	ldrh	r3, [r7, #6]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d105      	bne.n	8004300 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042f4:	893b      	ldrh	r3, [r7, #8]
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	611a      	str	r2, [r3, #16]
 80042fe:	e021      	b.n	8004344 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004300:	893b      	ldrh	r3, [r7, #8]
 8004302:	0a1b      	lsrs	r3, r3, #8
 8004304:	b29b      	uxth	r3, r3
 8004306:	b2da      	uxtb	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800430e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004310:	6a39      	ldr	r1, [r7, #32]
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f000 f982 	bl	800461c <I2C_WaitOnTXEFlagUntilTimeout>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00d      	beq.n	800433a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004322:	2b04      	cmp	r3, #4
 8004324:	d107      	bne.n	8004336 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004334:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e050      	b.n	80043dc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800433a:	893b      	ldrh	r3, [r7, #8]
 800433c:	b2da      	uxtb	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004346:	6a39      	ldr	r1, [r7, #32]
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f000 f967 	bl	800461c <I2C_WaitOnTXEFlagUntilTimeout>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00d      	beq.n	8004370 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	2b04      	cmp	r3, #4
 800435a:	d107      	bne.n	800436c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800436a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e035      	b.n	80043dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800437e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	6a3b      	ldr	r3, [r7, #32]
 8004386:	2200      	movs	r2, #0
 8004388:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f000 f82b 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00d      	beq.n	80043b4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043a6:	d103      	bne.n	80043b0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e013      	b.n	80043dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80043b4:	897b      	ldrh	r3, [r7, #10]
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c6:	6a3a      	ldr	r2, [r7, #32]
 80043c8:	4906      	ldr	r1, [pc, #24]	; (80043e4 <I2C_RequestMemoryRead+0x1cc>)
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f000 f886 	bl	80044dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e000      	b.n	80043dc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	00010002 	.word	0x00010002

080043e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	603b      	str	r3, [r7, #0]
 80043f4:	4613      	mov	r3, r2
 80043f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043f8:	e048      	b.n	800448c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004400:	d044      	beq.n	800448c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004402:	f7fe f811 	bl	8002428 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	429a      	cmp	r2, r3
 8004410:	d302      	bcc.n	8004418 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d139      	bne.n	800448c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	0c1b      	lsrs	r3, r3, #16
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b01      	cmp	r3, #1
 8004420:	d10d      	bne.n	800443e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	43da      	mvns	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	4013      	ands	r3, r2
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	bf0c      	ite	eq
 8004434:	2301      	moveq	r3, #1
 8004436:	2300      	movne	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	461a      	mov	r2, r3
 800443c:	e00c      	b.n	8004458 <I2C_WaitOnFlagUntilTimeout+0x70>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	43da      	mvns	r2, r3
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	4013      	ands	r3, r2
 800444a:	b29b      	uxth	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	bf0c      	ite	eq
 8004450:	2301      	moveq	r3, #1
 8004452:	2300      	movne	r3, #0
 8004454:	b2db      	uxtb	r3, r3
 8004456:	461a      	mov	r2, r3
 8004458:	79fb      	ldrb	r3, [r7, #7]
 800445a:	429a      	cmp	r2, r3
 800445c:	d116      	bne.n	800448c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004478:	f043 0220 	orr.w	r2, r3, #32
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e023      	b.n	80044d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	0c1b      	lsrs	r3, r3, #16
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b01      	cmp	r3, #1
 8004494:	d10d      	bne.n	80044b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	43da      	mvns	r2, r3
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	4013      	ands	r3, r2
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	bf0c      	ite	eq
 80044a8:	2301      	moveq	r3, #1
 80044aa:	2300      	movne	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	461a      	mov	r2, r3
 80044b0:	e00c      	b.n	80044cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	43da      	mvns	r2, r3
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	4013      	ands	r3, r2
 80044be:	b29b      	uxth	r3, r3
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	bf0c      	ite	eq
 80044c4:	2301      	moveq	r3, #1
 80044c6:	2300      	movne	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	461a      	mov	r2, r3
 80044cc:	79fb      	ldrb	r3, [r7, #7]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d093      	beq.n	80043fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
 80044e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044ea:	e071      	b.n	80045d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044fa:	d123      	bne.n	8004544 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800450a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004514:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2220      	movs	r2, #32
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	f043 0204 	orr.w	r2, r3, #4
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e067      	b.n	8004614 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800454a:	d041      	beq.n	80045d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800454c:	f7fd ff6c 	bl	8002428 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	429a      	cmp	r2, r3
 800455a:	d302      	bcc.n	8004562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d136      	bne.n	80045d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	0c1b      	lsrs	r3, r3, #16
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b01      	cmp	r3, #1
 800456a:	d10c      	bne.n	8004586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	43da      	mvns	r2, r3
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	4013      	ands	r3, r2
 8004578:	b29b      	uxth	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	bf14      	ite	ne
 800457e:	2301      	movne	r3, #1
 8004580:	2300      	moveq	r3, #0
 8004582:	b2db      	uxtb	r3, r3
 8004584:	e00b      	b.n	800459e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	43da      	mvns	r2, r3
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	4013      	ands	r3, r2
 8004592:	b29b      	uxth	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	bf14      	ite	ne
 8004598:	2301      	movne	r3, #1
 800459a:	2300      	moveq	r3, #0
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d016      	beq.n	80045d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2220      	movs	r2, #32
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045bc:	f043 0220 	orr.w	r2, r3, #32
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e021      	b.n	8004614 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	0c1b      	lsrs	r3, r3, #16
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d10c      	bne.n	80045f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	43da      	mvns	r2, r3
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	4013      	ands	r3, r2
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	bf14      	ite	ne
 80045ec:	2301      	movne	r3, #1
 80045ee:	2300      	moveq	r3, #0
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	e00b      	b.n	800460c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	43da      	mvns	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	4013      	ands	r3, r2
 8004600:	b29b      	uxth	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	bf14      	ite	ne
 8004606:	2301      	movne	r3, #1
 8004608:	2300      	moveq	r3, #0
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	f47f af6d 	bne.w	80044ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004628:	e034      	b.n	8004694 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 f8e3 	bl	80047f6 <I2C_IsAcknowledgeFailed>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e034      	b.n	80046a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004640:	d028      	beq.n	8004694 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004642:	f7fd fef1 	bl	8002428 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	429a      	cmp	r2, r3
 8004650:	d302      	bcc.n	8004658 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d11d      	bne.n	8004694 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004662:	2b80      	cmp	r3, #128	; 0x80
 8004664:	d016      	beq.n	8004694 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004680:	f043 0220 	orr.w	r2, r3, #32
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e007      	b.n	80046a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800469e:	2b80      	cmp	r3, #128	; 0x80
 80046a0:	d1c3      	bne.n	800462a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046b8:	e034      	b.n	8004724 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f000 f89b 	bl	80047f6 <I2C_IsAcknowledgeFailed>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e034      	b.n	8004734 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d0:	d028      	beq.n	8004724 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d2:	f7fd fea9 	bl	8002428 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d302      	bcc.n	80046e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d11d      	bne.n	8004724 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	f003 0304 	and.w	r3, r3, #4
 80046f2:	2b04      	cmp	r3, #4
 80046f4:	d016      	beq.n	8004724 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004710:	f043 0220 	orr.w	r2, r3, #32
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e007      	b.n	8004734 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	2b04      	cmp	r3, #4
 8004730:	d1c3      	bne.n	80046ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004748:	e049      	b.n	80047de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	f003 0310 	and.w	r3, r3, #16
 8004754:	2b10      	cmp	r3, #16
 8004756:	d119      	bne.n	800478c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f06f 0210 	mvn.w	r2, #16
 8004760:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2220      	movs	r2, #32
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e030      	b.n	80047ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800478c:	f7fd fe4c 	bl	8002428 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	429a      	cmp	r2, r3
 800479a:	d302      	bcc.n	80047a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d11d      	bne.n	80047de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ac:	2b40      	cmp	r3, #64	; 0x40
 80047ae:	d016      	beq.n	80047de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2220      	movs	r2, #32
 80047ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ca:	f043 0220 	orr.w	r2, r3, #32
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e007      	b.n	80047ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047e8:	2b40      	cmp	r3, #64	; 0x40
 80047ea:	d1ae      	bne.n	800474a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}

080047f6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800480c:	d11b      	bne.n	8004846 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004816:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004832:	f043 0204 	orr.w	r2, r3, #4
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e000      	b.n	8004848 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d101      	bne.n	8004868 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e0cc      	b.n	8004a02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004868:	4b68      	ldr	r3, [pc, #416]	; (8004a0c <HAL_RCC_ClockConfig+0x1b8>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 030f 	and.w	r3, r3, #15
 8004870:	683a      	ldr	r2, [r7, #0]
 8004872:	429a      	cmp	r2, r3
 8004874:	d90c      	bls.n	8004890 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004876:	4b65      	ldr	r3, [pc, #404]	; (8004a0c <HAL_RCC_ClockConfig+0x1b8>)
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	b2d2      	uxtb	r2, r2
 800487c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800487e:	4b63      	ldr	r3, [pc, #396]	; (8004a0c <HAL_RCC_ClockConfig+0x1b8>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 030f 	and.w	r3, r3, #15
 8004886:	683a      	ldr	r2, [r7, #0]
 8004888:	429a      	cmp	r2, r3
 800488a:	d001      	beq.n	8004890 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e0b8      	b.n	8004a02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d020      	beq.n	80048de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d005      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048a8:	4b59      	ldr	r3, [pc, #356]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	4a58      	ldr	r2, [pc, #352]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80048ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80048b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0308 	and.w	r3, r3, #8
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d005      	beq.n	80048cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048c0:	4b53      	ldr	r3, [pc, #332]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	4a52      	ldr	r2, [pc, #328]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80048c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80048ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048cc:	4b50      	ldr	r3, [pc, #320]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	494d      	ldr	r1, [pc, #308]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d044      	beq.n	8004974 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d107      	bne.n	8004902 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f2:	4b47      	ldr	r3, [pc, #284]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d119      	bne.n	8004932 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e07f      	b.n	8004a02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b02      	cmp	r3, #2
 8004908:	d003      	beq.n	8004912 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800490e:	2b03      	cmp	r3, #3
 8004910:	d107      	bne.n	8004922 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004912:	4b3f      	ldr	r3, [pc, #252]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d109      	bne.n	8004932 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e06f      	b.n	8004a02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004922:	4b3b      	ldr	r3, [pc, #236]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e067      	b.n	8004a02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004932:	4b37      	ldr	r3, [pc, #220]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f023 0203 	bic.w	r2, r3, #3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	4934      	ldr	r1, [pc, #208]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 8004940:	4313      	orrs	r3, r2
 8004942:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004944:	f7fd fd70 	bl	8002428 <HAL_GetTick>
 8004948:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494a:	e00a      	b.n	8004962 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800494c:	f7fd fd6c 	bl	8002428 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	f241 3288 	movw	r2, #5000	; 0x1388
 800495a:	4293      	cmp	r3, r2
 800495c:	d901      	bls.n	8004962 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	e04f      	b.n	8004a02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004962:	4b2b      	ldr	r3, [pc, #172]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f003 020c 	and.w	r2, r3, #12
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	429a      	cmp	r2, r3
 8004972:	d1eb      	bne.n	800494c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004974:	4b25      	ldr	r3, [pc, #148]	; (8004a0c <HAL_RCC_ClockConfig+0x1b8>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 030f 	and.w	r3, r3, #15
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d20c      	bcs.n	800499c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004982:	4b22      	ldr	r3, [pc, #136]	; (8004a0c <HAL_RCC_ClockConfig+0x1b8>)
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	b2d2      	uxtb	r2, r2
 8004988:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800498a:	4b20      	ldr	r3, [pc, #128]	; (8004a0c <HAL_RCC_ClockConfig+0x1b8>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 030f 	and.w	r3, r3, #15
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	429a      	cmp	r2, r3
 8004996:	d001      	beq.n	800499c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e032      	b.n	8004a02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d008      	beq.n	80049ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049a8:	4b19      	ldr	r3, [pc, #100]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	4916      	ldr	r1, [pc, #88]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0308 	and.w	r3, r3, #8
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d009      	beq.n	80049da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049c6:	4b12      	ldr	r3, [pc, #72]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	490e      	ldr	r1, [pc, #56]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049da:	f000 f855 	bl	8004a88 <HAL_RCC_GetSysClockFreq>
 80049de:	4602      	mov	r2, r0
 80049e0:	4b0b      	ldr	r3, [pc, #44]	; (8004a10 <HAL_RCC_ClockConfig+0x1bc>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	091b      	lsrs	r3, r3, #4
 80049e6:	f003 030f 	and.w	r3, r3, #15
 80049ea:	490a      	ldr	r1, [pc, #40]	; (8004a14 <HAL_RCC_ClockConfig+0x1c0>)
 80049ec:	5ccb      	ldrb	r3, [r1, r3]
 80049ee:	fa22 f303 	lsr.w	r3, r2, r3
 80049f2:	4a09      	ldr	r2, [pc, #36]	; (8004a18 <HAL_RCC_ClockConfig+0x1c4>)
 80049f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80049f6:	4b09      	ldr	r3, [pc, #36]	; (8004a1c <HAL_RCC_ClockConfig+0x1c8>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fd fcd0 	bl	80023a0 <HAL_InitTick>

  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	40023c00 	.word	0x40023c00
 8004a10:	40023800 	.word	0x40023800
 8004a14:	08009f78 	.word	0x08009f78
 8004a18:	20000090 	.word	0x20000090
 8004a1c:	20000094 	.word	0x20000094

08004a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a20:	b480      	push	{r7}
 8004a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a24:	4b03      	ldr	r3, [pc, #12]	; (8004a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a26:	681b      	ldr	r3, [r3, #0]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	20000090 	.word	0x20000090

08004a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a3c:	f7ff fff0 	bl	8004a20 <HAL_RCC_GetHCLKFreq>
 8004a40:	4602      	mov	r2, r0
 8004a42:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	0a9b      	lsrs	r3, r3, #10
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	4903      	ldr	r1, [pc, #12]	; (8004a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a4e:	5ccb      	ldrb	r3, [r1, r3]
 8004a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	40023800 	.word	0x40023800
 8004a5c:	08009f88 	.word	0x08009f88

08004a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a64:	f7ff ffdc 	bl	8004a20 <HAL_RCC_GetHCLKFreq>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	4b05      	ldr	r3, [pc, #20]	; (8004a80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	0b5b      	lsrs	r3, r3, #13
 8004a70:	f003 0307 	and.w	r3, r3, #7
 8004a74:	4903      	ldr	r1, [pc, #12]	; (8004a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a76:	5ccb      	ldrb	r3, [r1, r3]
 8004a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	40023800 	.word	0x40023800
 8004a84:	08009f88 	.word	0x08009f88

08004a88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a8c:	b0ae      	sub	sp, #184	; 0xb8
 8004a8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aae:	4bcb      	ldr	r3, [pc, #812]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f003 030c 	and.w	r3, r3, #12
 8004ab6:	2b0c      	cmp	r3, #12
 8004ab8:	f200 8206 	bhi.w	8004ec8 <HAL_RCC_GetSysClockFreq+0x440>
 8004abc:	a201      	add	r2, pc, #4	; (adr r2, 8004ac4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac2:	bf00      	nop
 8004ac4:	08004af9 	.word	0x08004af9
 8004ac8:	08004ec9 	.word	0x08004ec9
 8004acc:	08004ec9 	.word	0x08004ec9
 8004ad0:	08004ec9 	.word	0x08004ec9
 8004ad4:	08004b01 	.word	0x08004b01
 8004ad8:	08004ec9 	.word	0x08004ec9
 8004adc:	08004ec9 	.word	0x08004ec9
 8004ae0:	08004ec9 	.word	0x08004ec9
 8004ae4:	08004b09 	.word	0x08004b09
 8004ae8:	08004ec9 	.word	0x08004ec9
 8004aec:	08004ec9 	.word	0x08004ec9
 8004af0:	08004ec9 	.word	0x08004ec9
 8004af4:	08004cf9 	.word	0x08004cf9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004af8:	4bb9      	ldr	r3, [pc, #740]	; (8004de0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004afa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004afe:	e1e7      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b00:	4bb8      	ldr	r3, [pc, #736]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004b02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004b06:	e1e3      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b08:	4bb4      	ldr	r3, [pc, #720]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b14:	4bb1      	ldr	r3, [pc, #708]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d071      	beq.n	8004c04 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b20:	4bae      	ldr	r3, [pc, #696]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	099b      	lsrs	r3, r3, #6
 8004b26:	2200      	movs	r2, #0
 8004b28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004b2c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004b30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b38:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004b46:	4622      	mov	r2, r4
 8004b48:	462b      	mov	r3, r5
 8004b4a:	f04f 0000 	mov.w	r0, #0
 8004b4e:	f04f 0100 	mov.w	r1, #0
 8004b52:	0159      	lsls	r1, r3, #5
 8004b54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b58:	0150      	lsls	r0, r2, #5
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	4621      	mov	r1, r4
 8004b60:	1a51      	subs	r1, r2, r1
 8004b62:	6439      	str	r1, [r7, #64]	; 0x40
 8004b64:	4629      	mov	r1, r5
 8004b66:	eb63 0301 	sbc.w	r3, r3, r1
 8004b6a:	647b      	str	r3, [r7, #68]	; 0x44
 8004b6c:	f04f 0200 	mov.w	r2, #0
 8004b70:	f04f 0300 	mov.w	r3, #0
 8004b74:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004b78:	4649      	mov	r1, r9
 8004b7a:	018b      	lsls	r3, r1, #6
 8004b7c:	4641      	mov	r1, r8
 8004b7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b82:	4641      	mov	r1, r8
 8004b84:	018a      	lsls	r2, r1, #6
 8004b86:	4641      	mov	r1, r8
 8004b88:	1a51      	subs	r1, r2, r1
 8004b8a:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b8c:	4649      	mov	r1, r9
 8004b8e:	eb63 0301 	sbc.w	r3, r3, r1
 8004b92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b94:	f04f 0200 	mov.w	r2, #0
 8004b98:	f04f 0300 	mov.w	r3, #0
 8004b9c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004ba0:	4649      	mov	r1, r9
 8004ba2:	00cb      	lsls	r3, r1, #3
 8004ba4:	4641      	mov	r1, r8
 8004ba6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004baa:	4641      	mov	r1, r8
 8004bac:	00ca      	lsls	r2, r1, #3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	4622      	mov	r2, r4
 8004bb6:	189b      	adds	r3, r3, r2
 8004bb8:	633b      	str	r3, [r7, #48]	; 0x30
 8004bba:	462b      	mov	r3, r5
 8004bbc:	460a      	mov	r2, r1
 8004bbe:	eb42 0303 	adc.w	r3, r2, r3
 8004bc2:	637b      	str	r3, [r7, #52]	; 0x34
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	f04f 0300 	mov.w	r3, #0
 8004bcc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004bd0:	4629      	mov	r1, r5
 8004bd2:	024b      	lsls	r3, r1, #9
 8004bd4:	4621      	mov	r1, r4
 8004bd6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bda:	4621      	mov	r1, r4
 8004bdc:	024a      	lsls	r2, r1, #9
 8004bde:	4610      	mov	r0, r2
 8004be0:	4619      	mov	r1, r3
 8004be2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004be6:	2200      	movs	r2, #0
 8004be8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004bec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004bf0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004bf4:	f7fc f818 	bl	8000c28 <__aeabi_uldivmod>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c02:	e067      	b.n	8004cd4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c04:	4b75      	ldr	r3, [pc, #468]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	099b      	lsrs	r3, r3, #6
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c10:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004c14:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c1c:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c1e:	2300      	movs	r3, #0
 8004c20:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004c22:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8004c26:	4622      	mov	r2, r4
 8004c28:	462b      	mov	r3, r5
 8004c2a:	f04f 0000 	mov.w	r0, #0
 8004c2e:	f04f 0100 	mov.w	r1, #0
 8004c32:	0159      	lsls	r1, r3, #5
 8004c34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c38:	0150      	lsls	r0, r2, #5
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	4621      	mov	r1, r4
 8004c40:	1a51      	subs	r1, r2, r1
 8004c42:	62b9      	str	r1, [r7, #40]	; 0x28
 8004c44:	4629      	mov	r1, r5
 8004c46:	eb63 0301 	sbc.w	r3, r3, r1
 8004c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c4c:	f04f 0200 	mov.w	r2, #0
 8004c50:	f04f 0300 	mov.w	r3, #0
 8004c54:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004c58:	4649      	mov	r1, r9
 8004c5a:	018b      	lsls	r3, r1, #6
 8004c5c:	4641      	mov	r1, r8
 8004c5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c62:	4641      	mov	r1, r8
 8004c64:	018a      	lsls	r2, r1, #6
 8004c66:	4641      	mov	r1, r8
 8004c68:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c6c:	4649      	mov	r1, r9
 8004c6e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c72:	f04f 0200 	mov.w	r2, #0
 8004c76:	f04f 0300 	mov.w	r3, #0
 8004c7a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c7e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c86:	4692      	mov	sl, r2
 8004c88:	469b      	mov	fp, r3
 8004c8a:	4623      	mov	r3, r4
 8004c8c:	eb1a 0303 	adds.w	r3, sl, r3
 8004c90:	623b      	str	r3, [r7, #32]
 8004c92:	462b      	mov	r3, r5
 8004c94:	eb4b 0303 	adc.w	r3, fp, r3
 8004c98:	627b      	str	r3, [r7, #36]	; 0x24
 8004c9a:	f04f 0200 	mov.w	r2, #0
 8004c9e:	f04f 0300 	mov.w	r3, #0
 8004ca2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004ca6:	4629      	mov	r1, r5
 8004ca8:	028b      	lsls	r3, r1, #10
 8004caa:	4621      	mov	r1, r4
 8004cac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cb0:	4621      	mov	r1, r4
 8004cb2:	028a      	lsls	r2, r1, #10
 8004cb4:	4610      	mov	r0, r2
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	673b      	str	r3, [r7, #112]	; 0x70
 8004cc0:	677a      	str	r2, [r7, #116]	; 0x74
 8004cc2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004cc6:	f7fb ffaf 	bl	8000c28 <__aeabi_uldivmod>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	460b      	mov	r3, r1
 8004cce:	4613      	mov	r3, r2
 8004cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004cd4:	4b41      	ldr	r3, [pc, #260]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	0c1b      	lsrs	r3, r3, #16
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	3301      	adds	r3, #1
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8004ce6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004cea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004cf6:	e0eb      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cf8:	4b38      	ldr	r3, [pc, #224]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d04:	4b35      	ldr	r3, [pc, #212]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d06b      	beq.n	8004de8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d10:	4b32      	ldr	r3, [pc, #200]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x354>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	099b      	lsrs	r3, r3, #6
 8004d16:	2200      	movs	r2, #0
 8004d18:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d1a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004d1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d22:	663b      	str	r3, [r7, #96]	; 0x60
 8004d24:	2300      	movs	r3, #0
 8004d26:	667b      	str	r3, [r7, #100]	; 0x64
 8004d28:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004d2c:	4622      	mov	r2, r4
 8004d2e:	462b      	mov	r3, r5
 8004d30:	f04f 0000 	mov.w	r0, #0
 8004d34:	f04f 0100 	mov.w	r1, #0
 8004d38:	0159      	lsls	r1, r3, #5
 8004d3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d3e:	0150      	lsls	r0, r2, #5
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	4621      	mov	r1, r4
 8004d46:	1a51      	subs	r1, r2, r1
 8004d48:	61b9      	str	r1, [r7, #24]
 8004d4a:	4629      	mov	r1, r5
 8004d4c:	eb63 0301 	sbc.w	r3, r3, r1
 8004d50:	61fb      	str	r3, [r7, #28]
 8004d52:	f04f 0200 	mov.w	r2, #0
 8004d56:	f04f 0300 	mov.w	r3, #0
 8004d5a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004d5e:	4659      	mov	r1, fp
 8004d60:	018b      	lsls	r3, r1, #6
 8004d62:	4651      	mov	r1, sl
 8004d64:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d68:	4651      	mov	r1, sl
 8004d6a:	018a      	lsls	r2, r1, #6
 8004d6c:	4651      	mov	r1, sl
 8004d6e:	ebb2 0801 	subs.w	r8, r2, r1
 8004d72:	4659      	mov	r1, fp
 8004d74:	eb63 0901 	sbc.w	r9, r3, r1
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	f04f 0300 	mov.w	r3, #0
 8004d80:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d84:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d88:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d8c:	4690      	mov	r8, r2
 8004d8e:	4699      	mov	r9, r3
 8004d90:	4623      	mov	r3, r4
 8004d92:	eb18 0303 	adds.w	r3, r8, r3
 8004d96:	613b      	str	r3, [r7, #16]
 8004d98:	462b      	mov	r3, r5
 8004d9a:	eb49 0303 	adc.w	r3, r9, r3
 8004d9e:	617b      	str	r3, [r7, #20]
 8004da0:	f04f 0200 	mov.w	r2, #0
 8004da4:	f04f 0300 	mov.w	r3, #0
 8004da8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004dac:	4629      	mov	r1, r5
 8004dae:	024b      	lsls	r3, r1, #9
 8004db0:	4621      	mov	r1, r4
 8004db2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004db6:	4621      	mov	r1, r4
 8004db8:	024a      	lsls	r2, r1, #9
 8004dba:	4610      	mov	r0, r2
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	65bb      	str	r3, [r7, #88]	; 0x58
 8004dc6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004dc8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004dcc:	f7fb ff2c 	bl	8000c28 <__aeabi_uldivmod>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004dda:	e065      	b.n	8004ea8 <HAL_RCC_GetSysClockFreq+0x420>
 8004ddc:	40023800 	.word	0x40023800
 8004de0:	00f42400 	.word	0x00f42400
 8004de4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004de8:	4b3d      	ldr	r3, [pc, #244]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	099b      	lsrs	r3, r3, #6
 8004dee:	2200      	movs	r2, #0
 8004df0:	4618      	mov	r0, r3
 8004df2:	4611      	mov	r1, r2
 8004df4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004df8:	653b      	str	r3, [r7, #80]	; 0x50
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	657b      	str	r3, [r7, #84]	; 0x54
 8004dfe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004e02:	4642      	mov	r2, r8
 8004e04:	464b      	mov	r3, r9
 8004e06:	f04f 0000 	mov.w	r0, #0
 8004e0a:	f04f 0100 	mov.w	r1, #0
 8004e0e:	0159      	lsls	r1, r3, #5
 8004e10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e14:	0150      	lsls	r0, r2, #5
 8004e16:	4602      	mov	r2, r0
 8004e18:	460b      	mov	r3, r1
 8004e1a:	4641      	mov	r1, r8
 8004e1c:	1a51      	subs	r1, r2, r1
 8004e1e:	60b9      	str	r1, [r7, #8]
 8004e20:	4649      	mov	r1, r9
 8004e22:	eb63 0301 	sbc.w	r3, r3, r1
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	f04f 0300 	mov.w	r3, #0
 8004e30:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004e34:	4659      	mov	r1, fp
 8004e36:	018b      	lsls	r3, r1, #6
 8004e38:	4651      	mov	r1, sl
 8004e3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e3e:	4651      	mov	r1, sl
 8004e40:	018a      	lsls	r2, r1, #6
 8004e42:	4651      	mov	r1, sl
 8004e44:	1a54      	subs	r4, r2, r1
 8004e46:	4659      	mov	r1, fp
 8004e48:	eb63 0501 	sbc.w	r5, r3, r1
 8004e4c:	f04f 0200 	mov.w	r2, #0
 8004e50:	f04f 0300 	mov.w	r3, #0
 8004e54:	00eb      	lsls	r3, r5, #3
 8004e56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e5a:	00e2      	lsls	r2, r4, #3
 8004e5c:	4614      	mov	r4, r2
 8004e5e:	461d      	mov	r5, r3
 8004e60:	4643      	mov	r3, r8
 8004e62:	18e3      	adds	r3, r4, r3
 8004e64:	603b      	str	r3, [r7, #0]
 8004e66:	464b      	mov	r3, r9
 8004e68:	eb45 0303 	adc.w	r3, r5, r3
 8004e6c:	607b      	str	r3, [r7, #4]
 8004e6e:	f04f 0200 	mov.w	r2, #0
 8004e72:	f04f 0300 	mov.w	r3, #0
 8004e76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e7a:	4629      	mov	r1, r5
 8004e7c:	028b      	lsls	r3, r1, #10
 8004e7e:	4621      	mov	r1, r4
 8004e80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e84:	4621      	mov	r1, r4
 8004e86:	028a      	lsls	r2, r1, #10
 8004e88:	4610      	mov	r0, r2
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e90:	2200      	movs	r2, #0
 8004e92:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e94:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004e96:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e9a:	f7fb fec5 	bl	8000c28 <__aeabi_uldivmod>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004ea8:	4b0d      	ldr	r3, [pc, #52]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	0f1b      	lsrs	r3, r3, #28
 8004eae:	f003 0307 	and.w	r3, r3, #7
 8004eb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8004eb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004eba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004ec6:	e003      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ec8:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004eca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004ece:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ed0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	37b8      	adds	r7, #184	; 0xb8
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ede:	bf00      	nop
 8004ee0:	40023800 	.word	0x40023800
 8004ee4:	00f42400 	.word	0x00f42400

08004ee8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e28d      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	f000 8083 	beq.w	800500e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004f08:	4b94      	ldr	r3, [pc, #592]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f003 030c 	and.w	r3, r3, #12
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	d019      	beq.n	8004f48 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004f14:	4b91      	ldr	r3, [pc, #580]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d106      	bne.n	8004f2e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004f20:	4b8e      	ldr	r3, [pc, #568]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f2c:	d00c      	beq.n	8004f48 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f2e:	4b8b      	ldr	r3, [pc, #556]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004f36:	2b0c      	cmp	r3, #12
 8004f38:	d112      	bne.n	8004f60 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f3a:	4b88      	ldr	r3, [pc, #544]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f46:	d10b      	bne.n	8004f60 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f48:	4b84      	ldr	r3, [pc, #528]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d05b      	beq.n	800500c <HAL_RCC_OscConfig+0x124>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d157      	bne.n	800500c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e25a      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f68:	d106      	bne.n	8004f78 <HAL_RCC_OscConfig+0x90>
 8004f6a:	4b7c      	ldr	r3, [pc, #496]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a7b      	ldr	r2, [pc, #492]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f74:	6013      	str	r3, [r2, #0]
 8004f76:	e01d      	b.n	8004fb4 <HAL_RCC_OscConfig+0xcc>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f80:	d10c      	bne.n	8004f9c <HAL_RCC_OscConfig+0xb4>
 8004f82:	4b76      	ldr	r3, [pc, #472]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a75      	ldr	r2, [pc, #468]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f8c:	6013      	str	r3, [r2, #0]
 8004f8e:	4b73      	ldr	r3, [pc, #460]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a72      	ldr	r2, [pc, #456]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f98:	6013      	str	r3, [r2, #0]
 8004f9a:	e00b      	b.n	8004fb4 <HAL_RCC_OscConfig+0xcc>
 8004f9c:	4b6f      	ldr	r3, [pc, #444]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a6e      	ldr	r2, [pc, #440]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004fa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fa6:	6013      	str	r3, [r2, #0]
 8004fa8:	4b6c      	ldr	r3, [pc, #432]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a6b      	ldr	r2, [pc, #428]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004fae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d013      	beq.n	8004fe4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fbc:	f7fd fa34 	bl	8002428 <HAL_GetTick>
 8004fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fc2:	e008      	b.n	8004fd6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fc4:	f7fd fa30 	bl	8002428 <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	2b64      	cmp	r3, #100	; 0x64
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e21f      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fd6:	4b61      	ldr	r3, [pc, #388]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d0f0      	beq.n	8004fc4 <HAL_RCC_OscConfig+0xdc>
 8004fe2:	e014      	b.n	800500e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fe4:	f7fd fa20 	bl	8002428 <HAL_GetTick>
 8004fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fea:	e008      	b.n	8004ffe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fec:	f7fd fa1c 	bl	8002428 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	2b64      	cmp	r3, #100	; 0x64
 8004ff8:	d901      	bls.n	8004ffe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e20b      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ffe:	4b57      	ldr	r3, [pc, #348]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d1f0      	bne.n	8004fec <HAL_RCC_OscConfig+0x104>
 800500a:	e000      	b.n	800500e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800500c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d06f      	beq.n	80050fa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800501a:	4b50      	ldr	r3, [pc, #320]	; (800515c <HAL_RCC_OscConfig+0x274>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f003 030c 	and.w	r3, r3, #12
 8005022:	2b00      	cmp	r3, #0
 8005024:	d017      	beq.n	8005056 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005026:	4b4d      	ldr	r3, [pc, #308]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800502e:	2b08      	cmp	r3, #8
 8005030:	d105      	bne.n	800503e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005032:	4b4a      	ldr	r3, [pc, #296]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00b      	beq.n	8005056 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800503e:	4b47      	ldr	r3, [pc, #284]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005046:	2b0c      	cmp	r3, #12
 8005048:	d11c      	bne.n	8005084 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800504a:	4b44      	ldr	r3, [pc, #272]	; (800515c <HAL_RCC_OscConfig+0x274>)
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d116      	bne.n	8005084 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005056:	4b41      	ldr	r3, [pc, #260]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0302 	and.w	r3, r3, #2
 800505e:	2b00      	cmp	r3, #0
 8005060:	d005      	beq.n	800506e <HAL_RCC_OscConfig+0x186>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	2b01      	cmp	r3, #1
 8005068:	d001      	beq.n	800506e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e1d3      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800506e:	4b3b      	ldr	r3, [pc, #236]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	00db      	lsls	r3, r3, #3
 800507c:	4937      	ldr	r1, [pc, #220]	; (800515c <HAL_RCC_OscConfig+0x274>)
 800507e:	4313      	orrs	r3, r2
 8005080:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005082:	e03a      	b.n	80050fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d020      	beq.n	80050ce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800508c:	4b34      	ldr	r3, [pc, #208]	; (8005160 <HAL_RCC_OscConfig+0x278>)
 800508e:	2201      	movs	r2, #1
 8005090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005092:	f7fd f9c9 	bl	8002428 <HAL_GetTick>
 8005096:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005098:	e008      	b.n	80050ac <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800509a:	f7fd f9c5 	bl	8002428 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d901      	bls.n	80050ac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e1b4      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050ac:	4b2b      	ldr	r3, [pc, #172]	; (800515c <HAL_RCC_OscConfig+0x274>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0f0      	beq.n	800509a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050b8:	4b28      	ldr	r3, [pc, #160]	; (800515c <HAL_RCC_OscConfig+0x274>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	4925      	ldr	r1, [pc, #148]	; (800515c <HAL_RCC_OscConfig+0x274>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	600b      	str	r3, [r1, #0]
 80050cc:	e015      	b.n	80050fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050ce:	4b24      	ldr	r3, [pc, #144]	; (8005160 <HAL_RCC_OscConfig+0x278>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d4:	f7fd f9a8 	bl	8002428 <HAL_GetTick>
 80050d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050da:	e008      	b.n	80050ee <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050dc:	f7fd f9a4 	bl	8002428 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d901      	bls.n	80050ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e193      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ee:	4b1b      	ldr	r3, [pc, #108]	; (800515c <HAL_RCC_OscConfig+0x274>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0302 	and.w	r3, r3, #2
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1f0      	bne.n	80050dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0308 	and.w	r3, r3, #8
 8005102:	2b00      	cmp	r3, #0
 8005104:	d036      	beq.n	8005174 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d016      	beq.n	800513c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800510e:	4b15      	ldr	r3, [pc, #84]	; (8005164 <HAL_RCC_OscConfig+0x27c>)
 8005110:	2201      	movs	r2, #1
 8005112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005114:	f7fd f988 	bl	8002428 <HAL_GetTick>
 8005118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800511a:	e008      	b.n	800512e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800511c:	f7fd f984 	bl	8002428 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b02      	cmp	r3, #2
 8005128:	d901      	bls.n	800512e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e173      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800512e:	4b0b      	ldr	r3, [pc, #44]	; (800515c <HAL_RCC_OscConfig+0x274>)
 8005130:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005132:	f003 0302 	and.w	r3, r3, #2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d0f0      	beq.n	800511c <HAL_RCC_OscConfig+0x234>
 800513a:	e01b      	b.n	8005174 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800513c:	4b09      	ldr	r3, [pc, #36]	; (8005164 <HAL_RCC_OscConfig+0x27c>)
 800513e:	2200      	movs	r2, #0
 8005140:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005142:	f7fd f971 	bl	8002428 <HAL_GetTick>
 8005146:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005148:	e00e      	b.n	8005168 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800514a:	f7fd f96d 	bl	8002428 <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	2b02      	cmp	r3, #2
 8005156:	d907      	bls.n	8005168 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e15c      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
 800515c:	40023800 	.word	0x40023800
 8005160:	42470000 	.word	0x42470000
 8005164:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005168:	4b8a      	ldr	r3, [pc, #552]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 800516a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1ea      	bne.n	800514a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0304 	and.w	r3, r3, #4
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 8097 	beq.w	80052b0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005182:	2300      	movs	r3, #0
 8005184:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005186:	4b83      	ldr	r3, [pc, #524]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10f      	bne.n	80051b2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005192:	2300      	movs	r3, #0
 8005194:	60bb      	str	r3, [r7, #8]
 8005196:	4b7f      	ldr	r3, [pc, #508]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519a:	4a7e      	ldr	r2, [pc, #504]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 800519c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051a0:	6413      	str	r3, [r2, #64]	; 0x40
 80051a2:	4b7c      	ldr	r3, [pc, #496]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 80051a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051aa:	60bb      	str	r3, [r7, #8]
 80051ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ae:	2301      	movs	r3, #1
 80051b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b2:	4b79      	ldr	r3, [pc, #484]	; (8005398 <HAL_RCC_OscConfig+0x4b0>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d118      	bne.n	80051f0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051be:	4b76      	ldr	r3, [pc, #472]	; (8005398 <HAL_RCC_OscConfig+0x4b0>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a75      	ldr	r2, [pc, #468]	; (8005398 <HAL_RCC_OscConfig+0x4b0>)
 80051c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ca:	f7fd f92d 	bl	8002428 <HAL_GetTick>
 80051ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d0:	e008      	b.n	80051e4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051d2:	f7fd f929 	bl	8002428 <HAL_GetTick>
 80051d6:	4602      	mov	r2, r0
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d901      	bls.n	80051e4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e118      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e4:	4b6c      	ldr	r3, [pc, #432]	; (8005398 <HAL_RCC_OscConfig+0x4b0>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d0f0      	beq.n	80051d2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d106      	bne.n	8005206 <HAL_RCC_OscConfig+0x31e>
 80051f8:	4b66      	ldr	r3, [pc, #408]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 80051fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051fc:	4a65      	ldr	r2, [pc, #404]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 80051fe:	f043 0301 	orr.w	r3, r3, #1
 8005202:	6713      	str	r3, [r2, #112]	; 0x70
 8005204:	e01c      	b.n	8005240 <HAL_RCC_OscConfig+0x358>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	2b05      	cmp	r3, #5
 800520c:	d10c      	bne.n	8005228 <HAL_RCC_OscConfig+0x340>
 800520e:	4b61      	ldr	r3, [pc, #388]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005212:	4a60      	ldr	r2, [pc, #384]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005214:	f043 0304 	orr.w	r3, r3, #4
 8005218:	6713      	str	r3, [r2, #112]	; 0x70
 800521a:	4b5e      	ldr	r3, [pc, #376]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 800521c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800521e:	4a5d      	ldr	r2, [pc, #372]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005220:	f043 0301 	orr.w	r3, r3, #1
 8005224:	6713      	str	r3, [r2, #112]	; 0x70
 8005226:	e00b      	b.n	8005240 <HAL_RCC_OscConfig+0x358>
 8005228:	4b5a      	ldr	r3, [pc, #360]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 800522a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800522c:	4a59      	ldr	r2, [pc, #356]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 800522e:	f023 0301 	bic.w	r3, r3, #1
 8005232:	6713      	str	r3, [r2, #112]	; 0x70
 8005234:	4b57      	ldr	r3, [pc, #348]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005238:	4a56      	ldr	r2, [pc, #344]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 800523a:	f023 0304 	bic.w	r3, r3, #4
 800523e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d015      	beq.n	8005274 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005248:	f7fd f8ee 	bl	8002428 <HAL_GetTick>
 800524c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800524e:	e00a      	b.n	8005266 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005250:	f7fd f8ea 	bl	8002428 <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	f241 3288 	movw	r2, #5000	; 0x1388
 800525e:	4293      	cmp	r3, r2
 8005260:	d901      	bls.n	8005266 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e0d7      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005266:	4b4b      	ldr	r3, [pc, #300]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800526a:	f003 0302 	and.w	r3, r3, #2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d0ee      	beq.n	8005250 <HAL_RCC_OscConfig+0x368>
 8005272:	e014      	b.n	800529e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005274:	f7fd f8d8 	bl	8002428 <HAL_GetTick>
 8005278:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800527a:	e00a      	b.n	8005292 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800527c:	f7fd f8d4 	bl	8002428 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	f241 3288 	movw	r2, #5000	; 0x1388
 800528a:	4293      	cmp	r3, r2
 800528c:	d901      	bls.n	8005292 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e0c1      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005292:	4b40      	ldr	r3, [pc, #256]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005296:	f003 0302 	and.w	r3, r3, #2
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1ee      	bne.n	800527c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800529e:	7dfb      	ldrb	r3, [r7, #23]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d105      	bne.n	80052b0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052a4:	4b3b      	ldr	r3, [pc, #236]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 80052a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a8:	4a3a      	ldr	r2, [pc, #232]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 80052aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f000 80ad 	beq.w	8005414 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052ba:	4b36      	ldr	r3, [pc, #216]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 030c 	and.w	r3, r3, #12
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d060      	beq.n	8005388 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	699b      	ldr	r3, [r3, #24]
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d145      	bne.n	800535a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052ce:	4b33      	ldr	r3, [pc, #204]	; (800539c <HAL_RCC_OscConfig+0x4b4>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d4:	f7fd f8a8 	bl	8002428 <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052dc:	f7fd f8a4 	bl	8002428 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e093      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052ee:	4b29      	ldr	r3, [pc, #164]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1f0      	bne.n	80052dc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	69da      	ldr	r2, [r3, #28]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	431a      	orrs	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	019b      	lsls	r3, r3, #6
 800530a:	431a      	orrs	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005310:	085b      	lsrs	r3, r3, #1
 8005312:	3b01      	subs	r3, #1
 8005314:	041b      	lsls	r3, r3, #16
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531c:	061b      	lsls	r3, r3, #24
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005324:	071b      	lsls	r3, r3, #28
 8005326:	491b      	ldr	r1, [pc, #108]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 8005328:	4313      	orrs	r3, r2
 800532a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800532c:	4b1b      	ldr	r3, [pc, #108]	; (800539c <HAL_RCC_OscConfig+0x4b4>)
 800532e:	2201      	movs	r2, #1
 8005330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005332:	f7fd f879 	bl	8002428 <HAL_GetTick>
 8005336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005338:	e008      	b.n	800534c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800533a:	f7fd f875 	bl	8002428 <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	2b02      	cmp	r3, #2
 8005346:	d901      	bls.n	800534c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e064      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800534c:	4b11      	ldr	r3, [pc, #68]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0f0      	beq.n	800533a <HAL_RCC_OscConfig+0x452>
 8005358:	e05c      	b.n	8005414 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800535a:	4b10      	ldr	r3, [pc, #64]	; (800539c <HAL_RCC_OscConfig+0x4b4>)
 800535c:	2200      	movs	r2, #0
 800535e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005360:	f7fd f862 	bl	8002428 <HAL_GetTick>
 8005364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005366:	e008      	b.n	800537a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005368:	f7fd f85e 	bl	8002428 <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b02      	cmp	r3, #2
 8005374:	d901      	bls.n	800537a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e04d      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800537a:	4b06      	ldr	r3, [pc, #24]	; (8005394 <HAL_RCC_OscConfig+0x4ac>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1f0      	bne.n	8005368 <HAL_RCC_OscConfig+0x480>
 8005386:	e045      	b.n	8005414 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	699b      	ldr	r3, [r3, #24]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d107      	bne.n	80053a0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e040      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
 8005394:	40023800 	.word	0x40023800
 8005398:	40007000 	.word	0x40007000
 800539c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053a0:	4b1f      	ldr	r3, [pc, #124]	; (8005420 <HAL_RCC_OscConfig+0x538>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d030      	beq.n	8005410 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d129      	bne.n	8005410 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d122      	bne.n	8005410 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80053d0:	4013      	ands	r3, r2
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053d8:	4293      	cmp	r3, r2
 80053da:	d119      	bne.n	8005410 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e6:	085b      	lsrs	r3, r3, #1
 80053e8:	3b01      	subs	r3, #1
 80053ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d10f      	bne.n	8005410 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d107      	bne.n	8005410 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800540c:	429a      	cmp	r2, r3
 800540e:	d001      	beq.n	8005414 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e000      	b.n	8005416 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3718      	adds	r7, #24
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	40023800 	.word	0x40023800

08005424 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d101      	bne.n	8005436 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e041      	b.n	80054ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fc fd5c 	bl	8001f08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	3304      	adds	r3, #4
 8005460:	4619      	mov	r1, r3
 8005462:	4610      	mov	r0, r2
 8005464:	f000 f9b8 	bl	80057d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3708      	adds	r7, #8
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
	...

080054c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d109      	bne.n	80054e8 <HAL_TIM_PWM_Start+0x24>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	2b01      	cmp	r3, #1
 80054de:	bf14      	ite	ne
 80054e0:	2301      	movne	r3, #1
 80054e2:	2300      	moveq	r3, #0
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	e022      	b.n	800552e <HAL_TIM_PWM_Start+0x6a>
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	2b04      	cmp	r3, #4
 80054ec:	d109      	bne.n	8005502 <HAL_TIM_PWM_Start+0x3e>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	bf14      	ite	ne
 80054fa:	2301      	movne	r3, #1
 80054fc:	2300      	moveq	r3, #0
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	e015      	b.n	800552e <HAL_TIM_PWM_Start+0x6a>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	2b08      	cmp	r3, #8
 8005506:	d109      	bne.n	800551c <HAL_TIM_PWM_Start+0x58>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b01      	cmp	r3, #1
 8005512:	bf14      	ite	ne
 8005514:	2301      	movne	r3, #1
 8005516:	2300      	moveq	r3, #0
 8005518:	b2db      	uxtb	r3, r3
 800551a:	e008      	b.n	800552e <HAL_TIM_PWM_Start+0x6a>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b01      	cmp	r3, #1
 8005526:	bf14      	ite	ne
 8005528:	2301      	movne	r3, #1
 800552a:	2300      	moveq	r3, #0
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e07c      	b.n	8005630 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d104      	bne.n	8005546 <HAL_TIM_PWM_Start+0x82>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005544:	e013      	b.n	800556e <HAL_TIM_PWM_Start+0xaa>
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	2b04      	cmp	r3, #4
 800554a:	d104      	bne.n	8005556 <HAL_TIM_PWM_Start+0x92>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2202      	movs	r2, #2
 8005550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005554:	e00b      	b.n	800556e <HAL_TIM_PWM_Start+0xaa>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b08      	cmp	r3, #8
 800555a:	d104      	bne.n	8005566 <HAL_TIM_PWM_Start+0xa2>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2202      	movs	r2, #2
 8005560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005564:	e003      	b.n	800556e <HAL_TIM_PWM_Start+0xaa>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2202      	movs	r2, #2
 800556a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2201      	movs	r2, #1
 8005574:	6839      	ldr	r1, [r7, #0]
 8005576:	4618      	mov	r0, r3
 8005578:	f000 fb8a 	bl	8005c90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a2d      	ldr	r2, [pc, #180]	; (8005638 <HAL_TIM_PWM_Start+0x174>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d004      	beq.n	8005590 <HAL_TIM_PWM_Start+0xcc>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a2c      	ldr	r2, [pc, #176]	; (800563c <HAL_TIM_PWM_Start+0x178>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d101      	bne.n	8005594 <HAL_TIM_PWM_Start+0xd0>
 8005590:	2301      	movs	r3, #1
 8005592:	e000      	b.n	8005596 <HAL_TIM_PWM_Start+0xd2>
 8005594:	2300      	movs	r3, #0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d007      	beq.n	80055aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80055a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a22      	ldr	r2, [pc, #136]	; (8005638 <HAL_TIM_PWM_Start+0x174>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d022      	beq.n	80055fa <HAL_TIM_PWM_Start+0x136>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055bc:	d01d      	beq.n	80055fa <HAL_TIM_PWM_Start+0x136>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a1f      	ldr	r2, [pc, #124]	; (8005640 <HAL_TIM_PWM_Start+0x17c>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d018      	beq.n	80055fa <HAL_TIM_PWM_Start+0x136>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a1d      	ldr	r2, [pc, #116]	; (8005644 <HAL_TIM_PWM_Start+0x180>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d013      	beq.n	80055fa <HAL_TIM_PWM_Start+0x136>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a1c      	ldr	r2, [pc, #112]	; (8005648 <HAL_TIM_PWM_Start+0x184>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00e      	beq.n	80055fa <HAL_TIM_PWM_Start+0x136>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a16      	ldr	r2, [pc, #88]	; (800563c <HAL_TIM_PWM_Start+0x178>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d009      	beq.n	80055fa <HAL_TIM_PWM_Start+0x136>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a18      	ldr	r2, [pc, #96]	; (800564c <HAL_TIM_PWM_Start+0x188>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d004      	beq.n	80055fa <HAL_TIM_PWM_Start+0x136>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a16      	ldr	r2, [pc, #88]	; (8005650 <HAL_TIM_PWM_Start+0x18c>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d111      	bne.n	800561e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f003 0307 	and.w	r3, r3, #7
 8005604:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2b06      	cmp	r3, #6
 800560a:	d010      	beq.n	800562e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f042 0201 	orr.w	r2, r2, #1
 800561a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800561c:	e007      	b.n	800562e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f042 0201 	orr.w	r2, r2, #1
 800562c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3710      	adds	r7, #16
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	40010000 	.word	0x40010000
 800563c:	40010400 	.word	0x40010400
 8005640:	40000400 	.word	0x40000400
 8005644:	40000800 	.word	0x40000800
 8005648:	40000c00 	.word	0x40000c00
 800564c:	40014000 	.word	0x40014000
 8005650:	40001800 	.word	0x40001800

08005654 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800566a:	2b01      	cmp	r3, #1
 800566c:	d101      	bne.n	8005672 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800566e:	2302      	movs	r3, #2
 8005670:	e0ae      	b.n	80057d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2201      	movs	r2, #1
 8005676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b0c      	cmp	r3, #12
 800567e:	f200 809f 	bhi.w	80057c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005682:	a201      	add	r2, pc, #4	; (adr r2, 8005688 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005688:	080056bd 	.word	0x080056bd
 800568c:	080057c1 	.word	0x080057c1
 8005690:	080057c1 	.word	0x080057c1
 8005694:	080057c1 	.word	0x080057c1
 8005698:	080056fd 	.word	0x080056fd
 800569c:	080057c1 	.word	0x080057c1
 80056a0:	080057c1 	.word	0x080057c1
 80056a4:	080057c1 	.word	0x080057c1
 80056a8:	0800573f 	.word	0x0800573f
 80056ac:	080057c1 	.word	0x080057c1
 80056b0:	080057c1 	.word	0x080057c1
 80056b4:	080057c1 	.word	0x080057c1
 80056b8:	0800577f 	.word	0x0800577f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68b9      	ldr	r1, [r7, #8]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 f934 	bl	8005930 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	699a      	ldr	r2, [r3, #24]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0208 	orr.w	r2, r2, #8
 80056d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	699a      	ldr	r2, [r3, #24]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 0204 	bic.w	r2, r2, #4
 80056e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	6999      	ldr	r1, [r3, #24]
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	691a      	ldr	r2, [r3, #16]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	430a      	orrs	r2, r1
 80056f8:	619a      	str	r2, [r3, #24]
      break;
 80056fa:	e064      	b.n	80057c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68b9      	ldr	r1, [r7, #8]
 8005702:	4618      	mov	r0, r3
 8005704:	f000 f984 	bl	8005a10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699a      	ldr	r2, [r3, #24]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005716:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	699a      	ldr	r2, [r3, #24]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005726:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	6999      	ldr	r1, [r3, #24]
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	021a      	lsls	r2, r3, #8
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	430a      	orrs	r2, r1
 800573a:	619a      	str	r2, [r3, #24]
      break;
 800573c:	e043      	b.n	80057c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68b9      	ldr	r1, [r7, #8]
 8005744:	4618      	mov	r0, r3
 8005746:	f000 f9d9 	bl	8005afc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69da      	ldr	r2, [r3, #28]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f042 0208 	orr.w	r2, r2, #8
 8005758:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69da      	ldr	r2, [r3, #28]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 0204 	bic.w	r2, r2, #4
 8005768:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	69d9      	ldr	r1, [r3, #28]
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	691a      	ldr	r2, [r3, #16]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	430a      	orrs	r2, r1
 800577a:	61da      	str	r2, [r3, #28]
      break;
 800577c:	e023      	b.n	80057c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68b9      	ldr	r1, [r7, #8]
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fa2d 	bl	8005be4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	69da      	ldr	r2, [r3, #28]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005798:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	69da      	ldr	r2, [r3, #28]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	69d9      	ldr	r1, [r3, #28]
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	021a      	lsls	r2, r3, #8
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	430a      	orrs	r2, r1
 80057bc:	61da      	str	r2, [r3, #28]
      break;
 80057be:	e002      	b.n	80057c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	75fb      	strb	r3, [r7, #23]
      break;
 80057c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3718      	adds	r7, #24
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a46      	ldr	r2, [pc, #280]	; (8005904 <TIM_Base_SetConfig+0x12c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d013      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057f6:	d00f      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a43      	ldr	r2, [pc, #268]	; (8005908 <TIM_Base_SetConfig+0x130>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d00b      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a42      	ldr	r2, [pc, #264]	; (800590c <TIM_Base_SetConfig+0x134>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d007      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a41      	ldr	r2, [pc, #260]	; (8005910 <TIM_Base_SetConfig+0x138>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d003      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a40      	ldr	r2, [pc, #256]	; (8005914 <TIM_Base_SetConfig+0x13c>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d108      	bne.n	800582a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800581e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	4313      	orrs	r3, r2
 8005828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a35      	ldr	r2, [pc, #212]	; (8005904 <TIM_Base_SetConfig+0x12c>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d02b      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005838:	d027      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a32      	ldr	r2, [pc, #200]	; (8005908 <TIM_Base_SetConfig+0x130>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d023      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a31      	ldr	r2, [pc, #196]	; (800590c <TIM_Base_SetConfig+0x134>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d01f      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a30      	ldr	r2, [pc, #192]	; (8005910 <TIM_Base_SetConfig+0x138>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d01b      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a2f      	ldr	r2, [pc, #188]	; (8005914 <TIM_Base_SetConfig+0x13c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d017      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a2e      	ldr	r2, [pc, #184]	; (8005918 <TIM_Base_SetConfig+0x140>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d013      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a2d      	ldr	r2, [pc, #180]	; (800591c <TIM_Base_SetConfig+0x144>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d00f      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a2c      	ldr	r2, [pc, #176]	; (8005920 <TIM_Base_SetConfig+0x148>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d00b      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a2b      	ldr	r2, [pc, #172]	; (8005924 <TIM_Base_SetConfig+0x14c>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d007      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a2a      	ldr	r2, [pc, #168]	; (8005928 <TIM_Base_SetConfig+0x150>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d003      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a29      	ldr	r2, [pc, #164]	; (800592c <TIM_Base_SetConfig+0x154>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d108      	bne.n	800589c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005890:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	4313      	orrs	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	689a      	ldr	r2, [r3, #8]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a10      	ldr	r2, [pc, #64]	; (8005904 <TIM_Base_SetConfig+0x12c>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d003      	beq.n	80058d0 <TIM_Base_SetConfig+0xf8>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a12      	ldr	r2, [pc, #72]	; (8005914 <TIM_Base_SetConfig+0x13c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d103      	bne.n	80058d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d105      	bne.n	80058f6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	f023 0201 	bic.w	r2, r3, #1
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	611a      	str	r2, [r3, #16]
  }
}
 80058f6:	bf00      	nop
 80058f8:	3714      	adds	r7, #20
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	40010000 	.word	0x40010000
 8005908:	40000400 	.word	0x40000400
 800590c:	40000800 	.word	0x40000800
 8005910:	40000c00 	.word	0x40000c00
 8005914:	40010400 	.word	0x40010400
 8005918:	40014000 	.word	0x40014000
 800591c:	40014400 	.word	0x40014400
 8005920:	40014800 	.word	0x40014800
 8005924:	40001800 	.word	0x40001800
 8005928:	40001c00 	.word	0x40001c00
 800592c:	40002000 	.word	0x40002000

08005930 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f023 0201 	bic.w	r2, r3, #1
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800595e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0303 	bic.w	r3, r3, #3
 8005966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f023 0302 	bic.w	r3, r3, #2
 8005978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	4313      	orrs	r3, r2
 8005982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a20      	ldr	r2, [pc, #128]	; (8005a08 <TIM_OC1_SetConfig+0xd8>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d003      	beq.n	8005994 <TIM_OC1_SetConfig+0x64>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a1f      	ldr	r2, [pc, #124]	; (8005a0c <TIM_OC1_SetConfig+0xdc>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d10c      	bne.n	80059ae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f023 0308 	bic.w	r3, r3, #8
 800599a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f023 0304 	bic.w	r3, r3, #4
 80059ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a15      	ldr	r2, [pc, #84]	; (8005a08 <TIM_OC1_SetConfig+0xd8>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d003      	beq.n	80059be <TIM_OC1_SetConfig+0x8e>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a14      	ldr	r2, [pc, #80]	; (8005a0c <TIM_OC1_SetConfig+0xdc>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d111      	bne.n	80059e2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	695b      	ldr	r3, [r3, #20]
 80059d2:	693a      	ldr	r2, [r7, #16]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	4313      	orrs	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	685a      	ldr	r2, [r3, #4]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	621a      	str	r2, [r3, #32]
}
 80059fc:	bf00      	nop
 80059fe:	371c      	adds	r7, #28
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr
 8005a08:	40010000 	.word	0x40010000
 8005a0c:	40010400 	.word	0x40010400

08005a10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	f023 0210 	bic.w	r2, r3, #16
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	021b      	lsls	r3, r3, #8
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f023 0320 	bic.w	r3, r3, #32
 8005a5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	011b      	lsls	r3, r3, #4
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a22      	ldr	r2, [pc, #136]	; (8005af4 <TIM_OC2_SetConfig+0xe4>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d003      	beq.n	8005a78 <TIM_OC2_SetConfig+0x68>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a21      	ldr	r2, [pc, #132]	; (8005af8 <TIM_OC2_SetConfig+0xe8>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d10d      	bne.n	8005a94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	011b      	lsls	r3, r3, #4
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a17      	ldr	r2, [pc, #92]	; (8005af4 <TIM_OC2_SetConfig+0xe4>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d003      	beq.n	8005aa4 <TIM_OC2_SetConfig+0x94>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a16      	ldr	r2, [pc, #88]	; (8005af8 <TIM_OC2_SetConfig+0xe8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d113      	bne.n	8005acc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005aaa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ab2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	009b      	lsls	r3, r3, #2
 8005aba:	693a      	ldr	r2, [r7, #16]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	621a      	str	r2, [r3, #32]
}
 8005ae6:	bf00      	nop
 8005ae8:	371c      	adds	r7, #28
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	40010000 	.word	0x40010000
 8005af8:	40010400 	.word	0x40010400

08005afc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b087      	sub	sp, #28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 0303 	bic.w	r3, r3, #3
 8005b32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	021b      	lsls	r3, r3, #8
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a21      	ldr	r2, [pc, #132]	; (8005bdc <TIM_OC3_SetConfig+0xe0>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d003      	beq.n	8005b62 <TIM_OC3_SetConfig+0x66>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a20      	ldr	r2, [pc, #128]	; (8005be0 <TIM_OC3_SetConfig+0xe4>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d10d      	bne.n	8005b7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	021b      	lsls	r3, r3, #8
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a16      	ldr	r2, [pc, #88]	; (8005bdc <TIM_OC3_SetConfig+0xe0>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d003      	beq.n	8005b8e <TIM_OC3_SetConfig+0x92>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a15      	ldr	r2, [pc, #84]	; (8005be0 <TIM_OC3_SetConfig+0xe4>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d113      	bne.n	8005bb6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	011b      	lsls	r3, r3, #4
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	011b      	lsls	r3, r3, #4
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	697a      	ldr	r2, [r7, #20]
 8005bce:	621a      	str	r2, [r3, #32]
}
 8005bd0:	bf00      	nop
 8005bd2:	371c      	adds	r7, #28
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr
 8005bdc:	40010000 	.word	0x40010000
 8005be0:	40010400 	.word	0x40010400

08005be4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	021b      	lsls	r3, r3, #8
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	031b      	lsls	r3, r3, #12
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a12      	ldr	r2, [pc, #72]	; (8005c88 <TIM_OC4_SetConfig+0xa4>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d003      	beq.n	8005c4c <TIM_OC4_SetConfig+0x68>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a11      	ldr	r2, [pc, #68]	; (8005c8c <TIM_OC4_SetConfig+0xa8>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d109      	bne.n	8005c60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	695b      	ldr	r3, [r3, #20]
 8005c58:	019b      	lsls	r3, r3, #6
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	685a      	ldr	r2, [r3, #4]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	621a      	str	r2, [r3, #32]
}
 8005c7a:	bf00      	nop
 8005c7c:	371c      	adds	r7, #28
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	40010000 	.word	0x40010000
 8005c8c:	40010400 	.word	0x40010400

08005c90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b087      	sub	sp, #28
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	f003 031f 	and.w	r3, r3, #31
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6a1a      	ldr	r2, [r3, #32]
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	43db      	mvns	r3, r3
 8005cb2:	401a      	ands	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6a1a      	ldr	r2, [r3, #32]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	f003 031f 	and.w	r3, r3, #31
 8005cc2:	6879      	ldr	r1, [r7, #4]
 8005cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8005cc8:	431a      	orrs	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	621a      	str	r2, [r3, #32]
}
 8005cce:	bf00      	nop
 8005cd0:	371c      	adds	r7, #28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
	...

08005cdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d101      	bne.n	8005cf4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cf0:	2302      	movs	r3, #2
 8005cf2:	e05a      	b.n	8005daa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a21      	ldr	r2, [pc, #132]	; (8005db8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d022      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d40:	d01d      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a1d      	ldr	r2, [pc, #116]	; (8005dbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d018      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a1b      	ldr	r2, [pc, #108]	; (8005dc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d013      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a1a      	ldr	r2, [pc, #104]	; (8005dc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d00e      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a18      	ldr	r2, [pc, #96]	; (8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d009      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a17      	ldr	r2, [pc, #92]	; (8005dcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d004      	beq.n	8005d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a15      	ldr	r2, [pc, #84]	; (8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d10c      	bne.n	8005d98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	40000400 	.word	0x40000400
 8005dc0:	40000800 	.word	0x40000800
 8005dc4:	40000c00 	.word	0x40000c00
 8005dc8:	40010400 	.word	0x40010400
 8005dcc:	40014000 	.word	0x40014000
 8005dd0:	40001800 	.word	0x40001800

08005dd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e042      	b.n	8005e6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d106      	bne.n	8005e00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f7fc f914 	bl	8002028 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2224      	movs	r2, #36	; 0x24
 8005e04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68da      	ldr	r2, [r3, #12]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 fd69 	bl	80068f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	691a      	ldr	r2, [r3, #16]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	695a      	ldr	r2, [r3, #20]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68da      	ldr	r2, [r3, #12]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2220      	movs	r2, #32
 8005e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2220      	movs	r2, #32
 8005e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3708      	adds	r7, #8
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b08a      	sub	sp, #40	; 0x28
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	603b      	str	r3, [r7, #0]
 8005e80:	4613      	mov	r3, r2
 8005e82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e84:	2300      	movs	r3, #0
 8005e86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2b20      	cmp	r3, #32
 8005e92:	d175      	bne.n	8005f80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d002      	beq.n	8005ea0 <HAL_UART_Transmit+0x2c>
 8005e9a:	88fb      	ldrh	r3, [r7, #6]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e06e      	b.n	8005f82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2221      	movs	r2, #33	; 0x21
 8005eae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eb2:	f7fc fab9 	bl	8002428 <HAL_GetTick>
 8005eb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	88fa      	ldrh	r2, [r7, #6]
 8005ebc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	88fa      	ldrh	r2, [r7, #6]
 8005ec2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ecc:	d108      	bne.n	8005ee0 <HAL_UART_Transmit+0x6c>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d104      	bne.n	8005ee0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	61bb      	str	r3, [r7, #24]
 8005ede:	e003      	b.n	8005ee8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ee8:	e02e      	b.n	8005f48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	2180      	movs	r1, #128	; 0x80
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f000 fb05 	bl	8006504 <UART_WaitOnFlagUntilTimeout>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d005      	beq.n	8005f0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2220      	movs	r2, #32
 8005f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e03a      	b.n	8005f82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10b      	bne.n	8005f2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	881b      	ldrh	r3, [r3, #0]
 8005f16:	461a      	mov	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	3302      	adds	r3, #2
 8005f26:	61bb      	str	r3, [r7, #24]
 8005f28:	e007      	b.n	8005f3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	781a      	ldrb	r2, [r3, #0]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	3301      	adds	r3, #1
 8005f38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	3b01      	subs	r3, #1
 8005f42:	b29a      	uxth	r2, r3
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1cb      	bne.n	8005eea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	2140      	movs	r1, #64	; 0x40
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 fad1 	bl	8006504 <UART_WaitOnFlagUntilTimeout>
 8005f62:	4603      	mov	r3, r0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d005      	beq.n	8005f74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e006      	b.n	8005f82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	e000      	b.n	8005f82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005f80:	2302      	movs	r3, #2
  }
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3720      	adds	r7, #32
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
	...

08005f8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b0ba      	sub	sp, #232	; 0xe8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fc2:	f003 030f 	and.w	r3, r3, #15
 8005fc6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005fca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10f      	bne.n	8005ff2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fd6:	f003 0320 	and.w	r3, r3, #32
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d009      	beq.n	8005ff2 <HAL_UART_IRQHandler+0x66>
 8005fde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fe2:	f003 0320 	and.w	r3, r3, #32
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 fbc2 	bl	8006774 <UART_Receive_IT>
      return;
 8005ff0:	e25b      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ff2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f000 80de 	beq.w	80061b8 <HAL_UART_IRQHandler+0x22c>
 8005ffc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d106      	bne.n	8006016 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800600c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 80d1 	beq.w	80061b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800601a:	f003 0301 	and.w	r3, r3, #1
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00b      	beq.n	800603a <HAL_UART_IRQHandler+0xae>
 8006022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602a:	2b00      	cmp	r3, #0
 800602c:	d005      	beq.n	800603a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006032:	f043 0201 	orr.w	r2, r3, #1
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800603a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800603e:	f003 0304 	and.w	r3, r3, #4
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00b      	beq.n	800605e <HAL_UART_IRQHandler+0xd2>
 8006046:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d005      	beq.n	800605e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006056:	f043 0202 	orr.w	r2, r3, #2
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800605e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006062:	f003 0302 	and.w	r3, r3, #2
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00b      	beq.n	8006082 <HAL_UART_IRQHandler+0xf6>
 800606a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800606e:	f003 0301 	and.w	r3, r3, #1
 8006072:	2b00      	cmp	r3, #0
 8006074:	d005      	beq.n	8006082 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800607a:	f043 0204 	orr.w	r2, r3, #4
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	2b00      	cmp	r3, #0
 800608c:	d011      	beq.n	80060b2 <HAL_UART_IRQHandler+0x126>
 800608e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006092:	f003 0320 	and.w	r3, r3, #32
 8006096:	2b00      	cmp	r3, #0
 8006098:	d105      	bne.n	80060a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800609a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d005      	beq.n	80060b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060aa:	f043 0208 	orr.w	r2, r3, #8
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f000 81f2 	beq.w	80064a0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060c0:	f003 0320 	and.w	r3, r3, #32
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d008      	beq.n	80060da <HAL_UART_IRQHandler+0x14e>
 80060c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060cc:	f003 0320 	and.w	r3, r3, #32
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 fb4d 	bl	8006774 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060e4:	2b40      	cmp	r3, #64	; 0x40
 80060e6:	bf0c      	ite	eq
 80060e8:	2301      	moveq	r3, #1
 80060ea:	2300      	movne	r3, #0
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060f6:	f003 0308 	and.w	r3, r3, #8
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d103      	bne.n	8006106 <HAL_UART_IRQHandler+0x17a>
 80060fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006102:	2b00      	cmp	r3, #0
 8006104:	d04f      	beq.n	80061a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 fa55 	bl	80065b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006116:	2b40      	cmp	r3, #64	; 0x40
 8006118:	d141      	bne.n	800619e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3314      	adds	r3, #20
 8006120:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006124:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006130:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006134:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006138:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	3314      	adds	r3, #20
 8006142:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006146:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800614a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006152:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800615e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1d9      	bne.n	800611a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616a:	2b00      	cmp	r3, #0
 800616c:	d013      	beq.n	8006196 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006172:	4a7e      	ldr	r2, [pc, #504]	; (800636c <HAL_UART_IRQHandler+0x3e0>)
 8006174:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800617a:	4618      	mov	r0, r3
 800617c:	f7fc ff3a 	bl	8002ff4 <HAL_DMA_Abort_IT>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d016      	beq.n	80061b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800618a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006190:	4610      	mov	r0, r2
 8006192:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006194:	e00e      	b.n	80061b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f99e 	bl	80064d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800619c:	e00a      	b.n	80061b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f99a 	bl	80064d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a4:	e006      	b.n	80061b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f996 	bl	80064d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80061b2:	e175      	b.n	80064a0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b4:	bf00      	nop
    return;
 80061b6:	e173      	b.n	80064a0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061bc:	2b01      	cmp	r3, #1
 80061be:	f040 814f 	bne.w	8006460 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80061c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061c6:	f003 0310 	and.w	r3, r3, #16
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 8148 	beq.w	8006460 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80061d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061d4:	f003 0310 	and.w	r3, r3, #16
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f000 8141 	beq.w	8006460 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061de:	2300      	movs	r3, #0
 80061e0:	60bb      	str	r3, [r7, #8]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	60bb      	str	r3, [r7, #8]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	60bb      	str	r3, [r7, #8]
 80061f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061fe:	2b40      	cmp	r3, #64	; 0x40
 8006200:	f040 80b6 	bne.w	8006370 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006210:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006214:	2b00      	cmp	r3, #0
 8006216:	f000 8145 	beq.w	80064a4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800621e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006222:	429a      	cmp	r2, r3
 8006224:	f080 813e 	bcs.w	80064a4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800622e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800623a:	f000 8088 	beq.w	800634e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	330c      	adds	r3, #12
 8006244:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006248:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800624c:	e853 3f00 	ldrex	r3, [r3]
 8006250:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006254:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006258:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800625c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	330c      	adds	r3, #12
 8006266:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800626a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800626e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006272:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006276:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800627a:	e841 2300 	strex	r3, r2, [r1]
 800627e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006282:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1d9      	bne.n	800623e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	3314      	adds	r3, #20
 8006290:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006292:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006294:	e853 3f00 	ldrex	r3, [r3]
 8006298:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800629a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800629c:	f023 0301 	bic.w	r3, r3, #1
 80062a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	3314      	adds	r3, #20
 80062aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80062ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80062b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80062b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80062ba:	e841 2300 	strex	r3, r2, [r1]
 80062be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80062c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1e1      	bne.n	800628a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	3314      	adds	r3, #20
 80062cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062d0:	e853 3f00 	ldrex	r3, [r3]
 80062d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80062d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3314      	adds	r3, #20
 80062e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80062ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80062ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80062f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80062f2:	e841 2300 	strex	r3, r2, [r1]
 80062f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80062f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1e3      	bne.n	80062c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2220      	movs	r2, #32
 8006302:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	330c      	adds	r3, #12
 8006312:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006314:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006316:	e853 3f00 	ldrex	r3, [r3]
 800631a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800631c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800631e:	f023 0310 	bic.w	r3, r3, #16
 8006322:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	330c      	adds	r3, #12
 800632c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006330:	65ba      	str	r2, [r7, #88]	; 0x58
 8006332:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006334:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006336:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006338:	e841 2300 	strex	r3, r2, [r1]
 800633c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800633e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1e3      	bne.n	800630c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006348:	4618      	mov	r0, r3
 800634a:	f7fc fde3 	bl	8002f14 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2202      	movs	r2, #2
 8006352:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800635c:	b29b      	uxth	r3, r3
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	b29b      	uxth	r3, r3
 8006362:	4619      	mov	r1, r3
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 f8c1 	bl	80064ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800636a:	e09b      	b.n	80064a4 <HAL_UART_IRQHandler+0x518>
 800636c:	0800667d 	.word	0x0800667d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006378:	b29b      	uxth	r3, r3
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006384:	b29b      	uxth	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 808e 	beq.w	80064a8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800638c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 8089 	beq.w	80064a8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	330c      	adds	r3, #12
 800639c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a0:	e853 3f00 	ldrex	r3, [r3]
 80063a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80063a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	330c      	adds	r3, #12
 80063b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80063ba:	647a      	str	r2, [r7, #68]	; 0x44
 80063bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80063c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063c2:	e841 2300 	strex	r3, r2, [r1]
 80063c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80063c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d1e3      	bne.n	8006396 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3314      	adds	r3, #20
 80063d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d8:	e853 3f00 	ldrex	r3, [r3]
 80063dc:	623b      	str	r3, [r7, #32]
   return(result);
 80063de:	6a3b      	ldr	r3, [r7, #32]
 80063e0:	f023 0301 	bic.w	r3, r3, #1
 80063e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	3314      	adds	r3, #20
 80063ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80063f2:	633a      	str	r2, [r7, #48]	; 0x30
 80063f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063fa:	e841 2300 	strex	r3, r2, [r1]
 80063fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1e3      	bne.n	80063ce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2220      	movs	r2, #32
 800640a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	e853 3f00 	ldrex	r3, [r3]
 8006422:	60fb      	str	r3, [r7, #12]
   return(result);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f023 0310 	bic.w	r3, r3, #16
 800642a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	330c      	adds	r3, #12
 8006434:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006438:	61fa      	str	r2, [r7, #28]
 800643a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643c:	69b9      	ldr	r1, [r7, #24]
 800643e:	69fa      	ldr	r2, [r7, #28]
 8006440:	e841 2300 	strex	r3, r2, [r1]
 8006444:	617b      	str	r3, [r7, #20]
   return(result);
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d1e3      	bne.n	8006414 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006452:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006456:	4619      	mov	r1, r3
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 f847 	bl	80064ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800645e:	e023      	b.n	80064a8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006468:	2b00      	cmp	r3, #0
 800646a:	d009      	beq.n	8006480 <HAL_UART_IRQHandler+0x4f4>
 800646c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 f913 	bl	80066a4 <UART_Transmit_IT>
    return;
 800647e:	e014      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00e      	beq.n	80064aa <HAL_UART_IRQHandler+0x51e>
 800648c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006494:	2b00      	cmp	r3, #0
 8006496:	d008      	beq.n	80064aa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f953 	bl	8006744 <UART_EndTransmit_IT>
    return;
 800649e:	e004      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
    return;
 80064a0:	bf00      	nop
 80064a2:	e002      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
      return;
 80064a4:	bf00      	nop
 80064a6:	e000      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
      return;
 80064a8:	bf00      	nop
  }
}
 80064aa:	37e8      	adds	r7, #232	; 0xe8
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	460b      	mov	r3, r1
 80064f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	603b      	str	r3, [r7, #0]
 8006510:	4613      	mov	r3, r2
 8006512:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006514:	e03b      	b.n	800658e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006516:	6a3b      	ldr	r3, [r7, #32]
 8006518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800651c:	d037      	beq.n	800658e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800651e:	f7fb ff83 	bl	8002428 <HAL_GetTick>
 8006522:	4602      	mov	r2, r0
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	1ad3      	subs	r3, r2, r3
 8006528:	6a3a      	ldr	r2, [r7, #32]
 800652a:	429a      	cmp	r2, r3
 800652c:	d302      	bcc.n	8006534 <UART_WaitOnFlagUntilTimeout+0x30>
 800652e:	6a3b      	ldr	r3, [r7, #32]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d101      	bne.n	8006538 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e03a      	b.n	80065ae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	f003 0304 	and.w	r3, r3, #4
 8006542:	2b00      	cmp	r3, #0
 8006544:	d023      	beq.n	800658e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	2b80      	cmp	r3, #128	; 0x80
 800654a:	d020      	beq.n	800658e <UART_WaitOnFlagUntilTimeout+0x8a>
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	2b40      	cmp	r3, #64	; 0x40
 8006550:	d01d      	beq.n	800658e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0308 	and.w	r3, r3, #8
 800655c:	2b08      	cmp	r3, #8
 800655e:	d116      	bne.n	800658e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006560:	2300      	movs	r3, #0
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	617b      	str	r3, [r7, #20]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	617b      	str	r3, [r7, #20]
 8006574:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f000 f81d 	bl	80065b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2208      	movs	r2, #8
 8006580:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e00f      	b.n	80065ae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	4013      	ands	r3, r2
 8006598:	68ba      	ldr	r2, [r7, #8]
 800659a:	429a      	cmp	r2, r3
 800659c:	bf0c      	ite	eq
 800659e:	2301      	moveq	r3, #1
 80065a0:	2300      	movne	r3, #0
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	461a      	mov	r2, r3
 80065a6:	79fb      	ldrb	r3, [r7, #7]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d0b4      	beq.n	8006516 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3718      	adds	r7, #24
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b095      	sub	sp, #84	; 0x54
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	330c      	adds	r3, #12
 80065c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065c8:	e853 3f00 	ldrex	r3, [r3]
 80065cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80065ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	330c      	adds	r3, #12
 80065dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80065de:	643a      	str	r2, [r7, #64]	; 0x40
 80065e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80065e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80065e6:	e841 2300 	strex	r3, r2, [r1]
 80065ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80065ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1e5      	bne.n	80065be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3314      	adds	r3, #20
 80065f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	e853 3f00 	ldrex	r3, [r3]
 8006600:	61fb      	str	r3, [r7, #28]
   return(result);
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	f023 0301 	bic.w	r3, r3, #1
 8006608:	64bb      	str	r3, [r7, #72]	; 0x48
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	3314      	adds	r3, #20
 8006610:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006612:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006614:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006616:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800661a:	e841 2300 	strex	r3, r2, [r1]
 800661e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006622:	2b00      	cmp	r3, #0
 8006624:	d1e5      	bne.n	80065f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662a:	2b01      	cmp	r3, #1
 800662c:	d119      	bne.n	8006662 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	330c      	adds	r3, #12
 8006634:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	e853 3f00 	ldrex	r3, [r3]
 800663c:	60bb      	str	r3, [r7, #8]
   return(result);
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	f023 0310 	bic.w	r3, r3, #16
 8006644:	647b      	str	r3, [r7, #68]	; 0x44
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	330c      	adds	r3, #12
 800664c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800664e:	61ba      	str	r2, [r7, #24]
 8006650:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006652:	6979      	ldr	r1, [r7, #20]
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	e841 2300 	strex	r3, r2, [r1]
 800665a:	613b      	str	r3, [r7, #16]
   return(result);
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1e5      	bne.n	800662e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2220      	movs	r2, #32
 8006666:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006670:	bf00      	nop
 8006672:	3754      	adds	r7, #84	; 0x54
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006688:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f7ff ff1e 	bl	80064d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800669c:	bf00      	nop
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b085      	sub	sp, #20
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b21      	cmp	r3, #33	; 0x21
 80066b6:	d13e      	bne.n	8006736 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066c0:	d114      	bne.n	80066ec <UART_Transmit_IT+0x48>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d110      	bne.n	80066ec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a1b      	ldr	r3, [r3, #32]
 80066ce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	881b      	ldrh	r3, [r3, #0]
 80066d4:	461a      	mov	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066de:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a1b      	ldr	r3, [r3, #32]
 80066e4:	1c9a      	adds	r2, r3, #2
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	621a      	str	r2, [r3, #32]
 80066ea:	e008      	b.n	80066fe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a1b      	ldr	r3, [r3, #32]
 80066f0:	1c59      	adds	r1, r3, #1
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	6211      	str	r1, [r2, #32]
 80066f6:	781a      	ldrb	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006702:	b29b      	uxth	r3, r3
 8006704:	3b01      	subs	r3, #1
 8006706:	b29b      	uxth	r3, r3
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	4619      	mov	r1, r3
 800670c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10f      	bne.n	8006732 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68da      	ldr	r2, [r3, #12]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006720:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68da      	ldr	r2, [r3, #12]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006730:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006732:	2300      	movs	r3, #0
 8006734:	e000      	b.n	8006738 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006736:	2302      	movs	r3, #2
  }
}
 8006738:	4618      	mov	r0, r3
 800673a:	3714      	adds	r7, #20
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68da      	ldr	r2, [r3, #12]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800675a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2220      	movs	r2, #32
 8006760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f7ff fea3 	bl	80064b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3708      	adds	r7, #8
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b08c      	sub	sp, #48	; 0x30
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b22      	cmp	r3, #34	; 0x22
 8006786:	f040 80ae 	bne.w	80068e6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006792:	d117      	bne.n	80067c4 <UART_Receive_IT+0x50>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d113      	bne.n	80067c4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800679c:	2300      	movs	r3, #0
 800679e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067a4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067bc:	1c9a      	adds	r2, r3, #2
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	629a      	str	r2, [r3, #40]	; 0x28
 80067c2:	e026      	b.n	8006812 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80067ca:	2300      	movs	r3, #0
 80067cc:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067d6:	d007      	beq.n	80067e8 <UART_Receive_IT+0x74>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d10a      	bne.n	80067f6 <UART_Receive_IT+0x82>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	691b      	ldr	r3, [r3, #16]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d106      	bne.n	80067f6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	b2da      	uxtb	r2, r3
 80067f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f2:	701a      	strb	r2, [r3, #0]
 80067f4:	e008      	b.n	8006808 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006802:	b2da      	uxtb	r2, r3
 8006804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006806:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800680c:	1c5a      	adds	r2, r3, #1
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006816:	b29b      	uxth	r3, r3
 8006818:	3b01      	subs	r3, #1
 800681a:	b29b      	uxth	r3, r3
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	4619      	mov	r1, r3
 8006820:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006822:	2b00      	cmp	r3, #0
 8006824:	d15d      	bne.n	80068e2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68da      	ldr	r2, [r3, #12]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f022 0220 	bic.w	r2, r2, #32
 8006834:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68da      	ldr	r2, [r3, #12]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006844:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	695a      	ldr	r2, [r3, #20]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f022 0201 	bic.w	r2, r2, #1
 8006854:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2220      	movs	r2, #32
 800685a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006868:	2b01      	cmp	r3, #1
 800686a:	d135      	bne.n	80068d8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	330c      	adds	r3, #12
 8006878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	e853 3f00 	ldrex	r3, [r3]
 8006880:	613b      	str	r3, [r7, #16]
   return(result);
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	f023 0310 	bic.w	r3, r3, #16
 8006888:	627b      	str	r3, [r7, #36]	; 0x24
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	330c      	adds	r3, #12
 8006890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006892:	623a      	str	r2, [r7, #32]
 8006894:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	69f9      	ldr	r1, [r7, #28]
 8006898:	6a3a      	ldr	r2, [r7, #32]
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	61bb      	str	r3, [r7, #24]
   return(result);
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e5      	bne.n	8006872 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 0310 	and.w	r3, r3, #16
 80068b0:	2b10      	cmp	r3, #16
 80068b2:	d10a      	bne.n	80068ca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068b4:	2300      	movs	r3, #0
 80068b6:	60fb      	str	r3, [r7, #12]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	60fb      	str	r3, [r7, #12]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	60fb      	str	r3, [r7, #12]
 80068c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80068ce:	4619      	mov	r1, r3
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f7ff fe0b 	bl	80064ec <HAL_UARTEx_RxEventCallback>
 80068d6:	e002      	b.n	80068de <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f7ff fdf3 	bl	80064c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80068de:	2300      	movs	r3, #0
 80068e0:	e002      	b.n	80068e8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80068e2:	2300      	movs	r3, #0
 80068e4:	e000      	b.n	80068e8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80068e6:	2302      	movs	r3, #2
  }
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3730      	adds	r7, #48	; 0x30
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068f4:	b0c0      	sub	sp, #256	; 0x100
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800690c:	68d9      	ldr	r1, [r3, #12]
 800690e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	ea40 0301 	orr.w	r3, r0, r1
 8006918:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800691a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800691e:	689a      	ldr	r2, [r3, #8]
 8006920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	431a      	orrs	r2, r3
 8006928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	431a      	orrs	r2, r3
 8006930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006934:	69db      	ldr	r3, [r3, #28]
 8006936:	4313      	orrs	r3, r2
 8006938:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800693c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006948:	f021 010c 	bic.w	r1, r1, #12
 800694c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006956:	430b      	orrs	r3, r1
 8006958:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800695a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800696a:	6999      	ldr	r1, [r3, #24]
 800696c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	ea40 0301 	orr.w	r3, r0, r1
 8006976:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	4b8f      	ldr	r3, [pc, #572]	; (8006bbc <UART_SetConfig+0x2cc>)
 8006980:	429a      	cmp	r2, r3
 8006982:	d005      	beq.n	8006990 <UART_SetConfig+0xa0>
 8006984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	4b8d      	ldr	r3, [pc, #564]	; (8006bc0 <UART_SetConfig+0x2d0>)
 800698c:	429a      	cmp	r2, r3
 800698e:	d104      	bne.n	800699a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006990:	f7fe f866 	bl	8004a60 <HAL_RCC_GetPCLK2Freq>
 8006994:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006998:	e003      	b.n	80069a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800699a:	f7fe f84d 	bl	8004a38 <HAL_RCC_GetPCLK1Freq>
 800699e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069ac:	f040 810c 	bne.w	8006bc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069b4:	2200      	movs	r2, #0
 80069b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80069ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80069be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80069c2:	4622      	mov	r2, r4
 80069c4:	462b      	mov	r3, r5
 80069c6:	1891      	adds	r1, r2, r2
 80069c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80069ca:	415b      	adcs	r3, r3
 80069cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80069d2:	4621      	mov	r1, r4
 80069d4:	eb12 0801 	adds.w	r8, r2, r1
 80069d8:	4629      	mov	r1, r5
 80069da:	eb43 0901 	adc.w	r9, r3, r1
 80069de:	f04f 0200 	mov.w	r2, #0
 80069e2:	f04f 0300 	mov.w	r3, #0
 80069e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069f2:	4690      	mov	r8, r2
 80069f4:	4699      	mov	r9, r3
 80069f6:	4623      	mov	r3, r4
 80069f8:	eb18 0303 	adds.w	r3, r8, r3
 80069fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a00:	462b      	mov	r3, r5
 8006a02:	eb49 0303 	adc.w	r3, r9, r3
 8006a06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006a1e:	460b      	mov	r3, r1
 8006a20:	18db      	adds	r3, r3, r3
 8006a22:	653b      	str	r3, [r7, #80]	; 0x50
 8006a24:	4613      	mov	r3, r2
 8006a26:	eb42 0303 	adc.w	r3, r2, r3
 8006a2a:	657b      	str	r3, [r7, #84]	; 0x54
 8006a2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006a34:	f7fa f8f8 	bl	8000c28 <__aeabi_uldivmod>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	4b61      	ldr	r3, [pc, #388]	; (8006bc4 <UART_SetConfig+0x2d4>)
 8006a3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006a42:	095b      	lsrs	r3, r3, #5
 8006a44:	011c      	lsls	r4, r3, #4
 8006a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006a54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006a58:	4642      	mov	r2, r8
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	1891      	adds	r1, r2, r2
 8006a5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006a60:	415b      	adcs	r3, r3
 8006a62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006a68:	4641      	mov	r1, r8
 8006a6a:	eb12 0a01 	adds.w	sl, r2, r1
 8006a6e:	4649      	mov	r1, r9
 8006a70:	eb43 0b01 	adc.w	fp, r3, r1
 8006a74:	f04f 0200 	mov.w	r2, #0
 8006a78:	f04f 0300 	mov.w	r3, #0
 8006a7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a88:	4692      	mov	sl, r2
 8006a8a:	469b      	mov	fp, r3
 8006a8c:	4643      	mov	r3, r8
 8006a8e:	eb1a 0303 	adds.w	r3, sl, r3
 8006a92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a96:	464b      	mov	r3, r9
 8006a98:	eb4b 0303 	adc.w	r3, fp, r3
 8006a9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006aac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006ab0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	18db      	adds	r3, r3, r3
 8006ab8:	643b      	str	r3, [r7, #64]	; 0x40
 8006aba:	4613      	mov	r3, r2
 8006abc:	eb42 0303 	adc.w	r3, r2, r3
 8006ac0:	647b      	str	r3, [r7, #68]	; 0x44
 8006ac2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ac6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006aca:	f7fa f8ad 	bl	8000c28 <__aeabi_uldivmod>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	4611      	mov	r1, r2
 8006ad4:	4b3b      	ldr	r3, [pc, #236]	; (8006bc4 <UART_SetConfig+0x2d4>)
 8006ad6:	fba3 2301 	umull	r2, r3, r3, r1
 8006ada:	095b      	lsrs	r3, r3, #5
 8006adc:	2264      	movs	r2, #100	; 0x64
 8006ade:	fb02 f303 	mul.w	r3, r2, r3
 8006ae2:	1acb      	subs	r3, r1, r3
 8006ae4:	00db      	lsls	r3, r3, #3
 8006ae6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006aea:	4b36      	ldr	r3, [pc, #216]	; (8006bc4 <UART_SetConfig+0x2d4>)
 8006aec:	fba3 2302 	umull	r2, r3, r3, r2
 8006af0:	095b      	lsrs	r3, r3, #5
 8006af2:	005b      	lsls	r3, r3, #1
 8006af4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006af8:	441c      	add	r4, r3
 8006afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006afe:	2200      	movs	r2, #0
 8006b00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b04:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006b08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006b0c:	4642      	mov	r2, r8
 8006b0e:	464b      	mov	r3, r9
 8006b10:	1891      	adds	r1, r2, r2
 8006b12:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b14:	415b      	adcs	r3, r3
 8006b16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b1c:	4641      	mov	r1, r8
 8006b1e:	1851      	adds	r1, r2, r1
 8006b20:	6339      	str	r1, [r7, #48]	; 0x30
 8006b22:	4649      	mov	r1, r9
 8006b24:	414b      	adcs	r3, r1
 8006b26:	637b      	str	r3, [r7, #52]	; 0x34
 8006b28:	f04f 0200 	mov.w	r2, #0
 8006b2c:	f04f 0300 	mov.w	r3, #0
 8006b30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006b34:	4659      	mov	r1, fp
 8006b36:	00cb      	lsls	r3, r1, #3
 8006b38:	4651      	mov	r1, sl
 8006b3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b3e:	4651      	mov	r1, sl
 8006b40:	00ca      	lsls	r2, r1, #3
 8006b42:	4610      	mov	r0, r2
 8006b44:	4619      	mov	r1, r3
 8006b46:	4603      	mov	r3, r0
 8006b48:	4642      	mov	r2, r8
 8006b4a:	189b      	adds	r3, r3, r2
 8006b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b50:	464b      	mov	r3, r9
 8006b52:	460a      	mov	r2, r1
 8006b54:	eb42 0303 	adc.w	r3, r2, r3
 8006b58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006b68:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006b6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006b70:	460b      	mov	r3, r1
 8006b72:	18db      	adds	r3, r3, r3
 8006b74:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b76:	4613      	mov	r3, r2
 8006b78:	eb42 0303 	adc.w	r3, r2, r3
 8006b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006b86:	f7fa f84f 	bl	8000c28 <__aeabi_uldivmod>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	4b0d      	ldr	r3, [pc, #52]	; (8006bc4 <UART_SetConfig+0x2d4>)
 8006b90:	fba3 1302 	umull	r1, r3, r3, r2
 8006b94:	095b      	lsrs	r3, r3, #5
 8006b96:	2164      	movs	r1, #100	; 0x64
 8006b98:	fb01 f303 	mul.w	r3, r1, r3
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	00db      	lsls	r3, r3, #3
 8006ba0:	3332      	adds	r3, #50	; 0x32
 8006ba2:	4a08      	ldr	r2, [pc, #32]	; (8006bc4 <UART_SetConfig+0x2d4>)
 8006ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ba8:	095b      	lsrs	r3, r3, #5
 8006baa:	f003 0207 	and.w	r2, r3, #7
 8006bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4422      	add	r2, r4
 8006bb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006bb8:	e106      	b.n	8006dc8 <UART_SetConfig+0x4d8>
 8006bba:	bf00      	nop
 8006bbc:	40011000 	.word	0x40011000
 8006bc0:	40011400 	.word	0x40011400
 8006bc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006bd2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006bd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006bda:	4642      	mov	r2, r8
 8006bdc:	464b      	mov	r3, r9
 8006bde:	1891      	adds	r1, r2, r2
 8006be0:	6239      	str	r1, [r7, #32]
 8006be2:	415b      	adcs	r3, r3
 8006be4:	627b      	str	r3, [r7, #36]	; 0x24
 8006be6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bea:	4641      	mov	r1, r8
 8006bec:	1854      	adds	r4, r2, r1
 8006bee:	4649      	mov	r1, r9
 8006bf0:	eb43 0501 	adc.w	r5, r3, r1
 8006bf4:	f04f 0200 	mov.w	r2, #0
 8006bf8:	f04f 0300 	mov.w	r3, #0
 8006bfc:	00eb      	lsls	r3, r5, #3
 8006bfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c02:	00e2      	lsls	r2, r4, #3
 8006c04:	4614      	mov	r4, r2
 8006c06:	461d      	mov	r5, r3
 8006c08:	4643      	mov	r3, r8
 8006c0a:	18e3      	adds	r3, r4, r3
 8006c0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c10:	464b      	mov	r3, r9
 8006c12:	eb45 0303 	adc.w	r3, r5, r3
 8006c16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c2a:	f04f 0200 	mov.w	r2, #0
 8006c2e:	f04f 0300 	mov.w	r3, #0
 8006c32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006c36:	4629      	mov	r1, r5
 8006c38:	008b      	lsls	r3, r1, #2
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c40:	4621      	mov	r1, r4
 8006c42:	008a      	lsls	r2, r1, #2
 8006c44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006c48:	f7f9 ffee 	bl	8000c28 <__aeabi_uldivmod>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	460b      	mov	r3, r1
 8006c50:	4b60      	ldr	r3, [pc, #384]	; (8006dd4 <UART_SetConfig+0x4e4>)
 8006c52:	fba3 2302 	umull	r2, r3, r3, r2
 8006c56:	095b      	lsrs	r3, r3, #5
 8006c58:	011c      	lsls	r4, r3, #4
 8006c5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c64:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006c68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006c6c:	4642      	mov	r2, r8
 8006c6e:	464b      	mov	r3, r9
 8006c70:	1891      	adds	r1, r2, r2
 8006c72:	61b9      	str	r1, [r7, #24]
 8006c74:	415b      	adcs	r3, r3
 8006c76:	61fb      	str	r3, [r7, #28]
 8006c78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c7c:	4641      	mov	r1, r8
 8006c7e:	1851      	adds	r1, r2, r1
 8006c80:	6139      	str	r1, [r7, #16]
 8006c82:	4649      	mov	r1, r9
 8006c84:	414b      	adcs	r3, r1
 8006c86:	617b      	str	r3, [r7, #20]
 8006c88:	f04f 0200 	mov.w	r2, #0
 8006c8c:	f04f 0300 	mov.w	r3, #0
 8006c90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c94:	4659      	mov	r1, fp
 8006c96:	00cb      	lsls	r3, r1, #3
 8006c98:	4651      	mov	r1, sl
 8006c9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c9e:	4651      	mov	r1, sl
 8006ca0:	00ca      	lsls	r2, r1, #3
 8006ca2:	4610      	mov	r0, r2
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	4642      	mov	r2, r8
 8006caa:	189b      	adds	r3, r3, r2
 8006cac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006cb0:	464b      	mov	r3, r9
 8006cb2:	460a      	mov	r2, r1
 8006cb4:	eb42 0303 	adc.w	r3, r2, r3
 8006cb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cc6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006cc8:	f04f 0200 	mov.w	r2, #0
 8006ccc:	f04f 0300 	mov.w	r3, #0
 8006cd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	008b      	lsls	r3, r1, #2
 8006cd8:	4641      	mov	r1, r8
 8006cda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cde:	4641      	mov	r1, r8
 8006ce0:	008a      	lsls	r2, r1, #2
 8006ce2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006ce6:	f7f9 ff9f 	bl	8000c28 <__aeabi_uldivmod>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4611      	mov	r1, r2
 8006cf0:	4b38      	ldr	r3, [pc, #224]	; (8006dd4 <UART_SetConfig+0x4e4>)
 8006cf2:	fba3 2301 	umull	r2, r3, r3, r1
 8006cf6:	095b      	lsrs	r3, r3, #5
 8006cf8:	2264      	movs	r2, #100	; 0x64
 8006cfa:	fb02 f303 	mul.w	r3, r2, r3
 8006cfe:	1acb      	subs	r3, r1, r3
 8006d00:	011b      	lsls	r3, r3, #4
 8006d02:	3332      	adds	r3, #50	; 0x32
 8006d04:	4a33      	ldr	r2, [pc, #204]	; (8006dd4 <UART_SetConfig+0x4e4>)
 8006d06:	fba2 2303 	umull	r2, r3, r2, r3
 8006d0a:	095b      	lsrs	r3, r3, #5
 8006d0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d10:	441c      	add	r4, r3
 8006d12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d16:	2200      	movs	r2, #0
 8006d18:	673b      	str	r3, [r7, #112]	; 0x70
 8006d1a:	677a      	str	r2, [r7, #116]	; 0x74
 8006d1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006d20:	4642      	mov	r2, r8
 8006d22:	464b      	mov	r3, r9
 8006d24:	1891      	adds	r1, r2, r2
 8006d26:	60b9      	str	r1, [r7, #8]
 8006d28:	415b      	adcs	r3, r3
 8006d2a:	60fb      	str	r3, [r7, #12]
 8006d2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d30:	4641      	mov	r1, r8
 8006d32:	1851      	adds	r1, r2, r1
 8006d34:	6039      	str	r1, [r7, #0]
 8006d36:	4649      	mov	r1, r9
 8006d38:	414b      	adcs	r3, r1
 8006d3a:	607b      	str	r3, [r7, #4]
 8006d3c:	f04f 0200 	mov.w	r2, #0
 8006d40:	f04f 0300 	mov.w	r3, #0
 8006d44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d48:	4659      	mov	r1, fp
 8006d4a:	00cb      	lsls	r3, r1, #3
 8006d4c:	4651      	mov	r1, sl
 8006d4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d52:	4651      	mov	r1, sl
 8006d54:	00ca      	lsls	r2, r1, #3
 8006d56:	4610      	mov	r0, r2
 8006d58:	4619      	mov	r1, r3
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	4642      	mov	r2, r8
 8006d5e:	189b      	adds	r3, r3, r2
 8006d60:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d62:	464b      	mov	r3, r9
 8006d64:	460a      	mov	r2, r1
 8006d66:	eb42 0303 	adc.w	r3, r2, r3
 8006d6a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	663b      	str	r3, [r7, #96]	; 0x60
 8006d76:	667a      	str	r2, [r7, #100]	; 0x64
 8006d78:	f04f 0200 	mov.w	r2, #0
 8006d7c:	f04f 0300 	mov.w	r3, #0
 8006d80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006d84:	4649      	mov	r1, r9
 8006d86:	008b      	lsls	r3, r1, #2
 8006d88:	4641      	mov	r1, r8
 8006d8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d8e:	4641      	mov	r1, r8
 8006d90:	008a      	lsls	r2, r1, #2
 8006d92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006d96:	f7f9 ff47 	bl	8000c28 <__aeabi_uldivmod>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	4b0d      	ldr	r3, [pc, #52]	; (8006dd4 <UART_SetConfig+0x4e4>)
 8006da0:	fba3 1302 	umull	r1, r3, r3, r2
 8006da4:	095b      	lsrs	r3, r3, #5
 8006da6:	2164      	movs	r1, #100	; 0x64
 8006da8:	fb01 f303 	mul.w	r3, r1, r3
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	011b      	lsls	r3, r3, #4
 8006db0:	3332      	adds	r3, #50	; 0x32
 8006db2:	4a08      	ldr	r2, [pc, #32]	; (8006dd4 <UART_SetConfig+0x4e4>)
 8006db4:	fba2 2303 	umull	r2, r3, r2, r3
 8006db8:	095b      	lsrs	r3, r3, #5
 8006dba:	f003 020f 	and.w	r2, r3, #15
 8006dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4422      	add	r2, r4
 8006dc6:	609a      	str	r2, [r3, #8]
}
 8006dc8:	bf00      	nop
 8006dca:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dd4:	51eb851f 	.word	0x51eb851f

08006dd8 <__cvt>:
 8006dd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ddc:	ec55 4b10 	vmov	r4, r5, d0
 8006de0:	2d00      	cmp	r5, #0
 8006de2:	460e      	mov	r6, r1
 8006de4:	4619      	mov	r1, r3
 8006de6:	462b      	mov	r3, r5
 8006de8:	bfbb      	ittet	lt
 8006dea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006dee:	461d      	movlt	r5, r3
 8006df0:	2300      	movge	r3, #0
 8006df2:	232d      	movlt	r3, #45	; 0x2d
 8006df4:	700b      	strb	r3, [r1, #0]
 8006df6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006df8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006dfc:	4691      	mov	r9, r2
 8006dfe:	f023 0820 	bic.w	r8, r3, #32
 8006e02:	bfbc      	itt	lt
 8006e04:	4622      	movlt	r2, r4
 8006e06:	4614      	movlt	r4, r2
 8006e08:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e0c:	d005      	beq.n	8006e1a <__cvt+0x42>
 8006e0e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006e12:	d100      	bne.n	8006e16 <__cvt+0x3e>
 8006e14:	3601      	adds	r6, #1
 8006e16:	2102      	movs	r1, #2
 8006e18:	e000      	b.n	8006e1c <__cvt+0x44>
 8006e1a:	2103      	movs	r1, #3
 8006e1c:	ab03      	add	r3, sp, #12
 8006e1e:	9301      	str	r3, [sp, #4]
 8006e20:	ab02      	add	r3, sp, #8
 8006e22:	9300      	str	r3, [sp, #0]
 8006e24:	ec45 4b10 	vmov	d0, r4, r5
 8006e28:	4653      	mov	r3, sl
 8006e2a:	4632      	mov	r2, r6
 8006e2c:	f000 ff4c 	bl	8007cc8 <_dtoa_r>
 8006e30:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e34:	4607      	mov	r7, r0
 8006e36:	d102      	bne.n	8006e3e <__cvt+0x66>
 8006e38:	f019 0f01 	tst.w	r9, #1
 8006e3c:	d022      	beq.n	8006e84 <__cvt+0xac>
 8006e3e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e42:	eb07 0906 	add.w	r9, r7, r6
 8006e46:	d110      	bne.n	8006e6a <__cvt+0x92>
 8006e48:	783b      	ldrb	r3, [r7, #0]
 8006e4a:	2b30      	cmp	r3, #48	; 0x30
 8006e4c:	d10a      	bne.n	8006e64 <__cvt+0x8c>
 8006e4e:	2200      	movs	r2, #0
 8006e50:	2300      	movs	r3, #0
 8006e52:	4620      	mov	r0, r4
 8006e54:	4629      	mov	r1, r5
 8006e56:	f7f9 fe57 	bl	8000b08 <__aeabi_dcmpeq>
 8006e5a:	b918      	cbnz	r0, 8006e64 <__cvt+0x8c>
 8006e5c:	f1c6 0601 	rsb	r6, r6, #1
 8006e60:	f8ca 6000 	str.w	r6, [sl]
 8006e64:	f8da 3000 	ldr.w	r3, [sl]
 8006e68:	4499      	add	r9, r3
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	4620      	mov	r0, r4
 8006e70:	4629      	mov	r1, r5
 8006e72:	f7f9 fe49 	bl	8000b08 <__aeabi_dcmpeq>
 8006e76:	b108      	cbz	r0, 8006e7c <__cvt+0xa4>
 8006e78:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e7c:	2230      	movs	r2, #48	; 0x30
 8006e7e:	9b03      	ldr	r3, [sp, #12]
 8006e80:	454b      	cmp	r3, r9
 8006e82:	d307      	bcc.n	8006e94 <__cvt+0xbc>
 8006e84:	9b03      	ldr	r3, [sp, #12]
 8006e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e88:	1bdb      	subs	r3, r3, r7
 8006e8a:	4638      	mov	r0, r7
 8006e8c:	6013      	str	r3, [r2, #0]
 8006e8e:	b004      	add	sp, #16
 8006e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e94:	1c59      	adds	r1, r3, #1
 8006e96:	9103      	str	r1, [sp, #12]
 8006e98:	701a      	strb	r2, [r3, #0]
 8006e9a:	e7f0      	b.n	8006e7e <__cvt+0xa6>

08006e9c <__exponent>:
 8006e9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2900      	cmp	r1, #0
 8006ea2:	bfb8      	it	lt
 8006ea4:	4249      	neglt	r1, r1
 8006ea6:	f803 2b02 	strb.w	r2, [r3], #2
 8006eaa:	bfb4      	ite	lt
 8006eac:	222d      	movlt	r2, #45	; 0x2d
 8006eae:	222b      	movge	r2, #43	; 0x2b
 8006eb0:	2909      	cmp	r1, #9
 8006eb2:	7042      	strb	r2, [r0, #1]
 8006eb4:	dd2a      	ble.n	8006f0c <__exponent+0x70>
 8006eb6:	f10d 0207 	add.w	r2, sp, #7
 8006eba:	4617      	mov	r7, r2
 8006ebc:	260a      	movs	r6, #10
 8006ebe:	4694      	mov	ip, r2
 8006ec0:	fb91 f5f6 	sdiv	r5, r1, r6
 8006ec4:	fb06 1415 	mls	r4, r6, r5, r1
 8006ec8:	3430      	adds	r4, #48	; 0x30
 8006eca:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006ece:	460c      	mov	r4, r1
 8006ed0:	2c63      	cmp	r4, #99	; 0x63
 8006ed2:	f102 32ff 	add.w	r2, r2, #4294967295
 8006ed6:	4629      	mov	r1, r5
 8006ed8:	dcf1      	bgt.n	8006ebe <__exponent+0x22>
 8006eda:	3130      	adds	r1, #48	; 0x30
 8006edc:	f1ac 0402 	sub.w	r4, ip, #2
 8006ee0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006ee4:	1c41      	adds	r1, r0, #1
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	42ba      	cmp	r2, r7
 8006eea:	d30a      	bcc.n	8006f02 <__exponent+0x66>
 8006eec:	f10d 0209 	add.w	r2, sp, #9
 8006ef0:	eba2 020c 	sub.w	r2, r2, ip
 8006ef4:	42bc      	cmp	r4, r7
 8006ef6:	bf88      	it	hi
 8006ef8:	2200      	movhi	r2, #0
 8006efa:	4413      	add	r3, r2
 8006efc:	1a18      	subs	r0, r3, r0
 8006efe:	b003      	add	sp, #12
 8006f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f02:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006f06:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006f0a:	e7ed      	b.n	8006ee8 <__exponent+0x4c>
 8006f0c:	2330      	movs	r3, #48	; 0x30
 8006f0e:	3130      	adds	r1, #48	; 0x30
 8006f10:	7083      	strb	r3, [r0, #2]
 8006f12:	70c1      	strb	r1, [r0, #3]
 8006f14:	1d03      	adds	r3, r0, #4
 8006f16:	e7f1      	b.n	8006efc <__exponent+0x60>

08006f18 <_printf_float>:
 8006f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f1c:	ed2d 8b02 	vpush	{d8}
 8006f20:	b08d      	sub	sp, #52	; 0x34
 8006f22:	460c      	mov	r4, r1
 8006f24:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006f28:	4616      	mov	r6, r2
 8006f2a:	461f      	mov	r7, r3
 8006f2c:	4605      	mov	r5, r0
 8006f2e:	f000 fdc9 	bl	8007ac4 <_localeconv_r>
 8006f32:	f8d0 a000 	ldr.w	sl, [r0]
 8006f36:	4650      	mov	r0, sl
 8006f38:	f7f9 f9ba 	bl	80002b0 <strlen>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	930a      	str	r3, [sp, #40]	; 0x28
 8006f40:	6823      	ldr	r3, [r4, #0]
 8006f42:	9305      	str	r3, [sp, #20]
 8006f44:	f8d8 3000 	ldr.w	r3, [r8]
 8006f48:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006f4c:	3307      	adds	r3, #7
 8006f4e:	f023 0307 	bic.w	r3, r3, #7
 8006f52:	f103 0208 	add.w	r2, r3, #8
 8006f56:	f8c8 2000 	str.w	r2, [r8]
 8006f5a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f62:	9307      	str	r3, [sp, #28]
 8006f64:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f68:	ee08 0a10 	vmov	s16, r0
 8006f6c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006f70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f74:	4b9e      	ldr	r3, [pc, #632]	; (80071f0 <_printf_float+0x2d8>)
 8006f76:	f04f 32ff 	mov.w	r2, #4294967295
 8006f7a:	f7f9 fdf7 	bl	8000b6c <__aeabi_dcmpun>
 8006f7e:	bb88      	cbnz	r0, 8006fe4 <_printf_float+0xcc>
 8006f80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f84:	4b9a      	ldr	r3, [pc, #616]	; (80071f0 <_printf_float+0x2d8>)
 8006f86:	f04f 32ff 	mov.w	r2, #4294967295
 8006f8a:	f7f9 fdd1 	bl	8000b30 <__aeabi_dcmple>
 8006f8e:	bb48      	cbnz	r0, 8006fe4 <_printf_float+0xcc>
 8006f90:	2200      	movs	r2, #0
 8006f92:	2300      	movs	r3, #0
 8006f94:	4640      	mov	r0, r8
 8006f96:	4649      	mov	r1, r9
 8006f98:	f7f9 fdc0 	bl	8000b1c <__aeabi_dcmplt>
 8006f9c:	b110      	cbz	r0, 8006fa4 <_printf_float+0x8c>
 8006f9e:	232d      	movs	r3, #45	; 0x2d
 8006fa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fa4:	4a93      	ldr	r2, [pc, #588]	; (80071f4 <_printf_float+0x2dc>)
 8006fa6:	4b94      	ldr	r3, [pc, #592]	; (80071f8 <_printf_float+0x2e0>)
 8006fa8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006fac:	bf94      	ite	ls
 8006fae:	4690      	movls	r8, r2
 8006fb0:	4698      	movhi	r8, r3
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	6123      	str	r3, [r4, #16]
 8006fb6:	9b05      	ldr	r3, [sp, #20]
 8006fb8:	f023 0304 	bic.w	r3, r3, #4
 8006fbc:	6023      	str	r3, [r4, #0]
 8006fbe:	f04f 0900 	mov.w	r9, #0
 8006fc2:	9700      	str	r7, [sp, #0]
 8006fc4:	4633      	mov	r3, r6
 8006fc6:	aa0b      	add	r2, sp, #44	; 0x2c
 8006fc8:	4621      	mov	r1, r4
 8006fca:	4628      	mov	r0, r5
 8006fcc:	f000 f9da 	bl	8007384 <_printf_common>
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	f040 8090 	bne.w	80070f6 <_printf_float+0x1de>
 8006fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006fda:	b00d      	add	sp, #52	; 0x34
 8006fdc:	ecbd 8b02 	vpop	{d8}
 8006fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fe4:	4642      	mov	r2, r8
 8006fe6:	464b      	mov	r3, r9
 8006fe8:	4640      	mov	r0, r8
 8006fea:	4649      	mov	r1, r9
 8006fec:	f7f9 fdbe 	bl	8000b6c <__aeabi_dcmpun>
 8006ff0:	b140      	cbz	r0, 8007004 <_printf_float+0xec>
 8006ff2:	464b      	mov	r3, r9
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	bfbc      	itt	lt
 8006ff8:	232d      	movlt	r3, #45	; 0x2d
 8006ffa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006ffe:	4a7f      	ldr	r2, [pc, #508]	; (80071fc <_printf_float+0x2e4>)
 8007000:	4b7f      	ldr	r3, [pc, #508]	; (8007200 <_printf_float+0x2e8>)
 8007002:	e7d1      	b.n	8006fa8 <_printf_float+0x90>
 8007004:	6863      	ldr	r3, [r4, #4]
 8007006:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800700a:	9206      	str	r2, [sp, #24]
 800700c:	1c5a      	adds	r2, r3, #1
 800700e:	d13f      	bne.n	8007090 <_printf_float+0x178>
 8007010:	2306      	movs	r3, #6
 8007012:	6063      	str	r3, [r4, #4]
 8007014:	9b05      	ldr	r3, [sp, #20]
 8007016:	6861      	ldr	r1, [r4, #4]
 8007018:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800701c:	2300      	movs	r3, #0
 800701e:	9303      	str	r3, [sp, #12]
 8007020:	ab0a      	add	r3, sp, #40	; 0x28
 8007022:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007026:	ab09      	add	r3, sp, #36	; 0x24
 8007028:	ec49 8b10 	vmov	d0, r8, r9
 800702c:	9300      	str	r3, [sp, #0]
 800702e:	6022      	str	r2, [r4, #0]
 8007030:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007034:	4628      	mov	r0, r5
 8007036:	f7ff fecf 	bl	8006dd8 <__cvt>
 800703a:	9b06      	ldr	r3, [sp, #24]
 800703c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800703e:	2b47      	cmp	r3, #71	; 0x47
 8007040:	4680      	mov	r8, r0
 8007042:	d108      	bne.n	8007056 <_printf_float+0x13e>
 8007044:	1cc8      	adds	r0, r1, #3
 8007046:	db02      	blt.n	800704e <_printf_float+0x136>
 8007048:	6863      	ldr	r3, [r4, #4]
 800704a:	4299      	cmp	r1, r3
 800704c:	dd41      	ble.n	80070d2 <_printf_float+0x1ba>
 800704e:	f1ab 0302 	sub.w	r3, fp, #2
 8007052:	fa5f fb83 	uxtb.w	fp, r3
 8007056:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800705a:	d820      	bhi.n	800709e <_printf_float+0x186>
 800705c:	3901      	subs	r1, #1
 800705e:	465a      	mov	r2, fp
 8007060:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007064:	9109      	str	r1, [sp, #36]	; 0x24
 8007066:	f7ff ff19 	bl	8006e9c <__exponent>
 800706a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800706c:	1813      	adds	r3, r2, r0
 800706e:	2a01      	cmp	r2, #1
 8007070:	4681      	mov	r9, r0
 8007072:	6123      	str	r3, [r4, #16]
 8007074:	dc02      	bgt.n	800707c <_printf_float+0x164>
 8007076:	6822      	ldr	r2, [r4, #0]
 8007078:	07d2      	lsls	r2, r2, #31
 800707a:	d501      	bpl.n	8007080 <_printf_float+0x168>
 800707c:	3301      	adds	r3, #1
 800707e:	6123      	str	r3, [r4, #16]
 8007080:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007084:	2b00      	cmp	r3, #0
 8007086:	d09c      	beq.n	8006fc2 <_printf_float+0xaa>
 8007088:	232d      	movs	r3, #45	; 0x2d
 800708a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800708e:	e798      	b.n	8006fc2 <_printf_float+0xaa>
 8007090:	9a06      	ldr	r2, [sp, #24]
 8007092:	2a47      	cmp	r2, #71	; 0x47
 8007094:	d1be      	bne.n	8007014 <_printf_float+0xfc>
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1bc      	bne.n	8007014 <_printf_float+0xfc>
 800709a:	2301      	movs	r3, #1
 800709c:	e7b9      	b.n	8007012 <_printf_float+0xfa>
 800709e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80070a2:	d118      	bne.n	80070d6 <_printf_float+0x1be>
 80070a4:	2900      	cmp	r1, #0
 80070a6:	6863      	ldr	r3, [r4, #4]
 80070a8:	dd0b      	ble.n	80070c2 <_printf_float+0x1aa>
 80070aa:	6121      	str	r1, [r4, #16]
 80070ac:	b913      	cbnz	r3, 80070b4 <_printf_float+0x19c>
 80070ae:	6822      	ldr	r2, [r4, #0]
 80070b0:	07d0      	lsls	r0, r2, #31
 80070b2:	d502      	bpl.n	80070ba <_printf_float+0x1a2>
 80070b4:	3301      	adds	r3, #1
 80070b6:	440b      	add	r3, r1
 80070b8:	6123      	str	r3, [r4, #16]
 80070ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80070bc:	f04f 0900 	mov.w	r9, #0
 80070c0:	e7de      	b.n	8007080 <_printf_float+0x168>
 80070c2:	b913      	cbnz	r3, 80070ca <_printf_float+0x1b2>
 80070c4:	6822      	ldr	r2, [r4, #0]
 80070c6:	07d2      	lsls	r2, r2, #31
 80070c8:	d501      	bpl.n	80070ce <_printf_float+0x1b6>
 80070ca:	3302      	adds	r3, #2
 80070cc:	e7f4      	b.n	80070b8 <_printf_float+0x1a0>
 80070ce:	2301      	movs	r3, #1
 80070d0:	e7f2      	b.n	80070b8 <_printf_float+0x1a0>
 80070d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80070d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070d8:	4299      	cmp	r1, r3
 80070da:	db05      	blt.n	80070e8 <_printf_float+0x1d0>
 80070dc:	6823      	ldr	r3, [r4, #0]
 80070de:	6121      	str	r1, [r4, #16]
 80070e0:	07d8      	lsls	r0, r3, #31
 80070e2:	d5ea      	bpl.n	80070ba <_printf_float+0x1a2>
 80070e4:	1c4b      	adds	r3, r1, #1
 80070e6:	e7e7      	b.n	80070b8 <_printf_float+0x1a0>
 80070e8:	2900      	cmp	r1, #0
 80070ea:	bfd4      	ite	le
 80070ec:	f1c1 0202 	rsble	r2, r1, #2
 80070f0:	2201      	movgt	r2, #1
 80070f2:	4413      	add	r3, r2
 80070f4:	e7e0      	b.n	80070b8 <_printf_float+0x1a0>
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	055a      	lsls	r2, r3, #21
 80070fa:	d407      	bmi.n	800710c <_printf_float+0x1f4>
 80070fc:	6923      	ldr	r3, [r4, #16]
 80070fe:	4642      	mov	r2, r8
 8007100:	4631      	mov	r1, r6
 8007102:	4628      	mov	r0, r5
 8007104:	47b8      	blx	r7
 8007106:	3001      	adds	r0, #1
 8007108:	d12c      	bne.n	8007164 <_printf_float+0x24c>
 800710a:	e764      	b.n	8006fd6 <_printf_float+0xbe>
 800710c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007110:	f240 80e0 	bls.w	80072d4 <_printf_float+0x3bc>
 8007114:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007118:	2200      	movs	r2, #0
 800711a:	2300      	movs	r3, #0
 800711c:	f7f9 fcf4 	bl	8000b08 <__aeabi_dcmpeq>
 8007120:	2800      	cmp	r0, #0
 8007122:	d034      	beq.n	800718e <_printf_float+0x276>
 8007124:	4a37      	ldr	r2, [pc, #220]	; (8007204 <_printf_float+0x2ec>)
 8007126:	2301      	movs	r3, #1
 8007128:	4631      	mov	r1, r6
 800712a:	4628      	mov	r0, r5
 800712c:	47b8      	blx	r7
 800712e:	3001      	adds	r0, #1
 8007130:	f43f af51 	beq.w	8006fd6 <_printf_float+0xbe>
 8007134:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007138:	429a      	cmp	r2, r3
 800713a:	db02      	blt.n	8007142 <_printf_float+0x22a>
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	07d8      	lsls	r0, r3, #31
 8007140:	d510      	bpl.n	8007164 <_printf_float+0x24c>
 8007142:	ee18 3a10 	vmov	r3, s16
 8007146:	4652      	mov	r2, sl
 8007148:	4631      	mov	r1, r6
 800714a:	4628      	mov	r0, r5
 800714c:	47b8      	blx	r7
 800714e:	3001      	adds	r0, #1
 8007150:	f43f af41 	beq.w	8006fd6 <_printf_float+0xbe>
 8007154:	f04f 0800 	mov.w	r8, #0
 8007158:	f104 091a 	add.w	r9, r4, #26
 800715c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800715e:	3b01      	subs	r3, #1
 8007160:	4543      	cmp	r3, r8
 8007162:	dc09      	bgt.n	8007178 <_printf_float+0x260>
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	079b      	lsls	r3, r3, #30
 8007168:	f100 8107 	bmi.w	800737a <_printf_float+0x462>
 800716c:	68e0      	ldr	r0, [r4, #12]
 800716e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007170:	4298      	cmp	r0, r3
 8007172:	bfb8      	it	lt
 8007174:	4618      	movlt	r0, r3
 8007176:	e730      	b.n	8006fda <_printf_float+0xc2>
 8007178:	2301      	movs	r3, #1
 800717a:	464a      	mov	r2, r9
 800717c:	4631      	mov	r1, r6
 800717e:	4628      	mov	r0, r5
 8007180:	47b8      	blx	r7
 8007182:	3001      	adds	r0, #1
 8007184:	f43f af27 	beq.w	8006fd6 <_printf_float+0xbe>
 8007188:	f108 0801 	add.w	r8, r8, #1
 800718c:	e7e6      	b.n	800715c <_printf_float+0x244>
 800718e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007190:	2b00      	cmp	r3, #0
 8007192:	dc39      	bgt.n	8007208 <_printf_float+0x2f0>
 8007194:	4a1b      	ldr	r2, [pc, #108]	; (8007204 <_printf_float+0x2ec>)
 8007196:	2301      	movs	r3, #1
 8007198:	4631      	mov	r1, r6
 800719a:	4628      	mov	r0, r5
 800719c:	47b8      	blx	r7
 800719e:	3001      	adds	r0, #1
 80071a0:	f43f af19 	beq.w	8006fd6 <_printf_float+0xbe>
 80071a4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80071a8:	4313      	orrs	r3, r2
 80071aa:	d102      	bne.n	80071b2 <_printf_float+0x29a>
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	07d9      	lsls	r1, r3, #31
 80071b0:	d5d8      	bpl.n	8007164 <_printf_float+0x24c>
 80071b2:	ee18 3a10 	vmov	r3, s16
 80071b6:	4652      	mov	r2, sl
 80071b8:	4631      	mov	r1, r6
 80071ba:	4628      	mov	r0, r5
 80071bc:	47b8      	blx	r7
 80071be:	3001      	adds	r0, #1
 80071c0:	f43f af09 	beq.w	8006fd6 <_printf_float+0xbe>
 80071c4:	f04f 0900 	mov.w	r9, #0
 80071c8:	f104 0a1a 	add.w	sl, r4, #26
 80071cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071ce:	425b      	negs	r3, r3
 80071d0:	454b      	cmp	r3, r9
 80071d2:	dc01      	bgt.n	80071d8 <_printf_float+0x2c0>
 80071d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071d6:	e792      	b.n	80070fe <_printf_float+0x1e6>
 80071d8:	2301      	movs	r3, #1
 80071da:	4652      	mov	r2, sl
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	47b8      	blx	r7
 80071e2:	3001      	adds	r0, #1
 80071e4:	f43f aef7 	beq.w	8006fd6 <_printf_float+0xbe>
 80071e8:	f109 0901 	add.w	r9, r9, #1
 80071ec:	e7ee      	b.n	80071cc <_printf_float+0x2b4>
 80071ee:	bf00      	nop
 80071f0:	7fefffff 	.word	0x7fefffff
 80071f4:	08009f98 	.word	0x08009f98
 80071f8:	08009f9c 	.word	0x08009f9c
 80071fc:	08009fa0 	.word	0x08009fa0
 8007200:	08009fa4 	.word	0x08009fa4
 8007204:	08009fa8 	.word	0x08009fa8
 8007208:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800720a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800720c:	429a      	cmp	r2, r3
 800720e:	bfa8      	it	ge
 8007210:	461a      	movge	r2, r3
 8007212:	2a00      	cmp	r2, #0
 8007214:	4691      	mov	r9, r2
 8007216:	dc37      	bgt.n	8007288 <_printf_float+0x370>
 8007218:	f04f 0b00 	mov.w	fp, #0
 800721c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007220:	f104 021a 	add.w	r2, r4, #26
 8007224:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007226:	9305      	str	r3, [sp, #20]
 8007228:	eba3 0309 	sub.w	r3, r3, r9
 800722c:	455b      	cmp	r3, fp
 800722e:	dc33      	bgt.n	8007298 <_printf_float+0x380>
 8007230:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007234:	429a      	cmp	r2, r3
 8007236:	db3b      	blt.n	80072b0 <_printf_float+0x398>
 8007238:	6823      	ldr	r3, [r4, #0]
 800723a:	07da      	lsls	r2, r3, #31
 800723c:	d438      	bmi.n	80072b0 <_printf_float+0x398>
 800723e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007242:	eba2 0903 	sub.w	r9, r2, r3
 8007246:	9b05      	ldr	r3, [sp, #20]
 8007248:	1ad2      	subs	r2, r2, r3
 800724a:	4591      	cmp	r9, r2
 800724c:	bfa8      	it	ge
 800724e:	4691      	movge	r9, r2
 8007250:	f1b9 0f00 	cmp.w	r9, #0
 8007254:	dc35      	bgt.n	80072c2 <_printf_float+0x3aa>
 8007256:	f04f 0800 	mov.w	r8, #0
 800725a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800725e:	f104 0a1a 	add.w	sl, r4, #26
 8007262:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007266:	1a9b      	subs	r3, r3, r2
 8007268:	eba3 0309 	sub.w	r3, r3, r9
 800726c:	4543      	cmp	r3, r8
 800726e:	f77f af79 	ble.w	8007164 <_printf_float+0x24c>
 8007272:	2301      	movs	r3, #1
 8007274:	4652      	mov	r2, sl
 8007276:	4631      	mov	r1, r6
 8007278:	4628      	mov	r0, r5
 800727a:	47b8      	blx	r7
 800727c:	3001      	adds	r0, #1
 800727e:	f43f aeaa 	beq.w	8006fd6 <_printf_float+0xbe>
 8007282:	f108 0801 	add.w	r8, r8, #1
 8007286:	e7ec      	b.n	8007262 <_printf_float+0x34a>
 8007288:	4613      	mov	r3, r2
 800728a:	4631      	mov	r1, r6
 800728c:	4642      	mov	r2, r8
 800728e:	4628      	mov	r0, r5
 8007290:	47b8      	blx	r7
 8007292:	3001      	adds	r0, #1
 8007294:	d1c0      	bne.n	8007218 <_printf_float+0x300>
 8007296:	e69e      	b.n	8006fd6 <_printf_float+0xbe>
 8007298:	2301      	movs	r3, #1
 800729a:	4631      	mov	r1, r6
 800729c:	4628      	mov	r0, r5
 800729e:	9205      	str	r2, [sp, #20]
 80072a0:	47b8      	blx	r7
 80072a2:	3001      	adds	r0, #1
 80072a4:	f43f ae97 	beq.w	8006fd6 <_printf_float+0xbe>
 80072a8:	9a05      	ldr	r2, [sp, #20]
 80072aa:	f10b 0b01 	add.w	fp, fp, #1
 80072ae:	e7b9      	b.n	8007224 <_printf_float+0x30c>
 80072b0:	ee18 3a10 	vmov	r3, s16
 80072b4:	4652      	mov	r2, sl
 80072b6:	4631      	mov	r1, r6
 80072b8:	4628      	mov	r0, r5
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	d1be      	bne.n	800723e <_printf_float+0x326>
 80072c0:	e689      	b.n	8006fd6 <_printf_float+0xbe>
 80072c2:	9a05      	ldr	r2, [sp, #20]
 80072c4:	464b      	mov	r3, r9
 80072c6:	4442      	add	r2, r8
 80072c8:	4631      	mov	r1, r6
 80072ca:	4628      	mov	r0, r5
 80072cc:	47b8      	blx	r7
 80072ce:	3001      	adds	r0, #1
 80072d0:	d1c1      	bne.n	8007256 <_printf_float+0x33e>
 80072d2:	e680      	b.n	8006fd6 <_printf_float+0xbe>
 80072d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072d6:	2a01      	cmp	r2, #1
 80072d8:	dc01      	bgt.n	80072de <_printf_float+0x3c6>
 80072da:	07db      	lsls	r3, r3, #31
 80072dc:	d53a      	bpl.n	8007354 <_printf_float+0x43c>
 80072de:	2301      	movs	r3, #1
 80072e0:	4642      	mov	r2, r8
 80072e2:	4631      	mov	r1, r6
 80072e4:	4628      	mov	r0, r5
 80072e6:	47b8      	blx	r7
 80072e8:	3001      	adds	r0, #1
 80072ea:	f43f ae74 	beq.w	8006fd6 <_printf_float+0xbe>
 80072ee:	ee18 3a10 	vmov	r3, s16
 80072f2:	4652      	mov	r2, sl
 80072f4:	4631      	mov	r1, r6
 80072f6:	4628      	mov	r0, r5
 80072f8:	47b8      	blx	r7
 80072fa:	3001      	adds	r0, #1
 80072fc:	f43f ae6b 	beq.w	8006fd6 <_printf_float+0xbe>
 8007300:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007304:	2200      	movs	r2, #0
 8007306:	2300      	movs	r3, #0
 8007308:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800730c:	f7f9 fbfc 	bl	8000b08 <__aeabi_dcmpeq>
 8007310:	b9d8      	cbnz	r0, 800734a <_printf_float+0x432>
 8007312:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007316:	f108 0201 	add.w	r2, r8, #1
 800731a:	4631      	mov	r1, r6
 800731c:	4628      	mov	r0, r5
 800731e:	47b8      	blx	r7
 8007320:	3001      	adds	r0, #1
 8007322:	d10e      	bne.n	8007342 <_printf_float+0x42a>
 8007324:	e657      	b.n	8006fd6 <_printf_float+0xbe>
 8007326:	2301      	movs	r3, #1
 8007328:	4652      	mov	r2, sl
 800732a:	4631      	mov	r1, r6
 800732c:	4628      	mov	r0, r5
 800732e:	47b8      	blx	r7
 8007330:	3001      	adds	r0, #1
 8007332:	f43f ae50 	beq.w	8006fd6 <_printf_float+0xbe>
 8007336:	f108 0801 	add.w	r8, r8, #1
 800733a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800733c:	3b01      	subs	r3, #1
 800733e:	4543      	cmp	r3, r8
 8007340:	dcf1      	bgt.n	8007326 <_printf_float+0x40e>
 8007342:	464b      	mov	r3, r9
 8007344:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007348:	e6da      	b.n	8007100 <_printf_float+0x1e8>
 800734a:	f04f 0800 	mov.w	r8, #0
 800734e:	f104 0a1a 	add.w	sl, r4, #26
 8007352:	e7f2      	b.n	800733a <_printf_float+0x422>
 8007354:	2301      	movs	r3, #1
 8007356:	4642      	mov	r2, r8
 8007358:	e7df      	b.n	800731a <_printf_float+0x402>
 800735a:	2301      	movs	r3, #1
 800735c:	464a      	mov	r2, r9
 800735e:	4631      	mov	r1, r6
 8007360:	4628      	mov	r0, r5
 8007362:	47b8      	blx	r7
 8007364:	3001      	adds	r0, #1
 8007366:	f43f ae36 	beq.w	8006fd6 <_printf_float+0xbe>
 800736a:	f108 0801 	add.w	r8, r8, #1
 800736e:	68e3      	ldr	r3, [r4, #12]
 8007370:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007372:	1a5b      	subs	r3, r3, r1
 8007374:	4543      	cmp	r3, r8
 8007376:	dcf0      	bgt.n	800735a <_printf_float+0x442>
 8007378:	e6f8      	b.n	800716c <_printf_float+0x254>
 800737a:	f04f 0800 	mov.w	r8, #0
 800737e:	f104 0919 	add.w	r9, r4, #25
 8007382:	e7f4      	b.n	800736e <_printf_float+0x456>

08007384 <_printf_common>:
 8007384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007388:	4616      	mov	r6, r2
 800738a:	4699      	mov	r9, r3
 800738c:	688a      	ldr	r2, [r1, #8]
 800738e:	690b      	ldr	r3, [r1, #16]
 8007390:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007394:	4293      	cmp	r3, r2
 8007396:	bfb8      	it	lt
 8007398:	4613      	movlt	r3, r2
 800739a:	6033      	str	r3, [r6, #0]
 800739c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80073a0:	4607      	mov	r7, r0
 80073a2:	460c      	mov	r4, r1
 80073a4:	b10a      	cbz	r2, 80073aa <_printf_common+0x26>
 80073a6:	3301      	adds	r3, #1
 80073a8:	6033      	str	r3, [r6, #0]
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	0699      	lsls	r1, r3, #26
 80073ae:	bf42      	ittt	mi
 80073b0:	6833      	ldrmi	r3, [r6, #0]
 80073b2:	3302      	addmi	r3, #2
 80073b4:	6033      	strmi	r3, [r6, #0]
 80073b6:	6825      	ldr	r5, [r4, #0]
 80073b8:	f015 0506 	ands.w	r5, r5, #6
 80073bc:	d106      	bne.n	80073cc <_printf_common+0x48>
 80073be:	f104 0a19 	add.w	sl, r4, #25
 80073c2:	68e3      	ldr	r3, [r4, #12]
 80073c4:	6832      	ldr	r2, [r6, #0]
 80073c6:	1a9b      	subs	r3, r3, r2
 80073c8:	42ab      	cmp	r3, r5
 80073ca:	dc26      	bgt.n	800741a <_printf_common+0x96>
 80073cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80073d0:	1e13      	subs	r3, r2, #0
 80073d2:	6822      	ldr	r2, [r4, #0]
 80073d4:	bf18      	it	ne
 80073d6:	2301      	movne	r3, #1
 80073d8:	0692      	lsls	r2, r2, #26
 80073da:	d42b      	bmi.n	8007434 <_printf_common+0xb0>
 80073dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073e0:	4649      	mov	r1, r9
 80073e2:	4638      	mov	r0, r7
 80073e4:	47c0      	blx	r8
 80073e6:	3001      	adds	r0, #1
 80073e8:	d01e      	beq.n	8007428 <_printf_common+0xa4>
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	6922      	ldr	r2, [r4, #16]
 80073ee:	f003 0306 	and.w	r3, r3, #6
 80073f2:	2b04      	cmp	r3, #4
 80073f4:	bf02      	ittt	eq
 80073f6:	68e5      	ldreq	r5, [r4, #12]
 80073f8:	6833      	ldreq	r3, [r6, #0]
 80073fa:	1aed      	subeq	r5, r5, r3
 80073fc:	68a3      	ldr	r3, [r4, #8]
 80073fe:	bf0c      	ite	eq
 8007400:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007404:	2500      	movne	r5, #0
 8007406:	4293      	cmp	r3, r2
 8007408:	bfc4      	itt	gt
 800740a:	1a9b      	subgt	r3, r3, r2
 800740c:	18ed      	addgt	r5, r5, r3
 800740e:	2600      	movs	r6, #0
 8007410:	341a      	adds	r4, #26
 8007412:	42b5      	cmp	r5, r6
 8007414:	d11a      	bne.n	800744c <_printf_common+0xc8>
 8007416:	2000      	movs	r0, #0
 8007418:	e008      	b.n	800742c <_printf_common+0xa8>
 800741a:	2301      	movs	r3, #1
 800741c:	4652      	mov	r2, sl
 800741e:	4649      	mov	r1, r9
 8007420:	4638      	mov	r0, r7
 8007422:	47c0      	blx	r8
 8007424:	3001      	adds	r0, #1
 8007426:	d103      	bne.n	8007430 <_printf_common+0xac>
 8007428:	f04f 30ff 	mov.w	r0, #4294967295
 800742c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007430:	3501      	adds	r5, #1
 8007432:	e7c6      	b.n	80073c2 <_printf_common+0x3e>
 8007434:	18e1      	adds	r1, r4, r3
 8007436:	1c5a      	adds	r2, r3, #1
 8007438:	2030      	movs	r0, #48	; 0x30
 800743a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800743e:	4422      	add	r2, r4
 8007440:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007444:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007448:	3302      	adds	r3, #2
 800744a:	e7c7      	b.n	80073dc <_printf_common+0x58>
 800744c:	2301      	movs	r3, #1
 800744e:	4622      	mov	r2, r4
 8007450:	4649      	mov	r1, r9
 8007452:	4638      	mov	r0, r7
 8007454:	47c0      	blx	r8
 8007456:	3001      	adds	r0, #1
 8007458:	d0e6      	beq.n	8007428 <_printf_common+0xa4>
 800745a:	3601      	adds	r6, #1
 800745c:	e7d9      	b.n	8007412 <_printf_common+0x8e>
	...

08007460 <_printf_i>:
 8007460:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007464:	7e0f      	ldrb	r7, [r1, #24]
 8007466:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007468:	2f78      	cmp	r7, #120	; 0x78
 800746a:	4691      	mov	r9, r2
 800746c:	4680      	mov	r8, r0
 800746e:	460c      	mov	r4, r1
 8007470:	469a      	mov	sl, r3
 8007472:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007476:	d807      	bhi.n	8007488 <_printf_i+0x28>
 8007478:	2f62      	cmp	r7, #98	; 0x62
 800747a:	d80a      	bhi.n	8007492 <_printf_i+0x32>
 800747c:	2f00      	cmp	r7, #0
 800747e:	f000 80d4 	beq.w	800762a <_printf_i+0x1ca>
 8007482:	2f58      	cmp	r7, #88	; 0x58
 8007484:	f000 80c0 	beq.w	8007608 <_printf_i+0x1a8>
 8007488:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800748c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007490:	e03a      	b.n	8007508 <_printf_i+0xa8>
 8007492:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007496:	2b15      	cmp	r3, #21
 8007498:	d8f6      	bhi.n	8007488 <_printf_i+0x28>
 800749a:	a101      	add	r1, pc, #4	; (adr r1, 80074a0 <_printf_i+0x40>)
 800749c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074a0:	080074f9 	.word	0x080074f9
 80074a4:	0800750d 	.word	0x0800750d
 80074a8:	08007489 	.word	0x08007489
 80074ac:	08007489 	.word	0x08007489
 80074b0:	08007489 	.word	0x08007489
 80074b4:	08007489 	.word	0x08007489
 80074b8:	0800750d 	.word	0x0800750d
 80074bc:	08007489 	.word	0x08007489
 80074c0:	08007489 	.word	0x08007489
 80074c4:	08007489 	.word	0x08007489
 80074c8:	08007489 	.word	0x08007489
 80074cc:	08007611 	.word	0x08007611
 80074d0:	08007539 	.word	0x08007539
 80074d4:	080075cb 	.word	0x080075cb
 80074d8:	08007489 	.word	0x08007489
 80074dc:	08007489 	.word	0x08007489
 80074e0:	08007633 	.word	0x08007633
 80074e4:	08007489 	.word	0x08007489
 80074e8:	08007539 	.word	0x08007539
 80074ec:	08007489 	.word	0x08007489
 80074f0:	08007489 	.word	0x08007489
 80074f4:	080075d3 	.word	0x080075d3
 80074f8:	682b      	ldr	r3, [r5, #0]
 80074fa:	1d1a      	adds	r2, r3, #4
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	602a      	str	r2, [r5, #0]
 8007500:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007504:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007508:	2301      	movs	r3, #1
 800750a:	e09f      	b.n	800764c <_printf_i+0x1ec>
 800750c:	6820      	ldr	r0, [r4, #0]
 800750e:	682b      	ldr	r3, [r5, #0]
 8007510:	0607      	lsls	r7, r0, #24
 8007512:	f103 0104 	add.w	r1, r3, #4
 8007516:	6029      	str	r1, [r5, #0]
 8007518:	d501      	bpl.n	800751e <_printf_i+0xbe>
 800751a:	681e      	ldr	r6, [r3, #0]
 800751c:	e003      	b.n	8007526 <_printf_i+0xc6>
 800751e:	0646      	lsls	r6, r0, #25
 8007520:	d5fb      	bpl.n	800751a <_printf_i+0xba>
 8007522:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007526:	2e00      	cmp	r6, #0
 8007528:	da03      	bge.n	8007532 <_printf_i+0xd2>
 800752a:	232d      	movs	r3, #45	; 0x2d
 800752c:	4276      	negs	r6, r6
 800752e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007532:	485a      	ldr	r0, [pc, #360]	; (800769c <_printf_i+0x23c>)
 8007534:	230a      	movs	r3, #10
 8007536:	e012      	b.n	800755e <_printf_i+0xfe>
 8007538:	682b      	ldr	r3, [r5, #0]
 800753a:	6820      	ldr	r0, [r4, #0]
 800753c:	1d19      	adds	r1, r3, #4
 800753e:	6029      	str	r1, [r5, #0]
 8007540:	0605      	lsls	r5, r0, #24
 8007542:	d501      	bpl.n	8007548 <_printf_i+0xe8>
 8007544:	681e      	ldr	r6, [r3, #0]
 8007546:	e002      	b.n	800754e <_printf_i+0xee>
 8007548:	0641      	lsls	r1, r0, #25
 800754a:	d5fb      	bpl.n	8007544 <_printf_i+0xe4>
 800754c:	881e      	ldrh	r6, [r3, #0]
 800754e:	4853      	ldr	r0, [pc, #332]	; (800769c <_printf_i+0x23c>)
 8007550:	2f6f      	cmp	r7, #111	; 0x6f
 8007552:	bf0c      	ite	eq
 8007554:	2308      	moveq	r3, #8
 8007556:	230a      	movne	r3, #10
 8007558:	2100      	movs	r1, #0
 800755a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800755e:	6865      	ldr	r5, [r4, #4]
 8007560:	60a5      	str	r5, [r4, #8]
 8007562:	2d00      	cmp	r5, #0
 8007564:	bfa2      	ittt	ge
 8007566:	6821      	ldrge	r1, [r4, #0]
 8007568:	f021 0104 	bicge.w	r1, r1, #4
 800756c:	6021      	strge	r1, [r4, #0]
 800756e:	b90e      	cbnz	r6, 8007574 <_printf_i+0x114>
 8007570:	2d00      	cmp	r5, #0
 8007572:	d04b      	beq.n	800760c <_printf_i+0x1ac>
 8007574:	4615      	mov	r5, r2
 8007576:	fbb6 f1f3 	udiv	r1, r6, r3
 800757a:	fb03 6711 	mls	r7, r3, r1, r6
 800757e:	5dc7      	ldrb	r7, [r0, r7]
 8007580:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007584:	4637      	mov	r7, r6
 8007586:	42bb      	cmp	r3, r7
 8007588:	460e      	mov	r6, r1
 800758a:	d9f4      	bls.n	8007576 <_printf_i+0x116>
 800758c:	2b08      	cmp	r3, #8
 800758e:	d10b      	bne.n	80075a8 <_printf_i+0x148>
 8007590:	6823      	ldr	r3, [r4, #0]
 8007592:	07de      	lsls	r6, r3, #31
 8007594:	d508      	bpl.n	80075a8 <_printf_i+0x148>
 8007596:	6923      	ldr	r3, [r4, #16]
 8007598:	6861      	ldr	r1, [r4, #4]
 800759a:	4299      	cmp	r1, r3
 800759c:	bfde      	ittt	le
 800759e:	2330      	movle	r3, #48	; 0x30
 80075a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80075a8:	1b52      	subs	r2, r2, r5
 80075aa:	6122      	str	r2, [r4, #16]
 80075ac:	f8cd a000 	str.w	sl, [sp]
 80075b0:	464b      	mov	r3, r9
 80075b2:	aa03      	add	r2, sp, #12
 80075b4:	4621      	mov	r1, r4
 80075b6:	4640      	mov	r0, r8
 80075b8:	f7ff fee4 	bl	8007384 <_printf_common>
 80075bc:	3001      	adds	r0, #1
 80075be:	d14a      	bne.n	8007656 <_printf_i+0x1f6>
 80075c0:	f04f 30ff 	mov.w	r0, #4294967295
 80075c4:	b004      	add	sp, #16
 80075c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ca:	6823      	ldr	r3, [r4, #0]
 80075cc:	f043 0320 	orr.w	r3, r3, #32
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	4833      	ldr	r0, [pc, #204]	; (80076a0 <_printf_i+0x240>)
 80075d4:	2778      	movs	r7, #120	; 0x78
 80075d6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80075da:	6823      	ldr	r3, [r4, #0]
 80075dc:	6829      	ldr	r1, [r5, #0]
 80075de:	061f      	lsls	r7, r3, #24
 80075e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80075e4:	d402      	bmi.n	80075ec <_printf_i+0x18c>
 80075e6:	065f      	lsls	r7, r3, #25
 80075e8:	bf48      	it	mi
 80075ea:	b2b6      	uxthmi	r6, r6
 80075ec:	07df      	lsls	r7, r3, #31
 80075ee:	bf48      	it	mi
 80075f0:	f043 0320 	orrmi.w	r3, r3, #32
 80075f4:	6029      	str	r1, [r5, #0]
 80075f6:	bf48      	it	mi
 80075f8:	6023      	strmi	r3, [r4, #0]
 80075fa:	b91e      	cbnz	r6, 8007604 <_printf_i+0x1a4>
 80075fc:	6823      	ldr	r3, [r4, #0]
 80075fe:	f023 0320 	bic.w	r3, r3, #32
 8007602:	6023      	str	r3, [r4, #0]
 8007604:	2310      	movs	r3, #16
 8007606:	e7a7      	b.n	8007558 <_printf_i+0xf8>
 8007608:	4824      	ldr	r0, [pc, #144]	; (800769c <_printf_i+0x23c>)
 800760a:	e7e4      	b.n	80075d6 <_printf_i+0x176>
 800760c:	4615      	mov	r5, r2
 800760e:	e7bd      	b.n	800758c <_printf_i+0x12c>
 8007610:	682b      	ldr	r3, [r5, #0]
 8007612:	6826      	ldr	r6, [r4, #0]
 8007614:	6961      	ldr	r1, [r4, #20]
 8007616:	1d18      	adds	r0, r3, #4
 8007618:	6028      	str	r0, [r5, #0]
 800761a:	0635      	lsls	r5, r6, #24
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	d501      	bpl.n	8007624 <_printf_i+0x1c4>
 8007620:	6019      	str	r1, [r3, #0]
 8007622:	e002      	b.n	800762a <_printf_i+0x1ca>
 8007624:	0670      	lsls	r0, r6, #25
 8007626:	d5fb      	bpl.n	8007620 <_printf_i+0x1c0>
 8007628:	8019      	strh	r1, [r3, #0]
 800762a:	2300      	movs	r3, #0
 800762c:	6123      	str	r3, [r4, #16]
 800762e:	4615      	mov	r5, r2
 8007630:	e7bc      	b.n	80075ac <_printf_i+0x14c>
 8007632:	682b      	ldr	r3, [r5, #0]
 8007634:	1d1a      	adds	r2, r3, #4
 8007636:	602a      	str	r2, [r5, #0]
 8007638:	681d      	ldr	r5, [r3, #0]
 800763a:	6862      	ldr	r2, [r4, #4]
 800763c:	2100      	movs	r1, #0
 800763e:	4628      	mov	r0, r5
 8007640:	f7f8 fde6 	bl	8000210 <memchr>
 8007644:	b108      	cbz	r0, 800764a <_printf_i+0x1ea>
 8007646:	1b40      	subs	r0, r0, r5
 8007648:	6060      	str	r0, [r4, #4]
 800764a:	6863      	ldr	r3, [r4, #4]
 800764c:	6123      	str	r3, [r4, #16]
 800764e:	2300      	movs	r3, #0
 8007650:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007654:	e7aa      	b.n	80075ac <_printf_i+0x14c>
 8007656:	6923      	ldr	r3, [r4, #16]
 8007658:	462a      	mov	r2, r5
 800765a:	4649      	mov	r1, r9
 800765c:	4640      	mov	r0, r8
 800765e:	47d0      	blx	sl
 8007660:	3001      	adds	r0, #1
 8007662:	d0ad      	beq.n	80075c0 <_printf_i+0x160>
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	079b      	lsls	r3, r3, #30
 8007668:	d413      	bmi.n	8007692 <_printf_i+0x232>
 800766a:	68e0      	ldr	r0, [r4, #12]
 800766c:	9b03      	ldr	r3, [sp, #12]
 800766e:	4298      	cmp	r0, r3
 8007670:	bfb8      	it	lt
 8007672:	4618      	movlt	r0, r3
 8007674:	e7a6      	b.n	80075c4 <_printf_i+0x164>
 8007676:	2301      	movs	r3, #1
 8007678:	4632      	mov	r2, r6
 800767a:	4649      	mov	r1, r9
 800767c:	4640      	mov	r0, r8
 800767e:	47d0      	blx	sl
 8007680:	3001      	adds	r0, #1
 8007682:	d09d      	beq.n	80075c0 <_printf_i+0x160>
 8007684:	3501      	adds	r5, #1
 8007686:	68e3      	ldr	r3, [r4, #12]
 8007688:	9903      	ldr	r1, [sp, #12]
 800768a:	1a5b      	subs	r3, r3, r1
 800768c:	42ab      	cmp	r3, r5
 800768e:	dcf2      	bgt.n	8007676 <_printf_i+0x216>
 8007690:	e7eb      	b.n	800766a <_printf_i+0x20a>
 8007692:	2500      	movs	r5, #0
 8007694:	f104 0619 	add.w	r6, r4, #25
 8007698:	e7f5      	b.n	8007686 <_printf_i+0x226>
 800769a:	bf00      	nop
 800769c:	08009faa 	.word	0x08009faa
 80076a0:	08009fbb 	.word	0x08009fbb

080076a4 <std>:
 80076a4:	2300      	movs	r3, #0
 80076a6:	b510      	push	{r4, lr}
 80076a8:	4604      	mov	r4, r0
 80076aa:	e9c0 3300 	strd	r3, r3, [r0]
 80076ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076b2:	6083      	str	r3, [r0, #8]
 80076b4:	8181      	strh	r1, [r0, #12]
 80076b6:	6643      	str	r3, [r0, #100]	; 0x64
 80076b8:	81c2      	strh	r2, [r0, #14]
 80076ba:	6183      	str	r3, [r0, #24]
 80076bc:	4619      	mov	r1, r3
 80076be:	2208      	movs	r2, #8
 80076c0:	305c      	adds	r0, #92	; 0x5c
 80076c2:	f000 f9f7 	bl	8007ab4 <memset>
 80076c6:	4b0d      	ldr	r3, [pc, #52]	; (80076fc <std+0x58>)
 80076c8:	6263      	str	r3, [r4, #36]	; 0x24
 80076ca:	4b0d      	ldr	r3, [pc, #52]	; (8007700 <std+0x5c>)
 80076cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80076ce:	4b0d      	ldr	r3, [pc, #52]	; (8007704 <std+0x60>)
 80076d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80076d2:	4b0d      	ldr	r3, [pc, #52]	; (8007708 <std+0x64>)
 80076d4:	6323      	str	r3, [r4, #48]	; 0x30
 80076d6:	4b0d      	ldr	r3, [pc, #52]	; (800770c <std+0x68>)
 80076d8:	6224      	str	r4, [r4, #32]
 80076da:	429c      	cmp	r4, r3
 80076dc:	d006      	beq.n	80076ec <std+0x48>
 80076de:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80076e2:	4294      	cmp	r4, r2
 80076e4:	d002      	beq.n	80076ec <std+0x48>
 80076e6:	33d0      	adds	r3, #208	; 0xd0
 80076e8:	429c      	cmp	r4, r3
 80076ea:	d105      	bne.n	80076f8 <std+0x54>
 80076ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80076f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076f4:	f000 ba5a 	b.w	8007bac <__retarget_lock_init_recursive>
 80076f8:	bd10      	pop	{r4, pc}
 80076fa:	bf00      	nop
 80076fc:	08007905 	.word	0x08007905
 8007700:	08007927 	.word	0x08007927
 8007704:	0800795f 	.word	0x0800795f
 8007708:	08007983 	.word	0x08007983
 800770c:	20000454 	.word	0x20000454

08007710 <stdio_exit_handler>:
 8007710:	4a02      	ldr	r2, [pc, #8]	; (800771c <stdio_exit_handler+0xc>)
 8007712:	4903      	ldr	r1, [pc, #12]	; (8007720 <stdio_exit_handler+0x10>)
 8007714:	4803      	ldr	r0, [pc, #12]	; (8007724 <stdio_exit_handler+0x14>)
 8007716:	f000 b869 	b.w	80077ec <_fwalk_sglue>
 800771a:	bf00      	nop
 800771c:	2000009c 	.word	0x2000009c
 8007720:	08009539 	.word	0x08009539
 8007724:	200000a8 	.word	0x200000a8

08007728 <cleanup_stdio>:
 8007728:	6841      	ldr	r1, [r0, #4]
 800772a:	4b0c      	ldr	r3, [pc, #48]	; (800775c <cleanup_stdio+0x34>)
 800772c:	4299      	cmp	r1, r3
 800772e:	b510      	push	{r4, lr}
 8007730:	4604      	mov	r4, r0
 8007732:	d001      	beq.n	8007738 <cleanup_stdio+0x10>
 8007734:	f001 ff00 	bl	8009538 <_fflush_r>
 8007738:	68a1      	ldr	r1, [r4, #8]
 800773a:	4b09      	ldr	r3, [pc, #36]	; (8007760 <cleanup_stdio+0x38>)
 800773c:	4299      	cmp	r1, r3
 800773e:	d002      	beq.n	8007746 <cleanup_stdio+0x1e>
 8007740:	4620      	mov	r0, r4
 8007742:	f001 fef9 	bl	8009538 <_fflush_r>
 8007746:	68e1      	ldr	r1, [r4, #12]
 8007748:	4b06      	ldr	r3, [pc, #24]	; (8007764 <cleanup_stdio+0x3c>)
 800774a:	4299      	cmp	r1, r3
 800774c:	d004      	beq.n	8007758 <cleanup_stdio+0x30>
 800774e:	4620      	mov	r0, r4
 8007750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007754:	f001 bef0 	b.w	8009538 <_fflush_r>
 8007758:	bd10      	pop	{r4, pc}
 800775a:	bf00      	nop
 800775c:	20000454 	.word	0x20000454
 8007760:	200004bc 	.word	0x200004bc
 8007764:	20000524 	.word	0x20000524

08007768 <global_stdio_init.part.0>:
 8007768:	b510      	push	{r4, lr}
 800776a:	4b0b      	ldr	r3, [pc, #44]	; (8007798 <global_stdio_init.part.0+0x30>)
 800776c:	4c0b      	ldr	r4, [pc, #44]	; (800779c <global_stdio_init.part.0+0x34>)
 800776e:	4a0c      	ldr	r2, [pc, #48]	; (80077a0 <global_stdio_init.part.0+0x38>)
 8007770:	601a      	str	r2, [r3, #0]
 8007772:	4620      	mov	r0, r4
 8007774:	2200      	movs	r2, #0
 8007776:	2104      	movs	r1, #4
 8007778:	f7ff ff94 	bl	80076a4 <std>
 800777c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007780:	2201      	movs	r2, #1
 8007782:	2109      	movs	r1, #9
 8007784:	f7ff ff8e 	bl	80076a4 <std>
 8007788:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800778c:	2202      	movs	r2, #2
 800778e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007792:	2112      	movs	r1, #18
 8007794:	f7ff bf86 	b.w	80076a4 <std>
 8007798:	2000058c 	.word	0x2000058c
 800779c:	20000454 	.word	0x20000454
 80077a0:	08007711 	.word	0x08007711

080077a4 <__sfp_lock_acquire>:
 80077a4:	4801      	ldr	r0, [pc, #4]	; (80077ac <__sfp_lock_acquire+0x8>)
 80077a6:	f000 ba02 	b.w	8007bae <__retarget_lock_acquire_recursive>
 80077aa:	bf00      	nop
 80077ac:	20000595 	.word	0x20000595

080077b0 <__sfp_lock_release>:
 80077b0:	4801      	ldr	r0, [pc, #4]	; (80077b8 <__sfp_lock_release+0x8>)
 80077b2:	f000 b9fd 	b.w	8007bb0 <__retarget_lock_release_recursive>
 80077b6:	bf00      	nop
 80077b8:	20000595 	.word	0x20000595

080077bc <__sinit>:
 80077bc:	b510      	push	{r4, lr}
 80077be:	4604      	mov	r4, r0
 80077c0:	f7ff fff0 	bl	80077a4 <__sfp_lock_acquire>
 80077c4:	6a23      	ldr	r3, [r4, #32]
 80077c6:	b11b      	cbz	r3, 80077d0 <__sinit+0x14>
 80077c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077cc:	f7ff bff0 	b.w	80077b0 <__sfp_lock_release>
 80077d0:	4b04      	ldr	r3, [pc, #16]	; (80077e4 <__sinit+0x28>)
 80077d2:	6223      	str	r3, [r4, #32]
 80077d4:	4b04      	ldr	r3, [pc, #16]	; (80077e8 <__sinit+0x2c>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1f5      	bne.n	80077c8 <__sinit+0xc>
 80077dc:	f7ff ffc4 	bl	8007768 <global_stdio_init.part.0>
 80077e0:	e7f2      	b.n	80077c8 <__sinit+0xc>
 80077e2:	bf00      	nop
 80077e4:	08007729 	.word	0x08007729
 80077e8:	2000058c 	.word	0x2000058c

080077ec <_fwalk_sglue>:
 80077ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077f0:	4607      	mov	r7, r0
 80077f2:	4688      	mov	r8, r1
 80077f4:	4614      	mov	r4, r2
 80077f6:	2600      	movs	r6, #0
 80077f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077fc:	f1b9 0901 	subs.w	r9, r9, #1
 8007800:	d505      	bpl.n	800780e <_fwalk_sglue+0x22>
 8007802:	6824      	ldr	r4, [r4, #0]
 8007804:	2c00      	cmp	r4, #0
 8007806:	d1f7      	bne.n	80077f8 <_fwalk_sglue+0xc>
 8007808:	4630      	mov	r0, r6
 800780a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800780e:	89ab      	ldrh	r3, [r5, #12]
 8007810:	2b01      	cmp	r3, #1
 8007812:	d907      	bls.n	8007824 <_fwalk_sglue+0x38>
 8007814:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007818:	3301      	adds	r3, #1
 800781a:	d003      	beq.n	8007824 <_fwalk_sglue+0x38>
 800781c:	4629      	mov	r1, r5
 800781e:	4638      	mov	r0, r7
 8007820:	47c0      	blx	r8
 8007822:	4306      	orrs	r6, r0
 8007824:	3568      	adds	r5, #104	; 0x68
 8007826:	e7e9      	b.n	80077fc <_fwalk_sglue+0x10>

08007828 <iprintf>:
 8007828:	b40f      	push	{r0, r1, r2, r3}
 800782a:	b507      	push	{r0, r1, r2, lr}
 800782c:	4906      	ldr	r1, [pc, #24]	; (8007848 <iprintf+0x20>)
 800782e:	ab04      	add	r3, sp, #16
 8007830:	6808      	ldr	r0, [r1, #0]
 8007832:	f853 2b04 	ldr.w	r2, [r3], #4
 8007836:	6881      	ldr	r1, [r0, #8]
 8007838:	9301      	str	r3, [sp, #4]
 800783a:	f001 fcdd 	bl	80091f8 <_vfiprintf_r>
 800783e:	b003      	add	sp, #12
 8007840:	f85d eb04 	ldr.w	lr, [sp], #4
 8007844:	b004      	add	sp, #16
 8007846:	4770      	bx	lr
 8007848:	200000f4 	.word	0x200000f4

0800784c <_puts_r>:
 800784c:	6a03      	ldr	r3, [r0, #32]
 800784e:	b570      	push	{r4, r5, r6, lr}
 8007850:	6884      	ldr	r4, [r0, #8]
 8007852:	4605      	mov	r5, r0
 8007854:	460e      	mov	r6, r1
 8007856:	b90b      	cbnz	r3, 800785c <_puts_r+0x10>
 8007858:	f7ff ffb0 	bl	80077bc <__sinit>
 800785c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800785e:	07db      	lsls	r3, r3, #31
 8007860:	d405      	bmi.n	800786e <_puts_r+0x22>
 8007862:	89a3      	ldrh	r3, [r4, #12]
 8007864:	0598      	lsls	r0, r3, #22
 8007866:	d402      	bmi.n	800786e <_puts_r+0x22>
 8007868:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800786a:	f000 f9a0 	bl	8007bae <__retarget_lock_acquire_recursive>
 800786e:	89a3      	ldrh	r3, [r4, #12]
 8007870:	0719      	lsls	r1, r3, #28
 8007872:	d513      	bpl.n	800789c <_puts_r+0x50>
 8007874:	6923      	ldr	r3, [r4, #16]
 8007876:	b18b      	cbz	r3, 800789c <_puts_r+0x50>
 8007878:	3e01      	subs	r6, #1
 800787a:	68a3      	ldr	r3, [r4, #8]
 800787c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007880:	3b01      	subs	r3, #1
 8007882:	60a3      	str	r3, [r4, #8]
 8007884:	b9e9      	cbnz	r1, 80078c2 <_puts_r+0x76>
 8007886:	2b00      	cmp	r3, #0
 8007888:	da2e      	bge.n	80078e8 <_puts_r+0x9c>
 800788a:	4622      	mov	r2, r4
 800788c:	210a      	movs	r1, #10
 800788e:	4628      	mov	r0, r5
 8007890:	f000 f87b 	bl	800798a <__swbuf_r>
 8007894:	3001      	adds	r0, #1
 8007896:	d007      	beq.n	80078a8 <_puts_r+0x5c>
 8007898:	250a      	movs	r5, #10
 800789a:	e007      	b.n	80078ac <_puts_r+0x60>
 800789c:	4621      	mov	r1, r4
 800789e:	4628      	mov	r0, r5
 80078a0:	f000 f8b0 	bl	8007a04 <__swsetup_r>
 80078a4:	2800      	cmp	r0, #0
 80078a6:	d0e7      	beq.n	8007878 <_puts_r+0x2c>
 80078a8:	f04f 35ff 	mov.w	r5, #4294967295
 80078ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078ae:	07da      	lsls	r2, r3, #31
 80078b0:	d405      	bmi.n	80078be <_puts_r+0x72>
 80078b2:	89a3      	ldrh	r3, [r4, #12]
 80078b4:	059b      	lsls	r3, r3, #22
 80078b6:	d402      	bmi.n	80078be <_puts_r+0x72>
 80078b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078ba:	f000 f979 	bl	8007bb0 <__retarget_lock_release_recursive>
 80078be:	4628      	mov	r0, r5
 80078c0:	bd70      	pop	{r4, r5, r6, pc}
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	da04      	bge.n	80078d0 <_puts_r+0x84>
 80078c6:	69a2      	ldr	r2, [r4, #24]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	dc06      	bgt.n	80078da <_puts_r+0x8e>
 80078cc:	290a      	cmp	r1, #10
 80078ce:	d004      	beq.n	80078da <_puts_r+0x8e>
 80078d0:	6823      	ldr	r3, [r4, #0]
 80078d2:	1c5a      	adds	r2, r3, #1
 80078d4:	6022      	str	r2, [r4, #0]
 80078d6:	7019      	strb	r1, [r3, #0]
 80078d8:	e7cf      	b.n	800787a <_puts_r+0x2e>
 80078da:	4622      	mov	r2, r4
 80078dc:	4628      	mov	r0, r5
 80078de:	f000 f854 	bl	800798a <__swbuf_r>
 80078e2:	3001      	adds	r0, #1
 80078e4:	d1c9      	bne.n	800787a <_puts_r+0x2e>
 80078e6:	e7df      	b.n	80078a8 <_puts_r+0x5c>
 80078e8:	6823      	ldr	r3, [r4, #0]
 80078ea:	250a      	movs	r5, #10
 80078ec:	1c5a      	adds	r2, r3, #1
 80078ee:	6022      	str	r2, [r4, #0]
 80078f0:	701d      	strb	r5, [r3, #0]
 80078f2:	e7db      	b.n	80078ac <_puts_r+0x60>

080078f4 <puts>:
 80078f4:	4b02      	ldr	r3, [pc, #8]	; (8007900 <puts+0xc>)
 80078f6:	4601      	mov	r1, r0
 80078f8:	6818      	ldr	r0, [r3, #0]
 80078fa:	f7ff bfa7 	b.w	800784c <_puts_r>
 80078fe:	bf00      	nop
 8007900:	200000f4 	.word	0x200000f4

08007904 <__sread>:
 8007904:	b510      	push	{r4, lr}
 8007906:	460c      	mov	r4, r1
 8007908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800790c:	f000 f900 	bl	8007b10 <_read_r>
 8007910:	2800      	cmp	r0, #0
 8007912:	bfab      	itete	ge
 8007914:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007916:	89a3      	ldrhlt	r3, [r4, #12]
 8007918:	181b      	addge	r3, r3, r0
 800791a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800791e:	bfac      	ite	ge
 8007920:	6563      	strge	r3, [r4, #84]	; 0x54
 8007922:	81a3      	strhlt	r3, [r4, #12]
 8007924:	bd10      	pop	{r4, pc}

08007926 <__swrite>:
 8007926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800792a:	461f      	mov	r7, r3
 800792c:	898b      	ldrh	r3, [r1, #12]
 800792e:	05db      	lsls	r3, r3, #23
 8007930:	4605      	mov	r5, r0
 8007932:	460c      	mov	r4, r1
 8007934:	4616      	mov	r6, r2
 8007936:	d505      	bpl.n	8007944 <__swrite+0x1e>
 8007938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800793c:	2302      	movs	r3, #2
 800793e:	2200      	movs	r2, #0
 8007940:	f000 f8d4 	bl	8007aec <_lseek_r>
 8007944:	89a3      	ldrh	r3, [r4, #12]
 8007946:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800794a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800794e:	81a3      	strh	r3, [r4, #12]
 8007950:	4632      	mov	r2, r6
 8007952:	463b      	mov	r3, r7
 8007954:	4628      	mov	r0, r5
 8007956:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800795a:	f000 b8eb 	b.w	8007b34 <_write_r>

0800795e <__sseek>:
 800795e:	b510      	push	{r4, lr}
 8007960:	460c      	mov	r4, r1
 8007962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007966:	f000 f8c1 	bl	8007aec <_lseek_r>
 800796a:	1c43      	adds	r3, r0, #1
 800796c:	89a3      	ldrh	r3, [r4, #12]
 800796e:	bf15      	itete	ne
 8007970:	6560      	strne	r0, [r4, #84]	; 0x54
 8007972:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007976:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800797a:	81a3      	strheq	r3, [r4, #12]
 800797c:	bf18      	it	ne
 800797e:	81a3      	strhne	r3, [r4, #12]
 8007980:	bd10      	pop	{r4, pc}

08007982 <__sclose>:
 8007982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007986:	f000 b8a1 	b.w	8007acc <_close_r>

0800798a <__swbuf_r>:
 800798a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800798c:	460e      	mov	r6, r1
 800798e:	4614      	mov	r4, r2
 8007990:	4605      	mov	r5, r0
 8007992:	b118      	cbz	r0, 800799c <__swbuf_r+0x12>
 8007994:	6a03      	ldr	r3, [r0, #32]
 8007996:	b90b      	cbnz	r3, 800799c <__swbuf_r+0x12>
 8007998:	f7ff ff10 	bl	80077bc <__sinit>
 800799c:	69a3      	ldr	r3, [r4, #24]
 800799e:	60a3      	str	r3, [r4, #8]
 80079a0:	89a3      	ldrh	r3, [r4, #12]
 80079a2:	071a      	lsls	r2, r3, #28
 80079a4:	d525      	bpl.n	80079f2 <__swbuf_r+0x68>
 80079a6:	6923      	ldr	r3, [r4, #16]
 80079a8:	b31b      	cbz	r3, 80079f2 <__swbuf_r+0x68>
 80079aa:	6823      	ldr	r3, [r4, #0]
 80079ac:	6922      	ldr	r2, [r4, #16]
 80079ae:	1a98      	subs	r0, r3, r2
 80079b0:	6963      	ldr	r3, [r4, #20]
 80079b2:	b2f6      	uxtb	r6, r6
 80079b4:	4283      	cmp	r3, r0
 80079b6:	4637      	mov	r7, r6
 80079b8:	dc04      	bgt.n	80079c4 <__swbuf_r+0x3a>
 80079ba:	4621      	mov	r1, r4
 80079bc:	4628      	mov	r0, r5
 80079be:	f001 fdbb 	bl	8009538 <_fflush_r>
 80079c2:	b9e0      	cbnz	r0, 80079fe <__swbuf_r+0x74>
 80079c4:	68a3      	ldr	r3, [r4, #8]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	60a3      	str	r3, [r4, #8]
 80079ca:	6823      	ldr	r3, [r4, #0]
 80079cc:	1c5a      	adds	r2, r3, #1
 80079ce:	6022      	str	r2, [r4, #0]
 80079d0:	701e      	strb	r6, [r3, #0]
 80079d2:	6962      	ldr	r2, [r4, #20]
 80079d4:	1c43      	adds	r3, r0, #1
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d004      	beq.n	80079e4 <__swbuf_r+0x5a>
 80079da:	89a3      	ldrh	r3, [r4, #12]
 80079dc:	07db      	lsls	r3, r3, #31
 80079de:	d506      	bpl.n	80079ee <__swbuf_r+0x64>
 80079e0:	2e0a      	cmp	r6, #10
 80079e2:	d104      	bne.n	80079ee <__swbuf_r+0x64>
 80079e4:	4621      	mov	r1, r4
 80079e6:	4628      	mov	r0, r5
 80079e8:	f001 fda6 	bl	8009538 <_fflush_r>
 80079ec:	b938      	cbnz	r0, 80079fe <__swbuf_r+0x74>
 80079ee:	4638      	mov	r0, r7
 80079f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079f2:	4621      	mov	r1, r4
 80079f4:	4628      	mov	r0, r5
 80079f6:	f000 f805 	bl	8007a04 <__swsetup_r>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	d0d5      	beq.n	80079aa <__swbuf_r+0x20>
 80079fe:	f04f 37ff 	mov.w	r7, #4294967295
 8007a02:	e7f4      	b.n	80079ee <__swbuf_r+0x64>

08007a04 <__swsetup_r>:
 8007a04:	b538      	push	{r3, r4, r5, lr}
 8007a06:	4b2a      	ldr	r3, [pc, #168]	; (8007ab0 <__swsetup_r+0xac>)
 8007a08:	4605      	mov	r5, r0
 8007a0a:	6818      	ldr	r0, [r3, #0]
 8007a0c:	460c      	mov	r4, r1
 8007a0e:	b118      	cbz	r0, 8007a18 <__swsetup_r+0x14>
 8007a10:	6a03      	ldr	r3, [r0, #32]
 8007a12:	b90b      	cbnz	r3, 8007a18 <__swsetup_r+0x14>
 8007a14:	f7ff fed2 	bl	80077bc <__sinit>
 8007a18:	89a3      	ldrh	r3, [r4, #12]
 8007a1a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a1e:	0718      	lsls	r0, r3, #28
 8007a20:	d422      	bmi.n	8007a68 <__swsetup_r+0x64>
 8007a22:	06d9      	lsls	r1, r3, #27
 8007a24:	d407      	bmi.n	8007a36 <__swsetup_r+0x32>
 8007a26:	2309      	movs	r3, #9
 8007a28:	602b      	str	r3, [r5, #0]
 8007a2a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007a2e:	81a3      	strh	r3, [r4, #12]
 8007a30:	f04f 30ff 	mov.w	r0, #4294967295
 8007a34:	e034      	b.n	8007aa0 <__swsetup_r+0x9c>
 8007a36:	0758      	lsls	r0, r3, #29
 8007a38:	d512      	bpl.n	8007a60 <__swsetup_r+0x5c>
 8007a3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a3c:	b141      	cbz	r1, 8007a50 <__swsetup_r+0x4c>
 8007a3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a42:	4299      	cmp	r1, r3
 8007a44:	d002      	beq.n	8007a4c <__swsetup_r+0x48>
 8007a46:	4628      	mov	r0, r5
 8007a48:	f000 ff30 	bl	80088ac <_free_r>
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	6363      	str	r3, [r4, #52]	; 0x34
 8007a50:	89a3      	ldrh	r3, [r4, #12]
 8007a52:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a56:	81a3      	strh	r3, [r4, #12]
 8007a58:	2300      	movs	r3, #0
 8007a5a:	6063      	str	r3, [r4, #4]
 8007a5c:	6923      	ldr	r3, [r4, #16]
 8007a5e:	6023      	str	r3, [r4, #0]
 8007a60:	89a3      	ldrh	r3, [r4, #12]
 8007a62:	f043 0308 	orr.w	r3, r3, #8
 8007a66:	81a3      	strh	r3, [r4, #12]
 8007a68:	6923      	ldr	r3, [r4, #16]
 8007a6a:	b94b      	cbnz	r3, 8007a80 <__swsetup_r+0x7c>
 8007a6c:	89a3      	ldrh	r3, [r4, #12]
 8007a6e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007a72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a76:	d003      	beq.n	8007a80 <__swsetup_r+0x7c>
 8007a78:	4621      	mov	r1, r4
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	f001 fdaa 	bl	80095d4 <__smakebuf_r>
 8007a80:	89a0      	ldrh	r0, [r4, #12]
 8007a82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a86:	f010 0301 	ands.w	r3, r0, #1
 8007a8a:	d00a      	beq.n	8007aa2 <__swsetup_r+0x9e>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	60a3      	str	r3, [r4, #8]
 8007a90:	6963      	ldr	r3, [r4, #20]
 8007a92:	425b      	negs	r3, r3
 8007a94:	61a3      	str	r3, [r4, #24]
 8007a96:	6923      	ldr	r3, [r4, #16]
 8007a98:	b943      	cbnz	r3, 8007aac <__swsetup_r+0xa8>
 8007a9a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007a9e:	d1c4      	bne.n	8007a2a <__swsetup_r+0x26>
 8007aa0:	bd38      	pop	{r3, r4, r5, pc}
 8007aa2:	0781      	lsls	r1, r0, #30
 8007aa4:	bf58      	it	pl
 8007aa6:	6963      	ldrpl	r3, [r4, #20]
 8007aa8:	60a3      	str	r3, [r4, #8]
 8007aaa:	e7f4      	b.n	8007a96 <__swsetup_r+0x92>
 8007aac:	2000      	movs	r0, #0
 8007aae:	e7f7      	b.n	8007aa0 <__swsetup_r+0x9c>
 8007ab0:	200000f4 	.word	0x200000f4

08007ab4 <memset>:
 8007ab4:	4402      	add	r2, r0
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d100      	bne.n	8007abe <memset+0xa>
 8007abc:	4770      	bx	lr
 8007abe:	f803 1b01 	strb.w	r1, [r3], #1
 8007ac2:	e7f9      	b.n	8007ab8 <memset+0x4>

08007ac4 <_localeconv_r>:
 8007ac4:	4800      	ldr	r0, [pc, #0]	; (8007ac8 <_localeconv_r+0x4>)
 8007ac6:	4770      	bx	lr
 8007ac8:	200001e8 	.word	0x200001e8

08007acc <_close_r>:
 8007acc:	b538      	push	{r3, r4, r5, lr}
 8007ace:	4d06      	ldr	r5, [pc, #24]	; (8007ae8 <_close_r+0x1c>)
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	4604      	mov	r4, r0
 8007ad4:	4608      	mov	r0, r1
 8007ad6:	602b      	str	r3, [r5, #0]
 8007ad8:	f7fa fb7d 	bl	80021d6 <_close>
 8007adc:	1c43      	adds	r3, r0, #1
 8007ade:	d102      	bne.n	8007ae6 <_close_r+0x1a>
 8007ae0:	682b      	ldr	r3, [r5, #0]
 8007ae2:	b103      	cbz	r3, 8007ae6 <_close_r+0x1a>
 8007ae4:	6023      	str	r3, [r4, #0]
 8007ae6:	bd38      	pop	{r3, r4, r5, pc}
 8007ae8:	20000590 	.word	0x20000590

08007aec <_lseek_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	4d07      	ldr	r5, [pc, #28]	; (8007b0c <_lseek_r+0x20>)
 8007af0:	4604      	mov	r4, r0
 8007af2:	4608      	mov	r0, r1
 8007af4:	4611      	mov	r1, r2
 8007af6:	2200      	movs	r2, #0
 8007af8:	602a      	str	r2, [r5, #0]
 8007afa:	461a      	mov	r2, r3
 8007afc:	f7fa fb92 	bl	8002224 <_lseek>
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	d102      	bne.n	8007b0a <_lseek_r+0x1e>
 8007b04:	682b      	ldr	r3, [r5, #0]
 8007b06:	b103      	cbz	r3, 8007b0a <_lseek_r+0x1e>
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	20000590 	.word	0x20000590

08007b10 <_read_r>:
 8007b10:	b538      	push	{r3, r4, r5, lr}
 8007b12:	4d07      	ldr	r5, [pc, #28]	; (8007b30 <_read_r+0x20>)
 8007b14:	4604      	mov	r4, r0
 8007b16:	4608      	mov	r0, r1
 8007b18:	4611      	mov	r1, r2
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	602a      	str	r2, [r5, #0]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	f7fa fb3c 	bl	800219c <_read>
 8007b24:	1c43      	adds	r3, r0, #1
 8007b26:	d102      	bne.n	8007b2e <_read_r+0x1e>
 8007b28:	682b      	ldr	r3, [r5, #0]
 8007b2a:	b103      	cbz	r3, 8007b2e <_read_r+0x1e>
 8007b2c:	6023      	str	r3, [r4, #0]
 8007b2e:	bd38      	pop	{r3, r4, r5, pc}
 8007b30:	20000590 	.word	0x20000590

08007b34 <_write_r>:
 8007b34:	b538      	push	{r3, r4, r5, lr}
 8007b36:	4d07      	ldr	r5, [pc, #28]	; (8007b54 <_write_r+0x20>)
 8007b38:	4604      	mov	r4, r0
 8007b3a:	4608      	mov	r0, r1
 8007b3c:	4611      	mov	r1, r2
 8007b3e:	2200      	movs	r2, #0
 8007b40:	602a      	str	r2, [r5, #0]
 8007b42:	461a      	mov	r2, r3
 8007b44:	f7f9 f9ee 	bl	8000f24 <_write>
 8007b48:	1c43      	adds	r3, r0, #1
 8007b4a:	d102      	bne.n	8007b52 <_write_r+0x1e>
 8007b4c:	682b      	ldr	r3, [r5, #0]
 8007b4e:	b103      	cbz	r3, 8007b52 <_write_r+0x1e>
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	bd38      	pop	{r3, r4, r5, pc}
 8007b54:	20000590 	.word	0x20000590

08007b58 <__errno>:
 8007b58:	4b01      	ldr	r3, [pc, #4]	; (8007b60 <__errno+0x8>)
 8007b5a:	6818      	ldr	r0, [r3, #0]
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	200000f4 	.word	0x200000f4

08007b64 <__libc_init_array>:
 8007b64:	b570      	push	{r4, r5, r6, lr}
 8007b66:	4d0d      	ldr	r5, [pc, #52]	; (8007b9c <__libc_init_array+0x38>)
 8007b68:	4c0d      	ldr	r4, [pc, #52]	; (8007ba0 <__libc_init_array+0x3c>)
 8007b6a:	1b64      	subs	r4, r4, r5
 8007b6c:	10a4      	asrs	r4, r4, #2
 8007b6e:	2600      	movs	r6, #0
 8007b70:	42a6      	cmp	r6, r4
 8007b72:	d109      	bne.n	8007b88 <__libc_init_array+0x24>
 8007b74:	4d0b      	ldr	r5, [pc, #44]	; (8007ba4 <__libc_init_array+0x40>)
 8007b76:	4c0c      	ldr	r4, [pc, #48]	; (8007ba8 <__libc_init_array+0x44>)
 8007b78:	f002 f9d4 	bl	8009f24 <_init>
 8007b7c:	1b64      	subs	r4, r4, r5
 8007b7e:	10a4      	asrs	r4, r4, #2
 8007b80:	2600      	movs	r6, #0
 8007b82:	42a6      	cmp	r6, r4
 8007b84:	d105      	bne.n	8007b92 <__libc_init_array+0x2e>
 8007b86:	bd70      	pop	{r4, r5, r6, pc}
 8007b88:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b8c:	4798      	blx	r3
 8007b8e:	3601      	adds	r6, #1
 8007b90:	e7ee      	b.n	8007b70 <__libc_init_array+0xc>
 8007b92:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b96:	4798      	blx	r3
 8007b98:	3601      	adds	r6, #1
 8007b9a:	e7f2      	b.n	8007b82 <__libc_init_array+0x1e>
 8007b9c:	0800a388 	.word	0x0800a388
 8007ba0:	0800a388 	.word	0x0800a388
 8007ba4:	0800a388 	.word	0x0800a388
 8007ba8:	0800a38c 	.word	0x0800a38c

08007bac <__retarget_lock_init_recursive>:
 8007bac:	4770      	bx	lr

08007bae <__retarget_lock_acquire_recursive>:
 8007bae:	4770      	bx	lr

08007bb0 <__retarget_lock_release_recursive>:
 8007bb0:	4770      	bx	lr

08007bb2 <quorem>:
 8007bb2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bb6:	6903      	ldr	r3, [r0, #16]
 8007bb8:	690c      	ldr	r4, [r1, #16]
 8007bba:	42a3      	cmp	r3, r4
 8007bbc:	4607      	mov	r7, r0
 8007bbe:	db7e      	blt.n	8007cbe <quorem+0x10c>
 8007bc0:	3c01      	subs	r4, #1
 8007bc2:	f101 0814 	add.w	r8, r1, #20
 8007bc6:	f100 0514 	add.w	r5, r0, #20
 8007bca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bce:	9301      	str	r3, [sp, #4]
 8007bd0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007bd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bd8:	3301      	adds	r3, #1
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007be0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007be4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007be8:	d331      	bcc.n	8007c4e <quorem+0x9c>
 8007bea:	f04f 0e00 	mov.w	lr, #0
 8007bee:	4640      	mov	r0, r8
 8007bf0:	46ac      	mov	ip, r5
 8007bf2:	46f2      	mov	sl, lr
 8007bf4:	f850 2b04 	ldr.w	r2, [r0], #4
 8007bf8:	b293      	uxth	r3, r2
 8007bfa:	fb06 e303 	mla	r3, r6, r3, lr
 8007bfe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007c02:	0c1a      	lsrs	r2, r3, #16
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	ebaa 0303 	sub.w	r3, sl, r3
 8007c0a:	f8dc a000 	ldr.w	sl, [ip]
 8007c0e:	fa13 f38a 	uxtah	r3, r3, sl
 8007c12:	fb06 220e 	mla	r2, r6, lr, r2
 8007c16:	9300      	str	r3, [sp, #0]
 8007c18:	9b00      	ldr	r3, [sp, #0]
 8007c1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007c1e:	b292      	uxth	r2, r2
 8007c20:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007c24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c28:	f8bd 3000 	ldrh.w	r3, [sp]
 8007c2c:	4581      	cmp	r9, r0
 8007c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c32:	f84c 3b04 	str.w	r3, [ip], #4
 8007c36:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007c3a:	d2db      	bcs.n	8007bf4 <quorem+0x42>
 8007c3c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007c40:	b92b      	cbnz	r3, 8007c4e <quorem+0x9c>
 8007c42:	9b01      	ldr	r3, [sp, #4]
 8007c44:	3b04      	subs	r3, #4
 8007c46:	429d      	cmp	r5, r3
 8007c48:	461a      	mov	r2, r3
 8007c4a:	d32c      	bcc.n	8007ca6 <quorem+0xf4>
 8007c4c:	613c      	str	r4, [r7, #16]
 8007c4e:	4638      	mov	r0, r7
 8007c50:	f001 f9a8 	bl	8008fa4 <__mcmp>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	db22      	blt.n	8007c9e <quorem+0xec>
 8007c58:	3601      	adds	r6, #1
 8007c5a:	4629      	mov	r1, r5
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c62:	f8d1 c000 	ldr.w	ip, [r1]
 8007c66:	b293      	uxth	r3, r2
 8007c68:	1ac3      	subs	r3, r0, r3
 8007c6a:	0c12      	lsrs	r2, r2, #16
 8007c6c:	fa13 f38c 	uxtah	r3, r3, ip
 8007c70:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007c74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c7e:	45c1      	cmp	r9, r8
 8007c80:	f841 3b04 	str.w	r3, [r1], #4
 8007c84:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c88:	d2e9      	bcs.n	8007c5e <quorem+0xac>
 8007c8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c92:	b922      	cbnz	r2, 8007c9e <quorem+0xec>
 8007c94:	3b04      	subs	r3, #4
 8007c96:	429d      	cmp	r5, r3
 8007c98:	461a      	mov	r2, r3
 8007c9a:	d30a      	bcc.n	8007cb2 <quorem+0x100>
 8007c9c:	613c      	str	r4, [r7, #16]
 8007c9e:	4630      	mov	r0, r6
 8007ca0:	b003      	add	sp, #12
 8007ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca6:	6812      	ldr	r2, [r2, #0]
 8007ca8:	3b04      	subs	r3, #4
 8007caa:	2a00      	cmp	r2, #0
 8007cac:	d1ce      	bne.n	8007c4c <quorem+0x9a>
 8007cae:	3c01      	subs	r4, #1
 8007cb0:	e7c9      	b.n	8007c46 <quorem+0x94>
 8007cb2:	6812      	ldr	r2, [r2, #0]
 8007cb4:	3b04      	subs	r3, #4
 8007cb6:	2a00      	cmp	r2, #0
 8007cb8:	d1f0      	bne.n	8007c9c <quorem+0xea>
 8007cba:	3c01      	subs	r4, #1
 8007cbc:	e7eb      	b.n	8007c96 <quorem+0xe4>
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	e7ee      	b.n	8007ca0 <quorem+0xee>
 8007cc2:	0000      	movs	r0, r0
 8007cc4:	0000      	movs	r0, r0
	...

08007cc8 <_dtoa_r>:
 8007cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ccc:	ed2d 8b04 	vpush	{d8-d9}
 8007cd0:	69c5      	ldr	r5, [r0, #28]
 8007cd2:	b093      	sub	sp, #76	; 0x4c
 8007cd4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007cd8:	ec57 6b10 	vmov	r6, r7, d0
 8007cdc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ce0:	9107      	str	r1, [sp, #28]
 8007ce2:	4604      	mov	r4, r0
 8007ce4:	920a      	str	r2, [sp, #40]	; 0x28
 8007ce6:	930d      	str	r3, [sp, #52]	; 0x34
 8007ce8:	b975      	cbnz	r5, 8007d08 <_dtoa_r+0x40>
 8007cea:	2010      	movs	r0, #16
 8007cec:	f000 fe2a 	bl	8008944 <malloc>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	61e0      	str	r0, [r4, #28]
 8007cf4:	b920      	cbnz	r0, 8007d00 <_dtoa_r+0x38>
 8007cf6:	4bae      	ldr	r3, [pc, #696]	; (8007fb0 <_dtoa_r+0x2e8>)
 8007cf8:	21ef      	movs	r1, #239	; 0xef
 8007cfa:	48ae      	ldr	r0, [pc, #696]	; (8007fb4 <_dtoa_r+0x2ec>)
 8007cfc:	f001 fce6 	bl	80096cc <__assert_func>
 8007d00:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007d04:	6005      	str	r5, [r0, #0]
 8007d06:	60c5      	str	r5, [r0, #12]
 8007d08:	69e3      	ldr	r3, [r4, #28]
 8007d0a:	6819      	ldr	r1, [r3, #0]
 8007d0c:	b151      	cbz	r1, 8007d24 <_dtoa_r+0x5c>
 8007d0e:	685a      	ldr	r2, [r3, #4]
 8007d10:	604a      	str	r2, [r1, #4]
 8007d12:	2301      	movs	r3, #1
 8007d14:	4093      	lsls	r3, r2
 8007d16:	608b      	str	r3, [r1, #8]
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f000 ff07 	bl	8008b2c <_Bfree>
 8007d1e:	69e3      	ldr	r3, [r4, #28]
 8007d20:	2200      	movs	r2, #0
 8007d22:	601a      	str	r2, [r3, #0]
 8007d24:	1e3b      	subs	r3, r7, #0
 8007d26:	bfbb      	ittet	lt
 8007d28:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007d2c:	9303      	strlt	r3, [sp, #12]
 8007d2e:	2300      	movge	r3, #0
 8007d30:	2201      	movlt	r2, #1
 8007d32:	bfac      	ite	ge
 8007d34:	f8c8 3000 	strge.w	r3, [r8]
 8007d38:	f8c8 2000 	strlt.w	r2, [r8]
 8007d3c:	4b9e      	ldr	r3, [pc, #632]	; (8007fb8 <_dtoa_r+0x2f0>)
 8007d3e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007d42:	ea33 0308 	bics.w	r3, r3, r8
 8007d46:	d11b      	bne.n	8007d80 <_dtoa_r+0xb8>
 8007d48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d4a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007d4e:	6013      	str	r3, [r2, #0]
 8007d50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007d54:	4333      	orrs	r3, r6
 8007d56:	f000 8593 	beq.w	8008880 <_dtoa_r+0xbb8>
 8007d5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d5c:	b963      	cbnz	r3, 8007d78 <_dtoa_r+0xb0>
 8007d5e:	4b97      	ldr	r3, [pc, #604]	; (8007fbc <_dtoa_r+0x2f4>)
 8007d60:	e027      	b.n	8007db2 <_dtoa_r+0xea>
 8007d62:	4b97      	ldr	r3, [pc, #604]	; (8007fc0 <_dtoa_r+0x2f8>)
 8007d64:	9300      	str	r3, [sp, #0]
 8007d66:	3308      	adds	r3, #8
 8007d68:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007d6a:	6013      	str	r3, [r2, #0]
 8007d6c:	9800      	ldr	r0, [sp, #0]
 8007d6e:	b013      	add	sp, #76	; 0x4c
 8007d70:	ecbd 8b04 	vpop	{d8-d9}
 8007d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d78:	4b90      	ldr	r3, [pc, #576]	; (8007fbc <_dtoa_r+0x2f4>)
 8007d7a:	9300      	str	r3, [sp, #0]
 8007d7c:	3303      	adds	r3, #3
 8007d7e:	e7f3      	b.n	8007d68 <_dtoa_r+0xa0>
 8007d80:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d84:	2200      	movs	r2, #0
 8007d86:	ec51 0b17 	vmov	r0, r1, d7
 8007d8a:	eeb0 8a47 	vmov.f32	s16, s14
 8007d8e:	eef0 8a67 	vmov.f32	s17, s15
 8007d92:	2300      	movs	r3, #0
 8007d94:	f7f8 feb8 	bl	8000b08 <__aeabi_dcmpeq>
 8007d98:	4681      	mov	r9, r0
 8007d9a:	b160      	cbz	r0, 8007db6 <_dtoa_r+0xee>
 8007d9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d9e:	2301      	movs	r3, #1
 8007da0:	6013      	str	r3, [r2, #0]
 8007da2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 8568 	beq.w	800887a <_dtoa_r+0xbb2>
 8007daa:	4b86      	ldr	r3, [pc, #536]	; (8007fc4 <_dtoa_r+0x2fc>)
 8007dac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007dae:	6013      	str	r3, [r2, #0]
 8007db0:	3b01      	subs	r3, #1
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	e7da      	b.n	8007d6c <_dtoa_r+0xa4>
 8007db6:	aa10      	add	r2, sp, #64	; 0x40
 8007db8:	a911      	add	r1, sp, #68	; 0x44
 8007dba:	4620      	mov	r0, r4
 8007dbc:	eeb0 0a48 	vmov.f32	s0, s16
 8007dc0:	eef0 0a68 	vmov.f32	s1, s17
 8007dc4:	f001 f994 	bl	80090f0 <__d2b>
 8007dc8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007dcc:	4682      	mov	sl, r0
 8007dce:	2d00      	cmp	r5, #0
 8007dd0:	d07f      	beq.n	8007ed2 <_dtoa_r+0x20a>
 8007dd2:	ee18 3a90 	vmov	r3, s17
 8007dd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dda:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007dde:	ec51 0b18 	vmov	r0, r1, d8
 8007de2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007de6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007dea:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007dee:	4619      	mov	r1, r3
 8007df0:	2200      	movs	r2, #0
 8007df2:	4b75      	ldr	r3, [pc, #468]	; (8007fc8 <_dtoa_r+0x300>)
 8007df4:	f7f8 fa68 	bl	80002c8 <__aeabi_dsub>
 8007df8:	a367      	add	r3, pc, #412	; (adr r3, 8007f98 <_dtoa_r+0x2d0>)
 8007dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfe:	f7f8 fc1b 	bl	8000638 <__aeabi_dmul>
 8007e02:	a367      	add	r3, pc, #412	; (adr r3, 8007fa0 <_dtoa_r+0x2d8>)
 8007e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e08:	f7f8 fa60 	bl	80002cc <__adddf3>
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	4628      	mov	r0, r5
 8007e10:	460f      	mov	r7, r1
 8007e12:	f7f8 fba7 	bl	8000564 <__aeabi_i2d>
 8007e16:	a364      	add	r3, pc, #400	; (adr r3, 8007fa8 <_dtoa_r+0x2e0>)
 8007e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1c:	f7f8 fc0c 	bl	8000638 <__aeabi_dmul>
 8007e20:	4602      	mov	r2, r0
 8007e22:	460b      	mov	r3, r1
 8007e24:	4630      	mov	r0, r6
 8007e26:	4639      	mov	r1, r7
 8007e28:	f7f8 fa50 	bl	80002cc <__adddf3>
 8007e2c:	4606      	mov	r6, r0
 8007e2e:	460f      	mov	r7, r1
 8007e30:	f7f8 feb2 	bl	8000b98 <__aeabi_d2iz>
 8007e34:	2200      	movs	r2, #0
 8007e36:	4683      	mov	fp, r0
 8007e38:	2300      	movs	r3, #0
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	4639      	mov	r1, r7
 8007e3e:	f7f8 fe6d 	bl	8000b1c <__aeabi_dcmplt>
 8007e42:	b148      	cbz	r0, 8007e58 <_dtoa_r+0x190>
 8007e44:	4658      	mov	r0, fp
 8007e46:	f7f8 fb8d 	bl	8000564 <__aeabi_i2d>
 8007e4a:	4632      	mov	r2, r6
 8007e4c:	463b      	mov	r3, r7
 8007e4e:	f7f8 fe5b 	bl	8000b08 <__aeabi_dcmpeq>
 8007e52:	b908      	cbnz	r0, 8007e58 <_dtoa_r+0x190>
 8007e54:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007e58:	f1bb 0f16 	cmp.w	fp, #22
 8007e5c:	d857      	bhi.n	8007f0e <_dtoa_r+0x246>
 8007e5e:	4b5b      	ldr	r3, [pc, #364]	; (8007fcc <_dtoa_r+0x304>)
 8007e60:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e68:	ec51 0b18 	vmov	r0, r1, d8
 8007e6c:	f7f8 fe56 	bl	8000b1c <__aeabi_dcmplt>
 8007e70:	2800      	cmp	r0, #0
 8007e72:	d04e      	beq.n	8007f12 <_dtoa_r+0x24a>
 8007e74:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007e78:	2300      	movs	r3, #0
 8007e7a:	930c      	str	r3, [sp, #48]	; 0x30
 8007e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e7e:	1b5b      	subs	r3, r3, r5
 8007e80:	1e5a      	subs	r2, r3, #1
 8007e82:	bf45      	ittet	mi
 8007e84:	f1c3 0301 	rsbmi	r3, r3, #1
 8007e88:	9305      	strmi	r3, [sp, #20]
 8007e8a:	2300      	movpl	r3, #0
 8007e8c:	2300      	movmi	r3, #0
 8007e8e:	9206      	str	r2, [sp, #24]
 8007e90:	bf54      	ite	pl
 8007e92:	9305      	strpl	r3, [sp, #20]
 8007e94:	9306      	strmi	r3, [sp, #24]
 8007e96:	f1bb 0f00 	cmp.w	fp, #0
 8007e9a:	db3c      	blt.n	8007f16 <_dtoa_r+0x24e>
 8007e9c:	9b06      	ldr	r3, [sp, #24]
 8007e9e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007ea2:	445b      	add	r3, fp
 8007ea4:	9306      	str	r3, [sp, #24]
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	9308      	str	r3, [sp, #32]
 8007eaa:	9b07      	ldr	r3, [sp, #28]
 8007eac:	2b09      	cmp	r3, #9
 8007eae:	d868      	bhi.n	8007f82 <_dtoa_r+0x2ba>
 8007eb0:	2b05      	cmp	r3, #5
 8007eb2:	bfc4      	itt	gt
 8007eb4:	3b04      	subgt	r3, #4
 8007eb6:	9307      	strgt	r3, [sp, #28]
 8007eb8:	9b07      	ldr	r3, [sp, #28]
 8007eba:	f1a3 0302 	sub.w	r3, r3, #2
 8007ebe:	bfcc      	ite	gt
 8007ec0:	2500      	movgt	r5, #0
 8007ec2:	2501      	movle	r5, #1
 8007ec4:	2b03      	cmp	r3, #3
 8007ec6:	f200 8085 	bhi.w	8007fd4 <_dtoa_r+0x30c>
 8007eca:	e8df f003 	tbb	[pc, r3]
 8007ece:	3b2e      	.short	0x3b2e
 8007ed0:	5839      	.short	0x5839
 8007ed2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007ed6:	441d      	add	r5, r3
 8007ed8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007edc:	2b20      	cmp	r3, #32
 8007ede:	bfc1      	itttt	gt
 8007ee0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007ee4:	fa08 f803 	lslgt.w	r8, r8, r3
 8007ee8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007eec:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007ef0:	bfd6      	itet	le
 8007ef2:	f1c3 0320 	rsble	r3, r3, #32
 8007ef6:	ea48 0003 	orrgt.w	r0, r8, r3
 8007efa:	fa06 f003 	lslle.w	r0, r6, r3
 8007efe:	f7f8 fb21 	bl	8000544 <__aeabi_ui2d>
 8007f02:	2201      	movs	r2, #1
 8007f04:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007f08:	3d01      	subs	r5, #1
 8007f0a:	920e      	str	r2, [sp, #56]	; 0x38
 8007f0c:	e76f      	b.n	8007dee <_dtoa_r+0x126>
 8007f0e:	2301      	movs	r3, #1
 8007f10:	e7b3      	b.n	8007e7a <_dtoa_r+0x1b2>
 8007f12:	900c      	str	r0, [sp, #48]	; 0x30
 8007f14:	e7b2      	b.n	8007e7c <_dtoa_r+0x1b4>
 8007f16:	9b05      	ldr	r3, [sp, #20]
 8007f18:	eba3 030b 	sub.w	r3, r3, fp
 8007f1c:	9305      	str	r3, [sp, #20]
 8007f1e:	f1cb 0300 	rsb	r3, fp, #0
 8007f22:	9308      	str	r3, [sp, #32]
 8007f24:	2300      	movs	r3, #0
 8007f26:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f28:	e7bf      	b.n	8007eaa <_dtoa_r+0x1e2>
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	9309      	str	r3, [sp, #36]	; 0x24
 8007f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	dc52      	bgt.n	8007fda <_dtoa_r+0x312>
 8007f34:	2301      	movs	r3, #1
 8007f36:	9301      	str	r3, [sp, #4]
 8007f38:	9304      	str	r3, [sp, #16]
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	920a      	str	r2, [sp, #40]	; 0x28
 8007f3e:	e00b      	b.n	8007f58 <_dtoa_r+0x290>
 8007f40:	2301      	movs	r3, #1
 8007f42:	e7f3      	b.n	8007f2c <_dtoa_r+0x264>
 8007f44:	2300      	movs	r3, #0
 8007f46:	9309      	str	r3, [sp, #36]	; 0x24
 8007f48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f4a:	445b      	add	r3, fp
 8007f4c:	9301      	str	r3, [sp, #4]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	9304      	str	r3, [sp, #16]
 8007f54:	bfb8      	it	lt
 8007f56:	2301      	movlt	r3, #1
 8007f58:	69e0      	ldr	r0, [r4, #28]
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	2204      	movs	r2, #4
 8007f5e:	f102 0614 	add.w	r6, r2, #20
 8007f62:	429e      	cmp	r6, r3
 8007f64:	d93d      	bls.n	8007fe2 <_dtoa_r+0x31a>
 8007f66:	6041      	str	r1, [r0, #4]
 8007f68:	4620      	mov	r0, r4
 8007f6a:	f000 fd9f 	bl	8008aac <_Balloc>
 8007f6e:	9000      	str	r0, [sp, #0]
 8007f70:	2800      	cmp	r0, #0
 8007f72:	d139      	bne.n	8007fe8 <_dtoa_r+0x320>
 8007f74:	4b16      	ldr	r3, [pc, #88]	; (8007fd0 <_dtoa_r+0x308>)
 8007f76:	4602      	mov	r2, r0
 8007f78:	f240 11af 	movw	r1, #431	; 0x1af
 8007f7c:	e6bd      	b.n	8007cfa <_dtoa_r+0x32>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e7e1      	b.n	8007f46 <_dtoa_r+0x27e>
 8007f82:	2501      	movs	r5, #1
 8007f84:	2300      	movs	r3, #0
 8007f86:	9307      	str	r3, [sp, #28]
 8007f88:	9509      	str	r5, [sp, #36]	; 0x24
 8007f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f8e:	9301      	str	r3, [sp, #4]
 8007f90:	9304      	str	r3, [sp, #16]
 8007f92:	2200      	movs	r2, #0
 8007f94:	2312      	movs	r3, #18
 8007f96:	e7d1      	b.n	8007f3c <_dtoa_r+0x274>
 8007f98:	636f4361 	.word	0x636f4361
 8007f9c:	3fd287a7 	.word	0x3fd287a7
 8007fa0:	8b60c8b3 	.word	0x8b60c8b3
 8007fa4:	3fc68a28 	.word	0x3fc68a28
 8007fa8:	509f79fb 	.word	0x509f79fb
 8007fac:	3fd34413 	.word	0x3fd34413
 8007fb0:	08009fd9 	.word	0x08009fd9
 8007fb4:	08009ff0 	.word	0x08009ff0
 8007fb8:	7ff00000 	.word	0x7ff00000
 8007fbc:	08009fd5 	.word	0x08009fd5
 8007fc0:	08009fcc 	.word	0x08009fcc
 8007fc4:	08009fa9 	.word	0x08009fa9
 8007fc8:	3ff80000 	.word	0x3ff80000
 8007fcc:	0800a0e0 	.word	0x0800a0e0
 8007fd0:	0800a048 	.word	0x0800a048
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8007fd8:	e7d7      	b.n	8007f8a <_dtoa_r+0x2c2>
 8007fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fdc:	9301      	str	r3, [sp, #4]
 8007fde:	9304      	str	r3, [sp, #16]
 8007fe0:	e7ba      	b.n	8007f58 <_dtoa_r+0x290>
 8007fe2:	3101      	adds	r1, #1
 8007fe4:	0052      	lsls	r2, r2, #1
 8007fe6:	e7ba      	b.n	8007f5e <_dtoa_r+0x296>
 8007fe8:	69e3      	ldr	r3, [r4, #28]
 8007fea:	9a00      	ldr	r2, [sp, #0]
 8007fec:	601a      	str	r2, [r3, #0]
 8007fee:	9b04      	ldr	r3, [sp, #16]
 8007ff0:	2b0e      	cmp	r3, #14
 8007ff2:	f200 80a8 	bhi.w	8008146 <_dtoa_r+0x47e>
 8007ff6:	2d00      	cmp	r5, #0
 8007ff8:	f000 80a5 	beq.w	8008146 <_dtoa_r+0x47e>
 8007ffc:	f1bb 0f00 	cmp.w	fp, #0
 8008000:	dd38      	ble.n	8008074 <_dtoa_r+0x3ac>
 8008002:	4bc0      	ldr	r3, [pc, #768]	; (8008304 <_dtoa_r+0x63c>)
 8008004:	f00b 020f 	and.w	r2, fp, #15
 8008008:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800800c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008010:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008014:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008018:	d019      	beq.n	800804e <_dtoa_r+0x386>
 800801a:	4bbb      	ldr	r3, [pc, #748]	; (8008308 <_dtoa_r+0x640>)
 800801c:	ec51 0b18 	vmov	r0, r1, d8
 8008020:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008024:	f7f8 fc32 	bl	800088c <__aeabi_ddiv>
 8008028:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800802c:	f008 080f 	and.w	r8, r8, #15
 8008030:	2503      	movs	r5, #3
 8008032:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008308 <_dtoa_r+0x640>
 8008036:	f1b8 0f00 	cmp.w	r8, #0
 800803a:	d10a      	bne.n	8008052 <_dtoa_r+0x38a>
 800803c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008040:	4632      	mov	r2, r6
 8008042:	463b      	mov	r3, r7
 8008044:	f7f8 fc22 	bl	800088c <__aeabi_ddiv>
 8008048:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800804c:	e02b      	b.n	80080a6 <_dtoa_r+0x3de>
 800804e:	2502      	movs	r5, #2
 8008050:	e7ef      	b.n	8008032 <_dtoa_r+0x36a>
 8008052:	f018 0f01 	tst.w	r8, #1
 8008056:	d008      	beq.n	800806a <_dtoa_r+0x3a2>
 8008058:	4630      	mov	r0, r6
 800805a:	4639      	mov	r1, r7
 800805c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008060:	f7f8 faea 	bl	8000638 <__aeabi_dmul>
 8008064:	3501      	adds	r5, #1
 8008066:	4606      	mov	r6, r0
 8008068:	460f      	mov	r7, r1
 800806a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800806e:	f109 0908 	add.w	r9, r9, #8
 8008072:	e7e0      	b.n	8008036 <_dtoa_r+0x36e>
 8008074:	f000 809f 	beq.w	80081b6 <_dtoa_r+0x4ee>
 8008078:	f1cb 0600 	rsb	r6, fp, #0
 800807c:	4ba1      	ldr	r3, [pc, #644]	; (8008304 <_dtoa_r+0x63c>)
 800807e:	4fa2      	ldr	r7, [pc, #648]	; (8008308 <_dtoa_r+0x640>)
 8008080:	f006 020f 	and.w	r2, r6, #15
 8008084:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808c:	ec51 0b18 	vmov	r0, r1, d8
 8008090:	f7f8 fad2 	bl	8000638 <__aeabi_dmul>
 8008094:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008098:	1136      	asrs	r6, r6, #4
 800809a:	2300      	movs	r3, #0
 800809c:	2502      	movs	r5, #2
 800809e:	2e00      	cmp	r6, #0
 80080a0:	d17e      	bne.n	80081a0 <_dtoa_r+0x4d8>
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1d0      	bne.n	8008048 <_dtoa_r+0x380>
 80080a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080a8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 8084 	beq.w	80081ba <_dtoa_r+0x4f2>
 80080b2:	4b96      	ldr	r3, [pc, #600]	; (800830c <_dtoa_r+0x644>)
 80080b4:	2200      	movs	r2, #0
 80080b6:	4640      	mov	r0, r8
 80080b8:	4649      	mov	r1, r9
 80080ba:	f7f8 fd2f 	bl	8000b1c <__aeabi_dcmplt>
 80080be:	2800      	cmp	r0, #0
 80080c0:	d07b      	beq.n	80081ba <_dtoa_r+0x4f2>
 80080c2:	9b04      	ldr	r3, [sp, #16]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d078      	beq.n	80081ba <_dtoa_r+0x4f2>
 80080c8:	9b01      	ldr	r3, [sp, #4]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	dd39      	ble.n	8008142 <_dtoa_r+0x47a>
 80080ce:	4b90      	ldr	r3, [pc, #576]	; (8008310 <_dtoa_r+0x648>)
 80080d0:	2200      	movs	r2, #0
 80080d2:	4640      	mov	r0, r8
 80080d4:	4649      	mov	r1, r9
 80080d6:	f7f8 faaf 	bl	8000638 <__aeabi_dmul>
 80080da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080de:	9e01      	ldr	r6, [sp, #4]
 80080e0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80080e4:	3501      	adds	r5, #1
 80080e6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80080ea:	4628      	mov	r0, r5
 80080ec:	f7f8 fa3a 	bl	8000564 <__aeabi_i2d>
 80080f0:	4642      	mov	r2, r8
 80080f2:	464b      	mov	r3, r9
 80080f4:	f7f8 faa0 	bl	8000638 <__aeabi_dmul>
 80080f8:	4b86      	ldr	r3, [pc, #536]	; (8008314 <_dtoa_r+0x64c>)
 80080fa:	2200      	movs	r2, #0
 80080fc:	f7f8 f8e6 	bl	80002cc <__adddf3>
 8008100:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008104:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008108:	9303      	str	r3, [sp, #12]
 800810a:	2e00      	cmp	r6, #0
 800810c:	d158      	bne.n	80081c0 <_dtoa_r+0x4f8>
 800810e:	4b82      	ldr	r3, [pc, #520]	; (8008318 <_dtoa_r+0x650>)
 8008110:	2200      	movs	r2, #0
 8008112:	4640      	mov	r0, r8
 8008114:	4649      	mov	r1, r9
 8008116:	f7f8 f8d7 	bl	80002c8 <__aeabi_dsub>
 800811a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800811e:	4680      	mov	r8, r0
 8008120:	4689      	mov	r9, r1
 8008122:	f7f8 fd19 	bl	8000b58 <__aeabi_dcmpgt>
 8008126:	2800      	cmp	r0, #0
 8008128:	f040 8296 	bne.w	8008658 <_dtoa_r+0x990>
 800812c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008130:	4640      	mov	r0, r8
 8008132:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008136:	4649      	mov	r1, r9
 8008138:	f7f8 fcf0 	bl	8000b1c <__aeabi_dcmplt>
 800813c:	2800      	cmp	r0, #0
 800813e:	f040 8289 	bne.w	8008654 <_dtoa_r+0x98c>
 8008142:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008146:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008148:	2b00      	cmp	r3, #0
 800814a:	f2c0 814e 	blt.w	80083ea <_dtoa_r+0x722>
 800814e:	f1bb 0f0e 	cmp.w	fp, #14
 8008152:	f300 814a 	bgt.w	80083ea <_dtoa_r+0x722>
 8008156:	4b6b      	ldr	r3, [pc, #428]	; (8008304 <_dtoa_r+0x63c>)
 8008158:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800815c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008162:	2b00      	cmp	r3, #0
 8008164:	f280 80dc 	bge.w	8008320 <_dtoa_r+0x658>
 8008168:	9b04      	ldr	r3, [sp, #16]
 800816a:	2b00      	cmp	r3, #0
 800816c:	f300 80d8 	bgt.w	8008320 <_dtoa_r+0x658>
 8008170:	f040 826f 	bne.w	8008652 <_dtoa_r+0x98a>
 8008174:	4b68      	ldr	r3, [pc, #416]	; (8008318 <_dtoa_r+0x650>)
 8008176:	2200      	movs	r2, #0
 8008178:	4640      	mov	r0, r8
 800817a:	4649      	mov	r1, r9
 800817c:	f7f8 fa5c 	bl	8000638 <__aeabi_dmul>
 8008180:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008184:	f7f8 fcde 	bl	8000b44 <__aeabi_dcmpge>
 8008188:	9e04      	ldr	r6, [sp, #16]
 800818a:	4637      	mov	r7, r6
 800818c:	2800      	cmp	r0, #0
 800818e:	f040 8245 	bne.w	800861c <_dtoa_r+0x954>
 8008192:	9d00      	ldr	r5, [sp, #0]
 8008194:	2331      	movs	r3, #49	; 0x31
 8008196:	f805 3b01 	strb.w	r3, [r5], #1
 800819a:	f10b 0b01 	add.w	fp, fp, #1
 800819e:	e241      	b.n	8008624 <_dtoa_r+0x95c>
 80081a0:	07f2      	lsls	r2, r6, #31
 80081a2:	d505      	bpl.n	80081b0 <_dtoa_r+0x4e8>
 80081a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081a8:	f7f8 fa46 	bl	8000638 <__aeabi_dmul>
 80081ac:	3501      	adds	r5, #1
 80081ae:	2301      	movs	r3, #1
 80081b0:	1076      	asrs	r6, r6, #1
 80081b2:	3708      	adds	r7, #8
 80081b4:	e773      	b.n	800809e <_dtoa_r+0x3d6>
 80081b6:	2502      	movs	r5, #2
 80081b8:	e775      	b.n	80080a6 <_dtoa_r+0x3de>
 80081ba:	9e04      	ldr	r6, [sp, #16]
 80081bc:	465f      	mov	r7, fp
 80081be:	e792      	b.n	80080e6 <_dtoa_r+0x41e>
 80081c0:	9900      	ldr	r1, [sp, #0]
 80081c2:	4b50      	ldr	r3, [pc, #320]	; (8008304 <_dtoa_r+0x63c>)
 80081c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80081c8:	4431      	add	r1, r6
 80081ca:	9102      	str	r1, [sp, #8]
 80081cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081ce:	eeb0 9a47 	vmov.f32	s18, s14
 80081d2:	eef0 9a67 	vmov.f32	s19, s15
 80081d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80081da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80081de:	2900      	cmp	r1, #0
 80081e0:	d044      	beq.n	800826c <_dtoa_r+0x5a4>
 80081e2:	494e      	ldr	r1, [pc, #312]	; (800831c <_dtoa_r+0x654>)
 80081e4:	2000      	movs	r0, #0
 80081e6:	f7f8 fb51 	bl	800088c <__aeabi_ddiv>
 80081ea:	ec53 2b19 	vmov	r2, r3, d9
 80081ee:	f7f8 f86b 	bl	80002c8 <__aeabi_dsub>
 80081f2:	9d00      	ldr	r5, [sp, #0]
 80081f4:	ec41 0b19 	vmov	d9, r0, r1
 80081f8:	4649      	mov	r1, r9
 80081fa:	4640      	mov	r0, r8
 80081fc:	f7f8 fccc 	bl	8000b98 <__aeabi_d2iz>
 8008200:	4606      	mov	r6, r0
 8008202:	f7f8 f9af 	bl	8000564 <__aeabi_i2d>
 8008206:	4602      	mov	r2, r0
 8008208:	460b      	mov	r3, r1
 800820a:	4640      	mov	r0, r8
 800820c:	4649      	mov	r1, r9
 800820e:	f7f8 f85b 	bl	80002c8 <__aeabi_dsub>
 8008212:	3630      	adds	r6, #48	; 0x30
 8008214:	f805 6b01 	strb.w	r6, [r5], #1
 8008218:	ec53 2b19 	vmov	r2, r3, d9
 800821c:	4680      	mov	r8, r0
 800821e:	4689      	mov	r9, r1
 8008220:	f7f8 fc7c 	bl	8000b1c <__aeabi_dcmplt>
 8008224:	2800      	cmp	r0, #0
 8008226:	d164      	bne.n	80082f2 <_dtoa_r+0x62a>
 8008228:	4642      	mov	r2, r8
 800822a:	464b      	mov	r3, r9
 800822c:	4937      	ldr	r1, [pc, #220]	; (800830c <_dtoa_r+0x644>)
 800822e:	2000      	movs	r0, #0
 8008230:	f7f8 f84a 	bl	80002c8 <__aeabi_dsub>
 8008234:	ec53 2b19 	vmov	r2, r3, d9
 8008238:	f7f8 fc70 	bl	8000b1c <__aeabi_dcmplt>
 800823c:	2800      	cmp	r0, #0
 800823e:	f040 80b6 	bne.w	80083ae <_dtoa_r+0x6e6>
 8008242:	9b02      	ldr	r3, [sp, #8]
 8008244:	429d      	cmp	r5, r3
 8008246:	f43f af7c 	beq.w	8008142 <_dtoa_r+0x47a>
 800824a:	4b31      	ldr	r3, [pc, #196]	; (8008310 <_dtoa_r+0x648>)
 800824c:	ec51 0b19 	vmov	r0, r1, d9
 8008250:	2200      	movs	r2, #0
 8008252:	f7f8 f9f1 	bl	8000638 <__aeabi_dmul>
 8008256:	4b2e      	ldr	r3, [pc, #184]	; (8008310 <_dtoa_r+0x648>)
 8008258:	ec41 0b19 	vmov	d9, r0, r1
 800825c:	2200      	movs	r2, #0
 800825e:	4640      	mov	r0, r8
 8008260:	4649      	mov	r1, r9
 8008262:	f7f8 f9e9 	bl	8000638 <__aeabi_dmul>
 8008266:	4680      	mov	r8, r0
 8008268:	4689      	mov	r9, r1
 800826a:	e7c5      	b.n	80081f8 <_dtoa_r+0x530>
 800826c:	ec51 0b17 	vmov	r0, r1, d7
 8008270:	f7f8 f9e2 	bl	8000638 <__aeabi_dmul>
 8008274:	9b02      	ldr	r3, [sp, #8]
 8008276:	9d00      	ldr	r5, [sp, #0]
 8008278:	930f      	str	r3, [sp, #60]	; 0x3c
 800827a:	ec41 0b19 	vmov	d9, r0, r1
 800827e:	4649      	mov	r1, r9
 8008280:	4640      	mov	r0, r8
 8008282:	f7f8 fc89 	bl	8000b98 <__aeabi_d2iz>
 8008286:	4606      	mov	r6, r0
 8008288:	f7f8 f96c 	bl	8000564 <__aeabi_i2d>
 800828c:	3630      	adds	r6, #48	; 0x30
 800828e:	4602      	mov	r2, r0
 8008290:	460b      	mov	r3, r1
 8008292:	4640      	mov	r0, r8
 8008294:	4649      	mov	r1, r9
 8008296:	f7f8 f817 	bl	80002c8 <__aeabi_dsub>
 800829a:	f805 6b01 	strb.w	r6, [r5], #1
 800829e:	9b02      	ldr	r3, [sp, #8]
 80082a0:	429d      	cmp	r5, r3
 80082a2:	4680      	mov	r8, r0
 80082a4:	4689      	mov	r9, r1
 80082a6:	f04f 0200 	mov.w	r2, #0
 80082aa:	d124      	bne.n	80082f6 <_dtoa_r+0x62e>
 80082ac:	4b1b      	ldr	r3, [pc, #108]	; (800831c <_dtoa_r+0x654>)
 80082ae:	ec51 0b19 	vmov	r0, r1, d9
 80082b2:	f7f8 f80b 	bl	80002cc <__adddf3>
 80082b6:	4602      	mov	r2, r0
 80082b8:	460b      	mov	r3, r1
 80082ba:	4640      	mov	r0, r8
 80082bc:	4649      	mov	r1, r9
 80082be:	f7f8 fc4b 	bl	8000b58 <__aeabi_dcmpgt>
 80082c2:	2800      	cmp	r0, #0
 80082c4:	d173      	bne.n	80083ae <_dtoa_r+0x6e6>
 80082c6:	ec53 2b19 	vmov	r2, r3, d9
 80082ca:	4914      	ldr	r1, [pc, #80]	; (800831c <_dtoa_r+0x654>)
 80082cc:	2000      	movs	r0, #0
 80082ce:	f7f7 fffb 	bl	80002c8 <__aeabi_dsub>
 80082d2:	4602      	mov	r2, r0
 80082d4:	460b      	mov	r3, r1
 80082d6:	4640      	mov	r0, r8
 80082d8:	4649      	mov	r1, r9
 80082da:	f7f8 fc1f 	bl	8000b1c <__aeabi_dcmplt>
 80082de:	2800      	cmp	r0, #0
 80082e0:	f43f af2f 	beq.w	8008142 <_dtoa_r+0x47a>
 80082e4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80082e6:	1e6b      	subs	r3, r5, #1
 80082e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80082ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80082ee:	2b30      	cmp	r3, #48	; 0x30
 80082f0:	d0f8      	beq.n	80082e4 <_dtoa_r+0x61c>
 80082f2:	46bb      	mov	fp, r7
 80082f4:	e04a      	b.n	800838c <_dtoa_r+0x6c4>
 80082f6:	4b06      	ldr	r3, [pc, #24]	; (8008310 <_dtoa_r+0x648>)
 80082f8:	f7f8 f99e 	bl	8000638 <__aeabi_dmul>
 80082fc:	4680      	mov	r8, r0
 80082fe:	4689      	mov	r9, r1
 8008300:	e7bd      	b.n	800827e <_dtoa_r+0x5b6>
 8008302:	bf00      	nop
 8008304:	0800a0e0 	.word	0x0800a0e0
 8008308:	0800a0b8 	.word	0x0800a0b8
 800830c:	3ff00000 	.word	0x3ff00000
 8008310:	40240000 	.word	0x40240000
 8008314:	401c0000 	.word	0x401c0000
 8008318:	40140000 	.word	0x40140000
 800831c:	3fe00000 	.word	0x3fe00000
 8008320:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008324:	9d00      	ldr	r5, [sp, #0]
 8008326:	4642      	mov	r2, r8
 8008328:	464b      	mov	r3, r9
 800832a:	4630      	mov	r0, r6
 800832c:	4639      	mov	r1, r7
 800832e:	f7f8 faad 	bl	800088c <__aeabi_ddiv>
 8008332:	f7f8 fc31 	bl	8000b98 <__aeabi_d2iz>
 8008336:	9001      	str	r0, [sp, #4]
 8008338:	f7f8 f914 	bl	8000564 <__aeabi_i2d>
 800833c:	4642      	mov	r2, r8
 800833e:	464b      	mov	r3, r9
 8008340:	f7f8 f97a 	bl	8000638 <__aeabi_dmul>
 8008344:	4602      	mov	r2, r0
 8008346:	460b      	mov	r3, r1
 8008348:	4630      	mov	r0, r6
 800834a:	4639      	mov	r1, r7
 800834c:	f7f7 ffbc 	bl	80002c8 <__aeabi_dsub>
 8008350:	9e01      	ldr	r6, [sp, #4]
 8008352:	9f04      	ldr	r7, [sp, #16]
 8008354:	3630      	adds	r6, #48	; 0x30
 8008356:	f805 6b01 	strb.w	r6, [r5], #1
 800835a:	9e00      	ldr	r6, [sp, #0]
 800835c:	1bae      	subs	r6, r5, r6
 800835e:	42b7      	cmp	r7, r6
 8008360:	4602      	mov	r2, r0
 8008362:	460b      	mov	r3, r1
 8008364:	d134      	bne.n	80083d0 <_dtoa_r+0x708>
 8008366:	f7f7 ffb1 	bl	80002cc <__adddf3>
 800836a:	4642      	mov	r2, r8
 800836c:	464b      	mov	r3, r9
 800836e:	4606      	mov	r6, r0
 8008370:	460f      	mov	r7, r1
 8008372:	f7f8 fbf1 	bl	8000b58 <__aeabi_dcmpgt>
 8008376:	b9c8      	cbnz	r0, 80083ac <_dtoa_r+0x6e4>
 8008378:	4642      	mov	r2, r8
 800837a:	464b      	mov	r3, r9
 800837c:	4630      	mov	r0, r6
 800837e:	4639      	mov	r1, r7
 8008380:	f7f8 fbc2 	bl	8000b08 <__aeabi_dcmpeq>
 8008384:	b110      	cbz	r0, 800838c <_dtoa_r+0x6c4>
 8008386:	9b01      	ldr	r3, [sp, #4]
 8008388:	07db      	lsls	r3, r3, #31
 800838a:	d40f      	bmi.n	80083ac <_dtoa_r+0x6e4>
 800838c:	4651      	mov	r1, sl
 800838e:	4620      	mov	r0, r4
 8008390:	f000 fbcc 	bl	8008b2c <_Bfree>
 8008394:	2300      	movs	r3, #0
 8008396:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008398:	702b      	strb	r3, [r5, #0]
 800839a:	f10b 0301 	add.w	r3, fp, #1
 800839e:	6013      	str	r3, [r2, #0]
 80083a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	f43f ace2 	beq.w	8007d6c <_dtoa_r+0xa4>
 80083a8:	601d      	str	r5, [r3, #0]
 80083aa:	e4df      	b.n	8007d6c <_dtoa_r+0xa4>
 80083ac:	465f      	mov	r7, fp
 80083ae:	462b      	mov	r3, r5
 80083b0:	461d      	mov	r5, r3
 80083b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083b6:	2a39      	cmp	r2, #57	; 0x39
 80083b8:	d106      	bne.n	80083c8 <_dtoa_r+0x700>
 80083ba:	9a00      	ldr	r2, [sp, #0]
 80083bc:	429a      	cmp	r2, r3
 80083be:	d1f7      	bne.n	80083b0 <_dtoa_r+0x6e8>
 80083c0:	9900      	ldr	r1, [sp, #0]
 80083c2:	2230      	movs	r2, #48	; 0x30
 80083c4:	3701      	adds	r7, #1
 80083c6:	700a      	strb	r2, [r1, #0]
 80083c8:	781a      	ldrb	r2, [r3, #0]
 80083ca:	3201      	adds	r2, #1
 80083cc:	701a      	strb	r2, [r3, #0]
 80083ce:	e790      	b.n	80082f2 <_dtoa_r+0x62a>
 80083d0:	4ba3      	ldr	r3, [pc, #652]	; (8008660 <_dtoa_r+0x998>)
 80083d2:	2200      	movs	r2, #0
 80083d4:	f7f8 f930 	bl	8000638 <__aeabi_dmul>
 80083d8:	2200      	movs	r2, #0
 80083da:	2300      	movs	r3, #0
 80083dc:	4606      	mov	r6, r0
 80083de:	460f      	mov	r7, r1
 80083e0:	f7f8 fb92 	bl	8000b08 <__aeabi_dcmpeq>
 80083e4:	2800      	cmp	r0, #0
 80083e6:	d09e      	beq.n	8008326 <_dtoa_r+0x65e>
 80083e8:	e7d0      	b.n	800838c <_dtoa_r+0x6c4>
 80083ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083ec:	2a00      	cmp	r2, #0
 80083ee:	f000 80ca 	beq.w	8008586 <_dtoa_r+0x8be>
 80083f2:	9a07      	ldr	r2, [sp, #28]
 80083f4:	2a01      	cmp	r2, #1
 80083f6:	f300 80ad 	bgt.w	8008554 <_dtoa_r+0x88c>
 80083fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80083fc:	2a00      	cmp	r2, #0
 80083fe:	f000 80a5 	beq.w	800854c <_dtoa_r+0x884>
 8008402:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008406:	9e08      	ldr	r6, [sp, #32]
 8008408:	9d05      	ldr	r5, [sp, #20]
 800840a:	9a05      	ldr	r2, [sp, #20]
 800840c:	441a      	add	r2, r3
 800840e:	9205      	str	r2, [sp, #20]
 8008410:	9a06      	ldr	r2, [sp, #24]
 8008412:	2101      	movs	r1, #1
 8008414:	441a      	add	r2, r3
 8008416:	4620      	mov	r0, r4
 8008418:	9206      	str	r2, [sp, #24]
 800841a:	f000 fc3d 	bl	8008c98 <__i2b>
 800841e:	4607      	mov	r7, r0
 8008420:	b165      	cbz	r5, 800843c <_dtoa_r+0x774>
 8008422:	9b06      	ldr	r3, [sp, #24]
 8008424:	2b00      	cmp	r3, #0
 8008426:	dd09      	ble.n	800843c <_dtoa_r+0x774>
 8008428:	42ab      	cmp	r3, r5
 800842a:	9a05      	ldr	r2, [sp, #20]
 800842c:	bfa8      	it	ge
 800842e:	462b      	movge	r3, r5
 8008430:	1ad2      	subs	r2, r2, r3
 8008432:	9205      	str	r2, [sp, #20]
 8008434:	9a06      	ldr	r2, [sp, #24]
 8008436:	1aed      	subs	r5, r5, r3
 8008438:	1ad3      	subs	r3, r2, r3
 800843a:	9306      	str	r3, [sp, #24]
 800843c:	9b08      	ldr	r3, [sp, #32]
 800843e:	b1f3      	cbz	r3, 800847e <_dtoa_r+0x7b6>
 8008440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008442:	2b00      	cmp	r3, #0
 8008444:	f000 80a3 	beq.w	800858e <_dtoa_r+0x8c6>
 8008448:	2e00      	cmp	r6, #0
 800844a:	dd10      	ble.n	800846e <_dtoa_r+0x7a6>
 800844c:	4639      	mov	r1, r7
 800844e:	4632      	mov	r2, r6
 8008450:	4620      	mov	r0, r4
 8008452:	f000 fce1 	bl	8008e18 <__pow5mult>
 8008456:	4652      	mov	r2, sl
 8008458:	4601      	mov	r1, r0
 800845a:	4607      	mov	r7, r0
 800845c:	4620      	mov	r0, r4
 800845e:	f000 fc31 	bl	8008cc4 <__multiply>
 8008462:	4651      	mov	r1, sl
 8008464:	4680      	mov	r8, r0
 8008466:	4620      	mov	r0, r4
 8008468:	f000 fb60 	bl	8008b2c <_Bfree>
 800846c:	46c2      	mov	sl, r8
 800846e:	9b08      	ldr	r3, [sp, #32]
 8008470:	1b9a      	subs	r2, r3, r6
 8008472:	d004      	beq.n	800847e <_dtoa_r+0x7b6>
 8008474:	4651      	mov	r1, sl
 8008476:	4620      	mov	r0, r4
 8008478:	f000 fcce 	bl	8008e18 <__pow5mult>
 800847c:	4682      	mov	sl, r0
 800847e:	2101      	movs	r1, #1
 8008480:	4620      	mov	r0, r4
 8008482:	f000 fc09 	bl	8008c98 <__i2b>
 8008486:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008488:	2b00      	cmp	r3, #0
 800848a:	4606      	mov	r6, r0
 800848c:	f340 8081 	ble.w	8008592 <_dtoa_r+0x8ca>
 8008490:	461a      	mov	r2, r3
 8008492:	4601      	mov	r1, r0
 8008494:	4620      	mov	r0, r4
 8008496:	f000 fcbf 	bl	8008e18 <__pow5mult>
 800849a:	9b07      	ldr	r3, [sp, #28]
 800849c:	2b01      	cmp	r3, #1
 800849e:	4606      	mov	r6, r0
 80084a0:	dd7a      	ble.n	8008598 <_dtoa_r+0x8d0>
 80084a2:	f04f 0800 	mov.w	r8, #0
 80084a6:	6933      	ldr	r3, [r6, #16]
 80084a8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80084ac:	6918      	ldr	r0, [r3, #16]
 80084ae:	f000 fba5 	bl	8008bfc <__hi0bits>
 80084b2:	f1c0 0020 	rsb	r0, r0, #32
 80084b6:	9b06      	ldr	r3, [sp, #24]
 80084b8:	4418      	add	r0, r3
 80084ba:	f010 001f 	ands.w	r0, r0, #31
 80084be:	f000 8094 	beq.w	80085ea <_dtoa_r+0x922>
 80084c2:	f1c0 0320 	rsb	r3, r0, #32
 80084c6:	2b04      	cmp	r3, #4
 80084c8:	f340 8085 	ble.w	80085d6 <_dtoa_r+0x90e>
 80084cc:	9b05      	ldr	r3, [sp, #20]
 80084ce:	f1c0 001c 	rsb	r0, r0, #28
 80084d2:	4403      	add	r3, r0
 80084d4:	9305      	str	r3, [sp, #20]
 80084d6:	9b06      	ldr	r3, [sp, #24]
 80084d8:	4403      	add	r3, r0
 80084da:	4405      	add	r5, r0
 80084dc:	9306      	str	r3, [sp, #24]
 80084de:	9b05      	ldr	r3, [sp, #20]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	dd05      	ble.n	80084f0 <_dtoa_r+0x828>
 80084e4:	4651      	mov	r1, sl
 80084e6:	461a      	mov	r2, r3
 80084e8:	4620      	mov	r0, r4
 80084ea:	f000 fcef 	bl	8008ecc <__lshift>
 80084ee:	4682      	mov	sl, r0
 80084f0:	9b06      	ldr	r3, [sp, #24]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	dd05      	ble.n	8008502 <_dtoa_r+0x83a>
 80084f6:	4631      	mov	r1, r6
 80084f8:	461a      	mov	r2, r3
 80084fa:	4620      	mov	r0, r4
 80084fc:	f000 fce6 	bl	8008ecc <__lshift>
 8008500:	4606      	mov	r6, r0
 8008502:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008504:	2b00      	cmp	r3, #0
 8008506:	d072      	beq.n	80085ee <_dtoa_r+0x926>
 8008508:	4631      	mov	r1, r6
 800850a:	4650      	mov	r0, sl
 800850c:	f000 fd4a 	bl	8008fa4 <__mcmp>
 8008510:	2800      	cmp	r0, #0
 8008512:	da6c      	bge.n	80085ee <_dtoa_r+0x926>
 8008514:	2300      	movs	r3, #0
 8008516:	4651      	mov	r1, sl
 8008518:	220a      	movs	r2, #10
 800851a:	4620      	mov	r0, r4
 800851c:	f000 fb28 	bl	8008b70 <__multadd>
 8008520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008522:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008526:	4682      	mov	sl, r0
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 81b0 	beq.w	800888e <_dtoa_r+0xbc6>
 800852e:	2300      	movs	r3, #0
 8008530:	4639      	mov	r1, r7
 8008532:	220a      	movs	r2, #10
 8008534:	4620      	mov	r0, r4
 8008536:	f000 fb1b 	bl	8008b70 <__multadd>
 800853a:	9b01      	ldr	r3, [sp, #4]
 800853c:	2b00      	cmp	r3, #0
 800853e:	4607      	mov	r7, r0
 8008540:	f300 8096 	bgt.w	8008670 <_dtoa_r+0x9a8>
 8008544:	9b07      	ldr	r3, [sp, #28]
 8008546:	2b02      	cmp	r3, #2
 8008548:	dc59      	bgt.n	80085fe <_dtoa_r+0x936>
 800854a:	e091      	b.n	8008670 <_dtoa_r+0x9a8>
 800854c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800854e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008552:	e758      	b.n	8008406 <_dtoa_r+0x73e>
 8008554:	9b04      	ldr	r3, [sp, #16]
 8008556:	1e5e      	subs	r6, r3, #1
 8008558:	9b08      	ldr	r3, [sp, #32]
 800855a:	42b3      	cmp	r3, r6
 800855c:	bfbf      	itttt	lt
 800855e:	9b08      	ldrlt	r3, [sp, #32]
 8008560:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008562:	9608      	strlt	r6, [sp, #32]
 8008564:	1af3      	sublt	r3, r6, r3
 8008566:	bfb4      	ite	lt
 8008568:	18d2      	addlt	r2, r2, r3
 800856a:	1b9e      	subge	r6, r3, r6
 800856c:	9b04      	ldr	r3, [sp, #16]
 800856e:	bfbc      	itt	lt
 8008570:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008572:	2600      	movlt	r6, #0
 8008574:	2b00      	cmp	r3, #0
 8008576:	bfb7      	itett	lt
 8008578:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800857c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008580:	1a9d      	sublt	r5, r3, r2
 8008582:	2300      	movlt	r3, #0
 8008584:	e741      	b.n	800840a <_dtoa_r+0x742>
 8008586:	9e08      	ldr	r6, [sp, #32]
 8008588:	9d05      	ldr	r5, [sp, #20]
 800858a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800858c:	e748      	b.n	8008420 <_dtoa_r+0x758>
 800858e:	9a08      	ldr	r2, [sp, #32]
 8008590:	e770      	b.n	8008474 <_dtoa_r+0x7ac>
 8008592:	9b07      	ldr	r3, [sp, #28]
 8008594:	2b01      	cmp	r3, #1
 8008596:	dc19      	bgt.n	80085cc <_dtoa_r+0x904>
 8008598:	9b02      	ldr	r3, [sp, #8]
 800859a:	b9bb      	cbnz	r3, 80085cc <_dtoa_r+0x904>
 800859c:	9b03      	ldr	r3, [sp, #12]
 800859e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085a2:	b99b      	cbnz	r3, 80085cc <_dtoa_r+0x904>
 80085a4:	9b03      	ldr	r3, [sp, #12]
 80085a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80085aa:	0d1b      	lsrs	r3, r3, #20
 80085ac:	051b      	lsls	r3, r3, #20
 80085ae:	b183      	cbz	r3, 80085d2 <_dtoa_r+0x90a>
 80085b0:	9b05      	ldr	r3, [sp, #20]
 80085b2:	3301      	adds	r3, #1
 80085b4:	9305      	str	r3, [sp, #20]
 80085b6:	9b06      	ldr	r3, [sp, #24]
 80085b8:	3301      	adds	r3, #1
 80085ba:	9306      	str	r3, [sp, #24]
 80085bc:	f04f 0801 	mov.w	r8, #1
 80085c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f47f af6f 	bne.w	80084a6 <_dtoa_r+0x7de>
 80085c8:	2001      	movs	r0, #1
 80085ca:	e774      	b.n	80084b6 <_dtoa_r+0x7ee>
 80085cc:	f04f 0800 	mov.w	r8, #0
 80085d0:	e7f6      	b.n	80085c0 <_dtoa_r+0x8f8>
 80085d2:	4698      	mov	r8, r3
 80085d4:	e7f4      	b.n	80085c0 <_dtoa_r+0x8f8>
 80085d6:	d082      	beq.n	80084de <_dtoa_r+0x816>
 80085d8:	9a05      	ldr	r2, [sp, #20]
 80085da:	331c      	adds	r3, #28
 80085dc:	441a      	add	r2, r3
 80085de:	9205      	str	r2, [sp, #20]
 80085e0:	9a06      	ldr	r2, [sp, #24]
 80085e2:	441a      	add	r2, r3
 80085e4:	441d      	add	r5, r3
 80085e6:	9206      	str	r2, [sp, #24]
 80085e8:	e779      	b.n	80084de <_dtoa_r+0x816>
 80085ea:	4603      	mov	r3, r0
 80085ec:	e7f4      	b.n	80085d8 <_dtoa_r+0x910>
 80085ee:	9b04      	ldr	r3, [sp, #16]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	dc37      	bgt.n	8008664 <_dtoa_r+0x99c>
 80085f4:	9b07      	ldr	r3, [sp, #28]
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	dd34      	ble.n	8008664 <_dtoa_r+0x99c>
 80085fa:	9b04      	ldr	r3, [sp, #16]
 80085fc:	9301      	str	r3, [sp, #4]
 80085fe:	9b01      	ldr	r3, [sp, #4]
 8008600:	b963      	cbnz	r3, 800861c <_dtoa_r+0x954>
 8008602:	4631      	mov	r1, r6
 8008604:	2205      	movs	r2, #5
 8008606:	4620      	mov	r0, r4
 8008608:	f000 fab2 	bl	8008b70 <__multadd>
 800860c:	4601      	mov	r1, r0
 800860e:	4606      	mov	r6, r0
 8008610:	4650      	mov	r0, sl
 8008612:	f000 fcc7 	bl	8008fa4 <__mcmp>
 8008616:	2800      	cmp	r0, #0
 8008618:	f73f adbb 	bgt.w	8008192 <_dtoa_r+0x4ca>
 800861c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800861e:	9d00      	ldr	r5, [sp, #0]
 8008620:	ea6f 0b03 	mvn.w	fp, r3
 8008624:	f04f 0800 	mov.w	r8, #0
 8008628:	4631      	mov	r1, r6
 800862a:	4620      	mov	r0, r4
 800862c:	f000 fa7e 	bl	8008b2c <_Bfree>
 8008630:	2f00      	cmp	r7, #0
 8008632:	f43f aeab 	beq.w	800838c <_dtoa_r+0x6c4>
 8008636:	f1b8 0f00 	cmp.w	r8, #0
 800863a:	d005      	beq.n	8008648 <_dtoa_r+0x980>
 800863c:	45b8      	cmp	r8, r7
 800863e:	d003      	beq.n	8008648 <_dtoa_r+0x980>
 8008640:	4641      	mov	r1, r8
 8008642:	4620      	mov	r0, r4
 8008644:	f000 fa72 	bl	8008b2c <_Bfree>
 8008648:	4639      	mov	r1, r7
 800864a:	4620      	mov	r0, r4
 800864c:	f000 fa6e 	bl	8008b2c <_Bfree>
 8008650:	e69c      	b.n	800838c <_dtoa_r+0x6c4>
 8008652:	2600      	movs	r6, #0
 8008654:	4637      	mov	r7, r6
 8008656:	e7e1      	b.n	800861c <_dtoa_r+0x954>
 8008658:	46bb      	mov	fp, r7
 800865a:	4637      	mov	r7, r6
 800865c:	e599      	b.n	8008192 <_dtoa_r+0x4ca>
 800865e:	bf00      	nop
 8008660:	40240000 	.word	0x40240000
 8008664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008666:	2b00      	cmp	r3, #0
 8008668:	f000 80c8 	beq.w	80087fc <_dtoa_r+0xb34>
 800866c:	9b04      	ldr	r3, [sp, #16]
 800866e:	9301      	str	r3, [sp, #4]
 8008670:	2d00      	cmp	r5, #0
 8008672:	dd05      	ble.n	8008680 <_dtoa_r+0x9b8>
 8008674:	4639      	mov	r1, r7
 8008676:	462a      	mov	r2, r5
 8008678:	4620      	mov	r0, r4
 800867a:	f000 fc27 	bl	8008ecc <__lshift>
 800867e:	4607      	mov	r7, r0
 8008680:	f1b8 0f00 	cmp.w	r8, #0
 8008684:	d05b      	beq.n	800873e <_dtoa_r+0xa76>
 8008686:	6879      	ldr	r1, [r7, #4]
 8008688:	4620      	mov	r0, r4
 800868a:	f000 fa0f 	bl	8008aac <_Balloc>
 800868e:	4605      	mov	r5, r0
 8008690:	b928      	cbnz	r0, 800869e <_dtoa_r+0x9d6>
 8008692:	4b83      	ldr	r3, [pc, #524]	; (80088a0 <_dtoa_r+0xbd8>)
 8008694:	4602      	mov	r2, r0
 8008696:	f240 21ef 	movw	r1, #751	; 0x2ef
 800869a:	f7ff bb2e 	b.w	8007cfa <_dtoa_r+0x32>
 800869e:	693a      	ldr	r2, [r7, #16]
 80086a0:	3202      	adds	r2, #2
 80086a2:	0092      	lsls	r2, r2, #2
 80086a4:	f107 010c 	add.w	r1, r7, #12
 80086a8:	300c      	adds	r0, #12
 80086aa:	f001 f801 	bl	80096b0 <memcpy>
 80086ae:	2201      	movs	r2, #1
 80086b0:	4629      	mov	r1, r5
 80086b2:	4620      	mov	r0, r4
 80086b4:	f000 fc0a 	bl	8008ecc <__lshift>
 80086b8:	9b00      	ldr	r3, [sp, #0]
 80086ba:	3301      	adds	r3, #1
 80086bc:	9304      	str	r3, [sp, #16]
 80086be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086c2:	4413      	add	r3, r2
 80086c4:	9308      	str	r3, [sp, #32]
 80086c6:	9b02      	ldr	r3, [sp, #8]
 80086c8:	f003 0301 	and.w	r3, r3, #1
 80086cc:	46b8      	mov	r8, r7
 80086ce:	9306      	str	r3, [sp, #24]
 80086d0:	4607      	mov	r7, r0
 80086d2:	9b04      	ldr	r3, [sp, #16]
 80086d4:	4631      	mov	r1, r6
 80086d6:	3b01      	subs	r3, #1
 80086d8:	4650      	mov	r0, sl
 80086da:	9301      	str	r3, [sp, #4]
 80086dc:	f7ff fa69 	bl	8007bb2 <quorem>
 80086e0:	4641      	mov	r1, r8
 80086e2:	9002      	str	r0, [sp, #8]
 80086e4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80086e8:	4650      	mov	r0, sl
 80086ea:	f000 fc5b 	bl	8008fa4 <__mcmp>
 80086ee:	463a      	mov	r2, r7
 80086f0:	9005      	str	r0, [sp, #20]
 80086f2:	4631      	mov	r1, r6
 80086f4:	4620      	mov	r0, r4
 80086f6:	f000 fc71 	bl	8008fdc <__mdiff>
 80086fa:	68c2      	ldr	r2, [r0, #12]
 80086fc:	4605      	mov	r5, r0
 80086fe:	bb02      	cbnz	r2, 8008742 <_dtoa_r+0xa7a>
 8008700:	4601      	mov	r1, r0
 8008702:	4650      	mov	r0, sl
 8008704:	f000 fc4e 	bl	8008fa4 <__mcmp>
 8008708:	4602      	mov	r2, r0
 800870a:	4629      	mov	r1, r5
 800870c:	4620      	mov	r0, r4
 800870e:	9209      	str	r2, [sp, #36]	; 0x24
 8008710:	f000 fa0c 	bl	8008b2c <_Bfree>
 8008714:	9b07      	ldr	r3, [sp, #28]
 8008716:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008718:	9d04      	ldr	r5, [sp, #16]
 800871a:	ea43 0102 	orr.w	r1, r3, r2
 800871e:	9b06      	ldr	r3, [sp, #24]
 8008720:	4319      	orrs	r1, r3
 8008722:	d110      	bne.n	8008746 <_dtoa_r+0xa7e>
 8008724:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008728:	d029      	beq.n	800877e <_dtoa_r+0xab6>
 800872a:	9b05      	ldr	r3, [sp, #20]
 800872c:	2b00      	cmp	r3, #0
 800872e:	dd02      	ble.n	8008736 <_dtoa_r+0xa6e>
 8008730:	9b02      	ldr	r3, [sp, #8]
 8008732:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008736:	9b01      	ldr	r3, [sp, #4]
 8008738:	f883 9000 	strb.w	r9, [r3]
 800873c:	e774      	b.n	8008628 <_dtoa_r+0x960>
 800873e:	4638      	mov	r0, r7
 8008740:	e7ba      	b.n	80086b8 <_dtoa_r+0x9f0>
 8008742:	2201      	movs	r2, #1
 8008744:	e7e1      	b.n	800870a <_dtoa_r+0xa42>
 8008746:	9b05      	ldr	r3, [sp, #20]
 8008748:	2b00      	cmp	r3, #0
 800874a:	db04      	blt.n	8008756 <_dtoa_r+0xa8e>
 800874c:	9907      	ldr	r1, [sp, #28]
 800874e:	430b      	orrs	r3, r1
 8008750:	9906      	ldr	r1, [sp, #24]
 8008752:	430b      	orrs	r3, r1
 8008754:	d120      	bne.n	8008798 <_dtoa_r+0xad0>
 8008756:	2a00      	cmp	r2, #0
 8008758:	dded      	ble.n	8008736 <_dtoa_r+0xa6e>
 800875a:	4651      	mov	r1, sl
 800875c:	2201      	movs	r2, #1
 800875e:	4620      	mov	r0, r4
 8008760:	f000 fbb4 	bl	8008ecc <__lshift>
 8008764:	4631      	mov	r1, r6
 8008766:	4682      	mov	sl, r0
 8008768:	f000 fc1c 	bl	8008fa4 <__mcmp>
 800876c:	2800      	cmp	r0, #0
 800876e:	dc03      	bgt.n	8008778 <_dtoa_r+0xab0>
 8008770:	d1e1      	bne.n	8008736 <_dtoa_r+0xa6e>
 8008772:	f019 0f01 	tst.w	r9, #1
 8008776:	d0de      	beq.n	8008736 <_dtoa_r+0xa6e>
 8008778:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800877c:	d1d8      	bne.n	8008730 <_dtoa_r+0xa68>
 800877e:	9a01      	ldr	r2, [sp, #4]
 8008780:	2339      	movs	r3, #57	; 0x39
 8008782:	7013      	strb	r3, [r2, #0]
 8008784:	462b      	mov	r3, r5
 8008786:	461d      	mov	r5, r3
 8008788:	3b01      	subs	r3, #1
 800878a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800878e:	2a39      	cmp	r2, #57	; 0x39
 8008790:	d06c      	beq.n	800886c <_dtoa_r+0xba4>
 8008792:	3201      	adds	r2, #1
 8008794:	701a      	strb	r2, [r3, #0]
 8008796:	e747      	b.n	8008628 <_dtoa_r+0x960>
 8008798:	2a00      	cmp	r2, #0
 800879a:	dd07      	ble.n	80087ac <_dtoa_r+0xae4>
 800879c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80087a0:	d0ed      	beq.n	800877e <_dtoa_r+0xab6>
 80087a2:	9a01      	ldr	r2, [sp, #4]
 80087a4:	f109 0301 	add.w	r3, r9, #1
 80087a8:	7013      	strb	r3, [r2, #0]
 80087aa:	e73d      	b.n	8008628 <_dtoa_r+0x960>
 80087ac:	9b04      	ldr	r3, [sp, #16]
 80087ae:	9a08      	ldr	r2, [sp, #32]
 80087b0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d043      	beq.n	8008840 <_dtoa_r+0xb78>
 80087b8:	4651      	mov	r1, sl
 80087ba:	2300      	movs	r3, #0
 80087bc:	220a      	movs	r2, #10
 80087be:	4620      	mov	r0, r4
 80087c0:	f000 f9d6 	bl	8008b70 <__multadd>
 80087c4:	45b8      	cmp	r8, r7
 80087c6:	4682      	mov	sl, r0
 80087c8:	f04f 0300 	mov.w	r3, #0
 80087cc:	f04f 020a 	mov.w	r2, #10
 80087d0:	4641      	mov	r1, r8
 80087d2:	4620      	mov	r0, r4
 80087d4:	d107      	bne.n	80087e6 <_dtoa_r+0xb1e>
 80087d6:	f000 f9cb 	bl	8008b70 <__multadd>
 80087da:	4680      	mov	r8, r0
 80087dc:	4607      	mov	r7, r0
 80087de:	9b04      	ldr	r3, [sp, #16]
 80087e0:	3301      	adds	r3, #1
 80087e2:	9304      	str	r3, [sp, #16]
 80087e4:	e775      	b.n	80086d2 <_dtoa_r+0xa0a>
 80087e6:	f000 f9c3 	bl	8008b70 <__multadd>
 80087ea:	4639      	mov	r1, r7
 80087ec:	4680      	mov	r8, r0
 80087ee:	2300      	movs	r3, #0
 80087f0:	220a      	movs	r2, #10
 80087f2:	4620      	mov	r0, r4
 80087f4:	f000 f9bc 	bl	8008b70 <__multadd>
 80087f8:	4607      	mov	r7, r0
 80087fa:	e7f0      	b.n	80087de <_dtoa_r+0xb16>
 80087fc:	9b04      	ldr	r3, [sp, #16]
 80087fe:	9301      	str	r3, [sp, #4]
 8008800:	9d00      	ldr	r5, [sp, #0]
 8008802:	4631      	mov	r1, r6
 8008804:	4650      	mov	r0, sl
 8008806:	f7ff f9d4 	bl	8007bb2 <quorem>
 800880a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800880e:	9b00      	ldr	r3, [sp, #0]
 8008810:	f805 9b01 	strb.w	r9, [r5], #1
 8008814:	1aea      	subs	r2, r5, r3
 8008816:	9b01      	ldr	r3, [sp, #4]
 8008818:	4293      	cmp	r3, r2
 800881a:	dd07      	ble.n	800882c <_dtoa_r+0xb64>
 800881c:	4651      	mov	r1, sl
 800881e:	2300      	movs	r3, #0
 8008820:	220a      	movs	r2, #10
 8008822:	4620      	mov	r0, r4
 8008824:	f000 f9a4 	bl	8008b70 <__multadd>
 8008828:	4682      	mov	sl, r0
 800882a:	e7ea      	b.n	8008802 <_dtoa_r+0xb3a>
 800882c:	9b01      	ldr	r3, [sp, #4]
 800882e:	2b00      	cmp	r3, #0
 8008830:	bfc8      	it	gt
 8008832:	461d      	movgt	r5, r3
 8008834:	9b00      	ldr	r3, [sp, #0]
 8008836:	bfd8      	it	le
 8008838:	2501      	movle	r5, #1
 800883a:	441d      	add	r5, r3
 800883c:	f04f 0800 	mov.w	r8, #0
 8008840:	4651      	mov	r1, sl
 8008842:	2201      	movs	r2, #1
 8008844:	4620      	mov	r0, r4
 8008846:	f000 fb41 	bl	8008ecc <__lshift>
 800884a:	4631      	mov	r1, r6
 800884c:	4682      	mov	sl, r0
 800884e:	f000 fba9 	bl	8008fa4 <__mcmp>
 8008852:	2800      	cmp	r0, #0
 8008854:	dc96      	bgt.n	8008784 <_dtoa_r+0xabc>
 8008856:	d102      	bne.n	800885e <_dtoa_r+0xb96>
 8008858:	f019 0f01 	tst.w	r9, #1
 800885c:	d192      	bne.n	8008784 <_dtoa_r+0xabc>
 800885e:	462b      	mov	r3, r5
 8008860:	461d      	mov	r5, r3
 8008862:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008866:	2a30      	cmp	r2, #48	; 0x30
 8008868:	d0fa      	beq.n	8008860 <_dtoa_r+0xb98>
 800886a:	e6dd      	b.n	8008628 <_dtoa_r+0x960>
 800886c:	9a00      	ldr	r2, [sp, #0]
 800886e:	429a      	cmp	r2, r3
 8008870:	d189      	bne.n	8008786 <_dtoa_r+0xabe>
 8008872:	f10b 0b01 	add.w	fp, fp, #1
 8008876:	2331      	movs	r3, #49	; 0x31
 8008878:	e796      	b.n	80087a8 <_dtoa_r+0xae0>
 800887a:	4b0a      	ldr	r3, [pc, #40]	; (80088a4 <_dtoa_r+0xbdc>)
 800887c:	f7ff ba99 	b.w	8007db2 <_dtoa_r+0xea>
 8008880:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008882:	2b00      	cmp	r3, #0
 8008884:	f47f aa6d 	bne.w	8007d62 <_dtoa_r+0x9a>
 8008888:	4b07      	ldr	r3, [pc, #28]	; (80088a8 <_dtoa_r+0xbe0>)
 800888a:	f7ff ba92 	b.w	8007db2 <_dtoa_r+0xea>
 800888e:	9b01      	ldr	r3, [sp, #4]
 8008890:	2b00      	cmp	r3, #0
 8008892:	dcb5      	bgt.n	8008800 <_dtoa_r+0xb38>
 8008894:	9b07      	ldr	r3, [sp, #28]
 8008896:	2b02      	cmp	r3, #2
 8008898:	f73f aeb1 	bgt.w	80085fe <_dtoa_r+0x936>
 800889c:	e7b0      	b.n	8008800 <_dtoa_r+0xb38>
 800889e:	bf00      	nop
 80088a0:	0800a048 	.word	0x0800a048
 80088a4:	08009fa8 	.word	0x08009fa8
 80088a8:	08009fcc 	.word	0x08009fcc

080088ac <_free_r>:
 80088ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088ae:	2900      	cmp	r1, #0
 80088b0:	d044      	beq.n	800893c <_free_r+0x90>
 80088b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088b6:	9001      	str	r0, [sp, #4]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f1a1 0404 	sub.w	r4, r1, #4
 80088be:	bfb8      	it	lt
 80088c0:	18e4      	addlt	r4, r4, r3
 80088c2:	f000 f8e7 	bl	8008a94 <__malloc_lock>
 80088c6:	4a1e      	ldr	r2, [pc, #120]	; (8008940 <_free_r+0x94>)
 80088c8:	9801      	ldr	r0, [sp, #4]
 80088ca:	6813      	ldr	r3, [r2, #0]
 80088cc:	b933      	cbnz	r3, 80088dc <_free_r+0x30>
 80088ce:	6063      	str	r3, [r4, #4]
 80088d0:	6014      	str	r4, [r2, #0]
 80088d2:	b003      	add	sp, #12
 80088d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088d8:	f000 b8e2 	b.w	8008aa0 <__malloc_unlock>
 80088dc:	42a3      	cmp	r3, r4
 80088de:	d908      	bls.n	80088f2 <_free_r+0x46>
 80088e0:	6825      	ldr	r5, [r4, #0]
 80088e2:	1961      	adds	r1, r4, r5
 80088e4:	428b      	cmp	r3, r1
 80088e6:	bf01      	itttt	eq
 80088e8:	6819      	ldreq	r1, [r3, #0]
 80088ea:	685b      	ldreq	r3, [r3, #4]
 80088ec:	1949      	addeq	r1, r1, r5
 80088ee:	6021      	streq	r1, [r4, #0]
 80088f0:	e7ed      	b.n	80088ce <_free_r+0x22>
 80088f2:	461a      	mov	r2, r3
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	b10b      	cbz	r3, 80088fc <_free_r+0x50>
 80088f8:	42a3      	cmp	r3, r4
 80088fa:	d9fa      	bls.n	80088f2 <_free_r+0x46>
 80088fc:	6811      	ldr	r1, [r2, #0]
 80088fe:	1855      	adds	r5, r2, r1
 8008900:	42a5      	cmp	r5, r4
 8008902:	d10b      	bne.n	800891c <_free_r+0x70>
 8008904:	6824      	ldr	r4, [r4, #0]
 8008906:	4421      	add	r1, r4
 8008908:	1854      	adds	r4, r2, r1
 800890a:	42a3      	cmp	r3, r4
 800890c:	6011      	str	r1, [r2, #0]
 800890e:	d1e0      	bne.n	80088d2 <_free_r+0x26>
 8008910:	681c      	ldr	r4, [r3, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	6053      	str	r3, [r2, #4]
 8008916:	440c      	add	r4, r1
 8008918:	6014      	str	r4, [r2, #0]
 800891a:	e7da      	b.n	80088d2 <_free_r+0x26>
 800891c:	d902      	bls.n	8008924 <_free_r+0x78>
 800891e:	230c      	movs	r3, #12
 8008920:	6003      	str	r3, [r0, #0]
 8008922:	e7d6      	b.n	80088d2 <_free_r+0x26>
 8008924:	6825      	ldr	r5, [r4, #0]
 8008926:	1961      	adds	r1, r4, r5
 8008928:	428b      	cmp	r3, r1
 800892a:	bf04      	itt	eq
 800892c:	6819      	ldreq	r1, [r3, #0]
 800892e:	685b      	ldreq	r3, [r3, #4]
 8008930:	6063      	str	r3, [r4, #4]
 8008932:	bf04      	itt	eq
 8008934:	1949      	addeq	r1, r1, r5
 8008936:	6021      	streq	r1, [r4, #0]
 8008938:	6054      	str	r4, [r2, #4]
 800893a:	e7ca      	b.n	80088d2 <_free_r+0x26>
 800893c:	b003      	add	sp, #12
 800893e:	bd30      	pop	{r4, r5, pc}
 8008940:	20000598 	.word	0x20000598

08008944 <malloc>:
 8008944:	4b02      	ldr	r3, [pc, #8]	; (8008950 <malloc+0xc>)
 8008946:	4601      	mov	r1, r0
 8008948:	6818      	ldr	r0, [r3, #0]
 800894a:	f000 b823 	b.w	8008994 <_malloc_r>
 800894e:	bf00      	nop
 8008950:	200000f4 	.word	0x200000f4

08008954 <sbrk_aligned>:
 8008954:	b570      	push	{r4, r5, r6, lr}
 8008956:	4e0e      	ldr	r6, [pc, #56]	; (8008990 <sbrk_aligned+0x3c>)
 8008958:	460c      	mov	r4, r1
 800895a:	6831      	ldr	r1, [r6, #0]
 800895c:	4605      	mov	r5, r0
 800895e:	b911      	cbnz	r1, 8008966 <sbrk_aligned+0x12>
 8008960:	f000 fe96 	bl	8009690 <_sbrk_r>
 8008964:	6030      	str	r0, [r6, #0]
 8008966:	4621      	mov	r1, r4
 8008968:	4628      	mov	r0, r5
 800896a:	f000 fe91 	bl	8009690 <_sbrk_r>
 800896e:	1c43      	adds	r3, r0, #1
 8008970:	d00a      	beq.n	8008988 <sbrk_aligned+0x34>
 8008972:	1cc4      	adds	r4, r0, #3
 8008974:	f024 0403 	bic.w	r4, r4, #3
 8008978:	42a0      	cmp	r0, r4
 800897a:	d007      	beq.n	800898c <sbrk_aligned+0x38>
 800897c:	1a21      	subs	r1, r4, r0
 800897e:	4628      	mov	r0, r5
 8008980:	f000 fe86 	bl	8009690 <_sbrk_r>
 8008984:	3001      	adds	r0, #1
 8008986:	d101      	bne.n	800898c <sbrk_aligned+0x38>
 8008988:	f04f 34ff 	mov.w	r4, #4294967295
 800898c:	4620      	mov	r0, r4
 800898e:	bd70      	pop	{r4, r5, r6, pc}
 8008990:	2000059c 	.word	0x2000059c

08008994 <_malloc_r>:
 8008994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008998:	1ccd      	adds	r5, r1, #3
 800899a:	f025 0503 	bic.w	r5, r5, #3
 800899e:	3508      	adds	r5, #8
 80089a0:	2d0c      	cmp	r5, #12
 80089a2:	bf38      	it	cc
 80089a4:	250c      	movcc	r5, #12
 80089a6:	2d00      	cmp	r5, #0
 80089a8:	4607      	mov	r7, r0
 80089aa:	db01      	blt.n	80089b0 <_malloc_r+0x1c>
 80089ac:	42a9      	cmp	r1, r5
 80089ae:	d905      	bls.n	80089bc <_malloc_r+0x28>
 80089b0:	230c      	movs	r3, #12
 80089b2:	603b      	str	r3, [r7, #0]
 80089b4:	2600      	movs	r6, #0
 80089b6:	4630      	mov	r0, r6
 80089b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089bc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008a90 <_malloc_r+0xfc>
 80089c0:	f000 f868 	bl	8008a94 <__malloc_lock>
 80089c4:	f8d8 3000 	ldr.w	r3, [r8]
 80089c8:	461c      	mov	r4, r3
 80089ca:	bb5c      	cbnz	r4, 8008a24 <_malloc_r+0x90>
 80089cc:	4629      	mov	r1, r5
 80089ce:	4638      	mov	r0, r7
 80089d0:	f7ff ffc0 	bl	8008954 <sbrk_aligned>
 80089d4:	1c43      	adds	r3, r0, #1
 80089d6:	4604      	mov	r4, r0
 80089d8:	d155      	bne.n	8008a86 <_malloc_r+0xf2>
 80089da:	f8d8 4000 	ldr.w	r4, [r8]
 80089de:	4626      	mov	r6, r4
 80089e0:	2e00      	cmp	r6, #0
 80089e2:	d145      	bne.n	8008a70 <_malloc_r+0xdc>
 80089e4:	2c00      	cmp	r4, #0
 80089e6:	d048      	beq.n	8008a7a <_malloc_r+0xe6>
 80089e8:	6823      	ldr	r3, [r4, #0]
 80089ea:	4631      	mov	r1, r6
 80089ec:	4638      	mov	r0, r7
 80089ee:	eb04 0903 	add.w	r9, r4, r3
 80089f2:	f000 fe4d 	bl	8009690 <_sbrk_r>
 80089f6:	4581      	cmp	r9, r0
 80089f8:	d13f      	bne.n	8008a7a <_malloc_r+0xe6>
 80089fa:	6821      	ldr	r1, [r4, #0]
 80089fc:	1a6d      	subs	r5, r5, r1
 80089fe:	4629      	mov	r1, r5
 8008a00:	4638      	mov	r0, r7
 8008a02:	f7ff ffa7 	bl	8008954 <sbrk_aligned>
 8008a06:	3001      	adds	r0, #1
 8008a08:	d037      	beq.n	8008a7a <_malloc_r+0xe6>
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	442b      	add	r3, r5
 8008a0e:	6023      	str	r3, [r4, #0]
 8008a10:	f8d8 3000 	ldr.w	r3, [r8]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d038      	beq.n	8008a8a <_malloc_r+0xf6>
 8008a18:	685a      	ldr	r2, [r3, #4]
 8008a1a:	42a2      	cmp	r2, r4
 8008a1c:	d12b      	bne.n	8008a76 <_malloc_r+0xe2>
 8008a1e:	2200      	movs	r2, #0
 8008a20:	605a      	str	r2, [r3, #4]
 8008a22:	e00f      	b.n	8008a44 <_malloc_r+0xb0>
 8008a24:	6822      	ldr	r2, [r4, #0]
 8008a26:	1b52      	subs	r2, r2, r5
 8008a28:	d41f      	bmi.n	8008a6a <_malloc_r+0xd6>
 8008a2a:	2a0b      	cmp	r2, #11
 8008a2c:	d917      	bls.n	8008a5e <_malloc_r+0xca>
 8008a2e:	1961      	adds	r1, r4, r5
 8008a30:	42a3      	cmp	r3, r4
 8008a32:	6025      	str	r5, [r4, #0]
 8008a34:	bf18      	it	ne
 8008a36:	6059      	strne	r1, [r3, #4]
 8008a38:	6863      	ldr	r3, [r4, #4]
 8008a3a:	bf08      	it	eq
 8008a3c:	f8c8 1000 	streq.w	r1, [r8]
 8008a40:	5162      	str	r2, [r4, r5]
 8008a42:	604b      	str	r3, [r1, #4]
 8008a44:	4638      	mov	r0, r7
 8008a46:	f104 060b 	add.w	r6, r4, #11
 8008a4a:	f000 f829 	bl	8008aa0 <__malloc_unlock>
 8008a4e:	f026 0607 	bic.w	r6, r6, #7
 8008a52:	1d23      	adds	r3, r4, #4
 8008a54:	1af2      	subs	r2, r6, r3
 8008a56:	d0ae      	beq.n	80089b6 <_malloc_r+0x22>
 8008a58:	1b9b      	subs	r3, r3, r6
 8008a5a:	50a3      	str	r3, [r4, r2]
 8008a5c:	e7ab      	b.n	80089b6 <_malloc_r+0x22>
 8008a5e:	42a3      	cmp	r3, r4
 8008a60:	6862      	ldr	r2, [r4, #4]
 8008a62:	d1dd      	bne.n	8008a20 <_malloc_r+0x8c>
 8008a64:	f8c8 2000 	str.w	r2, [r8]
 8008a68:	e7ec      	b.n	8008a44 <_malloc_r+0xb0>
 8008a6a:	4623      	mov	r3, r4
 8008a6c:	6864      	ldr	r4, [r4, #4]
 8008a6e:	e7ac      	b.n	80089ca <_malloc_r+0x36>
 8008a70:	4634      	mov	r4, r6
 8008a72:	6876      	ldr	r6, [r6, #4]
 8008a74:	e7b4      	b.n	80089e0 <_malloc_r+0x4c>
 8008a76:	4613      	mov	r3, r2
 8008a78:	e7cc      	b.n	8008a14 <_malloc_r+0x80>
 8008a7a:	230c      	movs	r3, #12
 8008a7c:	603b      	str	r3, [r7, #0]
 8008a7e:	4638      	mov	r0, r7
 8008a80:	f000 f80e 	bl	8008aa0 <__malloc_unlock>
 8008a84:	e797      	b.n	80089b6 <_malloc_r+0x22>
 8008a86:	6025      	str	r5, [r4, #0]
 8008a88:	e7dc      	b.n	8008a44 <_malloc_r+0xb0>
 8008a8a:	605b      	str	r3, [r3, #4]
 8008a8c:	deff      	udf	#255	; 0xff
 8008a8e:	bf00      	nop
 8008a90:	20000598 	.word	0x20000598

08008a94 <__malloc_lock>:
 8008a94:	4801      	ldr	r0, [pc, #4]	; (8008a9c <__malloc_lock+0x8>)
 8008a96:	f7ff b88a 	b.w	8007bae <__retarget_lock_acquire_recursive>
 8008a9a:	bf00      	nop
 8008a9c:	20000594 	.word	0x20000594

08008aa0 <__malloc_unlock>:
 8008aa0:	4801      	ldr	r0, [pc, #4]	; (8008aa8 <__malloc_unlock+0x8>)
 8008aa2:	f7ff b885 	b.w	8007bb0 <__retarget_lock_release_recursive>
 8008aa6:	bf00      	nop
 8008aa8:	20000594 	.word	0x20000594

08008aac <_Balloc>:
 8008aac:	b570      	push	{r4, r5, r6, lr}
 8008aae:	69c6      	ldr	r6, [r0, #28]
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	460d      	mov	r5, r1
 8008ab4:	b976      	cbnz	r6, 8008ad4 <_Balloc+0x28>
 8008ab6:	2010      	movs	r0, #16
 8008ab8:	f7ff ff44 	bl	8008944 <malloc>
 8008abc:	4602      	mov	r2, r0
 8008abe:	61e0      	str	r0, [r4, #28]
 8008ac0:	b920      	cbnz	r0, 8008acc <_Balloc+0x20>
 8008ac2:	4b18      	ldr	r3, [pc, #96]	; (8008b24 <_Balloc+0x78>)
 8008ac4:	4818      	ldr	r0, [pc, #96]	; (8008b28 <_Balloc+0x7c>)
 8008ac6:	216b      	movs	r1, #107	; 0x6b
 8008ac8:	f000 fe00 	bl	80096cc <__assert_func>
 8008acc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ad0:	6006      	str	r6, [r0, #0]
 8008ad2:	60c6      	str	r6, [r0, #12]
 8008ad4:	69e6      	ldr	r6, [r4, #28]
 8008ad6:	68f3      	ldr	r3, [r6, #12]
 8008ad8:	b183      	cbz	r3, 8008afc <_Balloc+0x50>
 8008ada:	69e3      	ldr	r3, [r4, #28]
 8008adc:	68db      	ldr	r3, [r3, #12]
 8008ade:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ae2:	b9b8      	cbnz	r0, 8008b14 <_Balloc+0x68>
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	fa01 f605 	lsl.w	r6, r1, r5
 8008aea:	1d72      	adds	r2, r6, #5
 8008aec:	0092      	lsls	r2, r2, #2
 8008aee:	4620      	mov	r0, r4
 8008af0:	f000 fe0a 	bl	8009708 <_calloc_r>
 8008af4:	b160      	cbz	r0, 8008b10 <_Balloc+0x64>
 8008af6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008afa:	e00e      	b.n	8008b1a <_Balloc+0x6e>
 8008afc:	2221      	movs	r2, #33	; 0x21
 8008afe:	2104      	movs	r1, #4
 8008b00:	4620      	mov	r0, r4
 8008b02:	f000 fe01 	bl	8009708 <_calloc_r>
 8008b06:	69e3      	ldr	r3, [r4, #28]
 8008b08:	60f0      	str	r0, [r6, #12]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1e4      	bne.n	8008ada <_Balloc+0x2e>
 8008b10:	2000      	movs	r0, #0
 8008b12:	bd70      	pop	{r4, r5, r6, pc}
 8008b14:	6802      	ldr	r2, [r0, #0]
 8008b16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b20:	e7f7      	b.n	8008b12 <_Balloc+0x66>
 8008b22:	bf00      	nop
 8008b24:	08009fd9 	.word	0x08009fd9
 8008b28:	0800a059 	.word	0x0800a059

08008b2c <_Bfree>:
 8008b2c:	b570      	push	{r4, r5, r6, lr}
 8008b2e:	69c6      	ldr	r6, [r0, #28]
 8008b30:	4605      	mov	r5, r0
 8008b32:	460c      	mov	r4, r1
 8008b34:	b976      	cbnz	r6, 8008b54 <_Bfree+0x28>
 8008b36:	2010      	movs	r0, #16
 8008b38:	f7ff ff04 	bl	8008944 <malloc>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	61e8      	str	r0, [r5, #28]
 8008b40:	b920      	cbnz	r0, 8008b4c <_Bfree+0x20>
 8008b42:	4b09      	ldr	r3, [pc, #36]	; (8008b68 <_Bfree+0x3c>)
 8008b44:	4809      	ldr	r0, [pc, #36]	; (8008b6c <_Bfree+0x40>)
 8008b46:	218f      	movs	r1, #143	; 0x8f
 8008b48:	f000 fdc0 	bl	80096cc <__assert_func>
 8008b4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b50:	6006      	str	r6, [r0, #0]
 8008b52:	60c6      	str	r6, [r0, #12]
 8008b54:	b13c      	cbz	r4, 8008b66 <_Bfree+0x3a>
 8008b56:	69eb      	ldr	r3, [r5, #28]
 8008b58:	6862      	ldr	r2, [r4, #4]
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b60:	6021      	str	r1, [r4, #0]
 8008b62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b66:	bd70      	pop	{r4, r5, r6, pc}
 8008b68:	08009fd9 	.word	0x08009fd9
 8008b6c:	0800a059 	.word	0x0800a059

08008b70 <__multadd>:
 8008b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b74:	690d      	ldr	r5, [r1, #16]
 8008b76:	4607      	mov	r7, r0
 8008b78:	460c      	mov	r4, r1
 8008b7a:	461e      	mov	r6, r3
 8008b7c:	f101 0c14 	add.w	ip, r1, #20
 8008b80:	2000      	movs	r0, #0
 8008b82:	f8dc 3000 	ldr.w	r3, [ip]
 8008b86:	b299      	uxth	r1, r3
 8008b88:	fb02 6101 	mla	r1, r2, r1, r6
 8008b8c:	0c1e      	lsrs	r6, r3, #16
 8008b8e:	0c0b      	lsrs	r3, r1, #16
 8008b90:	fb02 3306 	mla	r3, r2, r6, r3
 8008b94:	b289      	uxth	r1, r1
 8008b96:	3001      	adds	r0, #1
 8008b98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b9c:	4285      	cmp	r5, r0
 8008b9e:	f84c 1b04 	str.w	r1, [ip], #4
 8008ba2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ba6:	dcec      	bgt.n	8008b82 <__multadd+0x12>
 8008ba8:	b30e      	cbz	r6, 8008bee <__multadd+0x7e>
 8008baa:	68a3      	ldr	r3, [r4, #8]
 8008bac:	42ab      	cmp	r3, r5
 8008bae:	dc19      	bgt.n	8008be4 <__multadd+0x74>
 8008bb0:	6861      	ldr	r1, [r4, #4]
 8008bb2:	4638      	mov	r0, r7
 8008bb4:	3101      	adds	r1, #1
 8008bb6:	f7ff ff79 	bl	8008aac <_Balloc>
 8008bba:	4680      	mov	r8, r0
 8008bbc:	b928      	cbnz	r0, 8008bca <__multadd+0x5a>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	4b0c      	ldr	r3, [pc, #48]	; (8008bf4 <__multadd+0x84>)
 8008bc2:	480d      	ldr	r0, [pc, #52]	; (8008bf8 <__multadd+0x88>)
 8008bc4:	21ba      	movs	r1, #186	; 0xba
 8008bc6:	f000 fd81 	bl	80096cc <__assert_func>
 8008bca:	6922      	ldr	r2, [r4, #16]
 8008bcc:	3202      	adds	r2, #2
 8008bce:	f104 010c 	add.w	r1, r4, #12
 8008bd2:	0092      	lsls	r2, r2, #2
 8008bd4:	300c      	adds	r0, #12
 8008bd6:	f000 fd6b 	bl	80096b0 <memcpy>
 8008bda:	4621      	mov	r1, r4
 8008bdc:	4638      	mov	r0, r7
 8008bde:	f7ff ffa5 	bl	8008b2c <_Bfree>
 8008be2:	4644      	mov	r4, r8
 8008be4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008be8:	3501      	adds	r5, #1
 8008bea:	615e      	str	r6, [r3, #20]
 8008bec:	6125      	str	r5, [r4, #16]
 8008bee:	4620      	mov	r0, r4
 8008bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bf4:	0800a048 	.word	0x0800a048
 8008bf8:	0800a059 	.word	0x0800a059

08008bfc <__hi0bits>:
 8008bfc:	0c03      	lsrs	r3, r0, #16
 8008bfe:	041b      	lsls	r3, r3, #16
 8008c00:	b9d3      	cbnz	r3, 8008c38 <__hi0bits+0x3c>
 8008c02:	0400      	lsls	r0, r0, #16
 8008c04:	2310      	movs	r3, #16
 8008c06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008c0a:	bf04      	itt	eq
 8008c0c:	0200      	lsleq	r0, r0, #8
 8008c0e:	3308      	addeq	r3, #8
 8008c10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008c14:	bf04      	itt	eq
 8008c16:	0100      	lsleq	r0, r0, #4
 8008c18:	3304      	addeq	r3, #4
 8008c1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008c1e:	bf04      	itt	eq
 8008c20:	0080      	lsleq	r0, r0, #2
 8008c22:	3302      	addeq	r3, #2
 8008c24:	2800      	cmp	r0, #0
 8008c26:	db05      	blt.n	8008c34 <__hi0bits+0x38>
 8008c28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008c2c:	f103 0301 	add.w	r3, r3, #1
 8008c30:	bf08      	it	eq
 8008c32:	2320      	moveq	r3, #32
 8008c34:	4618      	mov	r0, r3
 8008c36:	4770      	bx	lr
 8008c38:	2300      	movs	r3, #0
 8008c3a:	e7e4      	b.n	8008c06 <__hi0bits+0xa>

08008c3c <__lo0bits>:
 8008c3c:	6803      	ldr	r3, [r0, #0]
 8008c3e:	f013 0207 	ands.w	r2, r3, #7
 8008c42:	d00c      	beq.n	8008c5e <__lo0bits+0x22>
 8008c44:	07d9      	lsls	r1, r3, #31
 8008c46:	d422      	bmi.n	8008c8e <__lo0bits+0x52>
 8008c48:	079a      	lsls	r2, r3, #30
 8008c4a:	bf49      	itett	mi
 8008c4c:	085b      	lsrmi	r3, r3, #1
 8008c4e:	089b      	lsrpl	r3, r3, #2
 8008c50:	6003      	strmi	r3, [r0, #0]
 8008c52:	2201      	movmi	r2, #1
 8008c54:	bf5c      	itt	pl
 8008c56:	6003      	strpl	r3, [r0, #0]
 8008c58:	2202      	movpl	r2, #2
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	4770      	bx	lr
 8008c5e:	b299      	uxth	r1, r3
 8008c60:	b909      	cbnz	r1, 8008c66 <__lo0bits+0x2a>
 8008c62:	0c1b      	lsrs	r3, r3, #16
 8008c64:	2210      	movs	r2, #16
 8008c66:	b2d9      	uxtb	r1, r3
 8008c68:	b909      	cbnz	r1, 8008c6e <__lo0bits+0x32>
 8008c6a:	3208      	adds	r2, #8
 8008c6c:	0a1b      	lsrs	r3, r3, #8
 8008c6e:	0719      	lsls	r1, r3, #28
 8008c70:	bf04      	itt	eq
 8008c72:	091b      	lsreq	r3, r3, #4
 8008c74:	3204      	addeq	r2, #4
 8008c76:	0799      	lsls	r1, r3, #30
 8008c78:	bf04      	itt	eq
 8008c7a:	089b      	lsreq	r3, r3, #2
 8008c7c:	3202      	addeq	r2, #2
 8008c7e:	07d9      	lsls	r1, r3, #31
 8008c80:	d403      	bmi.n	8008c8a <__lo0bits+0x4e>
 8008c82:	085b      	lsrs	r3, r3, #1
 8008c84:	f102 0201 	add.w	r2, r2, #1
 8008c88:	d003      	beq.n	8008c92 <__lo0bits+0x56>
 8008c8a:	6003      	str	r3, [r0, #0]
 8008c8c:	e7e5      	b.n	8008c5a <__lo0bits+0x1e>
 8008c8e:	2200      	movs	r2, #0
 8008c90:	e7e3      	b.n	8008c5a <__lo0bits+0x1e>
 8008c92:	2220      	movs	r2, #32
 8008c94:	e7e1      	b.n	8008c5a <__lo0bits+0x1e>
	...

08008c98 <__i2b>:
 8008c98:	b510      	push	{r4, lr}
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	2101      	movs	r1, #1
 8008c9e:	f7ff ff05 	bl	8008aac <_Balloc>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	b928      	cbnz	r0, 8008cb2 <__i2b+0x1a>
 8008ca6:	4b05      	ldr	r3, [pc, #20]	; (8008cbc <__i2b+0x24>)
 8008ca8:	4805      	ldr	r0, [pc, #20]	; (8008cc0 <__i2b+0x28>)
 8008caa:	f240 1145 	movw	r1, #325	; 0x145
 8008cae:	f000 fd0d 	bl	80096cc <__assert_func>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	6144      	str	r4, [r0, #20]
 8008cb6:	6103      	str	r3, [r0, #16]
 8008cb8:	bd10      	pop	{r4, pc}
 8008cba:	bf00      	nop
 8008cbc:	0800a048 	.word	0x0800a048
 8008cc0:	0800a059 	.word	0x0800a059

08008cc4 <__multiply>:
 8008cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	4691      	mov	r9, r2
 8008cca:	690a      	ldr	r2, [r1, #16]
 8008ccc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	bfb8      	it	lt
 8008cd4:	460b      	movlt	r3, r1
 8008cd6:	460c      	mov	r4, r1
 8008cd8:	bfbc      	itt	lt
 8008cda:	464c      	movlt	r4, r9
 8008cdc:	4699      	movlt	r9, r3
 8008cde:	6927      	ldr	r7, [r4, #16]
 8008ce0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008ce4:	68a3      	ldr	r3, [r4, #8]
 8008ce6:	6861      	ldr	r1, [r4, #4]
 8008ce8:	eb07 060a 	add.w	r6, r7, sl
 8008cec:	42b3      	cmp	r3, r6
 8008cee:	b085      	sub	sp, #20
 8008cf0:	bfb8      	it	lt
 8008cf2:	3101      	addlt	r1, #1
 8008cf4:	f7ff feda 	bl	8008aac <_Balloc>
 8008cf8:	b930      	cbnz	r0, 8008d08 <__multiply+0x44>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	4b44      	ldr	r3, [pc, #272]	; (8008e10 <__multiply+0x14c>)
 8008cfe:	4845      	ldr	r0, [pc, #276]	; (8008e14 <__multiply+0x150>)
 8008d00:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008d04:	f000 fce2 	bl	80096cc <__assert_func>
 8008d08:	f100 0514 	add.w	r5, r0, #20
 8008d0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008d10:	462b      	mov	r3, r5
 8008d12:	2200      	movs	r2, #0
 8008d14:	4543      	cmp	r3, r8
 8008d16:	d321      	bcc.n	8008d5c <__multiply+0x98>
 8008d18:	f104 0314 	add.w	r3, r4, #20
 8008d1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008d20:	f109 0314 	add.w	r3, r9, #20
 8008d24:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008d28:	9202      	str	r2, [sp, #8]
 8008d2a:	1b3a      	subs	r2, r7, r4
 8008d2c:	3a15      	subs	r2, #21
 8008d2e:	f022 0203 	bic.w	r2, r2, #3
 8008d32:	3204      	adds	r2, #4
 8008d34:	f104 0115 	add.w	r1, r4, #21
 8008d38:	428f      	cmp	r7, r1
 8008d3a:	bf38      	it	cc
 8008d3c:	2204      	movcc	r2, #4
 8008d3e:	9201      	str	r2, [sp, #4]
 8008d40:	9a02      	ldr	r2, [sp, #8]
 8008d42:	9303      	str	r3, [sp, #12]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d80c      	bhi.n	8008d62 <__multiply+0x9e>
 8008d48:	2e00      	cmp	r6, #0
 8008d4a:	dd03      	ble.n	8008d54 <__multiply+0x90>
 8008d4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d05b      	beq.n	8008e0c <__multiply+0x148>
 8008d54:	6106      	str	r6, [r0, #16]
 8008d56:	b005      	add	sp, #20
 8008d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d5c:	f843 2b04 	str.w	r2, [r3], #4
 8008d60:	e7d8      	b.n	8008d14 <__multiply+0x50>
 8008d62:	f8b3 a000 	ldrh.w	sl, [r3]
 8008d66:	f1ba 0f00 	cmp.w	sl, #0
 8008d6a:	d024      	beq.n	8008db6 <__multiply+0xf2>
 8008d6c:	f104 0e14 	add.w	lr, r4, #20
 8008d70:	46a9      	mov	r9, r5
 8008d72:	f04f 0c00 	mov.w	ip, #0
 8008d76:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008d7a:	f8d9 1000 	ldr.w	r1, [r9]
 8008d7e:	fa1f fb82 	uxth.w	fp, r2
 8008d82:	b289      	uxth	r1, r1
 8008d84:	fb0a 110b 	mla	r1, sl, fp, r1
 8008d88:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008d8c:	f8d9 2000 	ldr.w	r2, [r9]
 8008d90:	4461      	add	r1, ip
 8008d92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008d96:	fb0a c20b 	mla	r2, sl, fp, ip
 8008d9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008d9e:	b289      	uxth	r1, r1
 8008da0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008da4:	4577      	cmp	r7, lr
 8008da6:	f849 1b04 	str.w	r1, [r9], #4
 8008daa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008dae:	d8e2      	bhi.n	8008d76 <__multiply+0xb2>
 8008db0:	9a01      	ldr	r2, [sp, #4]
 8008db2:	f845 c002 	str.w	ip, [r5, r2]
 8008db6:	9a03      	ldr	r2, [sp, #12]
 8008db8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008dbc:	3304      	adds	r3, #4
 8008dbe:	f1b9 0f00 	cmp.w	r9, #0
 8008dc2:	d021      	beq.n	8008e08 <__multiply+0x144>
 8008dc4:	6829      	ldr	r1, [r5, #0]
 8008dc6:	f104 0c14 	add.w	ip, r4, #20
 8008dca:	46ae      	mov	lr, r5
 8008dcc:	f04f 0a00 	mov.w	sl, #0
 8008dd0:	f8bc b000 	ldrh.w	fp, [ip]
 8008dd4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008dd8:	fb09 220b 	mla	r2, r9, fp, r2
 8008ddc:	4452      	add	r2, sl
 8008dde:	b289      	uxth	r1, r1
 8008de0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008de4:	f84e 1b04 	str.w	r1, [lr], #4
 8008de8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008dec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008df0:	f8be 1000 	ldrh.w	r1, [lr]
 8008df4:	fb09 110a 	mla	r1, r9, sl, r1
 8008df8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008dfc:	4567      	cmp	r7, ip
 8008dfe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e02:	d8e5      	bhi.n	8008dd0 <__multiply+0x10c>
 8008e04:	9a01      	ldr	r2, [sp, #4]
 8008e06:	50a9      	str	r1, [r5, r2]
 8008e08:	3504      	adds	r5, #4
 8008e0a:	e799      	b.n	8008d40 <__multiply+0x7c>
 8008e0c:	3e01      	subs	r6, #1
 8008e0e:	e79b      	b.n	8008d48 <__multiply+0x84>
 8008e10:	0800a048 	.word	0x0800a048
 8008e14:	0800a059 	.word	0x0800a059

08008e18 <__pow5mult>:
 8008e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e1c:	4615      	mov	r5, r2
 8008e1e:	f012 0203 	ands.w	r2, r2, #3
 8008e22:	4606      	mov	r6, r0
 8008e24:	460f      	mov	r7, r1
 8008e26:	d007      	beq.n	8008e38 <__pow5mult+0x20>
 8008e28:	4c25      	ldr	r4, [pc, #148]	; (8008ec0 <__pow5mult+0xa8>)
 8008e2a:	3a01      	subs	r2, #1
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e32:	f7ff fe9d 	bl	8008b70 <__multadd>
 8008e36:	4607      	mov	r7, r0
 8008e38:	10ad      	asrs	r5, r5, #2
 8008e3a:	d03d      	beq.n	8008eb8 <__pow5mult+0xa0>
 8008e3c:	69f4      	ldr	r4, [r6, #28]
 8008e3e:	b97c      	cbnz	r4, 8008e60 <__pow5mult+0x48>
 8008e40:	2010      	movs	r0, #16
 8008e42:	f7ff fd7f 	bl	8008944 <malloc>
 8008e46:	4602      	mov	r2, r0
 8008e48:	61f0      	str	r0, [r6, #28]
 8008e4a:	b928      	cbnz	r0, 8008e58 <__pow5mult+0x40>
 8008e4c:	4b1d      	ldr	r3, [pc, #116]	; (8008ec4 <__pow5mult+0xac>)
 8008e4e:	481e      	ldr	r0, [pc, #120]	; (8008ec8 <__pow5mult+0xb0>)
 8008e50:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008e54:	f000 fc3a 	bl	80096cc <__assert_func>
 8008e58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e5c:	6004      	str	r4, [r0, #0]
 8008e5e:	60c4      	str	r4, [r0, #12]
 8008e60:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008e64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e68:	b94c      	cbnz	r4, 8008e7e <__pow5mult+0x66>
 8008e6a:	f240 2171 	movw	r1, #625	; 0x271
 8008e6e:	4630      	mov	r0, r6
 8008e70:	f7ff ff12 	bl	8008c98 <__i2b>
 8008e74:	2300      	movs	r3, #0
 8008e76:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	6003      	str	r3, [r0, #0]
 8008e7e:	f04f 0900 	mov.w	r9, #0
 8008e82:	07eb      	lsls	r3, r5, #31
 8008e84:	d50a      	bpl.n	8008e9c <__pow5mult+0x84>
 8008e86:	4639      	mov	r1, r7
 8008e88:	4622      	mov	r2, r4
 8008e8a:	4630      	mov	r0, r6
 8008e8c:	f7ff ff1a 	bl	8008cc4 <__multiply>
 8008e90:	4639      	mov	r1, r7
 8008e92:	4680      	mov	r8, r0
 8008e94:	4630      	mov	r0, r6
 8008e96:	f7ff fe49 	bl	8008b2c <_Bfree>
 8008e9a:	4647      	mov	r7, r8
 8008e9c:	106d      	asrs	r5, r5, #1
 8008e9e:	d00b      	beq.n	8008eb8 <__pow5mult+0xa0>
 8008ea0:	6820      	ldr	r0, [r4, #0]
 8008ea2:	b938      	cbnz	r0, 8008eb4 <__pow5mult+0x9c>
 8008ea4:	4622      	mov	r2, r4
 8008ea6:	4621      	mov	r1, r4
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	f7ff ff0b 	bl	8008cc4 <__multiply>
 8008eae:	6020      	str	r0, [r4, #0]
 8008eb0:	f8c0 9000 	str.w	r9, [r0]
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	e7e4      	b.n	8008e82 <__pow5mult+0x6a>
 8008eb8:	4638      	mov	r0, r7
 8008eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ebe:	bf00      	nop
 8008ec0:	0800a1a8 	.word	0x0800a1a8
 8008ec4:	08009fd9 	.word	0x08009fd9
 8008ec8:	0800a059 	.word	0x0800a059

08008ecc <__lshift>:
 8008ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ed0:	460c      	mov	r4, r1
 8008ed2:	6849      	ldr	r1, [r1, #4]
 8008ed4:	6923      	ldr	r3, [r4, #16]
 8008ed6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008eda:	68a3      	ldr	r3, [r4, #8]
 8008edc:	4607      	mov	r7, r0
 8008ede:	4691      	mov	r9, r2
 8008ee0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ee4:	f108 0601 	add.w	r6, r8, #1
 8008ee8:	42b3      	cmp	r3, r6
 8008eea:	db0b      	blt.n	8008f04 <__lshift+0x38>
 8008eec:	4638      	mov	r0, r7
 8008eee:	f7ff fddd 	bl	8008aac <_Balloc>
 8008ef2:	4605      	mov	r5, r0
 8008ef4:	b948      	cbnz	r0, 8008f0a <__lshift+0x3e>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	4b28      	ldr	r3, [pc, #160]	; (8008f9c <__lshift+0xd0>)
 8008efa:	4829      	ldr	r0, [pc, #164]	; (8008fa0 <__lshift+0xd4>)
 8008efc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008f00:	f000 fbe4 	bl	80096cc <__assert_func>
 8008f04:	3101      	adds	r1, #1
 8008f06:	005b      	lsls	r3, r3, #1
 8008f08:	e7ee      	b.n	8008ee8 <__lshift+0x1c>
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	f100 0114 	add.w	r1, r0, #20
 8008f10:	f100 0210 	add.w	r2, r0, #16
 8008f14:	4618      	mov	r0, r3
 8008f16:	4553      	cmp	r3, sl
 8008f18:	db33      	blt.n	8008f82 <__lshift+0xb6>
 8008f1a:	6920      	ldr	r0, [r4, #16]
 8008f1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f20:	f104 0314 	add.w	r3, r4, #20
 8008f24:	f019 091f 	ands.w	r9, r9, #31
 8008f28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f30:	d02b      	beq.n	8008f8a <__lshift+0xbe>
 8008f32:	f1c9 0e20 	rsb	lr, r9, #32
 8008f36:	468a      	mov	sl, r1
 8008f38:	2200      	movs	r2, #0
 8008f3a:	6818      	ldr	r0, [r3, #0]
 8008f3c:	fa00 f009 	lsl.w	r0, r0, r9
 8008f40:	4310      	orrs	r0, r2
 8008f42:	f84a 0b04 	str.w	r0, [sl], #4
 8008f46:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f4a:	459c      	cmp	ip, r3
 8008f4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f50:	d8f3      	bhi.n	8008f3a <__lshift+0x6e>
 8008f52:	ebac 0304 	sub.w	r3, ip, r4
 8008f56:	3b15      	subs	r3, #21
 8008f58:	f023 0303 	bic.w	r3, r3, #3
 8008f5c:	3304      	adds	r3, #4
 8008f5e:	f104 0015 	add.w	r0, r4, #21
 8008f62:	4584      	cmp	ip, r0
 8008f64:	bf38      	it	cc
 8008f66:	2304      	movcc	r3, #4
 8008f68:	50ca      	str	r2, [r1, r3]
 8008f6a:	b10a      	cbz	r2, 8008f70 <__lshift+0xa4>
 8008f6c:	f108 0602 	add.w	r6, r8, #2
 8008f70:	3e01      	subs	r6, #1
 8008f72:	4638      	mov	r0, r7
 8008f74:	612e      	str	r6, [r5, #16]
 8008f76:	4621      	mov	r1, r4
 8008f78:	f7ff fdd8 	bl	8008b2c <_Bfree>
 8008f7c:	4628      	mov	r0, r5
 8008f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f82:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f86:	3301      	adds	r3, #1
 8008f88:	e7c5      	b.n	8008f16 <__lshift+0x4a>
 8008f8a:	3904      	subs	r1, #4
 8008f8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f90:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f94:	459c      	cmp	ip, r3
 8008f96:	d8f9      	bhi.n	8008f8c <__lshift+0xc0>
 8008f98:	e7ea      	b.n	8008f70 <__lshift+0xa4>
 8008f9a:	bf00      	nop
 8008f9c:	0800a048 	.word	0x0800a048
 8008fa0:	0800a059 	.word	0x0800a059

08008fa4 <__mcmp>:
 8008fa4:	b530      	push	{r4, r5, lr}
 8008fa6:	6902      	ldr	r2, [r0, #16]
 8008fa8:	690c      	ldr	r4, [r1, #16]
 8008faa:	1b12      	subs	r2, r2, r4
 8008fac:	d10e      	bne.n	8008fcc <__mcmp+0x28>
 8008fae:	f100 0314 	add.w	r3, r0, #20
 8008fb2:	3114      	adds	r1, #20
 8008fb4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008fb8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008fbc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008fc0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008fc4:	42a5      	cmp	r5, r4
 8008fc6:	d003      	beq.n	8008fd0 <__mcmp+0x2c>
 8008fc8:	d305      	bcc.n	8008fd6 <__mcmp+0x32>
 8008fca:	2201      	movs	r2, #1
 8008fcc:	4610      	mov	r0, r2
 8008fce:	bd30      	pop	{r4, r5, pc}
 8008fd0:	4283      	cmp	r3, r0
 8008fd2:	d3f3      	bcc.n	8008fbc <__mcmp+0x18>
 8008fd4:	e7fa      	b.n	8008fcc <__mcmp+0x28>
 8008fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8008fda:	e7f7      	b.n	8008fcc <__mcmp+0x28>

08008fdc <__mdiff>:
 8008fdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe0:	460c      	mov	r4, r1
 8008fe2:	4606      	mov	r6, r0
 8008fe4:	4611      	mov	r1, r2
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	4690      	mov	r8, r2
 8008fea:	f7ff ffdb 	bl	8008fa4 <__mcmp>
 8008fee:	1e05      	subs	r5, r0, #0
 8008ff0:	d110      	bne.n	8009014 <__mdiff+0x38>
 8008ff2:	4629      	mov	r1, r5
 8008ff4:	4630      	mov	r0, r6
 8008ff6:	f7ff fd59 	bl	8008aac <_Balloc>
 8008ffa:	b930      	cbnz	r0, 800900a <__mdiff+0x2e>
 8008ffc:	4b3a      	ldr	r3, [pc, #232]	; (80090e8 <__mdiff+0x10c>)
 8008ffe:	4602      	mov	r2, r0
 8009000:	f240 2137 	movw	r1, #567	; 0x237
 8009004:	4839      	ldr	r0, [pc, #228]	; (80090ec <__mdiff+0x110>)
 8009006:	f000 fb61 	bl	80096cc <__assert_func>
 800900a:	2301      	movs	r3, #1
 800900c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009010:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009014:	bfa4      	itt	ge
 8009016:	4643      	movge	r3, r8
 8009018:	46a0      	movge	r8, r4
 800901a:	4630      	mov	r0, r6
 800901c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009020:	bfa6      	itte	ge
 8009022:	461c      	movge	r4, r3
 8009024:	2500      	movge	r5, #0
 8009026:	2501      	movlt	r5, #1
 8009028:	f7ff fd40 	bl	8008aac <_Balloc>
 800902c:	b920      	cbnz	r0, 8009038 <__mdiff+0x5c>
 800902e:	4b2e      	ldr	r3, [pc, #184]	; (80090e8 <__mdiff+0x10c>)
 8009030:	4602      	mov	r2, r0
 8009032:	f240 2145 	movw	r1, #581	; 0x245
 8009036:	e7e5      	b.n	8009004 <__mdiff+0x28>
 8009038:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800903c:	6926      	ldr	r6, [r4, #16]
 800903e:	60c5      	str	r5, [r0, #12]
 8009040:	f104 0914 	add.w	r9, r4, #20
 8009044:	f108 0514 	add.w	r5, r8, #20
 8009048:	f100 0e14 	add.w	lr, r0, #20
 800904c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009050:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009054:	f108 0210 	add.w	r2, r8, #16
 8009058:	46f2      	mov	sl, lr
 800905a:	2100      	movs	r1, #0
 800905c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009060:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009064:	fa11 f88b 	uxtah	r8, r1, fp
 8009068:	b299      	uxth	r1, r3
 800906a:	0c1b      	lsrs	r3, r3, #16
 800906c:	eba8 0801 	sub.w	r8, r8, r1
 8009070:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009074:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009078:	fa1f f888 	uxth.w	r8, r8
 800907c:	1419      	asrs	r1, r3, #16
 800907e:	454e      	cmp	r6, r9
 8009080:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009084:	f84a 3b04 	str.w	r3, [sl], #4
 8009088:	d8e8      	bhi.n	800905c <__mdiff+0x80>
 800908a:	1b33      	subs	r3, r6, r4
 800908c:	3b15      	subs	r3, #21
 800908e:	f023 0303 	bic.w	r3, r3, #3
 8009092:	3304      	adds	r3, #4
 8009094:	3415      	adds	r4, #21
 8009096:	42a6      	cmp	r6, r4
 8009098:	bf38      	it	cc
 800909a:	2304      	movcc	r3, #4
 800909c:	441d      	add	r5, r3
 800909e:	4473      	add	r3, lr
 80090a0:	469e      	mov	lr, r3
 80090a2:	462e      	mov	r6, r5
 80090a4:	4566      	cmp	r6, ip
 80090a6:	d30e      	bcc.n	80090c6 <__mdiff+0xea>
 80090a8:	f10c 0203 	add.w	r2, ip, #3
 80090ac:	1b52      	subs	r2, r2, r5
 80090ae:	f022 0203 	bic.w	r2, r2, #3
 80090b2:	3d03      	subs	r5, #3
 80090b4:	45ac      	cmp	ip, r5
 80090b6:	bf38      	it	cc
 80090b8:	2200      	movcc	r2, #0
 80090ba:	4413      	add	r3, r2
 80090bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80090c0:	b17a      	cbz	r2, 80090e2 <__mdiff+0x106>
 80090c2:	6107      	str	r7, [r0, #16]
 80090c4:	e7a4      	b.n	8009010 <__mdiff+0x34>
 80090c6:	f856 8b04 	ldr.w	r8, [r6], #4
 80090ca:	fa11 f288 	uxtah	r2, r1, r8
 80090ce:	1414      	asrs	r4, r2, #16
 80090d0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80090d4:	b292      	uxth	r2, r2
 80090d6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80090da:	f84e 2b04 	str.w	r2, [lr], #4
 80090de:	1421      	asrs	r1, r4, #16
 80090e0:	e7e0      	b.n	80090a4 <__mdiff+0xc8>
 80090e2:	3f01      	subs	r7, #1
 80090e4:	e7ea      	b.n	80090bc <__mdiff+0xe0>
 80090e6:	bf00      	nop
 80090e8:	0800a048 	.word	0x0800a048
 80090ec:	0800a059 	.word	0x0800a059

080090f0 <__d2b>:
 80090f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80090f4:	460f      	mov	r7, r1
 80090f6:	2101      	movs	r1, #1
 80090f8:	ec59 8b10 	vmov	r8, r9, d0
 80090fc:	4616      	mov	r6, r2
 80090fe:	f7ff fcd5 	bl	8008aac <_Balloc>
 8009102:	4604      	mov	r4, r0
 8009104:	b930      	cbnz	r0, 8009114 <__d2b+0x24>
 8009106:	4602      	mov	r2, r0
 8009108:	4b24      	ldr	r3, [pc, #144]	; (800919c <__d2b+0xac>)
 800910a:	4825      	ldr	r0, [pc, #148]	; (80091a0 <__d2b+0xb0>)
 800910c:	f240 310f 	movw	r1, #783	; 0x30f
 8009110:	f000 fadc 	bl	80096cc <__assert_func>
 8009114:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009118:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800911c:	bb2d      	cbnz	r5, 800916a <__d2b+0x7a>
 800911e:	9301      	str	r3, [sp, #4]
 8009120:	f1b8 0300 	subs.w	r3, r8, #0
 8009124:	d026      	beq.n	8009174 <__d2b+0x84>
 8009126:	4668      	mov	r0, sp
 8009128:	9300      	str	r3, [sp, #0]
 800912a:	f7ff fd87 	bl	8008c3c <__lo0bits>
 800912e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009132:	b1e8      	cbz	r0, 8009170 <__d2b+0x80>
 8009134:	f1c0 0320 	rsb	r3, r0, #32
 8009138:	fa02 f303 	lsl.w	r3, r2, r3
 800913c:	430b      	orrs	r3, r1
 800913e:	40c2      	lsrs	r2, r0
 8009140:	6163      	str	r3, [r4, #20]
 8009142:	9201      	str	r2, [sp, #4]
 8009144:	9b01      	ldr	r3, [sp, #4]
 8009146:	61a3      	str	r3, [r4, #24]
 8009148:	2b00      	cmp	r3, #0
 800914a:	bf14      	ite	ne
 800914c:	2202      	movne	r2, #2
 800914e:	2201      	moveq	r2, #1
 8009150:	6122      	str	r2, [r4, #16]
 8009152:	b1bd      	cbz	r5, 8009184 <__d2b+0x94>
 8009154:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009158:	4405      	add	r5, r0
 800915a:	603d      	str	r5, [r7, #0]
 800915c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009160:	6030      	str	r0, [r6, #0]
 8009162:	4620      	mov	r0, r4
 8009164:	b003      	add	sp, #12
 8009166:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800916a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800916e:	e7d6      	b.n	800911e <__d2b+0x2e>
 8009170:	6161      	str	r1, [r4, #20]
 8009172:	e7e7      	b.n	8009144 <__d2b+0x54>
 8009174:	a801      	add	r0, sp, #4
 8009176:	f7ff fd61 	bl	8008c3c <__lo0bits>
 800917a:	9b01      	ldr	r3, [sp, #4]
 800917c:	6163      	str	r3, [r4, #20]
 800917e:	3020      	adds	r0, #32
 8009180:	2201      	movs	r2, #1
 8009182:	e7e5      	b.n	8009150 <__d2b+0x60>
 8009184:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009188:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800918c:	6038      	str	r0, [r7, #0]
 800918e:	6918      	ldr	r0, [r3, #16]
 8009190:	f7ff fd34 	bl	8008bfc <__hi0bits>
 8009194:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009198:	e7e2      	b.n	8009160 <__d2b+0x70>
 800919a:	bf00      	nop
 800919c:	0800a048 	.word	0x0800a048
 80091a0:	0800a059 	.word	0x0800a059

080091a4 <__sfputc_r>:
 80091a4:	6893      	ldr	r3, [r2, #8]
 80091a6:	3b01      	subs	r3, #1
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	b410      	push	{r4}
 80091ac:	6093      	str	r3, [r2, #8]
 80091ae:	da08      	bge.n	80091c2 <__sfputc_r+0x1e>
 80091b0:	6994      	ldr	r4, [r2, #24]
 80091b2:	42a3      	cmp	r3, r4
 80091b4:	db01      	blt.n	80091ba <__sfputc_r+0x16>
 80091b6:	290a      	cmp	r1, #10
 80091b8:	d103      	bne.n	80091c2 <__sfputc_r+0x1e>
 80091ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091be:	f7fe bbe4 	b.w	800798a <__swbuf_r>
 80091c2:	6813      	ldr	r3, [r2, #0]
 80091c4:	1c58      	adds	r0, r3, #1
 80091c6:	6010      	str	r0, [r2, #0]
 80091c8:	7019      	strb	r1, [r3, #0]
 80091ca:	4608      	mov	r0, r1
 80091cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091d0:	4770      	bx	lr

080091d2 <__sfputs_r>:
 80091d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d4:	4606      	mov	r6, r0
 80091d6:	460f      	mov	r7, r1
 80091d8:	4614      	mov	r4, r2
 80091da:	18d5      	adds	r5, r2, r3
 80091dc:	42ac      	cmp	r4, r5
 80091de:	d101      	bne.n	80091e4 <__sfputs_r+0x12>
 80091e0:	2000      	movs	r0, #0
 80091e2:	e007      	b.n	80091f4 <__sfputs_r+0x22>
 80091e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091e8:	463a      	mov	r2, r7
 80091ea:	4630      	mov	r0, r6
 80091ec:	f7ff ffda 	bl	80091a4 <__sfputc_r>
 80091f0:	1c43      	adds	r3, r0, #1
 80091f2:	d1f3      	bne.n	80091dc <__sfputs_r+0xa>
 80091f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080091f8 <_vfiprintf_r>:
 80091f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091fc:	460d      	mov	r5, r1
 80091fe:	b09d      	sub	sp, #116	; 0x74
 8009200:	4614      	mov	r4, r2
 8009202:	4698      	mov	r8, r3
 8009204:	4606      	mov	r6, r0
 8009206:	b118      	cbz	r0, 8009210 <_vfiprintf_r+0x18>
 8009208:	6a03      	ldr	r3, [r0, #32]
 800920a:	b90b      	cbnz	r3, 8009210 <_vfiprintf_r+0x18>
 800920c:	f7fe fad6 	bl	80077bc <__sinit>
 8009210:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009212:	07d9      	lsls	r1, r3, #31
 8009214:	d405      	bmi.n	8009222 <_vfiprintf_r+0x2a>
 8009216:	89ab      	ldrh	r3, [r5, #12]
 8009218:	059a      	lsls	r2, r3, #22
 800921a:	d402      	bmi.n	8009222 <_vfiprintf_r+0x2a>
 800921c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800921e:	f7fe fcc6 	bl	8007bae <__retarget_lock_acquire_recursive>
 8009222:	89ab      	ldrh	r3, [r5, #12]
 8009224:	071b      	lsls	r3, r3, #28
 8009226:	d501      	bpl.n	800922c <_vfiprintf_r+0x34>
 8009228:	692b      	ldr	r3, [r5, #16]
 800922a:	b99b      	cbnz	r3, 8009254 <_vfiprintf_r+0x5c>
 800922c:	4629      	mov	r1, r5
 800922e:	4630      	mov	r0, r6
 8009230:	f7fe fbe8 	bl	8007a04 <__swsetup_r>
 8009234:	b170      	cbz	r0, 8009254 <_vfiprintf_r+0x5c>
 8009236:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009238:	07dc      	lsls	r4, r3, #31
 800923a:	d504      	bpl.n	8009246 <_vfiprintf_r+0x4e>
 800923c:	f04f 30ff 	mov.w	r0, #4294967295
 8009240:	b01d      	add	sp, #116	; 0x74
 8009242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009246:	89ab      	ldrh	r3, [r5, #12]
 8009248:	0598      	lsls	r0, r3, #22
 800924a:	d4f7      	bmi.n	800923c <_vfiprintf_r+0x44>
 800924c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800924e:	f7fe fcaf 	bl	8007bb0 <__retarget_lock_release_recursive>
 8009252:	e7f3      	b.n	800923c <_vfiprintf_r+0x44>
 8009254:	2300      	movs	r3, #0
 8009256:	9309      	str	r3, [sp, #36]	; 0x24
 8009258:	2320      	movs	r3, #32
 800925a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800925e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009262:	2330      	movs	r3, #48	; 0x30
 8009264:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009418 <_vfiprintf_r+0x220>
 8009268:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800926c:	f04f 0901 	mov.w	r9, #1
 8009270:	4623      	mov	r3, r4
 8009272:	469a      	mov	sl, r3
 8009274:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009278:	b10a      	cbz	r2, 800927e <_vfiprintf_r+0x86>
 800927a:	2a25      	cmp	r2, #37	; 0x25
 800927c:	d1f9      	bne.n	8009272 <_vfiprintf_r+0x7a>
 800927e:	ebba 0b04 	subs.w	fp, sl, r4
 8009282:	d00b      	beq.n	800929c <_vfiprintf_r+0xa4>
 8009284:	465b      	mov	r3, fp
 8009286:	4622      	mov	r2, r4
 8009288:	4629      	mov	r1, r5
 800928a:	4630      	mov	r0, r6
 800928c:	f7ff ffa1 	bl	80091d2 <__sfputs_r>
 8009290:	3001      	adds	r0, #1
 8009292:	f000 80a9 	beq.w	80093e8 <_vfiprintf_r+0x1f0>
 8009296:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009298:	445a      	add	r2, fp
 800929a:	9209      	str	r2, [sp, #36]	; 0x24
 800929c:	f89a 3000 	ldrb.w	r3, [sl]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f000 80a1 	beq.w	80093e8 <_vfiprintf_r+0x1f0>
 80092a6:	2300      	movs	r3, #0
 80092a8:	f04f 32ff 	mov.w	r2, #4294967295
 80092ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092b0:	f10a 0a01 	add.w	sl, sl, #1
 80092b4:	9304      	str	r3, [sp, #16]
 80092b6:	9307      	str	r3, [sp, #28]
 80092b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092bc:	931a      	str	r3, [sp, #104]	; 0x68
 80092be:	4654      	mov	r4, sl
 80092c0:	2205      	movs	r2, #5
 80092c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092c6:	4854      	ldr	r0, [pc, #336]	; (8009418 <_vfiprintf_r+0x220>)
 80092c8:	f7f6 ffa2 	bl	8000210 <memchr>
 80092cc:	9a04      	ldr	r2, [sp, #16]
 80092ce:	b9d8      	cbnz	r0, 8009308 <_vfiprintf_r+0x110>
 80092d0:	06d1      	lsls	r1, r2, #27
 80092d2:	bf44      	itt	mi
 80092d4:	2320      	movmi	r3, #32
 80092d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092da:	0713      	lsls	r3, r2, #28
 80092dc:	bf44      	itt	mi
 80092de:	232b      	movmi	r3, #43	; 0x2b
 80092e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092e4:	f89a 3000 	ldrb.w	r3, [sl]
 80092e8:	2b2a      	cmp	r3, #42	; 0x2a
 80092ea:	d015      	beq.n	8009318 <_vfiprintf_r+0x120>
 80092ec:	9a07      	ldr	r2, [sp, #28]
 80092ee:	4654      	mov	r4, sl
 80092f0:	2000      	movs	r0, #0
 80092f2:	f04f 0c0a 	mov.w	ip, #10
 80092f6:	4621      	mov	r1, r4
 80092f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092fc:	3b30      	subs	r3, #48	; 0x30
 80092fe:	2b09      	cmp	r3, #9
 8009300:	d94d      	bls.n	800939e <_vfiprintf_r+0x1a6>
 8009302:	b1b0      	cbz	r0, 8009332 <_vfiprintf_r+0x13a>
 8009304:	9207      	str	r2, [sp, #28]
 8009306:	e014      	b.n	8009332 <_vfiprintf_r+0x13a>
 8009308:	eba0 0308 	sub.w	r3, r0, r8
 800930c:	fa09 f303 	lsl.w	r3, r9, r3
 8009310:	4313      	orrs	r3, r2
 8009312:	9304      	str	r3, [sp, #16]
 8009314:	46a2      	mov	sl, r4
 8009316:	e7d2      	b.n	80092be <_vfiprintf_r+0xc6>
 8009318:	9b03      	ldr	r3, [sp, #12]
 800931a:	1d19      	adds	r1, r3, #4
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	9103      	str	r1, [sp, #12]
 8009320:	2b00      	cmp	r3, #0
 8009322:	bfbb      	ittet	lt
 8009324:	425b      	neglt	r3, r3
 8009326:	f042 0202 	orrlt.w	r2, r2, #2
 800932a:	9307      	strge	r3, [sp, #28]
 800932c:	9307      	strlt	r3, [sp, #28]
 800932e:	bfb8      	it	lt
 8009330:	9204      	strlt	r2, [sp, #16]
 8009332:	7823      	ldrb	r3, [r4, #0]
 8009334:	2b2e      	cmp	r3, #46	; 0x2e
 8009336:	d10c      	bne.n	8009352 <_vfiprintf_r+0x15a>
 8009338:	7863      	ldrb	r3, [r4, #1]
 800933a:	2b2a      	cmp	r3, #42	; 0x2a
 800933c:	d134      	bne.n	80093a8 <_vfiprintf_r+0x1b0>
 800933e:	9b03      	ldr	r3, [sp, #12]
 8009340:	1d1a      	adds	r2, r3, #4
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	9203      	str	r2, [sp, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	bfb8      	it	lt
 800934a:	f04f 33ff 	movlt.w	r3, #4294967295
 800934e:	3402      	adds	r4, #2
 8009350:	9305      	str	r3, [sp, #20]
 8009352:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009428 <_vfiprintf_r+0x230>
 8009356:	7821      	ldrb	r1, [r4, #0]
 8009358:	2203      	movs	r2, #3
 800935a:	4650      	mov	r0, sl
 800935c:	f7f6 ff58 	bl	8000210 <memchr>
 8009360:	b138      	cbz	r0, 8009372 <_vfiprintf_r+0x17a>
 8009362:	9b04      	ldr	r3, [sp, #16]
 8009364:	eba0 000a 	sub.w	r0, r0, sl
 8009368:	2240      	movs	r2, #64	; 0x40
 800936a:	4082      	lsls	r2, r0
 800936c:	4313      	orrs	r3, r2
 800936e:	3401      	adds	r4, #1
 8009370:	9304      	str	r3, [sp, #16]
 8009372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009376:	4829      	ldr	r0, [pc, #164]	; (800941c <_vfiprintf_r+0x224>)
 8009378:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800937c:	2206      	movs	r2, #6
 800937e:	f7f6 ff47 	bl	8000210 <memchr>
 8009382:	2800      	cmp	r0, #0
 8009384:	d03f      	beq.n	8009406 <_vfiprintf_r+0x20e>
 8009386:	4b26      	ldr	r3, [pc, #152]	; (8009420 <_vfiprintf_r+0x228>)
 8009388:	bb1b      	cbnz	r3, 80093d2 <_vfiprintf_r+0x1da>
 800938a:	9b03      	ldr	r3, [sp, #12]
 800938c:	3307      	adds	r3, #7
 800938e:	f023 0307 	bic.w	r3, r3, #7
 8009392:	3308      	adds	r3, #8
 8009394:	9303      	str	r3, [sp, #12]
 8009396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009398:	443b      	add	r3, r7
 800939a:	9309      	str	r3, [sp, #36]	; 0x24
 800939c:	e768      	b.n	8009270 <_vfiprintf_r+0x78>
 800939e:	fb0c 3202 	mla	r2, ip, r2, r3
 80093a2:	460c      	mov	r4, r1
 80093a4:	2001      	movs	r0, #1
 80093a6:	e7a6      	b.n	80092f6 <_vfiprintf_r+0xfe>
 80093a8:	2300      	movs	r3, #0
 80093aa:	3401      	adds	r4, #1
 80093ac:	9305      	str	r3, [sp, #20]
 80093ae:	4619      	mov	r1, r3
 80093b0:	f04f 0c0a 	mov.w	ip, #10
 80093b4:	4620      	mov	r0, r4
 80093b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093ba:	3a30      	subs	r2, #48	; 0x30
 80093bc:	2a09      	cmp	r2, #9
 80093be:	d903      	bls.n	80093c8 <_vfiprintf_r+0x1d0>
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d0c6      	beq.n	8009352 <_vfiprintf_r+0x15a>
 80093c4:	9105      	str	r1, [sp, #20]
 80093c6:	e7c4      	b.n	8009352 <_vfiprintf_r+0x15a>
 80093c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80093cc:	4604      	mov	r4, r0
 80093ce:	2301      	movs	r3, #1
 80093d0:	e7f0      	b.n	80093b4 <_vfiprintf_r+0x1bc>
 80093d2:	ab03      	add	r3, sp, #12
 80093d4:	9300      	str	r3, [sp, #0]
 80093d6:	462a      	mov	r2, r5
 80093d8:	4b12      	ldr	r3, [pc, #72]	; (8009424 <_vfiprintf_r+0x22c>)
 80093da:	a904      	add	r1, sp, #16
 80093dc:	4630      	mov	r0, r6
 80093de:	f7fd fd9b 	bl	8006f18 <_printf_float>
 80093e2:	4607      	mov	r7, r0
 80093e4:	1c78      	adds	r0, r7, #1
 80093e6:	d1d6      	bne.n	8009396 <_vfiprintf_r+0x19e>
 80093e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093ea:	07d9      	lsls	r1, r3, #31
 80093ec:	d405      	bmi.n	80093fa <_vfiprintf_r+0x202>
 80093ee:	89ab      	ldrh	r3, [r5, #12]
 80093f0:	059a      	lsls	r2, r3, #22
 80093f2:	d402      	bmi.n	80093fa <_vfiprintf_r+0x202>
 80093f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093f6:	f7fe fbdb 	bl	8007bb0 <__retarget_lock_release_recursive>
 80093fa:	89ab      	ldrh	r3, [r5, #12]
 80093fc:	065b      	lsls	r3, r3, #25
 80093fe:	f53f af1d 	bmi.w	800923c <_vfiprintf_r+0x44>
 8009402:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009404:	e71c      	b.n	8009240 <_vfiprintf_r+0x48>
 8009406:	ab03      	add	r3, sp, #12
 8009408:	9300      	str	r3, [sp, #0]
 800940a:	462a      	mov	r2, r5
 800940c:	4b05      	ldr	r3, [pc, #20]	; (8009424 <_vfiprintf_r+0x22c>)
 800940e:	a904      	add	r1, sp, #16
 8009410:	4630      	mov	r0, r6
 8009412:	f7fe f825 	bl	8007460 <_printf_i>
 8009416:	e7e4      	b.n	80093e2 <_vfiprintf_r+0x1ea>
 8009418:	0800a1b4 	.word	0x0800a1b4
 800941c:	0800a1be 	.word	0x0800a1be
 8009420:	08006f19 	.word	0x08006f19
 8009424:	080091d3 	.word	0x080091d3
 8009428:	0800a1ba 	.word	0x0800a1ba

0800942c <__sflush_r>:
 800942c:	898a      	ldrh	r2, [r1, #12]
 800942e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009432:	4605      	mov	r5, r0
 8009434:	0710      	lsls	r0, r2, #28
 8009436:	460c      	mov	r4, r1
 8009438:	d458      	bmi.n	80094ec <__sflush_r+0xc0>
 800943a:	684b      	ldr	r3, [r1, #4]
 800943c:	2b00      	cmp	r3, #0
 800943e:	dc05      	bgt.n	800944c <__sflush_r+0x20>
 8009440:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009442:	2b00      	cmp	r3, #0
 8009444:	dc02      	bgt.n	800944c <__sflush_r+0x20>
 8009446:	2000      	movs	r0, #0
 8009448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800944c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800944e:	2e00      	cmp	r6, #0
 8009450:	d0f9      	beq.n	8009446 <__sflush_r+0x1a>
 8009452:	2300      	movs	r3, #0
 8009454:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009458:	682f      	ldr	r7, [r5, #0]
 800945a:	6a21      	ldr	r1, [r4, #32]
 800945c:	602b      	str	r3, [r5, #0]
 800945e:	d032      	beq.n	80094c6 <__sflush_r+0x9a>
 8009460:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009462:	89a3      	ldrh	r3, [r4, #12]
 8009464:	075a      	lsls	r2, r3, #29
 8009466:	d505      	bpl.n	8009474 <__sflush_r+0x48>
 8009468:	6863      	ldr	r3, [r4, #4]
 800946a:	1ac0      	subs	r0, r0, r3
 800946c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800946e:	b10b      	cbz	r3, 8009474 <__sflush_r+0x48>
 8009470:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009472:	1ac0      	subs	r0, r0, r3
 8009474:	2300      	movs	r3, #0
 8009476:	4602      	mov	r2, r0
 8009478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800947a:	6a21      	ldr	r1, [r4, #32]
 800947c:	4628      	mov	r0, r5
 800947e:	47b0      	blx	r6
 8009480:	1c43      	adds	r3, r0, #1
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	d106      	bne.n	8009494 <__sflush_r+0x68>
 8009486:	6829      	ldr	r1, [r5, #0]
 8009488:	291d      	cmp	r1, #29
 800948a:	d82b      	bhi.n	80094e4 <__sflush_r+0xb8>
 800948c:	4a29      	ldr	r2, [pc, #164]	; (8009534 <__sflush_r+0x108>)
 800948e:	410a      	asrs	r2, r1
 8009490:	07d6      	lsls	r6, r2, #31
 8009492:	d427      	bmi.n	80094e4 <__sflush_r+0xb8>
 8009494:	2200      	movs	r2, #0
 8009496:	6062      	str	r2, [r4, #4]
 8009498:	04d9      	lsls	r1, r3, #19
 800949a:	6922      	ldr	r2, [r4, #16]
 800949c:	6022      	str	r2, [r4, #0]
 800949e:	d504      	bpl.n	80094aa <__sflush_r+0x7e>
 80094a0:	1c42      	adds	r2, r0, #1
 80094a2:	d101      	bne.n	80094a8 <__sflush_r+0x7c>
 80094a4:	682b      	ldr	r3, [r5, #0]
 80094a6:	b903      	cbnz	r3, 80094aa <__sflush_r+0x7e>
 80094a8:	6560      	str	r0, [r4, #84]	; 0x54
 80094aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094ac:	602f      	str	r7, [r5, #0]
 80094ae:	2900      	cmp	r1, #0
 80094b0:	d0c9      	beq.n	8009446 <__sflush_r+0x1a>
 80094b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094b6:	4299      	cmp	r1, r3
 80094b8:	d002      	beq.n	80094c0 <__sflush_r+0x94>
 80094ba:	4628      	mov	r0, r5
 80094bc:	f7ff f9f6 	bl	80088ac <_free_r>
 80094c0:	2000      	movs	r0, #0
 80094c2:	6360      	str	r0, [r4, #52]	; 0x34
 80094c4:	e7c0      	b.n	8009448 <__sflush_r+0x1c>
 80094c6:	2301      	movs	r3, #1
 80094c8:	4628      	mov	r0, r5
 80094ca:	47b0      	blx	r6
 80094cc:	1c41      	adds	r1, r0, #1
 80094ce:	d1c8      	bne.n	8009462 <__sflush_r+0x36>
 80094d0:	682b      	ldr	r3, [r5, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d0c5      	beq.n	8009462 <__sflush_r+0x36>
 80094d6:	2b1d      	cmp	r3, #29
 80094d8:	d001      	beq.n	80094de <__sflush_r+0xb2>
 80094da:	2b16      	cmp	r3, #22
 80094dc:	d101      	bne.n	80094e2 <__sflush_r+0xb6>
 80094de:	602f      	str	r7, [r5, #0]
 80094e0:	e7b1      	b.n	8009446 <__sflush_r+0x1a>
 80094e2:	89a3      	ldrh	r3, [r4, #12]
 80094e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094e8:	81a3      	strh	r3, [r4, #12]
 80094ea:	e7ad      	b.n	8009448 <__sflush_r+0x1c>
 80094ec:	690f      	ldr	r7, [r1, #16]
 80094ee:	2f00      	cmp	r7, #0
 80094f0:	d0a9      	beq.n	8009446 <__sflush_r+0x1a>
 80094f2:	0793      	lsls	r3, r2, #30
 80094f4:	680e      	ldr	r6, [r1, #0]
 80094f6:	bf08      	it	eq
 80094f8:	694b      	ldreq	r3, [r1, #20]
 80094fa:	600f      	str	r7, [r1, #0]
 80094fc:	bf18      	it	ne
 80094fe:	2300      	movne	r3, #0
 8009500:	eba6 0807 	sub.w	r8, r6, r7
 8009504:	608b      	str	r3, [r1, #8]
 8009506:	f1b8 0f00 	cmp.w	r8, #0
 800950a:	dd9c      	ble.n	8009446 <__sflush_r+0x1a>
 800950c:	6a21      	ldr	r1, [r4, #32]
 800950e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009510:	4643      	mov	r3, r8
 8009512:	463a      	mov	r2, r7
 8009514:	4628      	mov	r0, r5
 8009516:	47b0      	blx	r6
 8009518:	2800      	cmp	r0, #0
 800951a:	dc06      	bgt.n	800952a <__sflush_r+0xfe>
 800951c:	89a3      	ldrh	r3, [r4, #12]
 800951e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009522:	81a3      	strh	r3, [r4, #12]
 8009524:	f04f 30ff 	mov.w	r0, #4294967295
 8009528:	e78e      	b.n	8009448 <__sflush_r+0x1c>
 800952a:	4407      	add	r7, r0
 800952c:	eba8 0800 	sub.w	r8, r8, r0
 8009530:	e7e9      	b.n	8009506 <__sflush_r+0xda>
 8009532:	bf00      	nop
 8009534:	dfbffffe 	.word	0xdfbffffe

08009538 <_fflush_r>:
 8009538:	b538      	push	{r3, r4, r5, lr}
 800953a:	690b      	ldr	r3, [r1, #16]
 800953c:	4605      	mov	r5, r0
 800953e:	460c      	mov	r4, r1
 8009540:	b913      	cbnz	r3, 8009548 <_fflush_r+0x10>
 8009542:	2500      	movs	r5, #0
 8009544:	4628      	mov	r0, r5
 8009546:	bd38      	pop	{r3, r4, r5, pc}
 8009548:	b118      	cbz	r0, 8009552 <_fflush_r+0x1a>
 800954a:	6a03      	ldr	r3, [r0, #32]
 800954c:	b90b      	cbnz	r3, 8009552 <_fflush_r+0x1a>
 800954e:	f7fe f935 	bl	80077bc <__sinit>
 8009552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d0f3      	beq.n	8009542 <_fflush_r+0xa>
 800955a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800955c:	07d0      	lsls	r0, r2, #31
 800955e:	d404      	bmi.n	800956a <_fflush_r+0x32>
 8009560:	0599      	lsls	r1, r3, #22
 8009562:	d402      	bmi.n	800956a <_fflush_r+0x32>
 8009564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009566:	f7fe fb22 	bl	8007bae <__retarget_lock_acquire_recursive>
 800956a:	4628      	mov	r0, r5
 800956c:	4621      	mov	r1, r4
 800956e:	f7ff ff5d 	bl	800942c <__sflush_r>
 8009572:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009574:	07da      	lsls	r2, r3, #31
 8009576:	4605      	mov	r5, r0
 8009578:	d4e4      	bmi.n	8009544 <_fflush_r+0xc>
 800957a:	89a3      	ldrh	r3, [r4, #12]
 800957c:	059b      	lsls	r3, r3, #22
 800957e:	d4e1      	bmi.n	8009544 <_fflush_r+0xc>
 8009580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009582:	f7fe fb15 	bl	8007bb0 <__retarget_lock_release_recursive>
 8009586:	e7dd      	b.n	8009544 <_fflush_r+0xc>

08009588 <__swhatbuf_r>:
 8009588:	b570      	push	{r4, r5, r6, lr}
 800958a:	460c      	mov	r4, r1
 800958c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009590:	2900      	cmp	r1, #0
 8009592:	b096      	sub	sp, #88	; 0x58
 8009594:	4615      	mov	r5, r2
 8009596:	461e      	mov	r6, r3
 8009598:	da0d      	bge.n	80095b6 <__swhatbuf_r+0x2e>
 800959a:	89a3      	ldrh	r3, [r4, #12]
 800959c:	f013 0f80 	tst.w	r3, #128	; 0x80
 80095a0:	f04f 0100 	mov.w	r1, #0
 80095a4:	bf0c      	ite	eq
 80095a6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80095aa:	2340      	movne	r3, #64	; 0x40
 80095ac:	2000      	movs	r0, #0
 80095ae:	6031      	str	r1, [r6, #0]
 80095b0:	602b      	str	r3, [r5, #0]
 80095b2:	b016      	add	sp, #88	; 0x58
 80095b4:	bd70      	pop	{r4, r5, r6, pc}
 80095b6:	466a      	mov	r2, sp
 80095b8:	f000 f848 	bl	800964c <_fstat_r>
 80095bc:	2800      	cmp	r0, #0
 80095be:	dbec      	blt.n	800959a <__swhatbuf_r+0x12>
 80095c0:	9901      	ldr	r1, [sp, #4]
 80095c2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80095c6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80095ca:	4259      	negs	r1, r3
 80095cc:	4159      	adcs	r1, r3
 80095ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095d2:	e7eb      	b.n	80095ac <__swhatbuf_r+0x24>

080095d4 <__smakebuf_r>:
 80095d4:	898b      	ldrh	r3, [r1, #12]
 80095d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095d8:	079d      	lsls	r5, r3, #30
 80095da:	4606      	mov	r6, r0
 80095dc:	460c      	mov	r4, r1
 80095de:	d507      	bpl.n	80095f0 <__smakebuf_r+0x1c>
 80095e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095e4:	6023      	str	r3, [r4, #0]
 80095e6:	6123      	str	r3, [r4, #16]
 80095e8:	2301      	movs	r3, #1
 80095ea:	6163      	str	r3, [r4, #20]
 80095ec:	b002      	add	sp, #8
 80095ee:	bd70      	pop	{r4, r5, r6, pc}
 80095f0:	ab01      	add	r3, sp, #4
 80095f2:	466a      	mov	r2, sp
 80095f4:	f7ff ffc8 	bl	8009588 <__swhatbuf_r>
 80095f8:	9900      	ldr	r1, [sp, #0]
 80095fa:	4605      	mov	r5, r0
 80095fc:	4630      	mov	r0, r6
 80095fe:	f7ff f9c9 	bl	8008994 <_malloc_r>
 8009602:	b948      	cbnz	r0, 8009618 <__smakebuf_r+0x44>
 8009604:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009608:	059a      	lsls	r2, r3, #22
 800960a:	d4ef      	bmi.n	80095ec <__smakebuf_r+0x18>
 800960c:	f023 0303 	bic.w	r3, r3, #3
 8009610:	f043 0302 	orr.w	r3, r3, #2
 8009614:	81a3      	strh	r3, [r4, #12]
 8009616:	e7e3      	b.n	80095e0 <__smakebuf_r+0xc>
 8009618:	89a3      	ldrh	r3, [r4, #12]
 800961a:	6020      	str	r0, [r4, #0]
 800961c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009620:	81a3      	strh	r3, [r4, #12]
 8009622:	9b00      	ldr	r3, [sp, #0]
 8009624:	6163      	str	r3, [r4, #20]
 8009626:	9b01      	ldr	r3, [sp, #4]
 8009628:	6120      	str	r0, [r4, #16]
 800962a:	b15b      	cbz	r3, 8009644 <__smakebuf_r+0x70>
 800962c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009630:	4630      	mov	r0, r6
 8009632:	f000 f81d 	bl	8009670 <_isatty_r>
 8009636:	b128      	cbz	r0, 8009644 <__smakebuf_r+0x70>
 8009638:	89a3      	ldrh	r3, [r4, #12]
 800963a:	f023 0303 	bic.w	r3, r3, #3
 800963e:	f043 0301 	orr.w	r3, r3, #1
 8009642:	81a3      	strh	r3, [r4, #12]
 8009644:	89a3      	ldrh	r3, [r4, #12]
 8009646:	431d      	orrs	r5, r3
 8009648:	81a5      	strh	r5, [r4, #12]
 800964a:	e7cf      	b.n	80095ec <__smakebuf_r+0x18>

0800964c <_fstat_r>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	4d07      	ldr	r5, [pc, #28]	; (800966c <_fstat_r+0x20>)
 8009650:	2300      	movs	r3, #0
 8009652:	4604      	mov	r4, r0
 8009654:	4608      	mov	r0, r1
 8009656:	4611      	mov	r1, r2
 8009658:	602b      	str	r3, [r5, #0]
 800965a:	f7f8 fdc8 	bl	80021ee <_fstat>
 800965e:	1c43      	adds	r3, r0, #1
 8009660:	d102      	bne.n	8009668 <_fstat_r+0x1c>
 8009662:	682b      	ldr	r3, [r5, #0]
 8009664:	b103      	cbz	r3, 8009668 <_fstat_r+0x1c>
 8009666:	6023      	str	r3, [r4, #0]
 8009668:	bd38      	pop	{r3, r4, r5, pc}
 800966a:	bf00      	nop
 800966c:	20000590 	.word	0x20000590

08009670 <_isatty_r>:
 8009670:	b538      	push	{r3, r4, r5, lr}
 8009672:	4d06      	ldr	r5, [pc, #24]	; (800968c <_isatty_r+0x1c>)
 8009674:	2300      	movs	r3, #0
 8009676:	4604      	mov	r4, r0
 8009678:	4608      	mov	r0, r1
 800967a:	602b      	str	r3, [r5, #0]
 800967c:	f7f8 fdc7 	bl	800220e <_isatty>
 8009680:	1c43      	adds	r3, r0, #1
 8009682:	d102      	bne.n	800968a <_isatty_r+0x1a>
 8009684:	682b      	ldr	r3, [r5, #0]
 8009686:	b103      	cbz	r3, 800968a <_isatty_r+0x1a>
 8009688:	6023      	str	r3, [r4, #0]
 800968a:	bd38      	pop	{r3, r4, r5, pc}
 800968c:	20000590 	.word	0x20000590

08009690 <_sbrk_r>:
 8009690:	b538      	push	{r3, r4, r5, lr}
 8009692:	4d06      	ldr	r5, [pc, #24]	; (80096ac <_sbrk_r+0x1c>)
 8009694:	2300      	movs	r3, #0
 8009696:	4604      	mov	r4, r0
 8009698:	4608      	mov	r0, r1
 800969a:	602b      	str	r3, [r5, #0]
 800969c:	f7f8 fdd0 	bl	8002240 <_sbrk>
 80096a0:	1c43      	adds	r3, r0, #1
 80096a2:	d102      	bne.n	80096aa <_sbrk_r+0x1a>
 80096a4:	682b      	ldr	r3, [r5, #0]
 80096a6:	b103      	cbz	r3, 80096aa <_sbrk_r+0x1a>
 80096a8:	6023      	str	r3, [r4, #0]
 80096aa:	bd38      	pop	{r3, r4, r5, pc}
 80096ac:	20000590 	.word	0x20000590

080096b0 <memcpy>:
 80096b0:	440a      	add	r2, r1
 80096b2:	4291      	cmp	r1, r2
 80096b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80096b8:	d100      	bne.n	80096bc <memcpy+0xc>
 80096ba:	4770      	bx	lr
 80096bc:	b510      	push	{r4, lr}
 80096be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096c6:	4291      	cmp	r1, r2
 80096c8:	d1f9      	bne.n	80096be <memcpy+0xe>
 80096ca:	bd10      	pop	{r4, pc}

080096cc <__assert_func>:
 80096cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096ce:	4614      	mov	r4, r2
 80096d0:	461a      	mov	r2, r3
 80096d2:	4b09      	ldr	r3, [pc, #36]	; (80096f8 <__assert_func+0x2c>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4605      	mov	r5, r0
 80096d8:	68d8      	ldr	r0, [r3, #12]
 80096da:	b14c      	cbz	r4, 80096f0 <__assert_func+0x24>
 80096dc:	4b07      	ldr	r3, [pc, #28]	; (80096fc <__assert_func+0x30>)
 80096de:	9100      	str	r1, [sp, #0]
 80096e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80096e4:	4906      	ldr	r1, [pc, #24]	; (8009700 <__assert_func+0x34>)
 80096e6:	462b      	mov	r3, r5
 80096e8:	f000 f844 	bl	8009774 <fiprintf>
 80096ec:	f000 f854 	bl	8009798 <abort>
 80096f0:	4b04      	ldr	r3, [pc, #16]	; (8009704 <__assert_func+0x38>)
 80096f2:	461c      	mov	r4, r3
 80096f4:	e7f3      	b.n	80096de <__assert_func+0x12>
 80096f6:	bf00      	nop
 80096f8:	200000f4 	.word	0x200000f4
 80096fc:	0800a1cf 	.word	0x0800a1cf
 8009700:	0800a1dc 	.word	0x0800a1dc
 8009704:	0800a20a 	.word	0x0800a20a

08009708 <_calloc_r>:
 8009708:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800970a:	fba1 2402 	umull	r2, r4, r1, r2
 800970e:	b94c      	cbnz	r4, 8009724 <_calloc_r+0x1c>
 8009710:	4611      	mov	r1, r2
 8009712:	9201      	str	r2, [sp, #4]
 8009714:	f7ff f93e 	bl	8008994 <_malloc_r>
 8009718:	9a01      	ldr	r2, [sp, #4]
 800971a:	4605      	mov	r5, r0
 800971c:	b930      	cbnz	r0, 800972c <_calloc_r+0x24>
 800971e:	4628      	mov	r0, r5
 8009720:	b003      	add	sp, #12
 8009722:	bd30      	pop	{r4, r5, pc}
 8009724:	220c      	movs	r2, #12
 8009726:	6002      	str	r2, [r0, #0]
 8009728:	2500      	movs	r5, #0
 800972a:	e7f8      	b.n	800971e <_calloc_r+0x16>
 800972c:	4621      	mov	r1, r4
 800972e:	f7fe f9c1 	bl	8007ab4 <memset>
 8009732:	e7f4      	b.n	800971e <_calloc_r+0x16>

08009734 <__ascii_mbtowc>:
 8009734:	b082      	sub	sp, #8
 8009736:	b901      	cbnz	r1, 800973a <__ascii_mbtowc+0x6>
 8009738:	a901      	add	r1, sp, #4
 800973a:	b142      	cbz	r2, 800974e <__ascii_mbtowc+0x1a>
 800973c:	b14b      	cbz	r3, 8009752 <__ascii_mbtowc+0x1e>
 800973e:	7813      	ldrb	r3, [r2, #0]
 8009740:	600b      	str	r3, [r1, #0]
 8009742:	7812      	ldrb	r2, [r2, #0]
 8009744:	1e10      	subs	r0, r2, #0
 8009746:	bf18      	it	ne
 8009748:	2001      	movne	r0, #1
 800974a:	b002      	add	sp, #8
 800974c:	4770      	bx	lr
 800974e:	4610      	mov	r0, r2
 8009750:	e7fb      	b.n	800974a <__ascii_mbtowc+0x16>
 8009752:	f06f 0001 	mvn.w	r0, #1
 8009756:	e7f8      	b.n	800974a <__ascii_mbtowc+0x16>

08009758 <__ascii_wctomb>:
 8009758:	b149      	cbz	r1, 800976e <__ascii_wctomb+0x16>
 800975a:	2aff      	cmp	r2, #255	; 0xff
 800975c:	bf85      	ittet	hi
 800975e:	238a      	movhi	r3, #138	; 0x8a
 8009760:	6003      	strhi	r3, [r0, #0]
 8009762:	700a      	strbls	r2, [r1, #0]
 8009764:	f04f 30ff 	movhi.w	r0, #4294967295
 8009768:	bf98      	it	ls
 800976a:	2001      	movls	r0, #1
 800976c:	4770      	bx	lr
 800976e:	4608      	mov	r0, r1
 8009770:	4770      	bx	lr
	...

08009774 <fiprintf>:
 8009774:	b40e      	push	{r1, r2, r3}
 8009776:	b503      	push	{r0, r1, lr}
 8009778:	4601      	mov	r1, r0
 800977a:	ab03      	add	r3, sp, #12
 800977c:	4805      	ldr	r0, [pc, #20]	; (8009794 <fiprintf+0x20>)
 800977e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009782:	6800      	ldr	r0, [r0, #0]
 8009784:	9301      	str	r3, [sp, #4]
 8009786:	f7ff fd37 	bl	80091f8 <_vfiprintf_r>
 800978a:	b002      	add	sp, #8
 800978c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009790:	b003      	add	sp, #12
 8009792:	4770      	bx	lr
 8009794:	200000f4 	.word	0x200000f4

08009798 <abort>:
 8009798:	b508      	push	{r3, lr}
 800979a:	2006      	movs	r0, #6
 800979c:	f000 f82c 	bl	80097f8 <raise>
 80097a0:	2001      	movs	r0, #1
 80097a2:	f7f8 fcf1 	bl	8002188 <_exit>

080097a6 <_raise_r>:
 80097a6:	291f      	cmp	r1, #31
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	4604      	mov	r4, r0
 80097ac:	460d      	mov	r5, r1
 80097ae:	d904      	bls.n	80097ba <_raise_r+0x14>
 80097b0:	2316      	movs	r3, #22
 80097b2:	6003      	str	r3, [r0, #0]
 80097b4:	f04f 30ff 	mov.w	r0, #4294967295
 80097b8:	bd38      	pop	{r3, r4, r5, pc}
 80097ba:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80097bc:	b112      	cbz	r2, 80097c4 <_raise_r+0x1e>
 80097be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80097c2:	b94b      	cbnz	r3, 80097d8 <_raise_r+0x32>
 80097c4:	4620      	mov	r0, r4
 80097c6:	f000 f831 	bl	800982c <_getpid_r>
 80097ca:	462a      	mov	r2, r5
 80097cc:	4601      	mov	r1, r0
 80097ce:	4620      	mov	r0, r4
 80097d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097d4:	f000 b818 	b.w	8009808 <_kill_r>
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d00a      	beq.n	80097f2 <_raise_r+0x4c>
 80097dc:	1c59      	adds	r1, r3, #1
 80097de:	d103      	bne.n	80097e8 <_raise_r+0x42>
 80097e0:	2316      	movs	r3, #22
 80097e2:	6003      	str	r3, [r0, #0]
 80097e4:	2001      	movs	r0, #1
 80097e6:	e7e7      	b.n	80097b8 <_raise_r+0x12>
 80097e8:	2400      	movs	r4, #0
 80097ea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097ee:	4628      	mov	r0, r5
 80097f0:	4798      	blx	r3
 80097f2:	2000      	movs	r0, #0
 80097f4:	e7e0      	b.n	80097b8 <_raise_r+0x12>
	...

080097f8 <raise>:
 80097f8:	4b02      	ldr	r3, [pc, #8]	; (8009804 <raise+0xc>)
 80097fa:	4601      	mov	r1, r0
 80097fc:	6818      	ldr	r0, [r3, #0]
 80097fe:	f7ff bfd2 	b.w	80097a6 <_raise_r>
 8009802:	bf00      	nop
 8009804:	200000f4 	.word	0x200000f4

08009808 <_kill_r>:
 8009808:	b538      	push	{r3, r4, r5, lr}
 800980a:	4d07      	ldr	r5, [pc, #28]	; (8009828 <_kill_r+0x20>)
 800980c:	2300      	movs	r3, #0
 800980e:	4604      	mov	r4, r0
 8009810:	4608      	mov	r0, r1
 8009812:	4611      	mov	r1, r2
 8009814:	602b      	str	r3, [r5, #0]
 8009816:	f7f8 fca7 	bl	8002168 <_kill>
 800981a:	1c43      	adds	r3, r0, #1
 800981c:	d102      	bne.n	8009824 <_kill_r+0x1c>
 800981e:	682b      	ldr	r3, [r5, #0]
 8009820:	b103      	cbz	r3, 8009824 <_kill_r+0x1c>
 8009822:	6023      	str	r3, [r4, #0]
 8009824:	bd38      	pop	{r3, r4, r5, pc}
 8009826:	bf00      	nop
 8009828:	20000590 	.word	0x20000590

0800982c <_getpid_r>:
 800982c:	f7f8 bc94 	b.w	8002158 <_getpid>

08009830 <atan2>:
 8009830:	f000 bab2 	b.w	8009d98 <__ieee754_atan2>

08009834 <sqrt>:
 8009834:	b538      	push	{r3, r4, r5, lr}
 8009836:	ed2d 8b02 	vpush	{d8}
 800983a:	ec55 4b10 	vmov	r4, r5, d0
 800983e:	f000 f9d1 	bl	8009be4 <__ieee754_sqrt>
 8009842:	4622      	mov	r2, r4
 8009844:	462b      	mov	r3, r5
 8009846:	4620      	mov	r0, r4
 8009848:	4629      	mov	r1, r5
 800984a:	eeb0 8a40 	vmov.f32	s16, s0
 800984e:	eef0 8a60 	vmov.f32	s17, s1
 8009852:	f7f7 f98b 	bl	8000b6c <__aeabi_dcmpun>
 8009856:	b990      	cbnz	r0, 800987e <sqrt+0x4a>
 8009858:	2200      	movs	r2, #0
 800985a:	2300      	movs	r3, #0
 800985c:	4620      	mov	r0, r4
 800985e:	4629      	mov	r1, r5
 8009860:	f7f7 f95c 	bl	8000b1c <__aeabi_dcmplt>
 8009864:	b158      	cbz	r0, 800987e <sqrt+0x4a>
 8009866:	f7fe f977 	bl	8007b58 <__errno>
 800986a:	2321      	movs	r3, #33	; 0x21
 800986c:	6003      	str	r3, [r0, #0]
 800986e:	2200      	movs	r2, #0
 8009870:	2300      	movs	r3, #0
 8009872:	4610      	mov	r0, r2
 8009874:	4619      	mov	r1, r3
 8009876:	f7f7 f809 	bl	800088c <__aeabi_ddiv>
 800987a:	ec41 0b18 	vmov	d8, r0, r1
 800987e:	eeb0 0a48 	vmov.f32	s0, s16
 8009882:	eef0 0a68 	vmov.f32	s1, s17
 8009886:	ecbd 8b02 	vpop	{d8}
 800988a:	bd38      	pop	{r3, r4, r5, pc}
 800988c:	0000      	movs	r0, r0
	...

08009890 <atan>:
 8009890:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009894:	ec55 4b10 	vmov	r4, r5, d0
 8009898:	4bc3      	ldr	r3, [pc, #780]	; (8009ba8 <atan+0x318>)
 800989a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800989e:	429e      	cmp	r6, r3
 80098a0:	46ab      	mov	fp, r5
 80098a2:	dd18      	ble.n	80098d6 <atan+0x46>
 80098a4:	4bc1      	ldr	r3, [pc, #772]	; (8009bac <atan+0x31c>)
 80098a6:	429e      	cmp	r6, r3
 80098a8:	dc01      	bgt.n	80098ae <atan+0x1e>
 80098aa:	d109      	bne.n	80098c0 <atan+0x30>
 80098ac:	b144      	cbz	r4, 80098c0 <atan+0x30>
 80098ae:	4622      	mov	r2, r4
 80098b0:	462b      	mov	r3, r5
 80098b2:	4620      	mov	r0, r4
 80098b4:	4629      	mov	r1, r5
 80098b6:	f7f6 fd09 	bl	80002cc <__adddf3>
 80098ba:	4604      	mov	r4, r0
 80098bc:	460d      	mov	r5, r1
 80098be:	e006      	b.n	80098ce <atan+0x3e>
 80098c0:	f1bb 0f00 	cmp.w	fp, #0
 80098c4:	f300 8131 	bgt.w	8009b2a <atan+0x29a>
 80098c8:	a59b      	add	r5, pc, #620	; (adr r5, 8009b38 <atan+0x2a8>)
 80098ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80098ce:	ec45 4b10 	vmov	d0, r4, r5
 80098d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098d6:	4bb6      	ldr	r3, [pc, #728]	; (8009bb0 <atan+0x320>)
 80098d8:	429e      	cmp	r6, r3
 80098da:	dc14      	bgt.n	8009906 <atan+0x76>
 80098dc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80098e0:	429e      	cmp	r6, r3
 80098e2:	dc0d      	bgt.n	8009900 <atan+0x70>
 80098e4:	a396      	add	r3, pc, #600	; (adr r3, 8009b40 <atan+0x2b0>)
 80098e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ea:	ee10 0a10 	vmov	r0, s0
 80098ee:	4629      	mov	r1, r5
 80098f0:	f7f6 fcec 	bl	80002cc <__adddf3>
 80098f4:	4baf      	ldr	r3, [pc, #700]	; (8009bb4 <atan+0x324>)
 80098f6:	2200      	movs	r2, #0
 80098f8:	f7f7 f92e 	bl	8000b58 <__aeabi_dcmpgt>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	d1e6      	bne.n	80098ce <atan+0x3e>
 8009900:	f04f 3aff 	mov.w	sl, #4294967295
 8009904:	e02b      	b.n	800995e <atan+0xce>
 8009906:	f000 f963 	bl	8009bd0 <fabs>
 800990a:	4bab      	ldr	r3, [pc, #684]	; (8009bb8 <atan+0x328>)
 800990c:	429e      	cmp	r6, r3
 800990e:	ec55 4b10 	vmov	r4, r5, d0
 8009912:	f300 80bf 	bgt.w	8009a94 <atan+0x204>
 8009916:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800991a:	429e      	cmp	r6, r3
 800991c:	f300 80a0 	bgt.w	8009a60 <atan+0x1d0>
 8009920:	ee10 2a10 	vmov	r2, s0
 8009924:	ee10 0a10 	vmov	r0, s0
 8009928:	462b      	mov	r3, r5
 800992a:	4629      	mov	r1, r5
 800992c:	f7f6 fcce 	bl	80002cc <__adddf3>
 8009930:	4ba0      	ldr	r3, [pc, #640]	; (8009bb4 <atan+0x324>)
 8009932:	2200      	movs	r2, #0
 8009934:	f7f6 fcc8 	bl	80002c8 <__aeabi_dsub>
 8009938:	2200      	movs	r2, #0
 800993a:	4606      	mov	r6, r0
 800993c:	460f      	mov	r7, r1
 800993e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009942:	4620      	mov	r0, r4
 8009944:	4629      	mov	r1, r5
 8009946:	f7f6 fcc1 	bl	80002cc <__adddf3>
 800994a:	4602      	mov	r2, r0
 800994c:	460b      	mov	r3, r1
 800994e:	4630      	mov	r0, r6
 8009950:	4639      	mov	r1, r7
 8009952:	f7f6 ff9b 	bl	800088c <__aeabi_ddiv>
 8009956:	f04f 0a00 	mov.w	sl, #0
 800995a:	4604      	mov	r4, r0
 800995c:	460d      	mov	r5, r1
 800995e:	4622      	mov	r2, r4
 8009960:	462b      	mov	r3, r5
 8009962:	4620      	mov	r0, r4
 8009964:	4629      	mov	r1, r5
 8009966:	f7f6 fe67 	bl	8000638 <__aeabi_dmul>
 800996a:	4602      	mov	r2, r0
 800996c:	460b      	mov	r3, r1
 800996e:	4680      	mov	r8, r0
 8009970:	4689      	mov	r9, r1
 8009972:	f7f6 fe61 	bl	8000638 <__aeabi_dmul>
 8009976:	a374      	add	r3, pc, #464	; (adr r3, 8009b48 <atan+0x2b8>)
 8009978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997c:	4606      	mov	r6, r0
 800997e:	460f      	mov	r7, r1
 8009980:	f7f6 fe5a 	bl	8000638 <__aeabi_dmul>
 8009984:	a372      	add	r3, pc, #456	; (adr r3, 8009b50 <atan+0x2c0>)
 8009986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800998a:	f7f6 fc9f 	bl	80002cc <__adddf3>
 800998e:	4632      	mov	r2, r6
 8009990:	463b      	mov	r3, r7
 8009992:	f7f6 fe51 	bl	8000638 <__aeabi_dmul>
 8009996:	a370      	add	r3, pc, #448	; (adr r3, 8009b58 <atan+0x2c8>)
 8009998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999c:	f7f6 fc96 	bl	80002cc <__adddf3>
 80099a0:	4632      	mov	r2, r6
 80099a2:	463b      	mov	r3, r7
 80099a4:	f7f6 fe48 	bl	8000638 <__aeabi_dmul>
 80099a8:	a36d      	add	r3, pc, #436	; (adr r3, 8009b60 <atan+0x2d0>)
 80099aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ae:	f7f6 fc8d 	bl	80002cc <__adddf3>
 80099b2:	4632      	mov	r2, r6
 80099b4:	463b      	mov	r3, r7
 80099b6:	f7f6 fe3f 	bl	8000638 <__aeabi_dmul>
 80099ba:	a36b      	add	r3, pc, #428	; (adr r3, 8009b68 <atan+0x2d8>)
 80099bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c0:	f7f6 fc84 	bl	80002cc <__adddf3>
 80099c4:	4632      	mov	r2, r6
 80099c6:	463b      	mov	r3, r7
 80099c8:	f7f6 fe36 	bl	8000638 <__aeabi_dmul>
 80099cc:	a368      	add	r3, pc, #416	; (adr r3, 8009b70 <atan+0x2e0>)
 80099ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d2:	f7f6 fc7b 	bl	80002cc <__adddf3>
 80099d6:	4642      	mov	r2, r8
 80099d8:	464b      	mov	r3, r9
 80099da:	f7f6 fe2d 	bl	8000638 <__aeabi_dmul>
 80099de:	a366      	add	r3, pc, #408	; (adr r3, 8009b78 <atan+0x2e8>)
 80099e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e4:	4680      	mov	r8, r0
 80099e6:	4689      	mov	r9, r1
 80099e8:	4630      	mov	r0, r6
 80099ea:	4639      	mov	r1, r7
 80099ec:	f7f6 fe24 	bl	8000638 <__aeabi_dmul>
 80099f0:	a363      	add	r3, pc, #396	; (adr r3, 8009b80 <atan+0x2f0>)
 80099f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f6:	f7f6 fc67 	bl	80002c8 <__aeabi_dsub>
 80099fa:	4632      	mov	r2, r6
 80099fc:	463b      	mov	r3, r7
 80099fe:	f7f6 fe1b 	bl	8000638 <__aeabi_dmul>
 8009a02:	a361      	add	r3, pc, #388	; (adr r3, 8009b88 <atan+0x2f8>)
 8009a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a08:	f7f6 fc5e 	bl	80002c8 <__aeabi_dsub>
 8009a0c:	4632      	mov	r2, r6
 8009a0e:	463b      	mov	r3, r7
 8009a10:	f7f6 fe12 	bl	8000638 <__aeabi_dmul>
 8009a14:	a35e      	add	r3, pc, #376	; (adr r3, 8009b90 <atan+0x300>)
 8009a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1a:	f7f6 fc55 	bl	80002c8 <__aeabi_dsub>
 8009a1e:	4632      	mov	r2, r6
 8009a20:	463b      	mov	r3, r7
 8009a22:	f7f6 fe09 	bl	8000638 <__aeabi_dmul>
 8009a26:	a35c      	add	r3, pc, #368	; (adr r3, 8009b98 <atan+0x308>)
 8009a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2c:	f7f6 fc4c 	bl	80002c8 <__aeabi_dsub>
 8009a30:	4632      	mov	r2, r6
 8009a32:	463b      	mov	r3, r7
 8009a34:	f7f6 fe00 	bl	8000638 <__aeabi_dmul>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	460b      	mov	r3, r1
 8009a3c:	4640      	mov	r0, r8
 8009a3e:	4649      	mov	r1, r9
 8009a40:	f7f6 fc44 	bl	80002cc <__adddf3>
 8009a44:	4622      	mov	r2, r4
 8009a46:	462b      	mov	r3, r5
 8009a48:	f7f6 fdf6 	bl	8000638 <__aeabi_dmul>
 8009a4c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009a50:	4602      	mov	r2, r0
 8009a52:	460b      	mov	r3, r1
 8009a54:	d14b      	bne.n	8009aee <atan+0x25e>
 8009a56:	4620      	mov	r0, r4
 8009a58:	4629      	mov	r1, r5
 8009a5a:	f7f6 fc35 	bl	80002c8 <__aeabi_dsub>
 8009a5e:	e72c      	b.n	80098ba <atan+0x2a>
 8009a60:	ee10 0a10 	vmov	r0, s0
 8009a64:	4b53      	ldr	r3, [pc, #332]	; (8009bb4 <atan+0x324>)
 8009a66:	2200      	movs	r2, #0
 8009a68:	4629      	mov	r1, r5
 8009a6a:	f7f6 fc2d 	bl	80002c8 <__aeabi_dsub>
 8009a6e:	4b51      	ldr	r3, [pc, #324]	; (8009bb4 <atan+0x324>)
 8009a70:	4606      	mov	r6, r0
 8009a72:	460f      	mov	r7, r1
 8009a74:	2200      	movs	r2, #0
 8009a76:	4620      	mov	r0, r4
 8009a78:	4629      	mov	r1, r5
 8009a7a:	f7f6 fc27 	bl	80002cc <__adddf3>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	460b      	mov	r3, r1
 8009a82:	4630      	mov	r0, r6
 8009a84:	4639      	mov	r1, r7
 8009a86:	f7f6 ff01 	bl	800088c <__aeabi_ddiv>
 8009a8a:	f04f 0a01 	mov.w	sl, #1
 8009a8e:	4604      	mov	r4, r0
 8009a90:	460d      	mov	r5, r1
 8009a92:	e764      	b.n	800995e <atan+0xce>
 8009a94:	4b49      	ldr	r3, [pc, #292]	; (8009bbc <atan+0x32c>)
 8009a96:	429e      	cmp	r6, r3
 8009a98:	da1d      	bge.n	8009ad6 <atan+0x246>
 8009a9a:	ee10 0a10 	vmov	r0, s0
 8009a9e:	4b48      	ldr	r3, [pc, #288]	; (8009bc0 <atan+0x330>)
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	4629      	mov	r1, r5
 8009aa4:	f7f6 fc10 	bl	80002c8 <__aeabi_dsub>
 8009aa8:	4b45      	ldr	r3, [pc, #276]	; (8009bc0 <atan+0x330>)
 8009aaa:	4606      	mov	r6, r0
 8009aac:	460f      	mov	r7, r1
 8009aae:	2200      	movs	r2, #0
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	4629      	mov	r1, r5
 8009ab4:	f7f6 fdc0 	bl	8000638 <__aeabi_dmul>
 8009ab8:	4b3e      	ldr	r3, [pc, #248]	; (8009bb4 <atan+0x324>)
 8009aba:	2200      	movs	r2, #0
 8009abc:	f7f6 fc06 	bl	80002cc <__adddf3>
 8009ac0:	4602      	mov	r2, r0
 8009ac2:	460b      	mov	r3, r1
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	4639      	mov	r1, r7
 8009ac8:	f7f6 fee0 	bl	800088c <__aeabi_ddiv>
 8009acc:	f04f 0a02 	mov.w	sl, #2
 8009ad0:	4604      	mov	r4, r0
 8009ad2:	460d      	mov	r5, r1
 8009ad4:	e743      	b.n	800995e <atan+0xce>
 8009ad6:	462b      	mov	r3, r5
 8009ad8:	ee10 2a10 	vmov	r2, s0
 8009adc:	4939      	ldr	r1, [pc, #228]	; (8009bc4 <atan+0x334>)
 8009ade:	2000      	movs	r0, #0
 8009ae0:	f7f6 fed4 	bl	800088c <__aeabi_ddiv>
 8009ae4:	f04f 0a03 	mov.w	sl, #3
 8009ae8:	4604      	mov	r4, r0
 8009aea:	460d      	mov	r5, r1
 8009aec:	e737      	b.n	800995e <atan+0xce>
 8009aee:	4b36      	ldr	r3, [pc, #216]	; (8009bc8 <atan+0x338>)
 8009af0:	4e36      	ldr	r6, [pc, #216]	; (8009bcc <atan+0x33c>)
 8009af2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afa:	f7f6 fbe5 	bl	80002c8 <__aeabi_dsub>
 8009afe:	4622      	mov	r2, r4
 8009b00:	462b      	mov	r3, r5
 8009b02:	f7f6 fbe1 	bl	80002c8 <__aeabi_dsub>
 8009b06:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	460b      	mov	r3, r1
 8009b0e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009b12:	f7f6 fbd9 	bl	80002c8 <__aeabi_dsub>
 8009b16:	f1bb 0f00 	cmp.w	fp, #0
 8009b1a:	4604      	mov	r4, r0
 8009b1c:	460d      	mov	r5, r1
 8009b1e:	f6bf aed6 	bge.w	80098ce <atan+0x3e>
 8009b22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b26:	461d      	mov	r5, r3
 8009b28:	e6d1      	b.n	80098ce <atan+0x3e>
 8009b2a:	a51d      	add	r5, pc, #116	; (adr r5, 8009ba0 <atan+0x310>)
 8009b2c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009b30:	e6cd      	b.n	80098ce <atan+0x3e>
 8009b32:	bf00      	nop
 8009b34:	f3af 8000 	nop.w
 8009b38:	54442d18 	.word	0x54442d18
 8009b3c:	bff921fb 	.word	0xbff921fb
 8009b40:	8800759c 	.word	0x8800759c
 8009b44:	7e37e43c 	.word	0x7e37e43c
 8009b48:	e322da11 	.word	0xe322da11
 8009b4c:	3f90ad3a 	.word	0x3f90ad3a
 8009b50:	24760deb 	.word	0x24760deb
 8009b54:	3fa97b4b 	.word	0x3fa97b4b
 8009b58:	a0d03d51 	.word	0xa0d03d51
 8009b5c:	3fb10d66 	.word	0x3fb10d66
 8009b60:	c54c206e 	.word	0xc54c206e
 8009b64:	3fb745cd 	.word	0x3fb745cd
 8009b68:	920083ff 	.word	0x920083ff
 8009b6c:	3fc24924 	.word	0x3fc24924
 8009b70:	5555550d 	.word	0x5555550d
 8009b74:	3fd55555 	.word	0x3fd55555
 8009b78:	2c6a6c2f 	.word	0x2c6a6c2f
 8009b7c:	bfa2b444 	.word	0xbfa2b444
 8009b80:	52defd9a 	.word	0x52defd9a
 8009b84:	3fadde2d 	.word	0x3fadde2d
 8009b88:	af749a6d 	.word	0xaf749a6d
 8009b8c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009b90:	fe231671 	.word	0xfe231671
 8009b94:	3fbc71c6 	.word	0x3fbc71c6
 8009b98:	9998ebc4 	.word	0x9998ebc4
 8009b9c:	3fc99999 	.word	0x3fc99999
 8009ba0:	54442d18 	.word	0x54442d18
 8009ba4:	3ff921fb 	.word	0x3ff921fb
 8009ba8:	440fffff 	.word	0x440fffff
 8009bac:	7ff00000 	.word	0x7ff00000
 8009bb0:	3fdbffff 	.word	0x3fdbffff
 8009bb4:	3ff00000 	.word	0x3ff00000
 8009bb8:	3ff2ffff 	.word	0x3ff2ffff
 8009bbc:	40038000 	.word	0x40038000
 8009bc0:	3ff80000 	.word	0x3ff80000
 8009bc4:	bff00000 	.word	0xbff00000
 8009bc8:	0800a330 	.word	0x0800a330
 8009bcc:	0800a310 	.word	0x0800a310

08009bd0 <fabs>:
 8009bd0:	ec51 0b10 	vmov	r0, r1, d0
 8009bd4:	ee10 2a10 	vmov	r2, s0
 8009bd8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009bdc:	ec43 2b10 	vmov	d0, r2, r3
 8009be0:	4770      	bx	lr
	...

08009be4 <__ieee754_sqrt>:
 8009be4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be8:	ec55 4b10 	vmov	r4, r5, d0
 8009bec:	4e67      	ldr	r6, [pc, #412]	; (8009d8c <__ieee754_sqrt+0x1a8>)
 8009bee:	43ae      	bics	r6, r5
 8009bf0:	ee10 0a10 	vmov	r0, s0
 8009bf4:	ee10 2a10 	vmov	r2, s0
 8009bf8:	4629      	mov	r1, r5
 8009bfa:	462b      	mov	r3, r5
 8009bfc:	d10d      	bne.n	8009c1a <__ieee754_sqrt+0x36>
 8009bfe:	f7f6 fd1b 	bl	8000638 <__aeabi_dmul>
 8009c02:	4602      	mov	r2, r0
 8009c04:	460b      	mov	r3, r1
 8009c06:	4620      	mov	r0, r4
 8009c08:	4629      	mov	r1, r5
 8009c0a:	f7f6 fb5f 	bl	80002cc <__adddf3>
 8009c0e:	4604      	mov	r4, r0
 8009c10:	460d      	mov	r5, r1
 8009c12:	ec45 4b10 	vmov	d0, r4, r5
 8009c16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c1a:	2d00      	cmp	r5, #0
 8009c1c:	dc0b      	bgt.n	8009c36 <__ieee754_sqrt+0x52>
 8009c1e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009c22:	4326      	orrs	r6, r4
 8009c24:	d0f5      	beq.n	8009c12 <__ieee754_sqrt+0x2e>
 8009c26:	b135      	cbz	r5, 8009c36 <__ieee754_sqrt+0x52>
 8009c28:	f7f6 fb4e 	bl	80002c8 <__aeabi_dsub>
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	460b      	mov	r3, r1
 8009c30:	f7f6 fe2c 	bl	800088c <__aeabi_ddiv>
 8009c34:	e7eb      	b.n	8009c0e <__ieee754_sqrt+0x2a>
 8009c36:	1509      	asrs	r1, r1, #20
 8009c38:	f000 808d 	beq.w	8009d56 <__ieee754_sqrt+0x172>
 8009c3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c40:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8009c44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c48:	07c9      	lsls	r1, r1, #31
 8009c4a:	bf5c      	itt	pl
 8009c4c:	005b      	lslpl	r3, r3, #1
 8009c4e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8009c52:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009c56:	bf58      	it	pl
 8009c58:	0052      	lslpl	r2, r2, #1
 8009c5a:	2500      	movs	r5, #0
 8009c5c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009c60:	1076      	asrs	r6, r6, #1
 8009c62:	0052      	lsls	r2, r2, #1
 8009c64:	f04f 0e16 	mov.w	lr, #22
 8009c68:	46ac      	mov	ip, r5
 8009c6a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009c6e:	eb0c 0001 	add.w	r0, ip, r1
 8009c72:	4298      	cmp	r0, r3
 8009c74:	bfde      	ittt	le
 8009c76:	1a1b      	suble	r3, r3, r0
 8009c78:	eb00 0c01 	addle.w	ip, r0, r1
 8009c7c:	186d      	addle	r5, r5, r1
 8009c7e:	005b      	lsls	r3, r3, #1
 8009c80:	f1be 0e01 	subs.w	lr, lr, #1
 8009c84:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009c88:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009c8c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009c90:	d1ed      	bne.n	8009c6e <__ieee754_sqrt+0x8a>
 8009c92:	4674      	mov	r4, lr
 8009c94:	2720      	movs	r7, #32
 8009c96:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8009c9a:	4563      	cmp	r3, ip
 8009c9c:	eb01 000e 	add.w	r0, r1, lr
 8009ca0:	dc02      	bgt.n	8009ca8 <__ieee754_sqrt+0xc4>
 8009ca2:	d113      	bne.n	8009ccc <__ieee754_sqrt+0xe8>
 8009ca4:	4290      	cmp	r0, r2
 8009ca6:	d811      	bhi.n	8009ccc <__ieee754_sqrt+0xe8>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	eb00 0e01 	add.w	lr, r0, r1
 8009cae:	da57      	bge.n	8009d60 <__ieee754_sqrt+0x17c>
 8009cb0:	f1be 0f00 	cmp.w	lr, #0
 8009cb4:	db54      	blt.n	8009d60 <__ieee754_sqrt+0x17c>
 8009cb6:	f10c 0801 	add.w	r8, ip, #1
 8009cba:	eba3 030c 	sub.w	r3, r3, ip
 8009cbe:	4290      	cmp	r0, r2
 8009cc0:	bf88      	it	hi
 8009cc2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009cc6:	1a12      	subs	r2, r2, r0
 8009cc8:	440c      	add	r4, r1
 8009cca:	46c4      	mov	ip, r8
 8009ccc:	005b      	lsls	r3, r3, #1
 8009cce:	3f01      	subs	r7, #1
 8009cd0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009cd4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009cd8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009cdc:	d1dd      	bne.n	8009c9a <__ieee754_sqrt+0xb6>
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	d01b      	beq.n	8009d1a <__ieee754_sqrt+0x136>
 8009ce2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8009d90 <__ieee754_sqrt+0x1ac>
 8009ce6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8009d94 <__ieee754_sqrt+0x1b0>
 8009cea:	e9da 0100 	ldrd	r0, r1, [sl]
 8009cee:	e9db 2300 	ldrd	r2, r3, [fp]
 8009cf2:	f7f6 fae9 	bl	80002c8 <__aeabi_dsub>
 8009cf6:	e9da 8900 	ldrd	r8, r9, [sl]
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	4640      	mov	r0, r8
 8009d00:	4649      	mov	r1, r9
 8009d02:	f7f6 ff15 	bl	8000b30 <__aeabi_dcmple>
 8009d06:	b140      	cbz	r0, 8009d1a <__ieee754_sqrt+0x136>
 8009d08:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009d0c:	e9da 0100 	ldrd	r0, r1, [sl]
 8009d10:	e9db 2300 	ldrd	r2, r3, [fp]
 8009d14:	d126      	bne.n	8009d64 <__ieee754_sqrt+0x180>
 8009d16:	3501      	adds	r5, #1
 8009d18:	463c      	mov	r4, r7
 8009d1a:	106a      	asrs	r2, r5, #1
 8009d1c:	0863      	lsrs	r3, r4, #1
 8009d1e:	07e9      	lsls	r1, r5, #31
 8009d20:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009d24:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009d28:	bf48      	it	mi
 8009d2a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009d2e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8009d32:	461c      	mov	r4, r3
 8009d34:	e76d      	b.n	8009c12 <__ieee754_sqrt+0x2e>
 8009d36:	0ad3      	lsrs	r3, r2, #11
 8009d38:	3815      	subs	r0, #21
 8009d3a:	0552      	lsls	r2, r2, #21
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d0fa      	beq.n	8009d36 <__ieee754_sqrt+0x152>
 8009d40:	02dc      	lsls	r4, r3, #11
 8009d42:	d50a      	bpl.n	8009d5a <__ieee754_sqrt+0x176>
 8009d44:	f1c1 0420 	rsb	r4, r1, #32
 8009d48:	fa22 f404 	lsr.w	r4, r2, r4
 8009d4c:	1e4d      	subs	r5, r1, #1
 8009d4e:	408a      	lsls	r2, r1
 8009d50:	4323      	orrs	r3, r4
 8009d52:	1b41      	subs	r1, r0, r5
 8009d54:	e772      	b.n	8009c3c <__ieee754_sqrt+0x58>
 8009d56:	4608      	mov	r0, r1
 8009d58:	e7f0      	b.n	8009d3c <__ieee754_sqrt+0x158>
 8009d5a:	005b      	lsls	r3, r3, #1
 8009d5c:	3101      	adds	r1, #1
 8009d5e:	e7ef      	b.n	8009d40 <__ieee754_sqrt+0x15c>
 8009d60:	46e0      	mov	r8, ip
 8009d62:	e7aa      	b.n	8009cba <__ieee754_sqrt+0xd6>
 8009d64:	f7f6 fab2 	bl	80002cc <__adddf3>
 8009d68:	e9da 8900 	ldrd	r8, r9, [sl]
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	460b      	mov	r3, r1
 8009d70:	4640      	mov	r0, r8
 8009d72:	4649      	mov	r1, r9
 8009d74:	f7f6 fed2 	bl	8000b1c <__aeabi_dcmplt>
 8009d78:	b120      	cbz	r0, 8009d84 <__ieee754_sqrt+0x1a0>
 8009d7a:	1ca0      	adds	r0, r4, #2
 8009d7c:	bf08      	it	eq
 8009d7e:	3501      	addeq	r5, #1
 8009d80:	3402      	adds	r4, #2
 8009d82:	e7ca      	b.n	8009d1a <__ieee754_sqrt+0x136>
 8009d84:	3401      	adds	r4, #1
 8009d86:	f024 0401 	bic.w	r4, r4, #1
 8009d8a:	e7c6      	b.n	8009d1a <__ieee754_sqrt+0x136>
 8009d8c:	7ff00000 	.word	0x7ff00000
 8009d90:	20000268 	.word	0x20000268
 8009d94:	20000270 	.word	0x20000270

08009d98 <__ieee754_atan2>:
 8009d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d9c:	ec57 6b11 	vmov	r6, r7, d1
 8009da0:	4273      	negs	r3, r6
 8009da2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8009f20 <__ieee754_atan2+0x188>
 8009da6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8009daa:	4333      	orrs	r3, r6
 8009dac:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009db0:	4543      	cmp	r3, r8
 8009db2:	ec51 0b10 	vmov	r0, r1, d0
 8009db6:	ee11 5a10 	vmov	r5, s2
 8009dba:	d80a      	bhi.n	8009dd2 <__ieee754_atan2+0x3a>
 8009dbc:	4244      	negs	r4, r0
 8009dbe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009dc2:	4304      	orrs	r4, r0
 8009dc4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009dc8:	4544      	cmp	r4, r8
 8009dca:	ee10 9a10 	vmov	r9, s0
 8009dce:	468e      	mov	lr, r1
 8009dd0:	d907      	bls.n	8009de2 <__ieee754_atan2+0x4a>
 8009dd2:	4632      	mov	r2, r6
 8009dd4:	463b      	mov	r3, r7
 8009dd6:	f7f6 fa79 	bl	80002cc <__adddf3>
 8009dda:	ec41 0b10 	vmov	d0, r0, r1
 8009dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009de2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8009de6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009dea:	4334      	orrs	r4, r6
 8009dec:	d103      	bne.n	8009df6 <__ieee754_atan2+0x5e>
 8009dee:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009df2:	f7ff bd4d 	b.w	8009890 <atan>
 8009df6:	17bc      	asrs	r4, r7, #30
 8009df8:	f004 0402 	and.w	r4, r4, #2
 8009dfc:	ea53 0909 	orrs.w	r9, r3, r9
 8009e00:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8009e04:	d107      	bne.n	8009e16 <__ieee754_atan2+0x7e>
 8009e06:	2c02      	cmp	r4, #2
 8009e08:	d05f      	beq.n	8009eca <__ieee754_atan2+0x132>
 8009e0a:	2c03      	cmp	r4, #3
 8009e0c:	d1e5      	bne.n	8009dda <__ieee754_atan2+0x42>
 8009e0e:	a140      	add	r1, pc, #256	; (adr r1, 8009f10 <__ieee754_atan2+0x178>)
 8009e10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e14:	e7e1      	b.n	8009dda <__ieee754_atan2+0x42>
 8009e16:	4315      	orrs	r5, r2
 8009e18:	d106      	bne.n	8009e28 <__ieee754_atan2+0x90>
 8009e1a:	f1be 0f00 	cmp.w	lr, #0
 8009e1e:	da5f      	bge.n	8009ee0 <__ieee754_atan2+0x148>
 8009e20:	a13d      	add	r1, pc, #244	; (adr r1, 8009f18 <__ieee754_atan2+0x180>)
 8009e22:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e26:	e7d8      	b.n	8009dda <__ieee754_atan2+0x42>
 8009e28:	4542      	cmp	r2, r8
 8009e2a:	d10f      	bne.n	8009e4c <__ieee754_atan2+0xb4>
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009e32:	d107      	bne.n	8009e44 <__ieee754_atan2+0xac>
 8009e34:	2c02      	cmp	r4, #2
 8009e36:	d84c      	bhi.n	8009ed2 <__ieee754_atan2+0x13a>
 8009e38:	4b33      	ldr	r3, [pc, #204]	; (8009f08 <__ieee754_atan2+0x170>)
 8009e3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009e3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009e42:	e7ca      	b.n	8009dda <__ieee754_atan2+0x42>
 8009e44:	2c02      	cmp	r4, #2
 8009e46:	d848      	bhi.n	8009eda <__ieee754_atan2+0x142>
 8009e48:	4b30      	ldr	r3, [pc, #192]	; (8009f0c <__ieee754_atan2+0x174>)
 8009e4a:	e7f6      	b.n	8009e3a <__ieee754_atan2+0xa2>
 8009e4c:	4543      	cmp	r3, r8
 8009e4e:	d0e4      	beq.n	8009e1a <__ieee754_atan2+0x82>
 8009e50:	1a9b      	subs	r3, r3, r2
 8009e52:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8009e56:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009e5a:	da1e      	bge.n	8009e9a <__ieee754_atan2+0x102>
 8009e5c:	2f00      	cmp	r7, #0
 8009e5e:	da01      	bge.n	8009e64 <__ieee754_atan2+0xcc>
 8009e60:	323c      	adds	r2, #60	; 0x3c
 8009e62:	db1e      	blt.n	8009ea2 <__ieee754_atan2+0x10a>
 8009e64:	4632      	mov	r2, r6
 8009e66:	463b      	mov	r3, r7
 8009e68:	f7f6 fd10 	bl	800088c <__aeabi_ddiv>
 8009e6c:	ec41 0b10 	vmov	d0, r0, r1
 8009e70:	f7ff feae 	bl	8009bd0 <fabs>
 8009e74:	f7ff fd0c 	bl	8009890 <atan>
 8009e78:	ec51 0b10 	vmov	r0, r1, d0
 8009e7c:	2c01      	cmp	r4, #1
 8009e7e:	d013      	beq.n	8009ea8 <__ieee754_atan2+0x110>
 8009e80:	2c02      	cmp	r4, #2
 8009e82:	d015      	beq.n	8009eb0 <__ieee754_atan2+0x118>
 8009e84:	2c00      	cmp	r4, #0
 8009e86:	d0a8      	beq.n	8009dda <__ieee754_atan2+0x42>
 8009e88:	a317      	add	r3, pc, #92	; (adr r3, 8009ee8 <__ieee754_atan2+0x150>)
 8009e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e8e:	f7f6 fa1b 	bl	80002c8 <__aeabi_dsub>
 8009e92:	a317      	add	r3, pc, #92	; (adr r3, 8009ef0 <__ieee754_atan2+0x158>)
 8009e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e98:	e014      	b.n	8009ec4 <__ieee754_atan2+0x12c>
 8009e9a:	a117      	add	r1, pc, #92	; (adr r1, 8009ef8 <__ieee754_atan2+0x160>)
 8009e9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ea0:	e7ec      	b.n	8009e7c <__ieee754_atan2+0xe4>
 8009ea2:	2000      	movs	r0, #0
 8009ea4:	2100      	movs	r1, #0
 8009ea6:	e7e9      	b.n	8009e7c <__ieee754_atan2+0xe4>
 8009ea8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009eac:	4619      	mov	r1, r3
 8009eae:	e794      	b.n	8009dda <__ieee754_atan2+0x42>
 8009eb0:	a30d      	add	r3, pc, #52	; (adr r3, 8009ee8 <__ieee754_atan2+0x150>)
 8009eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb6:	f7f6 fa07 	bl	80002c8 <__aeabi_dsub>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	a10c      	add	r1, pc, #48	; (adr r1, 8009ef0 <__ieee754_atan2+0x158>)
 8009ec0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ec4:	f7f6 fa00 	bl	80002c8 <__aeabi_dsub>
 8009ec8:	e787      	b.n	8009dda <__ieee754_atan2+0x42>
 8009eca:	a109      	add	r1, pc, #36	; (adr r1, 8009ef0 <__ieee754_atan2+0x158>)
 8009ecc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ed0:	e783      	b.n	8009dda <__ieee754_atan2+0x42>
 8009ed2:	a10b      	add	r1, pc, #44	; (adr r1, 8009f00 <__ieee754_atan2+0x168>)
 8009ed4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ed8:	e77f      	b.n	8009dda <__ieee754_atan2+0x42>
 8009eda:	2000      	movs	r0, #0
 8009edc:	2100      	movs	r1, #0
 8009ede:	e77c      	b.n	8009dda <__ieee754_atan2+0x42>
 8009ee0:	a105      	add	r1, pc, #20	; (adr r1, 8009ef8 <__ieee754_atan2+0x160>)
 8009ee2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ee6:	e778      	b.n	8009dda <__ieee754_atan2+0x42>
 8009ee8:	33145c07 	.word	0x33145c07
 8009eec:	3ca1a626 	.word	0x3ca1a626
 8009ef0:	54442d18 	.word	0x54442d18
 8009ef4:	400921fb 	.word	0x400921fb
 8009ef8:	54442d18 	.word	0x54442d18
 8009efc:	3ff921fb 	.word	0x3ff921fb
 8009f00:	54442d18 	.word	0x54442d18
 8009f04:	3fe921fb 	.word	0x3fe921fb
 8009f08:	0800a350 	.word	0x0800a350
 8009f0c:	0800a368 	.word	0x0800a368
 8009f10:	54442d18 	.word	0x54442d18
 8009f14:	c00921fb 	.word	0xc00921fb
 8009f18:	54442d18 	.word	0x54442d18
 8009f1c:	bff921fb 	.word	0xbff921fb
 8009f20:	7ff00000 	.word	0x7ff00000

08009f24 <_init>:
 8009f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f26:	bf00      	nop
 8009f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f2a:	bc08      	pop	{r3}
 8009f2c:	469e      	mov	lr, r3
 8009f2e:	4770      	bx	lr

08009f30 <_fini>:
 8009f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f32:	bf00      	nop
 8009f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f36:	bc08      	pop	{r3}
 8009f38:	469e      	mov	lr, r3
 8009f3a:	4770      	bx	lr
