

================================================================
== Vivado HLS Report for 'FullSubtractor_process_sub'
================================================================
* Date:           Wed May 14 21:16:48 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        full_subtractor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      8|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_101_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp_5_fu_113_p2  |    and   |      0|  0|   1|           1|           1|
    |Bout             |    or    |      0|  0|   1|           1|           1|
    |tmp_4_fu_107_p2  |    or    |      0|  0|   1|           1|           1|
    |D                |    xor   |      0|  0|   1|           1|           1|
    |tmp1_fu_82_p2    |    xor   |      0|  0|   1|           1|           1|
    |tmp_2_fu_95_p2   |    xor   |      0|  0|   2|           1|           2|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   8|           7|           8|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+---------+--------------+---------+
|  RTL Ports  | Dir | Bits| Protocol| Source Object|  C Type |
+-------------+-----+-----+---------+--------------+---------+
|A            |  in |    1| ap_none |       A      | pointer |
|B            |  in |    1| ap_none |       B      | pointer |
|Bin          |  in |    1| ap_none |      Bin     | pointer |
|D            | out |    1|  ap_vld |       D      | pointer |
|D_ap_vld     | out |    1|  ap_vld |       D      | pointer |
|Bout         | out |    1|  ap_vld |     Bout     | pointer |
|Bout_ap_vld  | out |    1|  ap_vld |     Bout     | pointer |
+-------------+-----+-----+---------+--------------+---------+

