<profile>

<section name = "Vitis HLS Report for 'chal2'" level="0">
<item name = "Date">Mon Nov 17 18:42:26 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.913 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40240, 40523, 0.201 ms, 0.203 ms, 40240, 40523, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_shake_extensible_fu_193">shake_extensible, 169, 452, 0.845 us, 2.260 us, 169, 452, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_67_1_VITIS_LOOP_70_2">40065, 40065, 3, 1, 1, 40064, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 249, -</column>
<column name="FIFO">-, -, 677, 373, -</column>
<column name="Instance">-, -, 34777, 209851, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 222, -</column>
<column name="Register">-, -, 311, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 4, 48, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="bitset_64ns_64ns_6ns_1ns_64_1_1_U1903">bitset_64ns_64ns_6ns_1ns_64_1_1, 0, 0, 0, 144, 0</column>
<column name="grp_shake_extensible_fu_193">shake_extensible, 0, 0, 34777, 209707, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="endDigestStrm_internal_fifo_U">0, 8, 0, -, 2, 1, 2</column>
<column name="endMsgLenStrm_fifo_U">0, 8, 0, -, 2, 1, 2</column>
<column name="endOutLenStrm_fifo_U">0, 8, 0, -, 2, 1, 2</column>
<column name="msgLenStrm_fifo_U">0, 260, 0, -, 2, 128, 256</column>
<column name="msgStrm_fifo_U">0, 133, 0, -, 2, 64, 128</column>
<column name="outLenStrm_fifo_U">0, 260, 0, -, 2, 128, 256</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln67_1_fu_260_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln67_fu_234_p2">+, 0, 0, 23, 16, 1</column>
<column name="bit_idx_fu_290_p2">+, 0, 0, 23, 16, 16</column>
<column name="j_1_fu_302_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln67_fu_228_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln70_1_fu_308_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln70_fu_246_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln73_fu_296_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">or, 0, 0, 2, 1, 1</column>
<column name="select_ln67_fu_266_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln68_1_fu_332_p3">select, 0, 0, 63, 1, 1</column>
<column name="select_ln68_fu_252_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="d_strm_cp_blk_n">9, 2, 1, 2</column>
<column name="endDigestStrm_internal_write">9, 2, 1, 2</column>
<column name="endMsgLenStrm_din">14, 3, 1, 3</column>
<column name="endMsgLenStrm_read">9, 2, 1, 2</column>
<column name="endOutLenStrm_din">14, 3, 1, 3</column>
<column name="endOutLenStrm_read">9, 2, 1, 2</column>
<column name="i_03_fu_108">9, 2, 10, 20</column>
<column name="indvar_flatten_fu_112">9, 2, 16, 32</column>
<column name="j_fu_104">9, 2, 7, 14</column>
<column name="msgLenStrm_read">9, 2, 1, 2</column>
<column name="msgStrm_din">20, 4, 64, 256</column>
<column name="msgStrm_read">9, 2, 1, 2</column>
<column name="outLenStrm_read">9, 2, 1, 2</column>
<column name="word_fu_100">14, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ch1_val_read_reg_403">128, 0, 128, 0</column>
<column name="grp_shake_extensible_fu_193_ap_start_reg">1, 0, 1, 0</column>
<column name="i_03_fu_108">10, 0, 10, 0</column>
<column name="icmp_ln70_1_reg_462">1, 0, 1, 0</column>
<column name="icmp_ln70_1_reg_462_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_448">1, 0, 1, 0</column>
<column name="icmp_ln73_reg_458">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_112">16, 0, 16, 0</column>
<column name="j_fu_104">7, 0, 7, 0</column>
<column name="p_0_reg_466">64, 0, 64, 0</column>
<column name="trunc_ln70_reg_453">6, 0, 6, 0</column>
<column name="word_fu_100">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, chal2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, chal2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, chal2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, chal2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, chal2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, chal2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, chal2, return value</column>
<column name="d_strm_cp_dout">in, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_empty_n">in, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_read">out, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_num_data_valid">in, 3, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_fifo_cap">in, 3, ap_fifo, d_strm_cp, pointer</column>
<column name="ch1_val">in, 128, ap_stable, ch1_val, scalar</column>
<column name="ch2_strm_din">out, 128, ap_fifo, ch2_strm, pointer</column>
<column name="ch2_strm_full_n">in, 1, ap_fifo, ch2_strm, pointer</column>
<column name="ch2_strm_write">out, 1, ap_fifo, ch2_strm, pointer</column>
<column name="ch2_strm_num_data_valid">in, 3, ap_fifo, ch2_strm, pointer</column>
<column name="ch2_strm_fifo_cap">in, 3, ap_fifo, ch2_strm, pointer</column>
</table>
</item>
</section>
</profile>
