enno_id,sg_rule,eReason,sReason,enno_total_message,enno_total_case,enno_total_false,real_false,real_false_case,false_report_ratio,s_total_message,s_total_case,s_total_miss,real_miss,real_miss_case,miss_report_ratio,eReasonDiffStatistics,sReasonDiffStatistics,reasonDiffStatistics,eReasonIssueStatistics,sReasonIssueStatistics,reasonIssueStatistics
ArSyncCtrlPath,Ar_sync01,GeneratedReset,Generated reset,27,16,7,0,0,0.00%,21,17,1,0,0,0.00%,"Diff85-report10-ar-02-fanout_cone: msg: 7, case: 7","Diff34-synth7-shift_register: msg: 1, case: 1","Diff85-report10-ar-02-fanout_cone: msg: 7, case: 7
Diff34-synth7-shift_register: msg: 1, case: 1",,,
ArSyncCtrlPath,Ar_sync01,MultiFlop,Multi-flop reset synchronizer,21,20,0,0,0,0.00%,30,25,9,0,0,0.00%,"pass-Diff85-report10-ar-01-src_dest: msg: 12, case: 12","pass-Diff85-report10-ar-01-src_dest: msg: 12, case: 12
Diff73-diff12-ar: msg: 4, case: 2
Diff22-Lint_error: msg: 1, case: 1
Diff34-synth7-shift_register: msg: 4, case: 2","pass-Diff85-report10-ar-01-src_dest: msg: 12, case: 12
Diff73-diff12-ar: msg: 4, case: 2
Diff22-Lint_error: msg: 1, case: 1
Diff34-synth7-shift_register: msg: 4, case: 2",,,
ArSyncCtrlPath,Ar_sync01,UDS,User-Defined reset Synchronizer,3,3,0,0,0,0.00%,4,4,1,0,0,0.00%,"pass-Diff85-report10-ar-01-src_dest: msg: 3, case: 3","pass-Diff85-report10-ar-01-src_dest: msg: 3, case: 3
Diff34-synth7-shift_register: msg: 1, case: 1","pass-Diff85-report10-ar-01-src_dest: msg: 3, case: 3
Diff34-synth7-shift_register: msg: 1, case: 1",,,
ArUnsyncCtrlPath,Reset_sync02,MissingSynchronizer,Reset_sync02,9390,1555,34,0,0,0.00%,323,126,0,0,0,0.00%,"pass-Diff85-report10-ar-01-src_dest: msg: 1212, case: 312
pass-Diff85-report10-ar-02-fanout_cone: msg: 411, case: 93
pass-Diff80-report9-clock_clocklist: msg: 37, case: 8
pass-Diff85-report10-ar-01-src_dest_2: msg: 39, case: 16
pass-Diff76-diff14-clock_generate: msg: 32, case: 1
Diff97-bug21-ar: msg: 10, case: 2
Diff1-synth1-enable_dff: msg: 1, case: 1
Diff167-synth34-logic_optimization: msg: 2, case: 2
Diff132-synth27-clock_info01: msg: 2, case: 2
Diff90-bug17-ar: msg: 6, case: 6
Diff5-bug1-mux_latch: msg: 4, case: 4
Diff85-report10-ar-01-src_dest: msg: 1, case: 1
Diff49-bug10-reset_sync02: msg: 8, case: 1","pass-Diff80-report9-clock_clocklist: msg: 37, case: 8
pass-Diff85-report10-ar-01-src_dest: msg: 137, case: 44
pass-Diff85-report10-ar-02-fanout_cone: msg: 9, case: 3","pass-Diff85-report10-ar-01-src_dest: msg: 1212, case: 312
pass-Diff85-report10-ar-02-fanout_cone: msg: 411, case: 93
pass-Diff80-report9-clock_clocklist: msg: 37, case: 8
pass-Diff85-report10-ar-01-src_dest_2: msg: 39, case: 16
pass-Diff76-diff14-clock_generate: msg: 32, case: 1
Diff97-bug21-ar: msg: 10, case: 2
Diff1-synth1-enable_dff: msg: 1, case: 1
Diff167-synth34-logic_optimization: msg: 2, case: 2
Diff132-synth27-clock_info01: msg: 2, case: 2
Diff90-bug17-ar: msg: 6, case: 6
Diff5-bug1-mux_latch: msg: 4, case: 4
Diff85-report10-ar-01-src_dest: msg: 1, case: 1
Diff49-bug10-reset_sync02: msg: 8, case: 1",,,
ArUnsyncCtrlPath,Ar_unsync01,MissingSynchronizer,Missing synchronizer,9390,1555,34,0,0,0.00%,9226,1516,7,0,0,0.00%,"pass-Diff85-report10-ar-01-src_dest: msg: 1212, case: 312
pass-Diff85-report10-ar-02-fanout_cone: msg: 411, case: 93
pass-Diff80-report9-clock_clocklist: msg: 37, case: 8
pass-Diff85-report10-ar-01-src_dest_2: msg: 39, case: 16
pass-Diff76-diff14-clock_generate: msg: 32, case: 1
Diff97-bug21-ar: msg: 10, case: 2
Diff1-synth1-enable_dff: msg: 1, case: 1
Diff167-synth34-logic_optimization: msg: 2, case: 2
Diff132-synth27-clock_info01: msg: 2, case: 2
Diff90-bug17-ar: msg: 6, case: 6
Diff5-bug1-mux_latch: msg: 4, case: 4
Diff85-report10-ar-01-src_dest: msg: 1, case: 1
Diff49-bug10-reset_sync02: msg: 8, case: 1","pass-Diff85-report10-ar-01-src_dest: msg: 1075, case: 296
pass-Diff85-report10-ar-02-fanout_cone: msg: 402, case: 90
pass-Diff85-report10-ar-01-src_dest_2: msg: 221, case: 75
pass-Diff85-report10-ar-01-src_dest_2 pass-Diff85-report10-ar-02-fanout_cone: msg: 4, case: 2
pass-Diff76-diff14-clock_generate: msg: 32, case: 1
Diff1-synth1-enable_dff: msg: 3, case: 1
Diff177-synth35-logic_optimization: msg: 4, case: 3","pass-Diff85-report10-ar-01-src_dest: msg: 1212, case: 312
pass-Diff85-report10-ar-02-fanout_cone: msg: 411, case: 93
pass-Diff80-report9-clock_clocklist: msg: 37, case: 8
pass-Diff85-report10-ar-01-src_dest_2: msg: 221, case: 75
pass-Diff85-report10-ar-01-src_dest_2 pass-Diff85-report10-ar-02-fanout_cone: msg: 4, case: 2
pass-Diff76-diff14-clock_generate: msg: 32, case: 1
Diff97-bug21-ar: msg: 10, case: 2
Diff1-synth1-enable_dff: msg: 4, case: 2
Diff167-synth34-logic_optimization: msg: 2, case: 2
Diff132-synth27-clock_info01: msg: 2, case: 2
Diff177-synth35-logic_optimization: msg: 4, case: 3
Diff90-bug17-ar: msg: 6, case: 6
Diff5-bug1-mux_latch: msg: 4, case: 4
Diff85-report10-ar-01-src_dest: msg: 1, case: 1
Diff49-bug10-reset_sync02: msg: 8, case: 1",,,
ArUnsyncCtrlPath,Ar_unsync01,MissingSynchronizer,Invalid reset synchronizer,9390,1555,34,0,0,0.00%,9076,1507,0,0,0,0.00%,"pass-Diff85-report10-ar-01-src_dest: msg: 1212, case: 312
pass-Diff85-report10-ar-02-fanout_cone: msg: 411, case: 93
pass-Diff80-report9-clock_clocklist: msg: 37, case: 8
pass-Diff85-report10-ar-01-src_dest_2: msg: 39, case: 16
pass-Diff76-diff14-clock_generate: msg: 32, case: 1
Diff97-bug21-ar: msg: 10, case: 2
Diff1-synth1-enable_dff: msg: 1, case: 1
Diff167-synth34-logic_optimization: msg: 2, case: 2
Diff132-synth27-clock_info01: msg: 2, case: 2
Diff90-bug17-ar: msg: 6, case: 6
Diff5-bug1-mux_latch: msg: 4, case: 4
Diff85-report10-ar-01-src_dest: msg: 1, case: 1
Diff49-bug10-reset_sync02: msg: 8, case: 1","pass-Diff85-report10-ar-01-src_dest: msg: 1075, case: 296
pass-Diff85-report10-ar-02-fanout_cone: msg: 402, case: 90
pass-Diff85-report10-ar-01-src_dest_2: msg: 82, case: 51
pass-Diff76-diff14-clock_generate: msg: 32, case: 1","pass-Diff85-report10-ar-01-src_dest: msg: 1212, case: 312
pass-Diff85-report10-ar-02-fanout_cone: msg: 411, case: 93
pass-Diff80-report9-clock_clocklist: msg: 37, case: 8
pass-Diff85-report10-ar-01-src_dest_2: msg: 82, case: 51
pass-Diff76-diff14-clock_generate: msg: 32, case: 1
Diff97-bug21-ar: msg: 10, case: 2
Diff1-synth1-enable_dff: msg: 1, case: 1
Diff167-synth34-logic_optimization: msg: 2, case: 2
Diff132-synth27-clock_info01: msg: 2, case: 2
Diff90-bug17-ar: msg: 6, case: 6
Diff5-bug1-mux_latch: msg: 4, case: 4
Diff85-report10-ar-01-src_dest: msg: 1, case: 1
Diff49-bug10-reset_sync02: msg: 8, case: 1",,,
