Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_complex2DAdder_top -prj complex2DAdder.prj --lib ieee_proposed=./ieee_proposed -s complex2DAdder 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/sim/vhdl/AESL_axi_s_out_M_imag_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_out_M_imag_V
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/sim/vhdl/AESL_axi_s_out_M_real_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_out_M_real_V
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/sim/vhdl/complex2DAdder.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_complex2DAdder_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/sim/vhdl/complex2DAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex2DAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/sim/vhdl/complex2DAdder_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex2DAdder_AXILiteS_s_axi
INFO: [VRFC 10-307] analyzing entity complex2DAdder_AXILiteS_s_axi_ram
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.complex2DAdder_AXILiteS_s_axi_ram [\complex2DAdder_AXILiteS_s_axi_r...]
Compiling architecture behave of entity xil_defaultlib.complex2DAdder_AXILiteS_s_axi_ram [\complex2DAdder_AXILiteS_s_axi_r...]
Compiling architecture behave of entity xil_defaultlib.complex2DAdder_AXILiteS_s_axi [\complex2DAdder_AXILiteS_s_axi(9...]
Compiling architecture behav of entity xil_defaultlib.complex2DAdder [\complex2DAdder(9,32)\]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_out_M_real_V [\AESL_axi_s_out_M_real_V("../tv/...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_out_M_imag_V [\AESL_axi_s_out_M_imag_V("../tv/...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [\AESL_axi_slave_AXILiteS("../tv/...]
Compiling architecture behav of entity xil_defaultlib.apatb_complex2dadder_top
Built simulation snapshot complex2DAdder
