
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003526                       # Number of seconds simulated
sim_ticks                                  3526232898                       # Number of ticks simulated
final_tick                               533090612835                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56542                       # Simulator instruction rate (inst/s)
host_op_rate                                    71676                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  98556                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915116                       # Number of bytes of host memory used
host_seconds                                 35778.84                       # Real time elapsed on the host
sim_insts                                  2023000167                       # Number of instructions simulated
sim_ops                                    2564472442                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        48896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        22400                       # Number of bytes read from this memory
system.physmem.bytes_read::total                74368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        74368                       # Number of bytes written to this memory
system.physmem.bytes_written::total             74368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          382                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          175                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   581                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             581                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  581                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       362994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13866356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       508191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6352388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21089929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       362994                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       508191                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             871185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21089929                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21089929                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21089929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       362994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13866356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       508191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6352388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42179857                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8456195                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3107743                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551632                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202089                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268291                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204545                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314820                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8820                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3196163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17024521                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3107743                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519365                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1080878                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        640213                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563770                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80931                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8368875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4712158     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365190      4.36%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317689      3.80%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          341583      4.08%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          303145      3.62%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          153984      1.84%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101292      1.21%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270380      3.23%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1803454     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8368875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013260                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3365277                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       596434                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3475480                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56735                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        874940                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506711                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20201080                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        874940                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3531986                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         250795                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        68396                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3361422                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281328                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19515127                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          400                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177816                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76030                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27083170                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90979326                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90979326                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10276175                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3293                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1696                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           742328                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25779                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       365906                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18401274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14757523                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27924                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6127272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18768974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8368875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763382                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906835                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2951314     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1770959     21.16%     56.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1217529     14.55%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764919      9.14%     80.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743774      8.89%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       445382      5.32%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       335509      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74223      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65266      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8368875                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107926     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21572     13.83%     83.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26456     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12132967     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200280      1.36%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1577971     10.69%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       844708      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14757523                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.745173                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155959                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010568                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38067802                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24531965                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14342804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14913482                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26279                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711854                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227960                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        874940                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         177993                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15747                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18404563                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29881                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941057                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007860                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1691                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          744                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236528                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14500054                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484721                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       257467                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306644                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056253                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821923                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714726                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14357558                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14342804                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9356339                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26123987                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696130                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358151                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6165632                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204163                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7493935                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2970244     39.64%     39.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040126     27.22%     66.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834272     11.13%     77.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       426706      5.69%     83.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369473      4.93%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       182248      2.43%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201805      2.69%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101911      1.36%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367150      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7493935                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367150                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25531744                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37685784                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  87320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845619                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845619                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.182565                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.182565                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65473518                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19666161                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18944673                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8456195                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3136266                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2558228                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211272                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1329934                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1224316                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          337673                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9476                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3139063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17233569                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3136266                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1561989                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3828257                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1119607                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        510408                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1549663                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8383506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4555249     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          253107      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          474008      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          469160      5.60%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          291337      3.48%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          232116      2.77%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          146996      1.75%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          136303      1.63%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1825230     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8383506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370884                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.037982                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3275396                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       504482                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3675422                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22662                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        905537                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       528637                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20677373                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        905537                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3514975                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99138                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        79716                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3454052                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       330082                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19925696                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136659                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       101801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27970932                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92959621                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92959621                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17251244                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10719688                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3534                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1700                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           923530                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1850011                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       938711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11764                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       378794                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18780262                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14932617                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28909                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6383108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19552079                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8383506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893054                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2864111     34.16%     34.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1808953     21.58%     55.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1235320     14.74%     70.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       788547      9.41%     79.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       823769      9.83%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       402738      4.80%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       315016      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71895      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73157      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8383506                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          92954     72.38%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18170     14.15%     86.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17299     13.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12493565     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       200565      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1699      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1444602      9.67%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       792186      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14932617                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765879                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128423                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008600                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38406072                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25166807                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14592319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15061040                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47154                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725029                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225972                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        905537                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51011                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9077                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18783665                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1850011                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       938711                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1700                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131012                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249430                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14735290                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1378889                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       197327                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2153254                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2088029                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            774365                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742544                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14597083                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14592319                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9300936                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26694509                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725637                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348421                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10047940                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12372335                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6411388                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213601                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7477969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146632                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2832315     37.88%     37.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2096527     28.04%     65.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       871705     11.66%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       432879      5.79%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       435075      5.82%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       176341      2.36%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       179281      2.40%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94698      1.27%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       359148      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7477969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10047940                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12372335                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1837721                       # Number of memory references committed
system.switch_cpus1.commit.loads              1124982                       # Number of loads committed
system.switch_cpus1.commit.membars               1700                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1785798                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11146592                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255189                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       359148                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25902544                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38473549                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  72689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10047940                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12372335                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10047940                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841585                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841585                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188234                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188234                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66196383                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20271340                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18989080                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3400                       # number of misc regfile writes
system.l20.replacements                           392                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1058164                       # Total number of references to valid blocks.
system.l20.sampled_refs                         65928                       # Sample count of references to valid blocks.
system.l20.avg_refs                         16.050297                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        45487.671097                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975246                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   196.955325                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  161                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19680.398333                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.694087                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.003005                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002457                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.300299                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         9421                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9421                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4350                       # number of Writeback hits
system.l20.Writeback_hits::total                 4350                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         9421                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9421                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         9421                       # number of overall hits
system.l20.overall_hits::total                   9421                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          382                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  392                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          382                       # number of demand (read+write) misses
system.l20.demand_misses::total                   392                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          382                       # number of overall misses
system.l20.overall_misses::total                  392                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     33533828                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       34299793                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     33533828                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        34299793                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     33533828                       # number of overall miss cycles
system.l20.overall_miss_latency::total       34299793                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9803                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9813                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4350                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4350                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9803                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9813                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9803                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9813                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.038968                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.039947                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.038968                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.039947                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.038968                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.039947                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 87784.890052                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 87499.471939                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 87784.890052                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 87499.471939                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 87784.890052                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 87499.471939                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 392                       # number of writebacks
system.l20.writebacks::total                      392                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          382                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             392                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          382                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              392                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          382                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             392                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     30689248                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     31381006                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     30689248                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     31381006                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     30689248                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     31381006                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.038968                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.039947                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.038968                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.039947                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.038968                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.039947                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80338.345550                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 80053.586735                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 80338.345550                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 80053.586735                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 80338.345550                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 80053.586735                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           189                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          442871                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65725                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.738243                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        43049.321810                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.976889                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    89.701301                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  195                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data                22188                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.656881                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000213                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.001369                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002975                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.338562                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3828                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3828                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1202                       # number of Writeback hits
system.l21.Writeback_hits::total                 1202                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3828                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3828                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3828                       # number of overall hits
system.l21.overall_hits::total                   3828                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          175                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  189                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          175                       # number of demand (read+write) misses
system.l21.demand_misses::total                   189                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          175                       # number of overall misses
system.l21.overall_misses::total                  189                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1158210                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     15882566                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       17040776                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1158210                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     15882566                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        17040776                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1158210                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     15882566                       # number of overall miss cycles
system.l21.overall_miss_latency::total       17040776                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4003                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4017                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1202                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1202                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4003                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4017                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4003                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4017                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.043717                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.047050                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.043717                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.047050                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.043717                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.047050                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90757.520000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90162.835979                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90757.520000                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90162.835979                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90757.520000                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90162.835979                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 189                       # number of writebacks
system.l21.writebacks::total                      189                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          175                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             189                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          175                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              189                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          175                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             189                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     14528162                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     15579192                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     14528162                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     15579192                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     14528162                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     15579192                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.043717                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.047050                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.043717                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.047050                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.043717                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.047050                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83018.068571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82429.587302                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83018.068571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82429.587302                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83018.068571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82429.587302                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975225                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571420                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821038.945455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975225                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563759                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563759                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563759                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563770                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563770                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563770                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563770                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9803                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469362                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10059                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17344.603042                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.915125                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.084875                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898106                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101894                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167630                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1635                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1635                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944307                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944307                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944307                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37168                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37183                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37183                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37183                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37183                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    947631702                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    947631702                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       848473                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       848473                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    948480175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    948480175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    948480175                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    948480175                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981490                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981490                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981490                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981490                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030850                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030850                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018765                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018765                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018765                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018765                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25495.902443                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25495.902443                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 56564.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56564.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25508.435979                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25508.435979                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25508.435979                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25508.435979                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4350                       # number of writebacks
system.cpu0.dcache.writebacks::total             4350                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27365                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27365                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27380                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27380                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9803                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9803                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9803                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    129231606                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    129231606                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    129231606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    129231606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    129231606                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    129231606                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004947                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004947                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13182.863001                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13182.863001                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13182.863001                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13182.863001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13182.863001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13182.863001                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.976854                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004509520                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169566.997840                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.976854                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022399                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741950                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1549646                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1549646                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1549646                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1549646                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1549646                       # number of overall hits
system.cpu1.icache.overall_hits::total        1549646                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1524990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1524990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1524990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1524990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1524990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1524990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1549663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1549663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1549663                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1549663                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1549663                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1549663                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 89705.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 89705.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 89705.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1189880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1189880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1189880                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84991.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4003                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153864275                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4259                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36126.854896                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.876066                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.123934                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862797                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137203                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1051708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1051708                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       709403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        709403                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1700                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1700                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1700                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1761111                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1761111                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1761111                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1761111                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10345                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10345                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10345                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10345                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10345                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    292780753                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    292780753                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    292780753                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    292780753                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    292780753                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    292780753                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1062053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1062053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       709403                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       709403                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1771456                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1771456                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1771456                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1771456                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009741                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009741                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005840                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005840                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005840                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005840                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28301.667762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28301.667762                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28301.667762                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28301.667762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28301.667762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28301.667762                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1202                       # number of writebacks
system.cpu1.dcache.writebacks::total             1202                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6342                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6342                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6342                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6342                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6342                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6342                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4003                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4003                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4003                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4003                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4003                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4003                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     42185945                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     42185945                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     42185945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     42185945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     42185945                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     42185945                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002260                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002260                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10538.582313                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10538.582313                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10538.582313                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10538.582313                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10538.582313                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10538.582313                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
