Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Dec  6 20:13:46 2025
| Host         : DESKTOP-800PLQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Digit_Tube_timing_summary_routed.rpt -pb Digit_Tube_timing_summary_routed.pb -rpx Digit_Tube_timing_summary_routed.rpx -warn_on_violation
| Design       : Digit_Tube
| Device       : 7a100tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (249)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 96 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: div/count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (249)
--------------------------------------------------
 There are 249 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  264          inf        0.000                      0                  264           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.047ns  (logic 4.763ns (26.390%)  route 13.285ns (73.610%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=27, routed)          5.238     5.774    tube/bit_select[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.148     5.922 r  tube/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           3.391     9.313    tube/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X89Y78         LUT6 (Prop_lut6_I5_O)        0.148     9.461 r  tube/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.076    11.537    tube/data_x__27[0]
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.148    11.685 r  tube/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.580    14.265    SEG_OBUF[6]
    A3                   OBUF (Prop_obuf_I_O)         3.783    18.047 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.047    SEG[6]
    A3                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.861ns  (logic 4.758ns (26.638%)  route 13.103ns (73.362%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=27, routed)          5.238     5.774    tube/bit_select[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.148     5.922 f  tube/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           3.391     9.313    tube/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X89Y78         LUT6 (Prop_lut6_I5_O)        0.148     9.461 f  tube/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.177    11.638    tube/data_x__27[0]
    SLICE_X89Y115        LUT6 (Prop_lut6_I5_O)        0.148    11.786 r  tube/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.297    14.083    SEG_OBUF[5]
    B1                   OBUF (Prop_obuf_I_O)         3.778    17.861 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.861    SEG[5]
    B1                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.266ns  (logic 4.765ns (27.600%)  route 12.500ns (72.400%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=27, routed)          5.238     5.774    tube/bit_select[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.148     5.922 r  tube/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           3.391     9.313    tube/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X89Y78         LUT6 (Prop_lut6_I5_O)        0.148     9.461 r  tube/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.564    11.025    tube/data_x__27[0]
    SLICE_X89Y114        LUT6 (Prop_lut6_I2_O)        0.148    11.173 r  tube/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.308    13.480    SEG_OBUF[1]
    B3                   OBUF (Prop_obuf_I_O)         3.785    17.266 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.266    SEG[1]
    B3                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.200ns  (logic 4.751ns (27.623%)  route 12.449ns (72.377%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=27, routed)          5.238     5.774    tube/bit_select[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.148     5.922 r  tube/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           3.391     9.313    tube/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X89Y78         LUT6 (Prop_lut6_I5_O)        0.148     9.461 r  tube/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.603    11.064    tube/data_x__27[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I1_O)        0.148    11.212 r  tube/SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.217    13.429    SEG_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         3.771    17.200 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.200    SEG[7]
    E2                                                                r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.142ns  (logic 4.752ns (27.722%)  route 12.390ns (72.278%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=27, routed)          4.457     4.993    tube/bit_select[0]
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.148     5.141 r  tube/SEG_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           3.603     8.744    tube/SEG_OBUF[7]_inst_i_17_n_0
    SLICE_X88Y72         LUT6 (Prop_lut6_I2_O)        0.148     8.892 r  tube/SEG_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.142    11.035    tube/data_x__27[2]
    SLICE_X89Y114        LUT6 (Prop_lut6_I4_O)        0.148    11.183 r  tube/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.187    13.370    SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.772    17.142 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.142    SEG[2]
    D2                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.140ns  (logic 4.753ns (27.730%)  route 12.387ns (72.270%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=27, routed)          5.238     5.774    tube/bit_select[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.148     5.922 r  tube/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           3.391     9.313    tube/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X89Y78         LUT6 (Prop_lut6_I5_O)        0.148     9.461 r  tube/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.054    11.515    tube/data_x__27[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I5_O)        0.148    11.663 r  tube/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.704    13.367    SEG_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.773    17.140 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.140    SEG[4]
    E1                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.109ns  (logic 4.745ns (27.734%)  route 12.364ns (72.266%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=27, routed)          5.238     5.774    tube/bit_select[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.148     5.922 r  tube/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           3.391     9.313    tube/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X89Y78         LUT6 (Prop_lut6_I5_O)        0.148     9.461 r  tube/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.872    11.333    tube/data_x__27[0]
    SLICE_X88Y113        LUT6 (Prop_lut6_I0_O)        0.148    11.481 r  tube/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863    13.344    SEG_OBUF[3]
    F1                   OBUF (Prop_obuf_I_O)         3.765    17.109 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.109    SEG[3]
    F1                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[1]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.181ns  (logic 5.800ns (35.847%)  route 10.381ns (64.153%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    Sel[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.729     1.729 r  Sel_IBUF[1]_inst/O
                         net (fo=22, routed)          5.021     6.751    tube/Sel_IBUF[1]
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.148     6.899 r  tube/AN_OBUF[7]_inst_i_3/O
                         net (fo=15, routed)          2.524     9.423    tube/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I5_O)        0.148     9.571 r  tube/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.835    12.406    AN_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.775    16.181 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.181    AN[0]
    A6                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[1]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.733ns  (logic 5.800ns (36.866%)  route 9.933ns (63.134%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    Sel[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.729     1.729 r  Sel_IBUF[1]_inst/O
                         net (fo=22, routed)          5.021     6.751    tube/Sel_IBUF[1]
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.148     6.899 r  tube/AN_OBUF[7]_inst_i_3/O
                         net (fo=15, routed)          2.233     9.132    tube/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X89Y118        LUT6 (Prop_lut6_I4_O)        0.148     9.280 r  tube/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.678    11.958    AN_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.775    15.733 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.733    AN[1]
    B6                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[1]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.642ns  (logic 5.802ns (37.095%)  route 9.839ns (62.905%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    Sel[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.729     1.729 r  Sel_IBUF[1]_inst/O
                         net (fo=22, routed)          5.021     6.751    tube/Sel_IBUF[1]
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.148     6.899 r  tube/AN_OBUF[7]_inst_i_3/O
                         net (fo=15, routed)          2.520     9.419    tube/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I5_O)        0.148     9.567 r  tube/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.298    11.865    AN_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.777    15.642 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.642    AN[4]
    B4                                                                r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdu/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hdu/shift_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.177ns (61.041%)  route 0.113ns (38.959%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDCE                         0.000     0.000 r  hdu/shift_reg_reg[5]/C
    SLICE_X87Y116        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  hdu/shift_reg_reg[5]/Q
                         net (fo=6, routed)           0.113     0.290    hdu/shift_reg_reg_n_0_[5]
    SLICE_X86Y116        FDCE                                         r  hdu/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hdu/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.193ns (64.123%)  route 0.108ns (35.877%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDCE                         0.000     0.000 r  hdu/shift_reg_reg[1]/C
    SLICE_X87Y116        FDCE (Prop_fdce_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[1]/Q
                         net (fo=6, routed)           0.108     0.301    hdu/shift_reg_reg_n_0_[1]
    SLICE_X87Y116        FDCE                                         r  hdu/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg_p_3/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg_p_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.193ns (57.727%)  route 0.141ns (42.273%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDPE                         0.000     0.000 r  hdu/shift_reg_reg_p_3/C
    SLICE_X86Y114        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg_p_3/Q
                         net (fo=1, routed)           0.141     0.334    hdu/shift_reg_reg_p_3_n_0
    SLICE_X87Y115        FDPE                                         r  hdu/shift_reg_reg_p_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hdu/shift_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.177ns (52.167%)  route 0.162ns (47.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDCE                         0.000     0.000 r  hdu/shift_reg_reg[20]/C
    SLICE_X87Y116        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  hdu/shift_reg_reg[20]/Q
                         net (fo=5, routed)           0.162     0.339    hdu/shift_reg_reg_n_0_[20]
    SLICE_X86Y116        FDPE                                         r  hdu/shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.177ns (51.596%)  route 0.166ns (48.404%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[2]/C
    SLICE_X85Y116        FDPE (Prop_fdpe_C_Q)         0.177     0.177 r  hdu/shift_reg_reg[2]/Q
                         net (fo=6, routed)           0.166     0.343    hdu/shift_reg_reg_n_0_[2]
    SLICE_X86Y115        FDPE                                         r  hdu/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.193ns (55.674%)  route 0.154ns (44.326%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[6]/C
    SLICE_X86Y115        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.154     0.347    hdu/shift_reg_reg_n_0_[6]
    SLICE_X88Y115        FDCE                                         r  hdu/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hdu/shift_reg_reg[58]_srl7__hdu_shift_reg_reg_p_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.193ns (55.629%)  route 0.154ns (44.371%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDCE                         0.000     0.000 r  hdu/shift_reg_reg[30]/C
    SLICE_X85Y115        FDCE (Prop_fdce_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[30]/Q
                         net (fo=3, routed)           0.154     0.347    hdu/shift_reg_reg_n_0_[30]
    SLICE_X84Y114        SRL16E                                       r  hdu/shift_reg_reg[58]_srl7__hdu_shift_reg_reg_p_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[17]/C
                            (rising edge-triggered cell FDPE)
  Destination:            hdu/shift_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.193ns (52.267%)  route 0.176ns (47.733%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDPE                         0.000     0.000 r  hdu/shift_reg_reg[17]/C
    SLICE_X86Y114        FDPE (Prop_fdpe_C_Q)         0.193     0.193 r  hdu/shift_reg_reg[17]/Q
                         net (fo=7, routed)           0.176     0.369    hdu/shift_reg_reg_n_0_[17]
    SLICE_X87Y115        FDPE                                         r  hdu/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hdu/shift_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.177ns (47.294%)  route 0.197ns (52.706%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDCE                         0.000     0.000 r  hdu/shift_reg_reg[4]/C
    SLICE_X87Y116        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  hdu/shift_reg_reg[4]/Q
                         net (fo=6, routed)           0.197     0.374    hdu/shift_reg_reg_n_0_[4]
    SLICE_X86Y115        FDCE                                         r  hdu/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdu/shift_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hdu/shift_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.223ns (56.866%)  route 0.169ns (43.134%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDCE                         0.000     0.000 r  hdu/shift_reg_reg[11]/C
    SLICE_X88Y115        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hdu/shift_reg_reg[11]/Q
                         net (fo=5, routed)           0.169     0.392    hdu/shift_reg_reg_n_0_[11]
    SLICE_X86Y116        FDCE                                         r  hdu/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------





