Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Dec 21 08:57:10 2017
| Host         : battal-inspiron-n5110 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 493 register/latch pins with no clock driven by root clock pin: C1/clk_10Hz_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: C1/clk_200Hz_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: C1/clk_25MHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1360 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.059        0.000                      0                  192        0.098        0.000                      0                  192        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.059        0.000                      0                  192        0.098        0.000                      0                  192        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.120ns (25.703%)  route 3.237ns (74.297%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.905     9.444    C1/clk_25MHz
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    C1/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    C1/clk_25MHz_int_reg[25]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.120ns (25.703%)  route 3.237ns (74.297%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.905     9.444    C1/clk_25MHz
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    C1/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    C1/clk_25MHz_int_reg[26]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.120ns (25.703%)  route 3.237ns (74.297%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.905     9.444    C1/clk_25MHz
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    C1/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    C1/clk_25MHz_int_reg[27]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.120ns (25.703%)  route 3.237ns (74.297%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.905     9.444    C1/clk_25MHz
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    C1/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    C1/clk_25MHz_int_reg[28]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.120ns (26.819%)  route 3.056ns (73.181%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.723     9.262    C1/clk_25MHz
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.436    14.777    C1/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    C1/clk_25MHz_int_reg[29]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.120ns (26.819%)  route 3.056ns (73.181%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.723     9.262    C1/clk_25MHz
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.436    14.777    C1/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    C1/clk_25MHz_int_reg[30]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.120ns (26.819%)  route 3.056ns (73.181%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.723     9.262    C1/clk_25MHz
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.436    14.777    C1/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    C1/clk_25MHz_int_reg[31]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.120ns (26.546%)  route 3.099ns (73.454%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.766     9.305    C1/clk_25MHz
    SLICE_X38Y48         FDRE                                         r  C1/clk_25MHz_int_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    C1/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  C1/clk_25MHz_int_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    C1/clk_25MHz_int_reg[21]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.120ns (26.546%)  route 3.099ns (73.454%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.766     9.305    C1/clk_25MHz
    SLICE_X38Y48         FDRE                                         r  C1/clk_25MHz_int_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    C1/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  C1/clk_25MHz_int_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    C1/clk_25MHz_int_reg[22]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 C1/clk_25MHz_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.120ns (26.546%)  route 3.099ns (73.454%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    C1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  C1/clk_25MHz_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  C1/clk_25MHz_int_reg[4]/Q
                         net (fo=2, routed)           0.809     6.414    C1/clk_25MHz_int[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  C1/clk_25MHz_int[31]_i_11/O
                         net (fo=1, routed)           0.797     7.335    C1/clk_25MHz_int[31]_i_11_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.152     7.487 f  C1/clk_25MHz_int[31]_i_4/O
                         net (fo=2, routed)           0.726     8.213    C1/clk_25MHz_int[31]_i_4_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.539 r  C1/clk_25MHz_int[31]_i_1/O
                         net (fo=31, routed)          0.766     9.305    C1/clk_25MHz
    SLICE_X38Y48         FDRE                                         r  C1/clk_25MHz_int_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446    14.787    C1/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  C1/clk_25MHz_int_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    C1/clk_25MHz_int_reg[23]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 C1/clk_25MHz_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.447    C1/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  C1/clk_25MHz_int_reg[27]/Q
                         net (fo=2, routed)           0.125     1.737    C1/clk_25MHz_int[27]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  C1/clk_25MHz_int_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    C1/clk_25MHz_int_reg[28]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  C1/clk_25MHz_int_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.946    C1/data0[29]
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.958    C1/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    C1/clk_25MHz_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 C1/clk_25MHz_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.447    C1/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  C1/clk_25MHz_int_reg[27]/Q
                         net (fo=2, routed)           0.125     1.737    C1/clk_25MHz_int[27]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  C1/clk_25MHz_int_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    C1/clk_25MHz_int_reg[28]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  C1/clk_25MHz_int_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.959    C1/data0[31]
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.958    C1/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    C1/clk_25MHz_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 C1/clk_25MHz_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.447    C1/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  C1/clk_25MHz_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  C1/clk_25MHz_int_reg[27]/Q
                         net (fo=2, routed)           0.125     1.737    C1/clk_25MHz_int[27]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  C1/clk_25MHz_int_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    C1/clk_25MHz_int_reg[28]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  C1/clk_25MHz_int_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.982    C1/data0[30]
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.958    C1/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  C1/clk_25MHz_int_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    C1/clk_25MHz_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C1/clk_10Hz_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_10Hz_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    C1/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  C1/clk_10Hz_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  C1/clk_10Hz_int_reg[0]/Q
                         net (fo=3, routed)           0.185     1.771    C1/clk_10Hz_int[0]
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.042     1.813 r  C1/clk_10Hz_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    C1/clk_10Hz_int_2[0]
    SLICE_X32Y42         FDRE                                         r  C1/clk_10Hz_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    C1/clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  C1/clk_10Hz_int_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    C1/clk_10Hz_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C1/clk_200Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.550     1.433    C1/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  C1/clk_200Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  C1/clk_200Hz_reg/Q
                         net (fo=11, routed)          0.168     1.742    C1/CLK
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.787 r  C1/clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     1.787    C1/clk_200Hz_i_1_n_0
    SLICE_X39Y24         FDRE                                         r  C1/clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.816     1.943    C1/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  C1/clk_200Hz_reg/C
                         clock pessimism             -0.510     1.433    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.091     1.524    C1/clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C1/clk_25MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_25MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    C1/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  C1/clk_25MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/clk_25MHz_reg/Q
                         net (fo=2, routed)           0.168     1.755    C1/clk_25m
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  C1/clk_25MHz_i_1/O
                         net (fo=1, routed)           0.000     1.800    C1/clk_25MHz_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  C1/clk_25MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    C1/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  C1/clk_25MHz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    C1/clk_25MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C1/clk_10Hz_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_10Hz_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    C1/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  C1/clk_10Hz_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/clk_10Hz_int_reg[12]/Q
                         net (fo=2, routed)           0.120     1.707    C1/clk_10Hz_int[12]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  C1/clk_10Hz_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    C1/clk_10Hz_int_reg[12]_i_1_n_4
    SLICE_X33Y44         FDRE                                         r  C1/clk_10Hz_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    C1/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  C1/clk_10Hz_int_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    C1/clk_10Hz_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C1/clk_10Hz_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_10Hz_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    C1/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  C1/clk_10Hz_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/clk_10Hz_int_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    C1/clk_10Hz_int[16]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  C1/clk_10Hz_int_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    C1/clk_10Hz_int_reg[16]_i_1_n_4
    SLICE_X33Y45         FDRE                                         r  C1/clk_10Hz_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    C1/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  C1/clk_10Hz_int_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    C1/clk_10Hz_int_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C1/clk_10Hz_int_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_10Hz_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    C1/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  C1/clk_10Hz_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  C1/clk_10Hz_int_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    C1/clk_10Hz_int[20]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  C1/clk_10Hz_int_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    C1/clk_10Hz_int_reg[20]_i_1_n_4
    SLICE_X33Y46         FDRE                                         r  C1/clk_10Hz_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    C1/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  C1/clk_10Hz_int_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    C1/clk_10Hz_int_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C1/clk_10Hz_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clk_10Hz_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.447    C1/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  C1/clk_10Hz_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  C1/clk_10Hz_int_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    C1/clk_10Hz_int[24]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  C1/clk_10Hz_int_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    C1/clk_10Hz_int_reg[24]_i_1_n_4
    SLICE_X33Y47         FDRE                                         r  C1/clk_10Hz_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    C1/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  C1/clk_10Hz_int_reg[24]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    C1/clk_10Hz_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   C1/clk_10Hz_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   C1/clk_10Hz_int_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   C1/clk_10Hz_int_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   C1/clk_10Hz_int_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   C1/clk_10Hz_int_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   C1/clk_10Hz_int_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   C1/clk_10Hz_int_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   C1/clk_10Hz_int_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   C1/clk_10Hz_int_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   C1/clk_10Hz_int_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   C1/clk_10Hz_int_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   C1/clk_10Hz_int_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   C1/clk_10Hz_int_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   C1/clk_10Hz_int_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   C1/clk_10Hz_int_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   C1/clk_10Hz_int_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   C1/clk_10Hz_int_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   C1/clk_10Hz_int_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   C1/clk_10Hz_int_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   C1/clk_200Hz_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   C1/clk_200Hz_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   C1/clk_200Hz_int_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   C1/clk_200Hz_int_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   C1/clk_200Hz_int_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   C1/clk_200Hz_int_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   C1/clk_200Hz_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   C1/clk_200Hz_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   C1/clk_200Hz_int_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   C1/clk_25MHz_int_reg[29]/C



