// Seed: 181285284
module module_0 (
    output wor  id_0,
    input  tri0 id_1
);
  wire id_3;
  assign id_0 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wand id_9,
    output wand id_10,
    input tri0 id_11,
    input wire id_12,
    output supply0 id_13,
    output uwire id_14,
    input uwire id_15
);
  wire id_17;
  module_0(
      id_0, id_11
  );
endmodule
