Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 469fe8d5eb27476b84add1619632a975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alphabet_to_code_behav xil_defaultlib.tb_alphabet_to_code -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4187] File "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd" Line 23 : The "Vhdl 2008 Unconstrained Array Type as Subtype in Array Type Definition" is not supported yet for simulation.
