Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/TopLevel_isim_beh.exe -prj C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/TopLevel_beh.prj work.TopLevel 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/SegmentDecoder.vhd" into library work
Parsing VHDL file "C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/RAM.vhd" into library work
Parsing VHDL file "C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/MUX_2_1.vhd" into library work
Parsing VHDL file "C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/CU.vhd" into library work
Parsing VHDL file "C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/ACC.vhd" into library work
Parsing VHDL file "C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/TopLevel.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CU [cu_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ACC [acc_default]
Compiling architecture behavioral of entity MUX_3_1 [mux_3_1_default]
Compiling architecture behavioral of entity SegmentDecoder [segmentdecoder_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity CB16CE_HXILINX_TopLevel [cb16ce_hxilinx_toplevel_default]
Compiling architecture inv8_hxilinx_toplevel_v of entity INV8_HXILINX_TopLevel [inv8_hxilinx_toplevel_default]
Compiling architecture fdc_v of entity FDC [\FDC('0')\]
Compiling architecture behavioral of entity toplevel
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable C:/Users/Zver/Desktop/MKS/lab3/lab3(1)/TopLevel_isim_beh.exe
Fuse Memory Usage: 49356 KB
Fuse CPU Usage: 687 ms
