# ğŸŒŸ **Hi, I'm Shiva Yadav**  
### ğŸ› ï¸ Electronics Engineering | VLSI | RTL Design | FPGA Systems  

---

## ğŸ§‘â€ğŸ’» **About Me**
ğŸ”¹ Final-year Electronics Engineering student specializing in **VLSI, RTL Design, and Digital Electronics**  
ğŸ”¹ Skilled in **Verilog/SystemVerilog**, FPGA development, and ASIC flows  
ğŸ”¹ Experience with **OpenLane, Yosys, OpenROAD** and digital system verification  
ğŸ”¹ Built RTL designs like **ALUs, FSMs, sequential circuits**  
ğŸ”¹ Completed internships at **SVNIT Surat** & **IGTR Ahmedabad**

---

## ğŸ’¼ **Internship Experience**

### ğŸ›ï¸ **SVNIT Surat â€” VLSI Physical Design Intern (Juneâ€“July 2025)**  
â¡ï¸ Worked on **RTL â†’ GDSII** using OpenLane: synthesis, floorplan, placement, routing, timing.

### ğŸ­ **IGTR Ahmedabad â€” VLSI Design Intern (Janâ€“Feb 2025)**  
â¡ï¸ Designed CMOS circuits using **Microwind & DSCH**, understanding layout and logic behavior.

---

## ğŸ› ï¸ **Skills**

### ğŸ”§ Core  
Digital Electronics â€¢ CMOS Logic â€¢ RTL Design â€¢ Timing Analysis â€¢ Sequential Circuits  

### ğŸ’» HDL Languages  
![Verilog](https://img.shields.io/badge/Verilog-ED1C24?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-007ACC?style=for-the-badge&logoColor=white)
![UVM](https://img.shields.io/badge/UVM-0A4?style=for-the-badge&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-543C7B?style=for-the-badge&logoColor=white)

### ğŸ§° EDA Tools  
![ModelSim](https://img.shields.io/badge/ModelSim-1E90FF?style=for-the-badge&logoColor=white)
![Icarus Verilog](https://img.shields.io/badge/Icarus_Verilog-FE7A16?style=for-the-badge)
![GTKWave](https://img.shields.io/badge/GTKWave-3DDC84?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Vivado-FFCC00?style=for-the-badge)
![Yosys](https://img.shields.io/badge/Yosys-000000?style=for-the-badge)
![OpenLane](https://img.shields.io/badge/OpenLane-2E8B57?style=for-the-badge)
![OpenROAD](https://img.shields.io/badge/OpenROAD-4682B4?style=for-the-badge)
![Microwind](https://img.shields.io/badge/Microwind-800020?style=for-the-badge)
![DSCH](https://img.shields.io/badge/DSCH-333333?style=for-the-badge)

### ğŸ§‘â€ğŸ’» Programming  
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white)
![Python](https://img.shields.io/badge/Python-306998?style=for-the-badge&logo=python&logoColor=white)

### ğŸ§ Other  
![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)
![STA Basics](https://img.shields.io/badge/STA-Basics-blue?style=for-the-badge)
![Testbench Writing](https://img.shields.io/badge/Testbench_Writing-6A5ACD?style=for-the-badge)

---

## ğŸš€ **Projects**

ğŸ“˜ **4-bit ALU Design** â€” Verilog + testbench + synthesis  
ğŸš¦ **Traffic Light Controller (FSM)** â€” fully verified state machine  
ğŸ”„ **Flip-Flop & Sequential Circuits Library** â€” D, T, JK, SR with waveform verification  

---

## ğŸ“Œ **Pinned Work**

ğŸ“ 4-bit ALU (Verilog)  
ğŸ“ Traffic Light Controller FSM  
ğŸ“ Sequential Circuit Library  
ğŸ“ OpenLane RTL â†’ GDSII Flow  

---

## ğŸ”— **Connect**

ğŸŒ **LinkedIn:** [shivaa-yadav](https://www.linkedin.com/in/shivaa-yadav?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)  
ğŸ’» **GitHub:** [Shivaaaydv](https://github.com/Shivaaaydv)  
ğŸ“§ **Email:** **shivayadavv8889@gmail.com**

---

## ğŸ¯ **Current Focus**

- Improving skills in **SystemVerilog**, **UVM**, and verification methods  
- Learning **FPGA-based SoC design** and soft-core processor integration  
- Implementing and verifying **UART, SPI, I2C**  
- Learning **AMBA (APB, AHB, AXI)** on-chip protocols  
- Exploring **ASIC Physical Design** using OpenLane  
- Building stronger **RTL + Verification** projects  
- Working on **FPGA-based Image Processing**  

---

## ğŸ“˜ **About This Profile**
A collection of my work in **VLSI Design, RTL Engineering, Verification, Digital Logic, and FPGA systems**, built through hands-on projects and industry internships.


