#/home/u/altera/13.1/quartus/eda/sim_lib/altera_mf.v
../altera_mf.v      
../../rtl/defines.vh
../../rtl/axi_interface.v
../../rtl/axi_sram_bridge.v
../../rtl/swrvr_clib.v 
../../rtl/swrvr_dlib.v
../../rtl/defines.vh 
../../rtl/sram.v 
../../rtl/cpu.v 
../../rtl/top.v 
../../tb/test2_write_read_short_ready_top_tb.v

