// Seed: 4239753570
module module_0 (
    output tri1 id_0
);
  wire id_2;
  wire \id_3 ;
  assign module_1.id_0 = 0;
  parameter id_4 = 1;
  assign id_0 = \id_3 ;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_4
  );
endmodule
program module_1 (
    output supply1 id_0
);
  module_0 modCall_1 (id_0);
endprogram
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wor id_1;
  assign id_1 = -1;
  wire id_4;
endmodule
module module_3 #(
    parameter id_1 = 32'd98,
    parameter id_4 = 32'd30
) (
    _id_1,
    id_2,
    id_3[id_1 : id_4],
    _id_4,
    id_5,
    id_6[id_1 :-1'b0],
    id_7
);
  inout wire id_7;
  nand primCall (id_7, id_6, id_2, id_3);
  inout logic [7:0] id_6;
  output wire id_5;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_7
  );
  inout wire _id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire _id_1;
endmodule
