Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jan 10 17:19:56 2018
| Host         : pc-b043a-10 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file dsed_audio_methodology_drc_routed.rpt -rpx dsed_audio_methodology_drc_routed.rpx
| Design       : dsed_audio
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTNL relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTNR relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW0 relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW1 relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on micro_data relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on jack_pwm relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on micro_clk relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>


