Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Mar 10 21:07:13 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file codelock_alt_control_sets_placed.rpt
| Design       : codelock_alt
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |               | p_0_in__0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | key_in__0[2]  | key_in[15]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | key_in__0[8]  | key_in[15]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | key_in__0[5]  | key_in[15]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | key_in__0[14] | key_in[15]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt           | p_0_in__0          |                2 |              7 |         3.50 |
+----------------+---------------+--------------------+------------------+----------------+--------------+


