CELL,LUT,REG,BRAM,URAM,DSP
work.ALU,307,0,0,0,0
work.MUX3_1,66,0,0,0,0
work.MUX_0,0,0,0,0,0
work.ALUControl,8,0,0,0,0
work.Forwarding,13,0,0,0,0
work.EX_MEM,0,136,0,0,0
VerGenLib.bsa19_system_ip,0,0,0,0,0
VerGenLib.syn_hyper_connect_4000s_IDENT_SNPS_DTDPIPE_INBUS_1_Z1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_IDENT_BRAM_INTR_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_IDENT_BRAM_CMP2CAPI_DIN_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_ufpga_hstdm_status_i_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_ufpga_scratch_i_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR0_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR1_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR2_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR3_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3_0_1,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_1,0,0,0,0,0
VerGenLib.USR_ACCESSE2,0,0,0,0,0
TraceBuildLib.FB1_uC_dut,461,140,0,0,0
SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078,3,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_3,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_32,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_4,0,0,0,0,0
SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC,218,128,1,0,0
TdmLib.hstdm_controller_0s_1048576s_1s_4s_12s_48s_32s_2s_FB1_uC,362,284,0,0,0
TdmLib.hstdm_simulation_FB1_uC,0,5,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_FB1_uC,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_0_FB1_uC,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_1_FB1_uC,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_2_FB1_uC,12,13,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_18446744073709551615s_0s_16s_16s_20s_18446744073709551530s_ULTRASCALE_PLUS_Z1_FB1_uC,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_14s_14s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uC,0,0,0,0,0
TdmLib.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uC,0,0,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uC,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uC,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uC,0,8,0,0,0
TdmLib.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uC,0,8,0,0,0
TdmLib.hstdm_rx_trainer_Z1_FB1_uC,868,533,0,0,0
TdmLib.hstdm_training_monitor_Z1_FB1_uC,295,261,0,0,0
TdmLib.hstdm_rx_Z3_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_0_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_1_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_2_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_3_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_4_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_5_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_6_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_7_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_8_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_9_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_10_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_11_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_12_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_13_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_14_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_15_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_16_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_17_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_18_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_19_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_20_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_21_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_22_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_23_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_24_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_25_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_26_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_27_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_28_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_29_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_30_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_31_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_32_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_33_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_34_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_35_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_36_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_37_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_38_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_39_FB1_uC,43,68,0,0,0
TdmLib.hstdm_rx_Z3_40_FB1_uC,43,68,0,0,0
TdmLib.hstdm_tx_Z2_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_0_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_1_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_2_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_3_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_4_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_5_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_6_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_7_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_8_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_9_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_10_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_11_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_12_FB1_uC,12,68,0,0,0
TdmLib.hstdm_tx_Z2_13_FB1_uC,12,68,0,0,0
TdmLib.hstdm_memory_Z1_FB1_uC,215,206,1,0,0
TdmLib.hstdm_system_capim_interface_FB1_uC,0,0,0,0,0
SysIPLib.haps_system_memory_interface_FB1_uC,0,0,0,0,0
TraceBuildLib.FB1_uC,4456,5547,1,0,0
