V 000035 56 361 1268927599892 AND2
(_unit AND2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 44
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 45
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 362 1268927599903 AND2A
(_unit AND2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 87
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 88
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 364 1268927599908 AND2B
(_unit AND2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 129
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 130
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927599919 AND3
(_unit AND3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 172
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 173
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 174
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927599924 AND3A
(_unit AND3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 216
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 217
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 218
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927599935 AND3B
(_unit AND3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 260
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 261
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 262
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927599940 AND3C
(_unit AND3C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 303
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 304
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 305
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 585 1268927599945 AND4
(_unit AND4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 348
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 349
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 350
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 351
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927599950 AND4A
(_unit AND4A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 394
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 395
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 396
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 397
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927599955 AND4B
(_unit AND4B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 439
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 440
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 441
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927600012 AND4C
(_unit AND4C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 483
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 484
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 485
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 486
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 808 1268927600043 AND4D
(_unit AND4D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 533
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 534
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 535
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 536
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 697 1268927600090 AND5B
(_unit AND5B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 579
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 580
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 581
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 473 1268927600169 AO1
(_unit AO1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 623
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 624
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 625
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 659 1268927600247 AO10
(_unit AO10
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 668
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 669
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 670
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 671
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 672
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927600262 AO11
(_unit AO11
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 715
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 716
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 717
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927600309 AO1A
(_unit AO1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 758
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 759
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 760
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927600403 AO1B
(_unit AO1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 801
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 802
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 803
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927600412 AO1C
(_unit AO1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 844
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 845
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 846
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927600417 AO1D
(_unit AO1D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 885
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 886
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 887
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927600435 AO1E
(_unit AO1E
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 931
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 932
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 933
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 584 1268927600450 AO2
(_unit AO2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 976
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 977
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 978
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 979
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600455 AO2A
(_unit AO2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1023
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1024
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1025
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1026
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600460 AO2B
(_unit AO2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1071
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1072
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1073
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1074
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600466 AO2C
(_unit AO2C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1119
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1120
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1121
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1122
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600471 AO2D
(_unit AO2D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1174
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1175
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1176
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1177
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600476 AO2E
(_unit AO2E
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1231
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1232
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1233
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1234
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 588 1268927600481 AO3
(_unit AO3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1276
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1277
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1278
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1279
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600498 AO3A
(_unit AO3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1320
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1321
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1322
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1323
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600503 AO3B
(_unit AO3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1371
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1372
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1373
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1374
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600508 AO3C
(_unit AO3C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1418
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1419
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1420
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1421
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600528 AO4A
(_unit AO4A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1463
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1464
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1465
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1466
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600537 AO5A
(_unit AO5A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1508
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1509
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1510
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1511
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 588 1268927600546 AO6
(_unit AO6
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1551
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1552
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1553
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1554
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927600555 AO6A
(_unit AO6A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1595
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1596
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1597
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1598
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927600560 AO7
(_unit AO7
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1640
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1641
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1642
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1643
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1644
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927600565 AO8
(_unit AO8
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1690
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1691
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1692
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1693
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1694
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927600570 AO9
(_unit AO9
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$E integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1737
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1738
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1739
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1740
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1741
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927600575 AOI1
(_unit AOI1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1784
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1785
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1786
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927600580 AOI1A
(_unit AOI1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1828
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1829
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1830
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927600585 AOI1B
(_unit AOI1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1871
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1872
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1873
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927600590 AOI1C
(_unit AOI1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1915
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1916
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1917
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927600595 AOI1D
(_unit AOI1D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1961
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1962
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1963
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927600600 AOI2A
(_unit AOI2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2006
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2007
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2008
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2009
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927600605 AOI2B
(_unit AOI2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2050
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2051
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2052
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2053
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927600614 AOI3A
(_unit AOI3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2094
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2095
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2096
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2097
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 811 1268927600623 AOI4
(_unit AOI4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 0)
		(_specparam ExtraDelayPaths$B$Y integer 0)
		(_specparam ExtraDelayPaths$C$Y integer 1)
		(_specparam ExtraDelayPaths$D$Y integer 1)
		(_modpath parallel unknown 0 2145
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2146
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2147
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2148
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927600632 AOI4A
(_unit AOI4A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2189
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2190
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2191
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2192
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 476 1268927600637 AX1
(_unit AX1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2233
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2234
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2235
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 654 1268927600646 AX1A
(_unit AX1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_modpath parallel unknown 0 2280
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2281
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2282
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927600651 AX1B
(_unit AX1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2323
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2324
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2325
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927600656 AX1C
(_unit AX1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2364
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2365
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2366
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 524 1268927600661 BBHS
(_unit BBHS
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2409
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2410
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2411
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 486 1268927600669 BBHSA
(_unit BBHSA
	(_specify
		(_specparam Libname string \act3\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2477
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2478
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2479
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2480
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2481
			(_port IDE in )
			(_port Y out )
		)
	)
)
V 000034 56 102 1268927600674 VCC
(_unit VCC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000034 56 102 1268927600679 GND
(_unit GND
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000036 56 486 1268927600696 BBLSA
(_unit BBLSA
	(_specify
		(_specparam Libname string \act3\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2546
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2547
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2548
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2549
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2550
			(_port IDE in )
			(_port Y out )
		)
	)
)
V 000037 56 601 1268927600701 BBUFTH
(_unit BBUFTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2592
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2593
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2594
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2595
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 601 1268927600706 BBUFTL
(_unit BBUFTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2637
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2638
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2639
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2640
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 525 1268927600711 BIBUF
(_unit BIBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2681
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2682
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2683
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 2217 1268927600716 BIECTH
(_unit BIECTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2750
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2751
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2755
			(_code  1 NT*IDE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2758
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 2761
			(_code  3 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 2764
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2767
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2768
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2770
			(_port PAD ())
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2771
			(_port CLK (posedge))
			(_port PAD () (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2773
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2774
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2776
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2778
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2779
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2781
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2783
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  10 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2217 1268927600721 BIECTL
(_unit BIECTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2850
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2851
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2855
			(_code  1 NT*IDE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2858
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 2861
			(_code  3 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 2864
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2867
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2868
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2870
			(_port PAD ())
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2871
			(_port CLK (posedge))
			(_port PAD () (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2873
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2874
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2876
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2878
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2879
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2881
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2883
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  10 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2217 1268927600726 BIEPTH
(_unit BIEPTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2950
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2951
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2954
			(_code  1 NT*IDE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2957
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 2960
			(_code  3 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 2963
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 2966
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2967
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2969
			(_port PAD ())
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2970
			(_port CLK (posedge))
			(_port PAD () (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2972
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2973
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2975
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2977
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2978
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2980
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2982
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  10 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2217 1268927600731 BIEPTL
(_unit BIEPTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3049
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3050
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 3053
			(_code  1 NT*IDE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3056
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 3059
			(_code  3 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 3062
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3065
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3066
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3068
			(_port PAD ())
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3069
			(_port CLK (posedge))
			(_port PAD () (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3071
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3072
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3074
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3076
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3077
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3079
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3081
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  10 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1783 1268927600736 BRECTH
(_unit BRECTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3150
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3151
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 3153
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3156
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_tchk setup 0 3160
			(_port D ())
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3161
			(_port CLK (posedge))
			(_port D () (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3163
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3164
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3166
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3168
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3169
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3171
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3173
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  7 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1783 1268927600741 BRECTL
(_unit BRECTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3242
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3243
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 3245
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3248
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_tchk setup 0 3252
			(_port D ())
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3253
			(_port CLK (posedge))
			(_port D () (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3255
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3256
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3258
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3260
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3261
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3263
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3265
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  7 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1783 1268927600746 BREPTH
(_unit BREPTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3333
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3334
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 3336
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3339
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_tchk setup 0 3343
			(_port D ())
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3344
			(_port CLK (posedge))
			(_port D () (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3346
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3347
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3349
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3351
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3352
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3354
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3356
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  7 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1783 1268927600751 BREPTL
(_unit BREPTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3424
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3425
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 3427
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3430
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_tchk setup 0 3434
			(_port D ())
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3435
			(_port CLK (posedge))
			(_port D () (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3437
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3438
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3440
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3442
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3443
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3445
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3447
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  7 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 253 1268927600756 BUFA
(_unit BUFA
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3485
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927600761 BUFD
(_unit BUFD
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3525
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927600766 BUFF
(_unit BUFF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3565
			(_port A in )
			(_port Y out )
		)
	)
)
V 000039 56 603 1268927600771 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3607
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3608
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3609
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3610
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000037 56 262 1268927600776 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 3645
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 254 1268927600781 CLKINT
(_unit CLKINT
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 3679
			(_port A in )
			(_port Y out )
		)
	)
)
V 000034 56 942 1268927600786 CM7
(_unit CM7
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3726
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3727
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3728
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3729
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3731
			(_port S0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3732
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3733
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 1060 1268927600791 CM8
(_unit CM8
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3783
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3784
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3785
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3786
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3788
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3789
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3790
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3791
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927600796 CS1
(_unit CS1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3832
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3833
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3834
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3835
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3836
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927600805 CS2
(_unit CS2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3880
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3881
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3882
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3883
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3884
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 597 1268927600810 CY2A
(_unit CY2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3925
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3926
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3927
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3928
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000035 56 597 1268927600819 CY2B
(_unit CY2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3969
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3970
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3971
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3972
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000038 56 2780 1268927600826 DECETH
(_unit DECETH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 4046
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 4048
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4051
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 4054
			(_code  3 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 4057
			(_code  4 NT*E)
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4061
			(_port D ())
			(_port CLK (posedge) (_code  5 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4062
			(_port CLK (posedge))
			(_port D () (_code  6 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4064
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4065
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4067
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4069
			(_port CLK (posedge) (_code  7 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4070
			(_port CLK (negedge) (_code  8 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4072
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4074
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  9 NTB*ODE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4077
			(_port PAD ())
			(_port CLK (posedge) (_code  10 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4078
			(_port CLK (posedge))
			(_port PAD () (_code  11 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4080
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4081
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4083
			(_port CLK (posedge) (_code  12 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4084
			(_port CLK (negedge) (_code  13 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4086
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  14 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2780 1268927600831 DECETL
(_unit DECETL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 4159
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 4161
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4164
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 4167
			(_code  3 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 4170
			(_code  4 NT*E)
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4174
			(_port D ())
			(_port CLK (posedge) (_code  5 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4175
			(_port CLK (posedge))
			(_port D () (_code  6 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4177
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4178
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4180
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4182
			(_port CLK (posedge) (_code  7 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4183
			(_port CLK (negedge) (_code  8 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4185
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4187
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  9 NTB*ODE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4190
			(_port PAD ())
			(_port CLK (posedge) (_code  10 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4191
			(_port CLK (posedge))
			(_port PAD () (_code  11 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4193
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4194
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4196
			(_port CLK (posedge) (_code  12 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4197
			(_port CLK (negedge) (_code  13 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4199
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  14 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2760 1268927600841 DEPETH
(_unit DEPETH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 4274
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 4277
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4280
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 4283
			(_code  3 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 4286
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4290
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4291
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4293
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4294
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4296
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4298
			(_port CLK (posedge) (_code  6 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4299
			(_port CLK (negedge) (_code  7 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4301
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4303
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  8 NTB*ODE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4306
			(_port PAD ())
			(_port CLK (posedge) (_code  9 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4307
			(_port CLK (posedge))
			(_port PAD () (_code  10 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4309
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4310
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4312
			(_port CLK (posedge) (_code  11 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4313
			(_port CLK (negedge) (_code  12 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4315
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  13 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2760 1268927600846 DEPETL
(_unit DEPETL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 4390
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 4393
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4396
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 4399
			(_code  3 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 4402
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4406
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4407
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4409
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4410
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4412
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4414
			(_port CLK (posedge) (_code  6 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4415
			(_port CLK (negedge) (_code  7 ENABLE1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4417
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4419
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  8 NTB*ODE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4422
			(_port PAD ())
			(_port CLK (posedge) (_code  9 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4423
			(_port CLK (posedge))
			(_port PAD () (_code  10 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4425
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4426
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4428
			(_port CLK (posedge) (_code  11 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4429
			(_port CLK (negedge) (_code  12 ENABLE2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4431
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  13 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 800 1268927600851 DF1
(_unit DF1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4476
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4479
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4480
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4482
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4483
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 803 1268927600860 DF1A
(_unit DF1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 4530
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4533
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4534
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4536
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4537
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 806 1268927600869 DF1A_CC
(_unit DF1A_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 4584
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4587
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4588
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4590
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4591
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 801 1268927600874 DF1B
(_unit DF1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4638
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4641
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4642
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4644
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4645
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 804 1268927600892 DF1B_CC
(_unit DF1B_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4692
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4695
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4696
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4698
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4699
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 803 1268927600897 DF1C
(_unit DF1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 4746
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4749
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4750
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4752
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4753
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 806 1268927600920 DF1C_CC
(_unit DF1C_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 4800
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4803
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4804
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4806
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4807
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 803 1268927600935 DF1_CC
(_unit DF1_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4854
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4857
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4858
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4860
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4861
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1409 1268927600940 DFC1
(_unit DFC1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 4914
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4916
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 4919
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4920
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4923
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4926
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4927
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4928
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4930
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1410 1268927600951 DFC1A
(_unit DFC1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 4982
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4984
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 4987
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4988
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4991
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4994
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4995
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4996
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4998
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1413 1268927600981 DFC1A_CC
(_unit DFC1A_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 5050
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5052
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5055
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5056
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5059
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5062
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5063
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5064
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5066
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1300 1268927600986 DFC1B
(_unit DFC1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5115
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5117
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5120
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5121
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5124
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5127
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5128
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5129
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5131
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1303 1268927600998 DFC1B_CC
(_unit DFC1B_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5180
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5182
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5185
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5186
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5189
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5192
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5193
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5194
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5196
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1300 1268927601003 DFC1D
(_unit DFC1D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5245
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5247
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5250
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5251
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5254
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5257
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5258
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5259
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5261
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1303 1268927601032 DFC1D_CC
(_unit DFC1D_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5310
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5312
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5315
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5316
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5319
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5322
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5323
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5324
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5326
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1262 1268927601037 DFC1E
(_unit DFC1E
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 5373
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5375
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5378
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5379
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5382
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5385
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5386
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5387
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5389
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1262 1268927601060 DFC1G
(_unit DFC1G
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 5435
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5437
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5440
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5441
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5444
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5447
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5448
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5449
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5451
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1412 1268927601076 DFC1_CC
(_unit DFC1_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 5503
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5505
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5508
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5509
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5512
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5515
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5516
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5517
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5519
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1094 1268927601081 DFE
(_unit DFE
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5568
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5571
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5572
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5574
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5575
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5577
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5578
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1115 1268927601093 DFE1B
(_unit DFE1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5627
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5630
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5631
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5633
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5634
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5636
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5637
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1118 1268927601137 DFE1B_CC
(_unit DFE1B_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5686
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5689
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5690
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5692
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5693
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5695
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5696
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1115 1268927601142 DFE1C
(_unit DFE1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5745
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5748
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5749
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5751
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5752
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5754
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5755
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1118 1268927601151 DFE1C_CC
(_unit DFE1C_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5804
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5807
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5808
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5810
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5811
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5813
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5814
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1586 1268927601156 DFE3A
(_unit DFE3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5867
			(_code  1 E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5869
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5872
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5873
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5875
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5876
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5879
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5884
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5885
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5887
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5888
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1586 1268927601174 DFE3B
(_unit DFE3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5941
			(_code  1 E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5943
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5946
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5947
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5949
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5950
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5953
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5956
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5957
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5959
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5960
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1590 1268927601183 DFE3C
(_unit DFE3C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6014
			(_code  1 NT*E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6016
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6019
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6020
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6023
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6027
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6028
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6030
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6031
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6033
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6034
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1590 1268927601188 DFE3D
(_unit DFE3D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6089
			(_code  1 NT*E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6091
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6094
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6095
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6097
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6098
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6101
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6104
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6105
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6107
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6108
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1099 1268927601193 DFEA
(_unit DFEA
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 6158
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6161
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6162
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6164
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6165
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6167
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6168
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1102 1268927601202 DFEA_CC
(_unit DFEA_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 6217
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6220
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6221
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6223
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6224
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6226
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6227
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1097 1268927601207 DFE_CC
(_unit DFE_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6276
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 6279
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6280
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6282
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6283
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6285
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6286
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1493 1268927601217 DFM
(_unit DFM
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6338
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6340
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6343
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6344
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6345
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6346
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6348
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6349
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6351
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6352
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1498 1268927601231 DFM1B
(_unit DFM1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 6404
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 6406
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6409
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6410
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6411
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6412
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6414
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6415
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6417
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6418
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1501 1268927601240 DFM1B_CC
(_unit DFM1B_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 6470
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 6472
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6475
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6476
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6477
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6478
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6480
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6481
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6483
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6484
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1498 1268927601248 DFM1C
(_unit DFM1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 6536
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 6538
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 6541
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6542
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6543
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6544
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6546
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6547
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6549
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6550
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1501 1268927601257 DFM1C_CC
(_unit DFM1C_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 6602
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 6604
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 6607
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6608
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6609
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6610
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6612
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6613
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6615
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6616
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2061 1268927601262 DFM3
(_unit DFM3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 6677
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6679
			(_code  2 S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 6681
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6684
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6685
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6686
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6687
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6689
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6690
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6693
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6696
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6697
			(_port CLK (posedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6698
			(_port CLK (negedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6700
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1966 1268927601283 DFM3B
(_unit DFM3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6759
			(_code  1 NT*S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 6761
			(_code  2 S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 6763
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6766
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6767
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6768
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6769
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6771
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6772
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6775
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6778
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6779
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6780
			(_port CLK (posedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6782
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2062 1268927601292 DFM3E
(_unit DFM3E
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 6843
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 6845
			(_code  2 S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 6847
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6850
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6851
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6852
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6853
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6855
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6856
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6859
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6862
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6863
			(_port CLK (negedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6864
			(_port CLK (posedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6866
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1970 1268927601301 DFM4C
(_unit DFM4C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 6925
			(_code  1 NT*S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 6927
			(_code  2 S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 6929
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6932
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6933
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6934
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6935
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6937
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6938
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6941
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6944
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6945
			(_port CLK (posedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6946
			(_port CLK (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6948
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1970 1268927601310 DFM4D
(_unit DFM4D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 7007
			(_code  1 NT*S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 7009
			(_code  2 S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 7011
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7014
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7015
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7016
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7017
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7019
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7020
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7023
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7026
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7027
			(_port CLK (negedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7028
			(_port CLK (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7030
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3095 1268927601319 DFM6A
(_unit DFM6A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7093
			(_code  1 NT*S0*AN*NT*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 7095
			(_code  2 S0*AN*NT*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 7097
			(_code  3 NT*S0*AN*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 7099
			(_code  4 S0*AN*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 7101
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 7104
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7105
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7106
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7107
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7108
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7109
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7110
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7111
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7113
			(_port S0 ())
			(_port CLK (posedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7114
			(_port CLK (posedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7115
			(_port S1 ())
			(_port CLK (posedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7116
			(_port CLK (posedge))
			(_port S1 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7118
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7120
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7121
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7122
			(_port CLK (negedge) (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7124
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3095 1268927601325 DFM6B
(_unit DFM6B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7186
			(_code  1 NT*S0*AN*NT*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 7188
			(_code  2 S0*AN*NT*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 7190
			(_code  3 NT*S0*AN*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 7192
			(_code  4 S0*AN*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 7194
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 7197
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7198
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7199
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7200
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7201
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7202
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7203
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7204
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7206
			(_port S0 ())
			(_port CLK (negedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7207
			(_port CLK (negedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7208
			(_port S1 ())
			(_port CLK (negedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7209
			(_port CLK (negedge))
			(_port S1 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7211
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7213
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7214
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7215
			(_port CLK (negedge) (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7217
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3394 1268927601330 DFM7A
(_unit DFM7A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7280
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 7282
			(_code  2 S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 7284
			(_code  3 NT*S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 7286
			(_code  4 S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 7288
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 7291
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7292
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7293
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7294
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7295
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7296
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7297
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7298
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7300
			(_port S0 ())
			(_port CLK (posedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7301
			(_port CLK (posedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7302
			(_port S10 ())
			(_port CLK (posedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7303
			(_port CLK (posedge))
			(_port S10 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7304
			(_port S11 ())
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7305
			(_port CLK (posedge))
			(_port S11 () (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7307
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7309
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7310
			(_port CLK (posedge) (_code  19 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7311
			(_port CLK (negedge) (_code  20 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7313
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3394 1268927601335 DFM7B
(_unit DFM7B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7378
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 7380
			(_code  2 S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 7382
			(_code  3 NT*S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 7384
			(_code  4 S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 7386
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 7389
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7390
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7391
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7392
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7393
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7394
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7395
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7396
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7398
			(_port S0 ())
			(_port CLK (negedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7399
			(_port CLK (negedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7400
			(_port S10 ())
			(_port CLK (negedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7401
			(_port CLK (negedge))
			(_port S10 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7402
			(_port S11 ())
			(_port CLK (negedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7403
			(_port CLK (negedge))
			(_port S11 () (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7405
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7407
			(_port CLK (posedge) (_code  19 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7408
			(_port CLK (negedge) (_code  20 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7409
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7411
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3717 1268927601340 DFM8A
(_unit DFM8A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7494
			(_code  1 NT*S00*AN*S01*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 7496
			(_code  2 S00*AN*S01*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 7498
			(_code  3 NT*S00*AN*S01*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 7500
			(_code  4 S00*AN*S01*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 7502
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 7505
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7506
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7507
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7508
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7509
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7510
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7511
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7512
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7514
			(_port S00 ())
			(_port CLK (posedge) (_code  13 EN_S00))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7515
			(_port CLK (posedge))
			(_port S00 () (_code  14 EN_S00))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7516
			(_port S01 ())
			(_port CLK (posedge) (_code  15 EN_S01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7517
			(_port CLK (posedge))
			(_port S01 () (_code  16 EN_S01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7518
			(_port S10 ())
			(_port CLK (posedge) (_code  17 EN_S10))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7519
			(_port CLK (posedge))
			(_port S10 () (_code  18 EN_S10))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7520
			(_port S11 ())
			(_port CLK (posedge) (_code  19 EN_S11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7521
			(_port CLK (posedge))
			(_port S11 () (_code  20 EN_S11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7523
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7525
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7526
			(_port CLK (posedge) (_code  21 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7527
			(_port CLK (negedge) (_code  22 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7529
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3717 1268927601345 DFM8B
(_unit DFM8B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7609
			(_code  1 NT*S00*AN*S01*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 7611
			(_code  2 S00*AN*S01*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 7613
			(_code  3 NT*S00*AN*S01*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 7615
			(_code  4 S00*AN*S01*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 7617
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 7620
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7621
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7622
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7623
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7624
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7625
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7626
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7627
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7629
			(_port S00 ())
			(_port CLK (negedge) (_code  13 EN_S00))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7630
			(_port CLK (negedge))
			(_port S00 () (_code  14 EN_S00))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7631
			(_port S01 ())
			(_port CLK (negedge) (_code  15 EN_S01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7632
			(_port CLK (negedge))
			(_port S01 () (_code  16 EN_S01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7633
			(_port S10 ())
			(_port CLK (negedge) (_code  17 EN_S10))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7634
			(_port CLK (negedge))
			(_port S10 () (_code  18 EN_S10))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7635
			(_port S11 ())
			(_port CLK (negedge) (_code  19 EN_S11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7636
			(_port CLK (negedge))
			(_port S11 () (_code  20 EN_S11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7638
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7640
			(_port CLK (posedge) (_code  21 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7641
			(_port CLK (negedge) (_code  22 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7642
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7644
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1494 1268927601356 DFMA
(_unit DFMA
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7694
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 7696
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 7699
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7700
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7701
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7702
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7704
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7705
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7707
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7708
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1497 1268927601365 DFMA_CC
(_unit DFMA_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7760
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 7762
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 7765
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7766
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7767
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7768
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7770
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7771
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7773
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7774
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1965 1268927601373 DFMB
(_unit DFMB
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7833
			(_code  1 NT*S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 7835
			(_code  2 S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 7837
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 7840
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7841
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7842
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7843
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7845
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7846
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7849
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7852
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7853
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7854
			(_port CLK (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7856
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1787 1268927601387 DFME1A
(_unit DFME1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7917
			(_code  1 NT*S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 7919
			(_code  2 S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 7923
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7924
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7925
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7926
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7928
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7929
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7931
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7932
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7934
			(_port CLK (posedge) (_code  9 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7935
			(_port CLK (negedge) (_code  10 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1496 1268927601392 DFM_CC
(_unit DFM_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 7987
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 7989
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 7992
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7993
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7994
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7995
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7997
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7998
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8000
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8001
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1323 1268927601404 DFP1
(_unit DFP1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8050
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8052
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 8055
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8056
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8059
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8062
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8063
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8064
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8066
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1324 1268927601435 DFP1A
(_unit DFP1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8115
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8117
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 8120
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8121
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8124
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8127
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8128
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8129
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8131
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1327 1268927601451 DFP1A_CC
(_unit DFP1A_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8180
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8182
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 8185
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8186
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8189
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8192
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8193
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8194
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8196
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1305 1268927601467 DFP1B
(_unit DFP1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8245
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8247
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 8250
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8251
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8254
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8257
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8258
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8259
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8261
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1308 1268927601481 DFP1B_CC
(_unit DFP1B_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8310
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8312
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 8315
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8316
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8319
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8322
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8323
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8324
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8326
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1413 1268927601486 DFP1C
(_unit DFP1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \PREN\)
		(_specparam ExtraDelayPin string \PRE\)
		(_modpath parallel negative 0 8377
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8379
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8382
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8383
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8386
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8389
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8390
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8391
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8393
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1305 1268927601513 DFP1D
(_unit DFP1D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8442
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8444
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 8447
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8448
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8451
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8454
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8455
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8456
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8458
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1308 1268927601529 DFP1D_CC
(_unit DFP1D_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8507
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8509
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 8512
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8513
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8516
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8519
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8520
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8521
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8523
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1303 1268927601534 DFP1E
(_unit DFP1E
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 8572
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8574
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8577
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8578
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8581
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8584
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8585
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8586
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8588
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1413 1268927601559 DFP1F
(_unit DFP1F
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \PREN\)
		(_specparam ExtraDelayPin string \PRE\)
		(_modpath parallel negative 0 8639
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8641
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8644
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8645
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8648
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8651
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8652
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8653
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8655
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1311 1268927601575 DFP1G
(_unit DFP1G
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 8704
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8706
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8709
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8710
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8713
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8717
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8718
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8719
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8721
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1326 1268927601584 DFP1_CC
(_unit DFP1_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8770
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8772
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 8775
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8776
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8779
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8782
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8783
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8784
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8786
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1816 1268927601592 DFPC
(_unit DFPC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8840
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8843
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8846
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 8849
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8850
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8853
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8855
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8858
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8859
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8860
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8861
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8863
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8864
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1817 1268927601611 DFPCA
(_unit DFPCA
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8918
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8921
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8924
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 8927
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8928
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8931
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8933
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8936
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8937
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8938
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8939
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8941
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8942
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1820 1268927601620 DFPCA_CC
(_unit DFPCA_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 8996
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8999
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 9002
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9005
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9006
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9009
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9011
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9014
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9015
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9016
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9017
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9019
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9020
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1819 1268927601638 DFPC_CC
(_unit DFPC_CC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 9074
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9077
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 9080
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9083
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9084
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9087
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9089
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9092
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9093
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9094
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9095
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9097
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9098
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 760 1268927601643 DL1
(_unit DL1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9148
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9150
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9153
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9154
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9156
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 764 1268927601657 DL1A
(_unit DL1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 9205
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 9207
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9210
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9211
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9213
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 764 1268927601666 DL1B
(_unit DL1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9263
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9265
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9268
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9269
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9271
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 767 1268927601675 DL1C
(_unit DL1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 9320
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 9322
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9325
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9326
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9328
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1965 1268927601684 DL2A
(_unit DL2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 9380
			(_code  1 G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9382
			(_code  2 CLR*AN*NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9384
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 9387
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 9389
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9392
			(_code  4 G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9396
			(_port D ())
			(_port G (negedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9397
			(_port G (negedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9400
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9402
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9405
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9407
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9408
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9410
			(_port CLR (posedge))
			(_port G (negedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9411
			(_port PRE (negedge))
			(_port G (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1560 1268927601693 DL2B
(_unit DL2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel unknown 0 9459
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel unknown 0 9461
			(_port G in )
			(_port QN out )
		)
		(_modpath parallel unknown 0 9463
			(_port CLR in )
			(_port QN out )
		)
		(_modpath parallel unknown 0 9465
			(_port PRE in )
			(_port QN out )
		)
		(_tchk setup 0 9468
			(_port D ())
			(_port G (posedge) (_code  1 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9469
			(_port G (posedge))
			(_port D () (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9472
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9474
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9477
			(_port G (negedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9479
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9480
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9482
			(_port CLR (negedge))
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9483
			(_port PRE (posedge))
			(_port G (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1971 1268927601705 DL2C
(_unit DL2C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 9534
			(_code  1 NT*G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9536
			(_code  2 CLR*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9538
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 9541
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 9543
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9546
			(_code  4 NT*G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9550
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9551
			(_port G (posedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9554
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9556
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9559
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9561
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9562
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9564
			(_port CLR (posedge))
			(_port G (posedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9565
			(_port PRE (negedge))
			(_port G (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2021 1268927601714 DL2D
(_unit DL2D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 9616
			(_code  1 G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 9618
			(_code  2 NT*CLR*AN*PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9621
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 9624
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 9627
			(_code  5 G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 9630
			(_code  6 G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9634
			(_port D ())
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9635
			(_port G (negedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9638
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9640
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9643
			(_port G (posedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9645
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9646
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9648
			(_port CLR (negedge))
			(_port G (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9649
			(_port PRE (posedge))
			(_port G (negedge) (_code  11 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1380 1268927601723 DLC
(_unit DLC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9699
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9702
			(_code  2 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9704
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 9707
			(_code  3 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9710
			(_port D ())
			(_port G (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9711
			(_port G (negedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9714
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9717
			(_port G (posedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9718
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9720
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1403 1268927601732 DLC1
(_unit DLC1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9771
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9774
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9776
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 9779
			(_code  3 G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9782
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9783
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9786
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9789
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9790
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9792
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1410 1268927601741 DLC1A
(_unit DLC1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9843
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9846
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9848
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 9851
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9854
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9855
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9858
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9861
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9862
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9864
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1409 1268927601750 DLC1F
(_unit DLC1F
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 9915
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 9918
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9920
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 9923
			(_code  3 G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9926
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9927
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9930
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9933
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9934
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9936
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1419 1268927601759 DLC1G
(_unit DLC1G
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 2)
		(_specparam InputLoad$CLR integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 9987
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 9990
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9992
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 9995
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9998
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9999
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10002
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10005
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10006
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10008
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1397 1268927601768 DLCA
(_unit DLCA
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 10059
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10062
			(_code  2 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10064
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10067
			(_code  3 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10070
			(_port D ())
			(_port G (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10071
			(_port G (posedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10074
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10077
			(_port G (negedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10078
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10080
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1290 1268927601777 DLE
(_unit DLE
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10131
			(_code  1 G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10134
			(_code  2 E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10137
			(_code  3 G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10140
			(_port D ())
			(_port G (negedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10141
			(_port G (negedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10143
			(_port G (posedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10144
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10147
			(_port D ())
			(_port E (negedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10148
			(_port E (negedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1328 1268927601786 DLE1D
(_unit DLE1D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 10200
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 10203
			(_code  2 NT*E)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 10206
			(_code  3 NT*G)
			(_port E in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10209
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10210
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10212
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10213
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10216
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10217
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2172 1268927601795 DLE2B
(_unit DLE2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 10273
			(_code  1 NT*G*AN*NT*E*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10276
			(_code  2 NT*E*AN*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10279
			(_code  3 NT*G*AN*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10281
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10284
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10287
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10288
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10290
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10291
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10294
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10295
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10296
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10298
			(_port CLR (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10299
			(_port G (posedge) (_code  12 E_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10301
			(_port CLR (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10302
			(_port E (posedge) (_code  14 G_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2223 1268927601804 DLE2C
(_unit DLE2C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10363
			(_code  1 NT*G*AN*NT*E*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10366
			(_code  2 NT*E*AN*NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10369
			(_code  3 NT*G*AN*NT*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10371
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10374
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10376
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10377
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10379
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10380
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10383
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10384
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10385
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10387
			(_port CLR (negedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10388
			(_port G (posedge) (_code  12 E_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10390
			(_port CLR (negedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10391
			(_port E (posedge) (_code  14 G_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2197 1268927601813 DLE3B
(_unit DLE3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 10448
			(_code  1 NT*G*AN*NT*E*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10451
			(_code  2 NT*E*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10454
			(_code  3 NT*G*AN*NT*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10456
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10459
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10463
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10464
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10466
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10467
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10469
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10470
			(_port E (negedge) (_code  10 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10471
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10473
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10474
			(_port G (posedge) (_code  12 NTB*E))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10477
			(_port PRE (negedge))
			(_port E (posedge) (_code  13 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10478
			(_port E (posedge) (_code  14 NTB*G))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2172 1268927601822 DLE3C
(_unit DLE3C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 10533
			(_code  1 NT*G*AN*NT*E*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10536
			(_code  2 NT*E*AN*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10539
			(_code  3 NT*G*AN*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10541
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10544
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10547
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10548
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10550
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10551
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10553
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10554
			(_port E (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10555
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10557
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10558
			(_port G (posedge) (_code  12 E_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10560
			(_port PRE (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10561
			(_port E (posedge) (_code  14 G_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1309 1268927601831 DLEA
(_unit DLEA
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10611
			(_code  1 G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10614
			(_code  2 NT*E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10617
			(_code  3 G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10620
			(_port D ())
			(_port G (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10621
			(_port G (negedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10623
			(_port G (posedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10624
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10627
			(_port D ())
			(_port E (posedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10628
			(_port E (posedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1305 1268927601840 DLEB
(_unit DLEB
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10680
			(_code  1 NT*G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10683
			(_code  2 E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10686
			(_code  3 NT*G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10689
			(_port D ())
			(_port G (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10690
			(_port G (posedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10692
			(_port G (negedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10693
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10696
			(_port D ())
			(_port E (negedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10697
			(_port E (negedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1323 1268927601845 DLEC
(_unit DLEC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10748
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10751
			(_code  2 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10754
			(_code  3 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10757
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10758
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10760
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10761
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10764
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10765
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1588 1268927601854 DLM
(_unit DLM
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 10818
			(_code  1 NT*S*AN*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10820
			(_code  2 S*AN*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10822
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel unknown 0 10825
			(_code  3 G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 10828
			(_port A ())
			(_port G (negedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10829
			(_port G (negedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10831
			(_port B ())
			(_port G (negedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10832
			(_port G (negedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10834
			(_port S ())
			(_port G (negedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10835
			(_port G (negedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10837
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2065 1268927601859 DLM2
(_unit DLM2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 10886
			(_code  1 NT*S*AN*G*AN*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10888
			(_code  2 S*AN*G*AN*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 10891
			(_code  3 G*AN*A*XOB*B*AN*CLR)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10894
			(_code  4 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel positive 0 10896
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10900
			(_port A ())
			(_port G (negedge) (_code  5 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10901
			(_port G (negedge) (_code  6 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10903
			(_port B ())
			(_port G (negedge) (_code  7 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10904
			(_port G (negedge) (_code  8 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10906
			(_port S ())
			(_port G (negedge) (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10907
			(_port G (negedge))
			(_port S () (_code  10 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10910
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10911
			(_port G (posedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10913
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10914
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2075 1268927601864 DLM2B
(_unit DLM2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 10965
			(_code  1 NT*S*AN*NT*G*AN*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10967
			(_code  2 S*AN*NT*G*AN*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 10970
			(_code  3 NT*G*AN*A*XOB*B*AN*CLR)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10973
			(_code  4 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 10975
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10979
			(_port A ())
			(_port G (posedge) (_code  5 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10980
			(_port G (posedge) (_code  6 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10982
			(_port B ())
			(_port G (posedge) (_code  7 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10983
			(_port G (posedge) (_code  8 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10985
			(_port S ())
			(_port G (posedge) (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10986
			(_port G (posedge))
			(_port S () (_code  10 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10989
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10992
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10993
			(_port G (negedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10995
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 3997 1268927601869 DLM3
(_unit DLM3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 11058
			(_code  1 NT*S0*AN*NT*S1*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11060
			(_code  2 S0*AN*NT*S1*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11062
			(_code  3 NT*S0*AN*S1*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11064
			(_code  4 S0*AN*S1*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11067
			(_code  5 NT*S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 11069
			(_code  6 S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11071
			(_code  7 NT*S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11073
			(_code  8 S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11076
			(_code  9 NT*S0*AN*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11078
			(_code  10 NT*S1*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11081
			(_code  11 S0*AN*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11083
			(_code  12 NT*S1*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11086
			(_code  13 NT*S0*AN*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11088
			(_code  14 S1*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11091
			(_code  15 S0*AN*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11093
			(_code  16 S1*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 11097
			(_port D0 ())
			(_port G (negedge) (_code  17 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11098
			(_port G (negedge) (_code  18 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11099
			(_port D1 ())
			(_port G (negedge) (_code  19 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11100
			(_port G (negedge) (_code  20 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11101
			(_port D2 ())
			(_port G (negedge) (_code  21 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11102
			(_port G (negedge) (_code  22 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11103
			(_port D3 ())
			(_port G (negedge) (_code  23 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11104
			(_port G (negedge) (_code  24 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11106
			(_port S0 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11107
			(_port G (negedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11108
			(_port S1 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11109
			(_port G (negedge))
			(_port S1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11111
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4034 1268927601874 DLM3A
(_unit DLM3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 11170
			(_code  1 NT*S0*AN*NT*S1*AN*NT*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11172
			(_code  2 NT*S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11174
			(_code  3 NT*S0*AN*NT*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11176
			(_code  4 NT*S1*AN*NT*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11179
			(_code  5 S0*AN*NT*S1*AN*NT*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11181
			(_code  6 S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11183
			(_code  7 S0*AN*NT*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11185
			(_code  8 NT*S1*AN*NT*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11188
			(_code  9 NT*S0*AN*S1*AN*NT*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11190
			(_code  10 NT*S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11192
			(_code  11 NT*S0*AN*NT*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11194
			(_code  12 S1*AN*NT*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11197
			(_code  13 S0*AN*S1*AN*NT*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11199
			(_code  14 S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 11201
			(_code  15 S0*AN*NT*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11203
			(_code  16 S1*AN*NT*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 11207
			(_port D0 ())
			(_port G (posedge) (_code  17 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11208
			(_port G (posedge) (_code  18 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11209
			(_port D1 ())
			(_port G (posedge) (_code  19 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11210
			(_port G (posedge) (_code  20 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11211
			(_port D2 ())
			(_port G (posedge) (_code  21 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11212
			(_port G (posedge) (_code  22 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11213
			(_port D3 ())
			(_port G (posedge) (_code  23 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11214
			(_port G (posedge) (_code  24 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11216
			(_port S0 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11217
			(_port G (posedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11218
			(_port S1 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11219
			(_port G (posedge))
			(_port S1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11221
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 4988 1268927601879 DLM4
(_unit DLM4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 11283
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11285
			(_code  2 S0*AN*NT*S10*OR*S11*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11287
			(_code  3 NT*S0*AN*S10*OR*S11*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11289
			(_code  4 S0*AN*S10*OR*S11*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11292
			(_code  5 NT*S0*AN*NT*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 11294
			(_code  6 S0*AN*NT*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11296
			(_code  7 NT*S0*AN*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11298
			(_code  8 S0*AN*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11301
			(_code  9 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11303
			(_code  10 NT*S0*AN*G*AN*NT*S10)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11305
			(_code  11 NT*S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11308
			(_code  12 S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11310
			(_code  13 S0*AN*G*AN*NT*S10)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11312
			(_code  14 NT*S10*OR*S11*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11315
			(_code  15 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11317
			(_code  16 NT*S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11319
			(_code  17 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11322
			(_code  18 S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11324
			(_code  19 S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11326
			(_code  20 S10*OR*S11*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 11330
			(_port D0 ())
			(_port G (negedge) (_code  21 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11331
			(_port G (negedge) (_code  22 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11332
			(_port D1 ())
			(_port G (negedge) (_code  23 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11333
			(_port G (negedge) (_code  24 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11334
			(_port D2 ())
			(_port G (negedge) (_code  25 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11335
			(_port G (negedge) (_code  26 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11336
			(_port D3 ())
			(_port G (negedge) (_code  27 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11337
			(_port G (negedge) (_code  28 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11339
			(_port S0 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11340
			(_port G (negedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11341
			(_port S10 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11342
			(_port G (negedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11343
			(_port S11 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11344
			(_port G (negedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11346
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4705 1268927601884 DLM4A
(_unit DLM4A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 11408
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11410
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11412
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11414
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11417
			(_code  1 NT*S0*AN*NT*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11419
			(_code  2 S0*AN*NT*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11421
			(_code  3 NT*S0*AN*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11423
			(_code  4 S0*AN*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 11426
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11428
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11430
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11433
			(_code  5 S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11435
			(_code  6 S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11437
			(_code  7 NT*S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11440
			(_code  8 NT*S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11442
			(_code  9 NT*S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11444
			(_code  10 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11447
			(_code  11 S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 11449
			(_code  12 S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 11451
			(_code  13 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_tchk setup 0 11455
			(_port D0 ())
			(_port G (posedge) (_code  14 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11456
			(_port G (posedge) (_code  15 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11457
			(_port D1 ())
			(_port G (posedge) (_code  16 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11458
			(_port G (posedge) (_code  17 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11459
			(_port D2 ())
			(_port G (posedge) (_code  18 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11460
			(_port G (posedge) (_code  19 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11461
			(_port D3 ())
			(_port G (posedge) (_code  20 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11462
			(_port G (posedge) (_code  21 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11464
			(_port S0 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11465
			(_port G (posedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11466
			(_port S10 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11467
			(_port G (posedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11468
			(_port S11 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11469
			(_port G (posedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11471
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 6693 1268927601889 DLM8A
(_unit DLM8A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 11531
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 11534
			(_code  1 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 11537
			(_code  2 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11540
			(_code  3 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11543
			(_code  4 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11546
			(_code  5 NT*S0*AN*NT*S1*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11548
			(_code  6 S0*AN*NT*S1*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11550
			(_code  7 NT*S0*AN*S1*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11552
			(_code  8 S0*AN*S1*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11555
			(_code  9 NT*S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 11557
			(_code  10 S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11559
			(_code  11 NT*S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11561
			(_code  12 S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11564
			(_code  13 NT*S0*AN*G*AN*NT*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11566
			(_code  14 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11568
			(_code  15 NT*S1*AN*G*AN*S01)
			(_port S00 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11570
			(_code  16 NT*S1*AN*G*AN*S00)
			(_port S01 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11573
			(_code  17 S0*AN*G*AN*NT*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11575
			(_code  18 S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11577
			(_code  19 NT*S1*AN*G*AN*S01)
			(_port S00 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11579
			(_code  20 NT*S1*AN*G*AN*S00)
			(_port S01 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11582
			(_code  21 NT*S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11584
			(_code  22 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11586
			(_code  23 S1*AN*G*AN*S01)
			(_port S00 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11588
			(_code  24 S1*AN*G*AN*S00)
			(_port S01 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11591
			(_code  25 S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11593
			(_code  26 S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11595
			(_code  27 S1*AN*G*AN*S01)
			(_port S00 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11597
			(_code  28 S1*AN*G*AN*S00)
			(_port S01 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 11601
			(_port D0 ())
			(_port G (negedge) (_code  29 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11602
			(_port G (negedge) (_code  30 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11603
			(_port D1 ())
			(_port G (negedge) (_code  31 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11604
			(_port G (negedge) (_code  32 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11605
			(_port D2 ())
			(_port G (negedge) (_code  33 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11606
			(_port G (negedge) (_code  34 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11607
			(_port D3 ())
			(_port G (negedge) (_code  35 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11608
			(_port G (negedge) (_code  36 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11610
			(_port S00 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11611
			(_port G (negedge))
			(_port S00 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11612
			(_port S01 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11613
			(_port G (negedge))
			(_port S01 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11614
			(_port S10 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11615
			(_port G (negedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11616
			(_port S11 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11617
			(_port G (negedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11619
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11620
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11622
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11623
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 6765 1268927601894 DLM8B
(_unit DLM8B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 11684
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 11687
			(_code  1 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 11690
			(_code  2 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11693
			(_code  3 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11696
			(_code  4 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11699
			(_code  5 NT*S0*AN*NT*S1*AN*NT*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11701
			(_code  6 S0*AN*NT*S1*AN*NT*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11703
			(_code  7 NT*S0*AN*S1*AN*NT*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11705
			(_code  8 S0*AN*S1*AN*NT*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11708
			(_code  9 NT*S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11710
			(_code  10 S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11712
			(_code  11 NT*S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11714
			(_code  12 S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 11717
			(_code  13 NT*S0*AN*NT*G*AN*NT*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11719
			(_code  14 NT*S0*AN*NT*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11721
			(_code  15 NT*S1*AN*NT*G*AN*S01)
			(_port S00 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11723
			(_code  16 NT*S1*AN*NT*G*AN*S00)
			(_port S01 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 11726
			(_code  17 S0*AN*NT*G*AN*NT*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11728
			(_code  18 S0*AN*NT*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 11730
			(_code  19 NT*S1*AN*NT*G*AN*S01)
			(_port S00 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11732
			(_code  20 NT*S1*AN*NT*G*AN*S00)
			(_port S01 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 11735
			(_code  21 NT*S0*AN*NT*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11737
			(_code  22 NT*S0*AN*NT*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 11739
			(_code  23 S1*AN*NT*G*AN*S01)
			(_port S00 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11741
			(_code  24 S1*AN*NT*G*AN*S00)
			(_port S01 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 11744
			(_code  25 S0*AN*NT*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11746
			(_code  26 S0*AN*NT*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11748
			(_code  27 S1*AN*NT*G*AN*S01)
			(_port S00 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 11750
			(_code  28 S1*AN*NT*G*AN*S00)
			(_port S01 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 11754
			(_port D0 ())
			(_port G (posedge) (_code  29 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11755
			(_port G (posedge) (_code  30 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11756
			(_port D1 ())
			(_port G (posedge) (_code  31 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11757
			(_port G (posedge) (_code  32 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11758
			(_port D2 ())
			(_port G (posedge) (_code  33 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11759
			(_port G (posedge) (_code  34 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11760
			(_port D3 ())
			(_port G (posedge) (_code  35 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11761
			(_port G (posedge) (_code  36 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11763
			(_port S00 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11764
			(_port G (posedge))
			(_port S00 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11765
			(_port S01 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11766
			(_port G (posedge))
			(_port S01 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11767
			(_port S10 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11768
			(_port G (posedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11769
			(_port S11 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11770
			(_port G (posedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11772
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11773
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11775
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11776
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1598 1268927601899 DLMA
(_unit DLMA
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 11829
			(_code  1 NT*S*AN*NT*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11831
			(_code  2 S*AN*NT*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11833
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 11836
			(_code  3 NT*G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 11839
			(_port A ())
			(_port G (posedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11840
			(_port G (posedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11842
			(_port B ())
			(_port G (posedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11843
			(_port G (posedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11845
			(_port S ())
			(_port G (posedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11846
			(_port G (posedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11848
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2652 1268927601904 DLME1A
(_unit DLME1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 11906
			(_code  1 NT*S*AN*NT*G*AN*NT*E)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11908
			(_code  2 S*AN*NT*G*AN*NT*E)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11911
			(_code  3 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 11913
			(_code  4 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 11916
			(_code  5 NT*G*AN*NT*E*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 11919
			(_port A ())
			(_port G (posedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11920
			(_port G (posedge) (_code  7 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11922
			(_port B ())
			(_port G (posedge) (_code  8 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11923
			(_port G (posedge) (_code  9 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11925
			(_port S ())
			(_port G (posedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11926
			(_port G (posedge))
			(_port S () (_code  11 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11928
			(_port A ())
			(_port E (posedge) (_code  12 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11929
			(_port E (posedge) (_code  13 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11931
			(_port B ())
			(_port E (posedge) (_code  14 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11932
			(_port E (posedge) (_code  15 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11934
			(_port S ())
			(_port E (posedge) (_code  16 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11935
			(_port E (posedge))
			(_port S () (_code  17 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11937
			(_port G (negedge) (_code  18 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11938
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1413 1268927601909 DLP1
(_unit DLP1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 11989
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11992
			(_code  2 NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11994
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 11997
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12000
			(_port D ())
			(_port G (negedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12001
			(_port G (negedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12004
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12007
			(_port G (posedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12008
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12010
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1420 1268927601918 DLP1A
(_unit DLP1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 12061
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12064
			(_code  2 NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12066
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12069
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12072
			(_port D ())
			(_port G (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12073
			(_port G (posedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12076
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12079
			(_port G (negedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12080
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12082
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1396 1268927601927 DLP1B
(_unit DLP1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 12132
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12135
			(_code  2 PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12137
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12140
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12143
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12144
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12147
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12150
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12151
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12153
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1402 1268927601936 DLP1C
(_unit DLP1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 12204
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12207
			(_code  2 PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12209
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12212
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12215
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12216
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12219
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12222
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12223
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12225
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1397 1268927601945 DLP1D
(_unit DLP1D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 12276
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 12279
			(_code  2 PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12281
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 12284
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12287
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12288
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12291
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12294
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12295
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12297
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1403 1268927601954 DLP1E
(_unit DLP1E
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 12348
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 12351
			(_code  2 PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12353
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 12356
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12359
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12360
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12363
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12366
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12367
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12369
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1072 1268927601963 FA1A
(_unit FA1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 3)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 12423
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12424
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12425
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12426
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 12427
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 12428
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1072 1268927601968 FA1B
(_unit FA1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 12482
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12483
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12484
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12485
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 12486
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 12487
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1363 1268927601973 FA2A
(_unit FA2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A0 integer 2)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A0$CO integer 0)
		(_specparam ExtraDelayPaths$A1$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A0$S integer 1)
		(_specparam ExtraDelayPaths$A1$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 12546
			(_port A0 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12547
			(_port A1 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12548
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12549
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 12550
			(_port A0 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 12551
			(_port A1 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 12552
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 12553
			(_port CI in )
			(_port S out )
		)
	)
)
V 000037 56 1990 1268927601978 FECTH
(_unit FECTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 12623
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 12626
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12629
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 12632
			(_code  3 ENABLE)
			(_port CLK in posedge)
			(_port Y out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12634
			(_port IOPCL in negedge)
			(_port Y out negedge)
		)
		(_modpath parallel unknown 0 12636
			(_port CLK in )
			(_port Y out )
		)
		(_tchk setup 0 12638
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12639
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12641
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12642
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12644
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12646
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12647
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12649
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12651
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  8 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1990 1268927601983 FECTL
(_unit FECTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 12719
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 12722
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12725
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 12728
			(_code  3 ENABLE)
			(_port CLK in posedge)
			(_port Y out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12730
			(_port IOPCL in negedge)
			(_port Y out negedge)
		)
		(_modpath parallel unknown 0 12732
			(_port CLK in )
			(_port Y out )
		)
		(_tchk setup 0 12734
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12735
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12737
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12738
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12740
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12742
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12743
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12745
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12747
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  8 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2203 1268927601988 FECTMH
(_unit FECTMH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$M string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 12818
			(_code  1 M)
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12820
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12821
			(_port M in )
			(_port Y out )
		)
		(_modpath parallel positive 0 12825
			(_code  2 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12828
			(_code  3 NT*ODE*AN*IOPCL*AN*NT*M)
			(_port CLK in posedge)
			(_port Y out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12831
			(_code  4 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 12834
			(_code  5 E*AN*NT*M)
			(_port IOPCL in negedge)
			(_port Y out negedge)
		)
		(_tchk setup 0 12836
			(_port D ())
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12837
			(_port CLK (posedge))
			(_port D () (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12839
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12840
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12843
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12845
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12846
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12848
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12850
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  10 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2203 1268927601993 FECTML
(_unit FECTML
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$M string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 12921
			(_code  1 M)
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12923
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12924
			(_port M in )
			(_port Y out )
		)
		(_modpath parallel positive 0 12928
			(_code  2 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12931
			(_code  3 NT*ODE*AN*IOPCL*AN*NT*M)
			(_port CLK in posedge)
			(_port Y out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12934
			(_code  4 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 12937
			(_code  5 E*AN*NT*M)
			(_port IOPCL in negedge)
			(_port Y out negedge)
		)
		(_tchk setup 0 12939
			(_port D ())
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12940
			(_port CLK (posedge))
			(_port D () (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12942
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12943
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12946
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12948
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12949
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12951
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12953
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  10 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1990 1268927601998 FEPTH
(_unit FEPTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 13020
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 13023
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13026
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 13029
			(_code  3 ENABLE)
			(_port CLK in posedge)
			(_port Y out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13031
			(_port IOPCL in negedge)
			(_port Y out negedge)
		)
		(_modpath parallel unknown 0 13033
			(_port CLK in )
			(_port Y out )
		)
		(_tchk setup 0 13036
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13037
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13039
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13040
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13042
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13044
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13045
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13047
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13049
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  8 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1990 1268927602003 FEPTL
(_unit FEPTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 13116
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 13119
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13122
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 13125
			(_code  3 ENABLE)
			(_port CLK in posedge)
			(_port Y out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13127
			(_port IOPCL in negedge)
			(_port Y out negedge)
		)
		(_modpath parallel unknown 0 13129
			(_port CLK in )
			(_port Y out )
		)
		(_tchk setup 0 13132
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13133
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13135
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13136
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13138
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13140
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13141
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13143
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13145
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  8 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2203 1268927602008 FEPTMH
(_unit FEPTMH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$M string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 13215
			(_code  1 M)
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13217
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13218
			(_port M in )
			(_port Y out )
		)
		(_modpath parallel positive 0 13221
			(_code  2 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13224
			(_code  3 NT*ODE*AN*IOPCL*AN*NT*M)
			(_port CLK in posedge)
			(_port Y out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13227
			(_code  4 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 13230
			(_code  5 E*AN*NT*M)
			(_port IOPCL in negedge)
			(_port Y out negedge)
		)
		(_tchk setup 0 13233
			(_port D ())
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13234
			(_port CLK (posedge))
			(_port D () (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13236
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13237
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13240
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13242
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13243
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13245
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13247
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  10 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2203 1268927602013 FEPTML
(_unit FEPTML
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$M string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam OutputLoad$Y string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 13317
			(_code  1 M)
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13319
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13320
			(_port M in )
			(_port Y out )
		)
		(_modpath parallel positive 0 13323
			(_code  2 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13326
			(_code  3 NT*ODE*AN*IOPCL*AN*NT*M)
			(_port CLK in posedge)
			(_port Y out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13329
			(_code  4 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_modpath parallel positive 0 13332
			(_code  5 E*AN*NT*M)
			(_port IOPCL in negedge)
			(_port Y out negedge)
		)
		(_tchk setup 0 13335
			(_port D ())
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13336
			(_port CLK (posedge))
			(_port D () (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13338
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13339
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13342
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13344
			(_port CLK (posedge) (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13345
			(_port CLK (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13347
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13349
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  10 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 368 1268927602018 GAND2
(_unit GAND2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13389
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13390
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 829 1268927602023 GMX4
(_unit GMX4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13436
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13437
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13438
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13439
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13440
			(_port G in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13441
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927602028 GNAND2
(_unit GNAND2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13483
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13484
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927602033 GNOR2
(_unit GNOR2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13552
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13553
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927602038 GOR2
(_unit GOR2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13593
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13594
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927602043 GXOR2
(_unit GXOR2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13634
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13635
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 560 1268927602048 HA1
(_unit HA1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 13678
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 13679
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 13680
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 13681
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 561 1268927602053 HA1A
(_unit HA1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 13728
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 13729
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 13730
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 13731
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 560 1268927602058 HA1B
(_unit HA1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OuputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 13776
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 13777
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 13778
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 13779
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 561 1268927602063 HA1C
(_unit HA1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 13824
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 13825
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 13826
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 13827
			(_port B in )
			(_port S out )
		)
	)
)
V 000038 56 260 1268927602068 HCLKBUF
(_unit HCLKBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 13864
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000035 56 257 1268927602073 IBUF
(_unit IBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 13904
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 258 1268927602078 INBUF
(_unit INBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 13938
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000034 56 253 1268927602083 INV
(_unit INV
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13976
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 254 1268927602088 INVA
(_unit INVA
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14016
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 254 1268927602093 INVD
(_unit INVD
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14056
			(_port A in )
			(_port Y out )
		)
	)
)
V 000039 56 261 1268927602098 IOCLKBUF
(_unit IOCLKBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 14093
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 1061 1268927602103 IODFE
(_unit IODFE
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel positive 0 14134
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 14136
			(_port CLK in )
			(_port Q out )
		)
		(_tchk setup 0 14139
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14140
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14142
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14143
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14145
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14146
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1569 1268927602108 IODFEC
(_unit IODFEC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$IOPCL integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel positive 0 14194
			(_code  1 ENABLE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 14196
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel unknown 0 14198
			(_port CLK in )
			(_port Q out )
		)
		(_tchk setup 0 14200
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14201
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14203
			(_port E ())
			(_port CLK (posedge) (_code  4 IOPCL))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14204
			(_port CLK (posedge))
			(_port E () (_code  5 IOPCL))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14206
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14207
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14209
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14210
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14211
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1569 1268927602113 IODFEP
(_unit IODFEP
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$IOPCL integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel positive 0 14262
			(_code  1 ENABLE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 14264
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel unknown 0 14266
			(_port CLK in )
			(_port Q out )
		)
		(_tchk setup 0 14268
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14269
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14271
			(_port E ())
			(_port CLK (posedge) (_code  4 IOPCL))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14272
			(_port CLK (posedge))
			(_port E () (_code  5 IOPCL))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14274
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14275
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14277
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14278
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14279
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 261 1268927602118 IOPCLBUF
(_unit IOPCLBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 14317
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 1543 1268927602123 IREC
(_unit IREC
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \0\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel positive 0 14382
			(_code  1 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 14384
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 14388
			(_port PAD ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14389
			(_port CLK (posedge))
			(_port PAD () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14391
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14392
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14394
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14396
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14397
			(_port CLK (negedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14399
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14401
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  6 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1502 1268927602128 IREP
(_unit IREP
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$PAD string \1\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$IDE string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam OutputLoad$Q string \0\)
		(_specparam MacroType string \io\)
		(_modpath parallel positive 0 14467
			(_code  1 NT*IDE*AN*IOPCL)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_modpath parallel positive 0 14469
			(_port IOPCL in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 14473
			(_port PAD ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14474
			(_port CLK (posedge))
			(_port PAD () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14476
			(_port IDE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14477
			(_port CLK (posedge))
			(_port IDE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14479
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14481
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14482
			(_port CLK (negedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14484
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14486
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  6 NTB*IDE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1197 1268927602133 JKF
(_unit JKF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 14533
			(_code  1 J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 14535
			(_code  2 J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_tchk setup 0 14538
			(_port J ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14539
			(_port CLK (posedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14541
			(_port K ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14542
			(_port CLK (posedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14544
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14545
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1199 1268927602142 JKF1B
(_unit JKF1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 14594
			(_code  1 J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 14596
			(_code  2 J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_tchk setup 0 14599
			(_port J ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14600
			(_port CLK (negedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14602
			(_port K ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14603
			(_port CLK (negedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14605
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14606
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1727 1268927602151 JKF2A
(_unit JKF2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 14658
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 14660
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 14662
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 14665
			(_port J ())
			(_port CLK (posedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14666
			(_port CLK (posedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14668
			(_port K ())
			(_port CLK (posedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14669
			(_port CLK (posedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14672
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14675
			(_port CLK (posedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14676
			(_port CLK (negedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14678
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14680
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1727 1268927602160 JKF2B
(_unit JKF2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 14732
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 14734
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 14736
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 14739
			(_port J ())
			(_port CLK (negedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14740
			(_port CLK (negedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14742
			(_port K ())
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14743
			(_port CLK (negedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14746
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14749
			(_port CLK (negedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14750
			(_port CLK (posedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14752
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14754
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1845 1268927602169 JKF2C
(_unit JKF2C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 14808
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 14810
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 14812
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 14815
			(_port J ())
			(_port CLK (posedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14816
			(_port CLK (posedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14818
			(_port K ())
			(_port CLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14819
			(_port CLK (posedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14822
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14825
			(_port CLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14826
			(_port CLK (negedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14828
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14830
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1845 1268927602185 JKF2D
(_unit JKF2D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 14883
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 14885
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 14887
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 14890
			(_port J ())
			(_port CLK (negedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14891
			(_port CLK (negedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14893
			(_port K ())
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14894
			(_port CLK (negedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14897
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14900
			(_port CLK (negedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14901
			(_port CLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14903
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14905
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 480 1268927602201 MAJ3
(_unit MAJ3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14947
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14948
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14949
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927602216 MX2
(_unit MX2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14992
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14993
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14994
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602221 MX2A
(_unit MX2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15040
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15041
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15042
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602231 MX2B
(_unit MX2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15088
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15089
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15090
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602236 MX2C
(_unit MX2C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15136
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15137
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15138
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 830 1268927602264 MX4
(_unit MX4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15185
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15186
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15187
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15188
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15189
			(_port S1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15190
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000035 56 973 1268927602269 MXC1
(_unit MXC1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$S$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 15242
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15243
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15244
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15245
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15246
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 1315 1268927602274 MXT
(_unit MXT
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0A integer 1)
		(_specparam InputLoad$S0B integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$D0$Y integer 1)
		(_specparam ExtraDelayPaths$D1$Y integer 1)
		(_specparam ExtraDelayPaths$S0A$Y integer 1)
		(_specparam ExtraDelayPaths$D2$Y integer 0)
		(_specparam ExtraDelayPaths$D3$Y integer 0)
		(_specparam ExtraDelayPaths$S0B$Y integer 0)
		(_specparam ExtraDelayPaths$S1$Y integer 0)
		(_modpath parallel unknown 0 15304
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15305
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15306
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15307
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15308
			(_port S0A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15309
			(_port S0B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15310
			(_port S1 in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927602279 NAND2
(_unit NAND2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15351
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15352
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927602284 NAND2A
(_unit NAND2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15392
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15393
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927602289 NAND2B
(_unit NAND2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15432
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15433
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927602294 NAND3
(_unit NAND3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15474
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15475
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15476
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927602299 NAND3A
(_unit NAND3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15518
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15519
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15520
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927602304 NAND3B
(_unit NAND3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15562
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15563
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15564
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927602325 NAND3C
(_unit NAND3C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15606
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15607
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15608
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 816 1268927602330 NAND4
(_unit NAND4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 15657
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15658
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15659
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15660
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927602342 NAND4A
(_unit NAND4A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15703
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15704
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15705
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15706
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927602347 NAND4B
(_unit NAND4B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15749
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15750
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15751
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15752
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927602352 NAND4C
(_unit NAND4C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15794
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15795
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15796
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15797
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927602357 NAND4D
(_unit NAND4D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15838
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15839
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15840
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15841
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 708 1268927602362 NAND5C
(_unit NAND5C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15882
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15883
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15884
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15885
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15886
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927602377 NOR2
(_unit NOR2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15926
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15927
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927602389 NOR2A
(_unit NOR2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15967
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15968
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927602394 NOR2B
(_unit NOR2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16007
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16008
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602399 NOR3
(_unit NOR3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16048
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16049
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16050
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927602404 NOR3A
(_unit NOR3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16092
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16093
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16094
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927602420 NOR3B
(_unit NOR3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16136
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16137
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16138
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927602425 NOR3C
(_unit NOR3C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16179
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16180
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16181
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927602435 NOR4
(_unit NOR4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 16229
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16230
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16231
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16232
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927602440 NOR4A
(_unit NOR4A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16274
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16275
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16276
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16277
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927602445 NOR4B
(_unit NOR4B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16319
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16320
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16321
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16322
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927602450 NOR4C
(_unit NOR4C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16365
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16366
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16367
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16368
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927602455 NOR4D
(_unit NOR4D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16410
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16411
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16412
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16413
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 707 1268927602460 NOR5C
(_unit NOR5C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16454
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16455
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16456
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16457
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16458
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927602467 OA1
(_unit OA1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16500
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16501
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16502
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602482 OA1A
(_unit OA1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16543
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16544
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16545
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602491 OA1B
(_unit OA1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16586
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16587
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16588
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602500 OA1C
(_unit OA1C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16630
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16631
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16632
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927602505 OA2
(_unit OA2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16674
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16675
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16676
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16677
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927602518 OA2A
(_unit OA2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16720
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16721
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16722
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16723
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927602523 OA3
(_unit OA3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16766
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16767
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16768
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16769
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927602528 OA3A
(_unit OA3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16811
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16812
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16813
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16814
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927602533 OA3B
(_unit OA3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16856
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16857
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16858
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16859
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927602560 OA4
(_unit OA4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16900
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16901
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16902
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16903
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927602575 OA4A
(_unit OA4A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16945
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16946
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16947
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16948
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927602580 OA5
(_unit OA5
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 16990
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16991
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16992
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16993
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602591 OAI1
(_unit OAI1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17035
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17036
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17037
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927602606 OAI2A
(_unit OAI2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17080
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17081
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17082
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17083
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927602622 OAI3
(_unit OAI3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17127
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17128
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17129
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17130
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927602627 OAI3A
(_unit OAI3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17176
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17177
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17178
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17179
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 257 1268927602632 OBHS
(_unit OBHS
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17218
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000037 56 374 1268927602637 OBUFTH
(_unit OBUFTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17259
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17260
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000037 56 374 1268927602642 OBUFTL
(_unit OBUFTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17301
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17302
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 366 1268927602647 OR2
(_unit OR2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17341
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17342
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927602652 OR2A
(_unit OR2A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17382
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17383
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927602657 OR2B
(_unit OR2B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17422
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17423
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927602662 OR3
(_unit OR3
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17463
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17464
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17465
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602667 OR3A
(_unit OR3A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17508
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17509
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17510
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602672 OR3B
(_unit OR3B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17553
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17554
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17555
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602677 OR3C
(_unit OR3C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17597
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17598
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17599
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927602684 OR4
(_unit OR4
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17641
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17642
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17643
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17644
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927602689 OR4A
(_unit OR4A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17686
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17687
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17688
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17689
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927602701 OR4B
(_unit OR4B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17731
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17732
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17733
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17734
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927602732 OR4C
(_unit OR4C
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17777
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17778
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17779
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17780
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927602737 OR4D
(_unit OR4D
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 17827
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17828
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17829
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17830
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 706 1268927602747 OR5B
(_unit OR5B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 17871
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17872
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17873
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17874
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17875
			(_port E in )
			(_port Y out )
		)
	)
)
V 000038 56 1639 1268927602752 ORECTH
(_unit ORECTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17936
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 17939
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 17942
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_tchk setup 0 17945
			(_port D ())
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17946
			(_port CLK (posedge))
			(_port D () (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17948
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17949
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17951
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17953
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17954
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17956
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 17958
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  7 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1639 1268927602763 ORECTL
(_unit ORECTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 18018
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 18021
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 18024
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_tchk setup 0 18027
			(_port D ())
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18028
			(_port CLK (posedge))
			(_port D () (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18030
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18031
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18033
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18035
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18036
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18038
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 18040
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  7 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1639 1268927602768 OREPTH
(_unit OREPTH
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 18102
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 18105
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 18108
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_tchk setup 0 18112
			(_port D ())
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18113
			(_port CLK (posedge))
			(_port D () (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18115
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18116
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18118
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18120
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18121
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18123
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 18125
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  7 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1639 1268927602778 OREPTL
(_unit OREPTL
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD string \0\)
		(_specparam InputLoad$CLK string \1\)
		(_specparam InputLoad$D string \1\)
		(_specparam InputLoad$E string \1\)
		(_specparam InputLoad$IOPCL string \1\)
		(_specparam InputLoad$ODE string \1\)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 18187
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 18190
			(_code  1 NT*ODE*AN*IOPCL*AN*E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 18193
			(_code  2 E)
			(_port IOPCL in negedge)
			(_port PAD out negedge)
		)
		(_tchk setup 0 18197
			(_port D ())
			(_port CLK (posedge) (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18198
			(_port CLK (posedge))
			(_port D () (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18200
			(_port ODE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18201
			(_port CLK (posedge))
			(_port ODE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18203
			(_port CLK (posedge))
			(_port IOPCL (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18205
			(_port CLK (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18206
			(_port CLK (negedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18208
			(_port IOPCL (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 18210
			(_port IOPCL (posedge))
			(_port CLK (posedge) (_code  7 NTB*ODE))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 259 1268927602783 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 18245
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000035 56 372 1268927602795 TBHS
(_unit TBHS
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 18282
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18283
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 1362 1268927602800 TF1A
(_unit TF1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 18340
			(_code  1 T*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 18342
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 18345
			(_port T ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18346
			(_port CLK (posedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18348
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18350
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18351
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18352
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 18354
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1362 1268927602805 TF1B
(_unit TF1B
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 18413
			(_code  1 T*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 18415
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 18417
			(_port T ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18418
			(_port CLK (negedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18420
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18422
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18423
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18425
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 18427
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 375 1268927602810 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam LibName string \act3\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 18466
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18467
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 479 1268927602842 XA1
(_unit XA1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 23742
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23743
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23744
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602847 XA1A
(_unit XA1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 23785
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23786
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23787
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927602852 XNOR2
(_unit XNOR2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 23826
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23827
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927602857 XO1
(_unit XO1
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 23868
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23869
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23870
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927602862 XO1A
(_unit XO1A
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 23911
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23912
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23913
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927602867 XOR2
(_unit XOR2
	(_specify
		(_specparam LibName string \act3\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 23950
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 23951
			(_port B in )
			(_port Y out )
		)
	)
)
