

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               adda8e58574106fd26e85d273a499eea  /home/pli11/Desktop/re_test/megakv/delete/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/delete/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hash_deleteP7ielem_sP8bucket_sii : hostFun 0x0x40246f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11hash_deleteP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11hash_deleteP7ielem_sP8bucket_sii' : regs=15, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40231f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402225, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmuP7ielem_sP8bucket_sii : hostFun 0x0x402108, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmoP7ielem_sP8bucket_sii : hostFun 0x0x401f95, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmbP7ielem_sP8bucket_sii : hostFun 0x0x401e22, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc5246878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc5246870..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc524686c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc5246868..

GPGPU-Sim PTX: cudaLaunch for 0x0x402108 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding dominators for '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: reconvergence points for _Z16hash_delete_nvmuP7ielem_sP8bucket_sii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x570 (run.1.sm_70.ptx:282) @%p4 bra BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (run.1.sm_70.ptx:395) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x610 (run.1.sm_70.ptx:305) @%p6 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x630 (run.1.sm_70.ptx:312) mov.u32 %r19, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x658 (run.1.sm_70.ptx:317) @%p7 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (run.1.sm_70.ptx:344) shr.s32 %r25, %r6, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x678 (run.1.sm_70.ptx:322) @%p8 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (run.1.sm_70.ptx:344) shr.s32 %r25, %r6, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6e8 (run.1.sm_70.ptx:347) @%p9 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (run.1.sm_70.ptx:389) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x750 (run.1.sm_70.ptx:361) @%p10 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (run.1.sm_70.ptx:389) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x770 (run.1.sm_70.ptx:366) @%p11 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (run.1.sm_70.ptx:389) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7e8 (run.1.sm_70.ptx:392) @%p12 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (run.1.sm_70.ptx:395) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16hash_delete_nvmuP7ielem_sP8bucket_sii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'.
GPGPU-Sim PTX: pushing kernel '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16hash_delete_nvmuP7ielem_sP8bucket_sii 
kernel_launch_uid = 1 
gpu_sim_cycle = 308649
gpu_sim_insn = 16762542
gpu_ipc =      54.3094
gpu_tot_sim_cycle = 308649
gpu_tot_sim_insn = 16762542
gpu_tot_ipc =      54.3094
gpu_tot_issued_cta = 8
gpu_occupancy = 49.1786% 
gpu_tot_occupancy = 49.1786% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0720
partiton_level_parallism_total  =       5.0720
partiton_level_parallism_util =       5.2260
partiton_level_parallism_util_total  =       5.2260
L2_BW  =     183.7297 GB/Sec
L2_BW_total  =     183.7297 GB/Sec
gpu_total_sim_rate=30422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 61446, Miss = 57631, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 61447, Miss = 57510, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 61447, Miss = 57507, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 61449, Miss = 57267, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 61444, Miss = 57476, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61440, Miss = 57034, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 61446, Miss = 57245, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61449, Miss = 57441, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 491568
	L1D_total_cache_misses = 459111
	L1D_total_cache_miss_rate = 0.9340
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.159
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 118153
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21128
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 426032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3052, 3024, 3024, 3024, 3024, 3052, 3024, 3024, 
gpgpu_n_tot_thrd_icount = 24788736
gpgpu_n_tot_w_icount = 774648
gpgpu_n_stall_shd_mem = 1410080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384681
gpgpu_n_mem_write_global = 1180800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2883980
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1082460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:721156	W0_Idle:81745	W0_Scoreboard:8101639	W1:270	W2:0	W3:306	W4:278222	W5:0	W6:0	W7:0	W8:234	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:495616
single_issue_nums: WS0:193648	WS1:193620	WS2:193676	WS3:193704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3077448 {8:384681,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11543552 {8:1115264,40:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15387240 {40:384681,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9446400 {8:1180800,}
maxmflatency = 1447 
max_icnt2mem_latency = 34 
maxmrqlatency = 180 
max_icnt2sh_latency = 656 
averagemflatency = 673 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 43 
mrq_lat_table:129498 	30238 	865 	1454 	4165 	3386 	415 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	297120 	82592 	1177250 	8519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	848145 	258705 	8414 	450193 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	208921 	147687 	206145 	307354 	335336 	251206 	99500 	9028 	304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	7 	597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         3         3         3         3         3         4         4         5         5         6         7         3         3         3         3 
dram[1]:         3         3         3         3         3         3         4         3         6         4         8         8         3         3         4         3 
dram[2]:         3         3         3         3         3         3         3         6         7         7         8         9         3         3         3         3 
dram[3]:         3         3         3         3         3         3         3         4         8         8         5         5         3         3         3         4 
dram[4]:         3         3         3         3         3         3         4         3         6         6         7         8         3         3         3         3 
dram[5]:         3         3         3         3         3         3         3         8         6         9         6         6         3         3         3         3 
dram[6]:         3         3         3         3         2         2         3         3         5        10         9         5         3         3         3         3 
dram[7]:         3         3         3         3         3         3         4         3         4         5         6         8         3         3         3         3 
dram[8]:         3         3         3         3         3         3         3         4         4         9         6         4         3         3         4         3 
dram[9]:         3         3         3         3         3         3         5         3         5         5         5         6         3         5         3         3 
dram[10]:         3         3         3         3         3         2         5         8         6        11         6        13         3         3         3         3 
dram[11]:         3         3         3         3         3         3         4         6         4         7         6         8         3         3         3         3 
dram[12]:         3         3         3         3         3         3         3         9         6         9         9         8         3         3         3         3 
dram[13]:         3         3         3         3         3         3         6         3         4         4         7         6         3         3         3         3 
dram[14]:         3         3         3         3         3         3         3         7         9         6         4        11         3         3         3         4 
dram[15]:         3         3         3         3         3         3         3         4         7         8         7         5         3         3         3         3 
dram[16]:         3         3         3         3         2         3         4         3         6         8        13         8         3         3         3         3 
dram[17]:         3         3         3         3         3         3         4         3         6         8         8         6         3         3         3         5 
dram[18]:         3         3         3         3         3         3         3         5         5         8        10        10         3         4         3         3 
dram[19]:         3         3         3         3         3         3         4         3         6         7         8         9         3         3         3         3 
dram[20]:         3         3         3         3         3         3         4         5         4         9         6        13         3         4         3         3 
dram[21]:         3         3         3         3         3         3         3         4         6         7         7         7         3         3         3         3 
dram[22]:         3         3         3         3         3         2        10         4         6         8         5        12         3         3         3         3 
dram[23]:         3         3         3         3         3         3         6         4         7         5         4        13         3         3         3         3 
dram[24]:         3         3         3         3         3         3         3        12         8         8         6         6         3         3         3         4 
dram[25]:         3         3         3         3         3         3         3         6         4         8         8         6         3         3         3         3 
dram[26]:         3         3         3         3         4         3         3         6         7         8         7         8         3         3         3         3 
dram[27]:         3         3         3         3         3         3         5         3         7         5         5         6         3         3         3         3 
dram[28]:         3         3         3         3         3         3         4         3         7         9         6        16         3         3         3         3 
dram[29]:         3         3         3         3         3         3         5         4         6         5         9        13         3         3         3         3 
dram[30]:         3         3         3         3         3         3         3         4         4         7         4         6         3         3         3         3 
dram[31]:         4         3         3         3         3         3         3         3         8         4        13         6         3         3         3         3 
maximum service time to same row:
dram[0]:     13070     10193     15813      8634     12696     10092      8472      9722     10908      8538     16350     15680     10207      9991     18841      7914 
dram[1]:      9165      9169     11494     12395     11003     10215     14840     11240      7659     10657      7535     14897     10856      9318     11893     10364 
dram[2]:     10447     12922      9913      8575     10454      9330      9719      7815     11798     13957      8912     11078      7580     18806     11477     10364 
dram[3]:     18735     12055     10239     13053     10682     13782     11778     15036     17018     11439      6501      9857     11868     10544     12035     16538 
dram[4]:     11505      8576     16674      9202     12100     11338     10139     11954     12007     16200      9615     14540      9356     12057     11227     13447 
dram[5]:      8379     10537      7603     10306     10529     14783     10622      9868      9276      9357     10664     14281      8342     11713     12265     11109 
dram[6]:     11982      9898     10798     10084      9849     10424     10513     14903     13882      6295     11182      8691      9771      9471      9762      9554 
dram[7]:      8212     10913     10034      9345     11066      9726     13973     16967      9638     12187      9814      7691     10165     14800      9246     11110 
dram[8]:      8138     11502      7838     12378     10080      9904      9600     17709     10135     11451      8678     14863     11904     10120      9227      7731 
dram[9]:      8658     15017      8502     12815     10167     10903      7314      9330     11378     10117     10647     11550     12103      8489     19290     12982 
dram[10]:      8827      9048     11385     13512     12841     15890     15985      9027      8670     11129     10638      7901     12243     17006     13941      8066 
dram[11]:      8141     11026     11206      8647     11869     10490     22482     11191      7764     12299     10512     12203     15342      8280      7672     10300 
dram[12]:      9165      8281      9388     19737     11138     11446     11151      9527     12601     14986     12453     23594     10507      7723      9785     10783 
dram[13]:      7997     12198     15366     11772      7559     12480     14528     15732      8682     11937     14168      9291      8606      9638     11308     12298 
dram[14]:     14708     10230     10601     10474      9112     14711      9466     13582     11147      9173     16000     11776      7918     11930     11886     11288 
dram[15]:      8531      9176     15073     11056     11179     10476     10509      7128      8952      8272     12654      8112     10003     15774     10693     14367 
dram[16]:      9660      9452     18838     14714     17847     12264      8229     10102     11381      7190     10212     15494      7567      8253     12715     10165 
dram[17]:     10714      9449     17152     16887      8980     10291     11131     10351      9446      8326     10902     10023     11318      8612      9584      6707 
dram[18]:     10278     11371     10474     14311     13191     10497     13363     12097     10077      9088     17591     13125      9128     11046     12566     10809 
dram[19]:     11559     12408     15435     10506      8047     15948     10673      9036     13253      7077     14253     11019      9730      8940      8485     13189 
dram[20]:     10346     10647     10708     12645     12647     10839     12387     12140      9476      9962      9641     11268     13001     10757     10747      8455 
dram[21]:     10654     11396      8627      7752      9996     17782      9779      8422     13881     10639     13989     11702     13162     10189     10404      7973 
dram[22]:     15481     10328      8599      9148      7560      8943     13104      8219      9608      8680     10513      9910      9256     12007     14930     11480 
dram[23]:     14068      7311     16658      9036     17539     12040      8972     11704     17328     10047      8858      9065     10270      9140     10923     14247 
dram[24]:     11774     14314     10200     14656     16418     12986     11349     10241     19095      8562     12966      9376     12870     12018      6783      6652 
dram[25]:     14339     11191     10433     14556      9530      7649      9252      9669      8506     15386     13403     11593     10079     10614     10182     10889 
dram[26]:     12114      9119     14603     11138      9959     12007      8220      8303     12601     11604     10385      8401      8332     15801     17043      9235 
dram[27]:      8313      7887      7433      8623      8543     16317      9934     13228     10261      9603     10726     15322     11969     10478      8009     14077 
dram[28]:      8768     10594      8427      8987      8425     14092     12926     12288      8122     10637      8915      9324      6694     11341      9130      7149 
dram[29]:      7614     15683     10112     13849     15090      7832      8202     12205     12056     15692      8203      8381     16149      9628      8543      9046 
dram[30]:      9840      7977      9724     10115      8008      8493     11170     17345      7778     13866      9285     12516      9518     10435      8666      9082 
dram[31]:      8221     12350     10256      6897     12998     14235      9178     12019      9124     19434      9801      9485      8230      8564     14148     12481 
average row accesses per activate:
dram[0]:  1.213235  1.169492  1.217778  1.200000  1.200704  1.209126  1.224561  1.201299  1.270992  1.271318  1.250825  1.253571  1.138264  1.195876  1.246377  1.186046 
dram[1]:  1.153846  1.171533  1.214844  1.183391  1.247191  1.163823  1.196653  1.186186  1.279720  1.215686  1.277612  1.312268  1.179211  1.196653  1.276699  1.159722 
dram[2]:  1.204918  1.235023  1.148867  1.162630  1.220779  1.222689  1.213992  1.138138  1.324427  1.237410  1.300380  1.233038  1.114525  1.203390  1.188612  1.154362 
dram[3]:  1.210317  1.258687  1.186567  1.192000  1.231884  1.225681  1.227129  1.285714  1.242754  1.233227  1.318182  1.247706  1.260870  1.264706  1.167300  1.244980 
dram[4]:  1.240458  1.154639  1.200803  1.304124  1.211382  1.222707  1.225092  1.248848  1.240132  1.250000  1.285211  1.318584  1.264317  1.161157  1.217391  1.141818 
dram[5]:  1.174757  1.183521  1.177215  1.203774  1.157407  1.196296  1.187943  1.223827  1.204748  1.286713  1.208914  1.333333  1.199324  1.209302  1.126280  1.168889 
dram[6]:  1.207469  1.176271  1.156463  1.228310  1.132203  1.220264  1.205882  1.219178  1.244635  1.206687  1.292776  1.245223  1.195021  1.135952  1.237500  1.189964 
dram[7]:  1.228814  1.319820  1.212121  1.229927  1.189655  1.211382  1.256809  1.185874  1.260700  1.208469  1.353846  1.378486  1.254464  1.177536  1.197026  1.227273 
dram[8]:  1.216216  1.213793  1.206294  1.229508  1.183150  1.182156  1.202055  1.220472  1.254613  1.256318  1.244957  1.345238  1.182724  1.242553  1.231076  1.203065 
dram[9]:  1.201493  1.151316  1.192171  1.170213  1.185065  1.230769  1.261029  1.199336  1.245421  1.259740  1.246106  1.261905  1.136054  1.222628  1.226852  1.189394 
dram[10]:  1.160959  1.242188  1.172161  1.140575  1.173913  1.169014  1.261468  1.249042  1.249110  1.256410  1.254237  1.377863  1.262222  1.192157  1.234568  1.206522 
dram[11]:  1.241379  1.149826  1.252294  1.295359  1.166090  1.148387  1.288557  1.228346  1.273050  1.178571  1.256493  1.411765  1.271552  1.231061  1.207031  1.195833 
dram[12]:  1.180851  1.163265  1.221818  1.229730  1.179577  1.160839  1.295833  1.233577  1.218462  1.238411  1.318021  1.338710  1.172414  1.199262  1.169065  1.278302 
dram[13]:  1.194757  1.279621  1.187500  1.242798  1.300000  1.265487  1.220000  1.229167  1.211180  1.322034  1.204611  1.316151  1.187943  1.193182  1.157191  1.182879 
dram[14]:  1.143860  1.261411  1.185315  1.223176  1.220408  1.178832  1.195513  1.273859  1.280156  1.168605  1.230000  1.302405  1.193333  1.221154  1.232932  1.202381 
dram[15]:  1.163823  1.280543  1.188192  1.287671  1.151899  1.235772  1.172535  1.265306  1.292683  1.314488  1.324324  1.222222  1.269841  1.197674  1.172691  1.181467 
dram[16]:  1.186770  1.195804  1.207885  1.330049  1.145038  1.227799  1.152047  1.222641  1.276817  1.268882  1.329710  1.242138  1.228261  1.161870  1.161765  1.313636 
dram[17]:  1.196581  1.195286  1.240175  1.200000  1.152318  1.214815  1.263598  1.188742  1.231579  1.296552  1.282759  1.266476  1.215385  1.196610  1.253219  1.188272 
dram[18]:  1.267327  1.209220  1.236948  1.254386  1.196970  1.254098  1.166667  1.195918  1.308300  1.233108  1.235484  1.237654  1.256410  1.202381  1.214844  1.167883 
dram[19]:  1.142322  1.239130  1.232067  1.205480  1.183607  1.259912  1.223443  1.183099  1.266667  1.237654  1.299342  1.334572  1.193548  1.180272  1.196491  1.223809 
dram[20]:  1.235537  1.217391  1.320197  1.231373  1.208494  1.207885  1.208791  1.264228  1.203333  1.397260  1.281250  1.268293  1.210744  1.185185  1.140523  1.262172 
dram[21]:  1.251232  1.184028  1.231618  1.215278  1.209559  1.147059  1.160377  1.199346  1.269504  1.242958  1.251678  1.310345  1.202429  1.242553  1.200730  1.205480 
dram[22]:  1.282051  1.273913  1.268293  1.203571  1.213115  1.146789  1.237410  1.202454  1.209091  1.226667  1.257732  1.307985  1.134426  1.200772  1.195122  1.180451 
dram[23]:  1.259259  1.176471  1.209402  1.138264  1.176895  1.200820  1.214286  1.273077  1.261719  1.323404  1.243077  1.352941  1.113043  1.228346  1.166090  1.204545 
dram[24]:  1.172043  1.129870  1.175182  1.238494  1.202703  1.247899  1.238298  1.300412  1.277778  1.284672  1.340164  1.234694  1.237705  1.235955  1.196610  1.201389 
dram[25]:  1.226891  1.259574  1.190114  1.154110  1.221790  1.241245  1.180645  1.240602  1.245734  1.271552  1.233728  1.229885  1.129231  1.196911  1.232456  1.155797 
dram[26]:  1.229437  1.161184  1.204545  1.203922  1.209924  1.208835  1.276151  1.183674  1.296875  1.263158  1.373444  1.302721  1.203774  1.204380  1.171533  1.227586 
dram[27]:  1.127796  1.158672  1.290476  1.183871  1.167213  1.233333  1.149068  1.252964  1.276596  1.287879  1.225225  1.309963  1.257426  1.237288  1.184669  1.192308 
dram[28]:  1.270042  1.192000  1.250000  1.161870  1.174603  1.210300  1.172043  1.236515  1.345098  1.297101  1.240793  1.354839  1.198738  1.180272  1.208481  1.157746 
dram[29]:  1.140719  1.188462  1.196552  1.198276  1.256302  1.192568  1.218182  1.220532  1.227891  1.252708  1.283333  1.318996  1.194656  1.157718  1.178707  1.204461 
dram[30]:  1.189922  1.176895  1.111748  1.193662  1.199248  1.152597  1.220974  1.118343  1.170347  1.225926  1.254601  1.234756  1.176667  1.145349  1.194853  1.242915 
dram[31]:  1.177936  1.137809  1.218182  1.206767  1.198502  1.233607  1.254613  1.191489  1.253086  1.234266  1.299003  1.294118  1.159722  1.161290  1.209016  1.174089 
average row locality = 170036/139388 = 1.219875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       262       278       218       298       272       254       292       294       280       270       318       296       292       276       214       202 
dram[1]:       304       256       254       270       266       264       232       314       300       304       356       294       266       228       218       280 
dram[2]:       240       214       286       270       228       238       248       308       288       288       284       342       322       230       264       260 
dram[3]:       236       264       256       236       270       252       324       266       284       314       336       334       208       242       252       252 
dram[4]:       260       280       240       204       244       230       262       228       316       266       312       252       232       228       230       260 
dram[5]:       286       262       298       256       302       264       272       284       330       300       354       282       282       288       254       216 
dram[6]:       242       274       276       216       266       226       306       224       238       326       286       320       234       308       238       266 
dram[7]:       238       236       266       274       272       240       270       256       262       308       294       284       228       266       270       220 
dram[8]:       252       286       276       246       260       262       284       252       280       296       354       284       284       236       242       258 
dram[9]:       256       278       268       262       292       210       278       292       274       318       336       314       268       262       218       244 
dram[10]:       270       254       262       296       282       272       222       270       292       284       308       302       230       250       244       250 
dram[11]:       228       264       228       244       274       278       214       260       304       298       318       258       242       266       250       236 
dram[12]:       264       276       260       222       268       262       254       276       332       312       306       282       294       260       260       212 
dram[13]:       260       222       246       242       250       234       248       240       324       262       342       326       270       252       274       248 
dram[14]:       258       244       278       234       240       254       296       258       276       336       304       322       284       204       242       246 
dram[15]:       282       234       250       226       294       250       268       260       306       316       292       342       258       240       240       242 
dram[16]:       252       276       270       220       240       258       324       262       308       342       300       329       270       262       256       230 
dram[17]:       226       284       232       220       276       258       242       286       290       310       314       360       258       286       238       300 
dram[18]:       204       268       248       228       252       248       242       240       276       298       316       336       236       244       256       262 
dram[19]:       248       228       236       214       278       232       272       270       304       330       328       304       262       284       276       202 
dram[20]:       254       272       208       246       258       274       274       258       292       260       310       302       228       252       282       270 
dram[21]:       204       264       270       282       266       244       296       302       298       288       312       320       236       238       260       280 
dram[22]:       242       240       248       272       304       294       280       314       336       300       306       296       280       242       238       246 
dram[23]:       244       274       224       282       260       244       288       274       264       255       336       316       304       248       264       256 
dram[24]:       266       286       256       246       216       244       236       254       268       288       276       298       236       268       286       274 
dram[25]:       238       240       248       272       256       258       296       270       300       246       340       358       292       246       224       252 
dram[26]:       224       282       258       248       258       236       246       332       274       314       284       318       258       266       254       282 
dram[27]:       284       256       216       288       280       238       294       270       308       278       334       300       204       234       268       248 
dram[28]:       244       240       238       250       292       232       266       250       286       296       348       322       302       280       278       324 
dram[29]:       304       248       274       222       240       280       278       264       294       290       314       306       248       276       250       258 
dram[30]:       252       257       312       262       250       282       262       308       300       270       340       332       282       304       260       244 
dram[31]:       256       262       272       262       262       242       270       276       334       290       322       312       272       260       230       230 
total dram reads = 138093
bank skew: 360/202 = 1.78
chip skew: 4530/4044 = 1.12
number of total write accesses:
dram[0]:        68        67        56        68        69        64        57        76        53        58        61        56        62        73        44        53 
dram[1]:        71        65        57        72        67        77        54        81        66        68        72        59        63        58        45        54 
dram[2]:        54        54        69        66        54        53        47        71        59        56        58        76        78        54        70        84 
dram[3]:        69        62        62        62        70        63        65        58        59        72        70        74        53        59        56        58 
dram[4]:        65        56        59        49        54        50        70        43        62        54        53        46        55        53        50        54 
dram[5]:        77        54        74        63        73        59        63        55        76        68        80        58        73        76        76        47 
dram[6]:        49        73        64        53        68        51        63        43        52        71        54        71        54        68        59        66 
dram[7]:        52        57        54        63        73        58        53        63        63        63        58        62        53        59        52        50 
dram[8]:        63        66        69        54        63        56        67        58        60        52        78        55        72        57        67        56 
dram[9]:        66        72        67        68        73        46        65        69        66        70        65        57        66        73        47        70 
dram[10]:        69        64        58        61        69        60        53        56        59        59        62        59        54        54        56        83 
dram[11]:        60        66        45        63        63        78        45        52        55        65        69        54        53        59        59        51 
dram[12]:        69        66        76        51        67        70        57        62        64        62        67        50        80        65        65        59 
dram[13]:        59        48        58        60        62        52        57        55        67        51        76        57        65        63        72        56 
dram[14]:        68        60        61        51        59        70        77        49        53        66        65        57        74        50        65        57 
dram[15]:        59        49        72        56        70        54        65        50        65        56        51        65        62        69        52        64 
dram[16]:        53        66        67        50        60        60        70        63        61        78        67        66        69        61        60        60 
dram[17]:        54        71        52        56        72        70        60        73        62        66        58        82        58        67        54        86 
dram[18]:        52        73        60        58        64        58        52        53        55        67        67        65        58        59        55        58 
dram[19]:        57        57        56        50        83        54        62        66        57        71        67        55        71        63        65        55 
dram[20]:        45        64        60        68        55        63        56        53        69        46        59        62        65        68        67        67 
dram[21]:        50        77        65        68        63        68        73        65        60        65        61        60        61        54        69        72 
dram[22]:        58        53        64        65        66        81        64        78        63        69        61        48        66        69        56        68 
dram[23]:        62        66        59        72        66        49        52        57        59        56        68        52        80        64        73        62 
dram[24]:        61        62        66        50        52        53        55        62        54        64        51        65        66        62        67        72 
dram[25]:        54        56        65        65        58        61        70        60        65        49        77        70        75        64        57        67 
dram[26]:        60        71        60        59        59        65        59        74        58        70        47        65        61        64        68        74 
dram[27]:        69        58        55        79        76        58        76        47        52        62        74        55        50        58        72        63 
dram[28]:        57        58        57        73        78        50        61        48        57        62        90        56        78        67        65        87 
dram[29]:        77        61        73        56        59        73        57        57        67        57        71        62        65        69        60        66 
dram[30]:        55        69        76        77        69        73        64        70        71        61        69        73        71        90        65        63 
dram[31]:        75        60        63        59        58        59        70        60        72        64        69        62        62        64        65        60 
total dram writes = 31965
bank skew: 90/43 = 2.09
chip skew: 1116/873 = 1.28
average mf latency per bank:
dram[0]:      41476     39665      1318      1267      1265      1286      1290      1209      1243      1213      1169      1187      1084      1019      1061      1042
dram[1]:      36705     42606      1319      1249      1274      1235      1285      1196      1194      1220      1173      1176      1046      1034      1069      1102
dram[2]:      46626     51172      1260      1278      1311      1332      1311      1258      1232      1235      1179      1151      1049      1063      1040       995
dram[3]:      44815     42119      1286      1293      1214      1309      1241      1257      1193      1185      1135      1157      1029      1053      1071      1079
dram[4]:      42238     40876      1308      1353      1350      1339      1244      1363      1235      1251      1216      1253      1055      1056      1074      1083
dram[5]:      38242     43330      1253      1292      1269      1298      1257      1271      1164      1172      1162      1184      1044      1036      1012      1084
dram[6]:      46997     39641      1307      1344      1254      1355      1250      1358      1283      1171      1188      1146      1056      1069      1040      1035
dram[7]:      47027     46614      1316      1296      1255      1345      1278      1291      1222      1205      1192      1160      1057      1072      1088      1065
dram[8]:      43859     39053      1277      1354      1305      1347      1260      1281      1240      1241      1178      1179      1056      1056      1020      1075
dram[9]:      42783     39383      1285      1290      1255      1373      1228      1238      1195      1211      1197      1200      1051      1038      1086      1018
dram[10]:      40603     43156      1315      1296      1275      1341      1288      1298      1223      1203      1214      1180      1062      1077      1070       987
dram[11]:      47735     41359      1367      1260      1295      1218      1348      1327      1253      1195      1169      1197      1056      1048      1067      1083
dram[12]:      41268     39813      1228      1308      1260      1254      1263      1245      1219      1217      1157      1199      1026      1038      1049      1015
dram[13]:      43204     50642      1311      1271      1306      1356      1289      1272      1221      1243      1150      1195      1062      1047      1040      1071
dram[14]:      42230     45002      1291      1324      1306      1299      1206      1287      1234      1206      1187      1203      1035      1057      1038      1074
dram[15]:      40471     48175      1260      1305      1263      1347      1281      1281      1195      1227      1205      1179      1065       995      1062      1037
dram[16]:      44933     40141      1283      1350      1308      1304      1241      1255      1195      1156      1154      1180      1040      1056      1069      1031
dram[17]:      48894     38641      1321      1325      1255      1261      1276      1235      1238      1164      1186      1140      1057      1057      1068      1011
dram[18]:      53391     39857      1292      1297      1277      1278      1341      1259      1242      1199      1169      1148      1060      1040      1078      1069
dram[19]:      45001     47571      1294      1325      1209      1309      1247      1254      1215      1150      1162      1174      1024      1052      1063      1031
dram[20]:      46041     40884      1318      1280      1346      1296      1311      1286      1196      1242      1209      1169      1041      1055      1061      1052
dram[21]:      53984     40002      1284      1242      1316      1259      1251      1246      1245      1201      1190      1172      1057      1066      1049      1046
dram[22]:      45773     46619      1312      1295      1264      1224      1243      1203      1211      1171      1181      1217      1068      1024      1045      1045
dram[23]:      44868     39940      1305      1234      1277      1312      1298      1248      1232      1228      1195      1179      1044      1021      1026      1036
dram[24]:      41807     39200      1269      1347      1325      1330      1316      1243      1243      1175      1187      1194      1009      1048      1063      1022
dram[25]:      46983     46040      1291      1274      1300      1260      1245      1272      1197      1234      1160      1157      1042      1039      1053      1041
dram[26]:      47948     39003      1321      1311      1274      1318      1282      1249      1227      1166      1232      1148      1048      1047      1035      1033
dram[27]:      38940     43250      1321      1231      1211      1289      1201      1313      1236      1238      1165      1177      1067      1027      1038      1032
dram[28]:      45647     46004      1310      1260      1244      1351      1260      1318      1194      1193      1113      1201      1039      1070      1078      1037
dram[29]:      36121     43950      1266      1313      1288      1229      1264      1264      1194      1218      1159      1149      1051      1035      1051      1032
dram[30]:      44469     41651      1238      1216      1254      1239      1243      1227      1168      1199      1137      1128      1043       996      1039      1017
dram[31]:      41213     42140      1282      1297      1301      1294      1241      1261      1147      1173      1169      1161      1062      1042      1015      1017
maximum mf latency per bank:
dram[0]:       1110      1106      1089      1102      1083      1076      1121      1113      1092      1071      1032      1052      1040      1068      1101      1101
dram[1]:       1138      1088      1060      1095      1079      1090      1076      1042      1047      1100      1114      1014      1133      1075      1033      1063
dram[2]:       1177      1286      1098      1110      1174      1126      1126      1173      1091      1035      1146      1126      1101      1075      1084      1142
dram[3]:       1160      1127      1075      1067      1082      1040      1099      1079      1033      1083      1059      1110      1099      1127      1071      1181
dram[4]:       1081      1311      1046      1092      1074      1070      1046      1065      1066      1174      1066      1060      1034      1196      1077      1109
dram[5]:       1255      1092      1105      1082      1131      1120      1078      1104      1049      1085      1142      1079      1073      1137      1054      1107
dram[6]:       1093      1235      1177      1176      1033      1225      1089      1240      1076      1059      1075      1134      1048      1008      1077      1099
dram[7]:       1146      1187      1103      1100      1170      1043      1006      1124       999      1035      1219      1129      1123      1130       975      1123
dram[8]:       1426      1130      1137      1110      1161      1061      1153      1077      1121      1018      1447      1075      1113      1106      1084      1154
dram[9]:       1184      1295      1230      1117      1140       985      1065      1131      1029      1087      1172      1116      1063      1104      1071      1068
dram[10]:       1164      1117      1092      1079      1074      1064      1059      1101      1075      1093      1128      1093      1051      1035      1060      1062
dram[11]:       1367      1088      1065      1055      1114      1070      1091      1078      1144      1098      1087      1049      1027      1034      1324      1061
dram[12]:       1196      1143      1029      1076      1049      1164      1042      1148      1040      1070      1054      1066      1047      1085      1043      1115
dram[13]:       1133      1365      1060      1062      1091      1342      1151      1397      1172      1125      1058      1102      1100      1292      1069      1392
dram[14]:       1125      1171      1097      1082      1081      1130      1144      1126      1108      1056      1056      1059      1135      1139      1059      1133
dram[15]:       1224      1186      1066      1113      1090      1128      1022      1104      1107      1106      1016      1084      1036      1140      1044      1152
dram[16]:       1102      1160      1124      1086      1116      1114      1047      1080      1045      1165      1109      1111      1085      1076      1056      1163
dram[17]:       1221      1127      1084      1156      1034      1186      1131      1066      1055      1102      1046      1122      1056      1089      1157      1150
dram[18]:       1216      1175      1107      1016      1128      1163      1126      1086      1108      1244      1174      1035      1131      1012      1085      1034
dram[19]:       1129      1068      1062      1027      1130      1001      1074      1091      1092      1070      1039      1018      1122      1054      1140      1114
dram[20]:       1080      1308      1052      1114      1068      1077      1143      1167      1098      1093      1086      1058      1100      1172      1093      1079
dram[21]:       1292      1183      1187      1051      1153      1013      1234      1045      1160      1112      1072      1046      1153      1116      1159      1184
dram[22]:       1320      1197      1056      1094      1190      1095      1096      1119      1136      1069      1289      1089      1115      1073      1141      1059
dram[23]:       1250      1113      1240      1097      1010      1053      1112      1037      1093      1026      1114      1044      1112      1054      1260      1042
dram[24]:       1056      1227      1055      1126       989      1098      1052      1064      1040      1258      1075      1061      1040      1059      1096      1150
dram[25]:       1126      1127      1083      1103      1117      1087      1190      1180      1155      1051      1044      1156      1077      1157      1090      1114
dram[26]:       1191      1350      1093      1047      1012      1148      1135      1216      1057      1113      1038      1075      1038      1132      1057      1096
dram[27]:       1104      1109      1057      1092      1095      1032      1082      1072      1110      1027      1106      1074      1144      1085      1059      1002
dram[28]:       1288      1358      1099      1168      1173      1389      1073      1115      1216      1064      1268      1132      1055      1073      1321      1142
dram[29]:       1152      1118      1171      1081      1038      1034      1050      1047      1100      1181      1119      1032      1110      1072      1056      1111
dram[30]:       1157      1154      1071      1049      1175      1109      1146      1042      1082      1150      1100      1025      1133      1137      1021      1057
dram[31]:       1136      1141      1101      1130      1116      1068      1014      1057      1070      1025      1058      1038      1061      1125      1118      1159
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217961 n_act=4364 n_pre=4348 n_ref_event=0 n_req=5299 n_rd=4316 n_rd_L2_A=0 n_write=0 n_wr_bk=985 bw_util=0.02287
n_activity=132907 dram_eff=0.03989
bk0: 262a 224774i bk1: 278a 223997i bk2: 218a 225891i bk3: 298a 223838i bk4: 272a 224391i bk5: 254a 224793i bk6: 292a 224133i bk7: 294a 223715i bk8: 280a 224898i bk9: 270a 225036i bk10: 318a 223943i bk11: 296a 224482i bk12: 292a 223630i bk13: 276a 224155i bk14: 214a 226423i bk15: 202a 226166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176448
Row_Buffer_Locality_read = 0.185125
Row_Buffer_Locality_write = 0.138352
Bank_Level_Parallism = 1.443147
Bank_Level_Parallism_Col = 1.221951
Bank_Level_Parallism_Ready = 1.036220
write_to_read_ratio_blp_rw_average = 0.212316
GrpLevelPara = 1.160344 

BW Util details:
bwutil = 0.022873 
total_CMD = 231759 
util_bw = 5301 
Wasted_Col = 43532 
Wasted_Row = 33749 
Idle = 149177 

BW Util Bottlenecks: 
RCDc_limit = 40863 
RCDWRc_limit = 7252 
WTRc_limit = 1452 
RTWc_limit = 6493 
CCDLc_limit = 597 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 1385 
RTWc_limit_alone = 6302 

Commands details: 
total_CMD = 231759 
n_nop = 217961 
Read = 4316 
Write = 0 
L2_Alloc = 0 
L2_WB = 985 
n_act = 4364 
n_pre = 4348 
n_ref = 0 
n_req = 5299 
total_req = 5301 

Dual Bus Interface Util: 
issued_total_row = 8712 
issued_total_col = 5301 
Row_Bus_Util =  0.037591 
CoL_Bus_Util = 0.022873 
Either_Row_CoL_Bus_Util = 0.059536 
Issued_on_Two_Bus_Simul_Util = 0.000928 
issued_two_Eff = 0.015582 
queue_avg = 0.026778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0267778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217601 n_act=4484 n_pre=4468 n_ref_event=0 n_req=5435 n_rd=4406 n_rd_L2_A=0 n_write=0 n_wr_bk=1029 bw_util=0.02345
n_activity=136296 dram_eff=0.03988
bk0: 304a 223343i bk1: 256a 224656i bk2: 254a 225092i bk3: 270a 224275i bk4: 266a 224848i bk5: 264a 224188i bk6: 232a 225402i bk7: 314a 223171i bk8: 300a 224227i bk9: 304a 223858i bk10: 356a 222861i bk11: 294a 224855i bk12: 266a 224437i bk13: 228a 225590i bk14: 218a 226411i bk15: 280a 224467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.174977
Row_Buffer_Locality_read = 0.188833
Row_Buffer_Locality_write = 0.115646
Bank_Level_Parallism = 1.428364
Bank_Level_Parallism_Col = 1.211115
Bank_Level_Parallism_Ready = 1.032935
write_to_read_ratio_blp_rw_average = 0.216455
GrpLevelPara = 1.154796 

BW Util details:
bwutil = 0.023451 
total_CMD = 231759 
util_bw = 5435 
Wasted_Col = 44706 
Wasted_Row = 35200 
Idle = 146418 

BW Util Bottlenecks: 
RCDc_limit = 41533 
RCDWRc_limit = 7840 
WTRc_limit = 1505 
RTWc_limit = 6581 
CCDLc_limit = 573 
rwq = 0 
CCDLc_limit_alone = 344 
WTRc_limit_alone = 1451 
RTWc_limit_alone = 6406 

Commands details: 
total_CMD = 231759 
n_nop = 217601 
Read = 4406 
Write = 0 
L2_Alloc = 0 
L2_WB = 1029 
n_act = 4484 
n_pre = 4468 
n_ref = 0 
n_req = 5435 
total_req = 5435 

Dual Bus Interface Util: 
issued_total_row = 8952 
issued_total_col = 5435 
Row_Bus_Util =  0.038626 
CoL_Bus_Util = 0.023451 
Either_Row_CoL_Bus_Util = 0.061089 
Issued_on_Two_Bus_Simul_Util = 0.000988 
issued_two_Eff = 0.016175 
queue_avg = 0.031705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0317053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217868 n_act=4419 n_pre=4403 n_ref_event=0 n_req=5312 n_rd=4310 n_rd_L2_A=0 n_write=0 n_wr_bk=1003 bw_util=0.02292
n_activity=134992 dram_eff=0.03936
bk0: 240a 225482i bk1: 214a 226164i bk2: 286a 223645i bk3: 270a 224210i bk4: 228a 225760i bk5: 238a 225570i bk6: 248a 225467i bk7: 308a 223067i bk8: 288a 224937i bk9: 288a 224409i bk10: 284a 224878i bk11: 342a 222857i bk12: 322a 222539i bk13: 230a 225762i bk14: 264a 224569i bk15: 260a 224163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.168110
Row_Buffer_Locality_read = 0.176566
Row_Buffer_Locality_write = 0.131737
Bank_Level_Parallism = 1.421899
Bank_Level_Parallism_Col = 1.210785
Bank_Level_Parallism_Ready = 1.029738
write_to_read_ratio_blp_rw_average = 0.210075
GrpLevelPara = 1.154959 

BW Util details:
bwutil = 0.022925 
total_CMD = 231759 
util_bw = 5313 
Wasted_Col = 44003 
Wasted_Row = 35062 
Idle = 147381 

BW Util Bottlenecks: 
RCDc_limit = 41255 
RCDWRc_limit = 7458 
WTRc_limit = 1392 
RTWc_limit = 6388 
CCDLc_limit = 547 
rwq = 0 
CCDLc_limit_alone = 319 
WTRc_limit_alone = 1345 
RTWc_limit_alone = 6207 

Commands details: 
total_CMD = 231759 
n_nop = 217868 
Read = 4310 
Write = 0 
L2_Alloc = 0 
L2_WB = 1003 
n_act = 4419 
n_pre = 4403 
n_ref = 0 
n_req = 5312 
total_req = 5313 

Dual Bus Interface Util: 
issued_total_row = 8822 
issued_total_col = 5313 
Row_Bus_Util =  0.038065 
CoL_Bus_Util = 0.022925 
Either_Row_CoL_Bus_Util = 0.059937 
Issued_on_Two_Bus_Simul_Util = 0.001053 
issued_two_Eff = 0.017565 
queue_avg = 0.025703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0257034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218001 n_act=4312 n_pre=4296 n_ref_event=0 n_req=5337 n_rd=4326 n_rd_L2_A=0 n_write=0 n_wr_bk=1012 bw_util=0.02303
n_activity=133730 dram_eff=0.03992
bk0: 236a 225028i bk1: 264a 225037i bk2: 256a 224876i bk3: 236a 225322i bk4: 270a 224362i bk5: 252a 225075i bk6: 324a 223548i bk7: 266a 225095i bk8: 284a 224636i bk9: 314a 223591i bk10: 336a 223764i bk11: 334a 223251i bk12: 208a 226521i bk13: 242a 225723i bk14: 252a 225056i bk15: 252a 225368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.192055
Row_Buffer_Locality_read = 0.204115
Row_Buffer_Locality_write = 0.140455
Bank_Level_Parallism = 1.413033
Bank_Level_Parallism_Col = 1.207357
Bank_Level_Parallism_Ready = 1.033908
write_to_read_ratio_blp_rw_average = 0.211715
GrpLevelPara = 1.155176 

BW Util details:
bwutil = 0.023033 
total_CMD = 231759 
util_bw = 5338 
Wasted_Col = 43094 
Wasted_Row = 34530 
Idle = 148797 

BW Util Bottlenecks: 
RCDc_limit = 40094 
RCDWRc_limit = 7480 
WTRc_limit = 1386 
RTWc_limit = 6120 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 311 
WTRc_limit_alone = 1329 
RTWc_limit_alone = 5946 

Commands details: 
total_CMD = 231759 
n_nop = 218001 
Read = 4326 
Write = 0 
L2_Alloc = 0 
L2_WB = 1012 
n_act = 4312 
n_pre = 4296 
n_ref = 0 
n_req = 5337 
total_req = 5338 

Dual Bus Interface Util: 
issued_total_row = 8608 
issued_total_col = 5338 
Row_Bus_Util =  0.037142 
CoL_Bus_Util = 0.023033 
Either_Row_CoL_Bus_Util = 0.059363 
Issued_on_Two_Bus_Simul_Util = 0.000811 
issued_two_Eff = 0.013665 
queue_avg = 0.027757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0277573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=219036 n_act=4003 n_pre=3987 n_ref_event=0 n_req=4916 n_rd=4044 n_rd_L2_A=0 n_write=0 n_wr_bk=873 bw_util=0.02122
n_activity=128484 dram_eff=0.03827
bk0: 260a 225081i bk1: 280a 224299i bk2: 240a 225389i bk3: 204a 226756i bk4: 244a 225483i bk5: 230a 225877i bk6: 262a 224830i bk7: 228a 226288i bk8: 316a 223817i bk9: 266a 224967i bk10: 312a 224322i bk11: 252a 225867i bk12: 232a 225976i bk13: 228a 225609i bk14: 230a 225922i bk15: 260a 224653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185720
Row_Buffer_Locality_read = 0.194609
Row_Buffer_Locality_write = 0.144495
Bank_Level_Parallism = 1.382489
Bank_Level_Parallism_Col = 1.196096
Bank_Level_Parallism_Ready = 1.034167
write_to_read_ratio_blp_rw_average = 0.196278
GrpLevelPara = 1.143146 

BW Util details:
bwutil = 0.021216 
total_CMD = 231759 
util_bw = 4917 
Wasted_Col = 40424 
Wasted_Row = 32724 
Idle = 153694 

BW Util Bottlenecks: 
RCDc_limit = 37965 
RCDWRc_limit = 6433 
WTRc_limit = 1319 
RTWc_limit = 5118 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 1263 
RTWc_limit_alone = 4980 

Commands details: 
total_CMD = 231759 
n_nop = 219036 
Read = 4044 
Write = 0 
L2_Alloc = 0 
L2_WB = 873 
n_act = 4003 
n_pre = 3987 
n_ref = 0 
n_req = 4916 
total_req = 4917 

Dual Bus Interface Util: 
issued_total_row = 7990 
issued_total_col = 4917 
Row_Bus_Util =  0.034475 
CoL_Bus_Util = 0.021216 
Either_Row_CoL_Bus_Util = 0.054898 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.014462 
queue_avg = 0.020888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0208881
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217087 n_act=4662 n_pre=4646 n_ref_event=0 n_req=5602 n_rd=4530 n_rd_L2_A=0 n_write=0 n_wr_bk=1072 bw_util=0.02417
n_activity=139048 dram_eff=0.04029
bk0: 286a 223711i bk1: 262a 224789i bk2: 298a 223419i bk3: 256a 224948i bk4: 302a 223061i bk5: 264a 224764i bk6: 272a 224366i bk7: 284a 224437i bk8: 330a 223118i bk9: 300a 224270i bk10: 354a 222318i bk11: 282a 225157i bk12: 282a 224081i bk13: 288a 223938i bk14: 254a 223982i bk15: 216a 225963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167797
Row_Buffer_Locality_read = 0.182781
Row_Buffer_Locality_write = 0.104478
Bank_Level_Parallism = 1.459159
Bank_Level_Parallism_Col = 1.227153
Bank_Level_Parallism_Ready = 1.037665
write_to_read_ratio_blp_rw_average = 0.221371
GrpLevelPara = 1.166180 

BW Util details:
bwutil = 0.024172 
total_CMD = 231759 
util_bw = 5602 
Wasted_Col = 45908 
Wasted_Row = 35817 
Idle = 144432 

BW Util Bottlenecks: 
RCDc_limit = 42952 
RCDWRc_limit = 8254 
WTRc_limit = 1566 
RTWc_limit = 6952 
CCDLc_limit = 624 
rwq = 0 
CCDLc_limit_alone = 363 
WTRc_limit_alone = 1507 
RTWc_limit_alone = 6750 

Commands details: 
total_CMD = 231759 
n_nop = 217087 
Read = 4530 
Write = 0 
L2_Alloc = 0 
L2_WB = 1072 
n_act = 4662 
n_pre = 4646 
n_ref = 0 
n_req = 5602 
total_req = 5602 

Dual Bus Interface Util: 
issued_total_row = 9308 
issued_total_col = 5602 
Row_Bus_Util =  0.040162 
CoL_Bus_Util = 0.024172 
Either_Row_CoL_Bus_Util = 0.063307 
Issued_on_Two_Bus_Simul_Util = 0.001027 
issued_two_Eff = 0.016221 
queue_avg = 0.031770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0317701
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218137 n_act=4326 n_pre=4310 n_ref_event=0 n_req=5205 n_rd=4246 n_rd_L2_A=0 n_write=0 n_wr_bk=959 bw_util=0.02246
n_activity=134465 dram_eff=0.03871
bk0: 242a 225410i bk1: 274a 224233i bk2: 276a 224119i bk3: 216a 226108i bk4: 266a 224182i bk5: 226a 225814i bk6: 306a 223688i bk7: 224a 226321i bk8: 238a 225662i bk9: 326a 223121i bk10: 286a 224914i bk11: 320a 223608i bk12: 234a 225509i bk13: 308a 223270i bk14: 238a 225534i bk15: 266a 224522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.168876
Row_Buffer_Locality_read = 0.180876
Row_Buffer_Locality_write = 0.115746
Bank_Level_Parallism = 1.413101
Bank_Level_Parallism_Col = 1.205976
Bank_Level_Parallism_Ready = 1.036119
write_to_read_ratio_blp_rw_average = 0.208879
GrpLevelPara = 1.151815 

BW Util details:
bwutil = 0.022459 
total_CMD = 231759 
util_bw = 5205 
Wasted_Col = 43372 
Wasted_Row = 34456 
Idle = 148726 

BW Util Bottlenecks: 
RCDc_limit = 40533 
RCDWRc_limit = 7276 
WTRc_limit = 1242 
RTWc_limit = 6158 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 1194 
RTWc_limit_alone = 5997 

Commands details: 
total_CMD = 231759 
n_nop = 218137 
Read = 4246 
Write = 0 
L2_Alloc = 0 
L2_WB = 959 
n_act = 4326 
n_pre = 4310 
n_ref = 0 
n_req = 5205 
total_req = 5205 

Dual Bus Interface Util: 
issued_total_row = 8636 
issued_total_col = 5205 
Row_Bus_Util =  0.037263 
CoL_Bus_Util = 0.022459 
Either_Row_CoL_Bus_Util = 0.058777 
Issued_on_Two_Bus_Simul_Util = 0.000945 
issued_two_Eff = 0.016077 
queue_avg = 0.025048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0250476
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218593 n_act=4122 n_pre=4106 n_ref_event=0 n_req=5116 n_rd=4184 n_rd_L2_A=0 n_write=0 n_wr_bk=933 bw_util=0.02208
n_activity=130838 dram_eff=0.03911
bk0: 238a 225673i bk1: 236a 226064i bk2: 266a 224839i bk3: 274a 224750i bk4: 272a 224130i bk5: 240a 225346i bk6: 270a 225068i bk7: 256a 224867i bk8: 262a 225102i bk9: 308a 223718i bk10: 294a 225034i bk11: 284a 225243i bk12: 228a 225964i bk13: 266a 224492i bk14: 270a 224852i bk15: 220a 226175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.194292
Row_Buffer_Locality_read = 0.208891
Row_Buffer_Locality_write = 0.128755
Bank_Level_Parallism = 1.399148
Bank_Level_Parallism_Col = 1.208455
Bank_Level_Parallism_Ready = 1.035763
write_to_read_ratio_blp_rw_average = 0.209235
GrpLevelPara = 1.151919 

BW Util details:
bwutil = 0.022079 
total_CMD = 231759 
util_bw = 5117 
Wasted_Col = 41288 
Wasted_Row = 33603 
Idle = 151751 

BW Util Bottlenecks: 
RCDc_limit = 38541 
RCDWRc_limit = 6992 
WTRc_limit = 1209 
RTWc_limit = 5700 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 1158 
RTWc_limit_alone = 5541 

Commands details: 
total_CMD = 231759 
n_nop = 218593 
Read = 4184 
Write = 0 
L2_Alloc = 0 
L2_WB = 933 
n_act = 4122 
n_pre = 4106 
n_ref = 0 
n_req = 5116 
total_req = 5117 

Dual Bus Interface Util: 
issued_total_row = 8228 
issued_total_col = 5117 
Row_Bus_Util =  0.035502 
CoL_Bus_Util = 0.022079 
Either_Row_CoL_Bus_Util = 0.056809 
Issued_on_Two_Bus_Simul_Util = 0.000772 
issued_two_Eff = 0.013596 
queue_avg = 0.022364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0223637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217953 n_act=4362 n_pre=4346 n_ref_event=0 n_req=5344 n_rd=4352 n_rd_L2_A=0 n_write=0 n_wr_bk=993 bw_util=0.02306
n_activity=134141 dram_eff=0.03985
bk0: 252a 225058i bk1: 286a 224270i bk2: 276a 224300i bk3: 246a 225348i bk4: 260a 224681i bk5: 262a 224779i bk6: 284a 224088i bk7: 252a 225188i bk8: 280a 224650i bk9: 296a 224486i bk10: 354a 222505i bk11: 284a 225326i bk12: 284a 223898i bk13: 236a 225745i bk14: 242a 225151i bk15: 258a 224885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183757
Row_Buffer_Locality_read = 0.198070
Row_Buffer_Locality_write = 0.120968
Bank_Level_Parallism = 1.417556
Bank_Level_Parallism_Col = 1.209104
Bank_Level_Parallism_Ready = 1.033489
write_to_read_ratio_blp_rw_average = 0.218792
GrpLevelPara = 1.151673 

BW Util details:
bwutil = 0.023063 
total_CMD = 231759 
util_bw = 5345 
Wasted_Col = 43941 
Wasted_Row = 34753 
Idle = 147720 

BW Util Bottlenecks: 
RCDc_limit = 40633 
RCDWRc_limit = 7494 
WTRc_limit = 1420 
RTWc_limit = 6680 
CCDLc_limit = 566 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 1360 
RTWc_limit_alone = 6484 

Commands details: 
total_CMD = 231759 
n_nop = 217953 
Read = 4352 
Write = 0 
L2_Alloc = 0 
L2_WB = 993 
n_act = 4362 
n_pre = 4346 
n_ref = 0 
n_req = 5344 
total_req = 5345 

Dual Bus Interface Util: 
issued_total_row = 8708 
issued_total_col = 5345 
Row_Bus_Util =  0.037574 
CoL_Bus_Util = 0.023063 
Either_Row_CoL_Bus_Util = 0.059571 
Issued_on_Two_Bus_Simul_Util = 0.001066 
issued_two_Eff = 0.017891 
queue_avg = 0.031395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0313947
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217651 n_act=4468 n_pre=4452 n_ref_event=0 n_req=5409 n_rd=4370 n_rd_L2_A=0 n_write=0 n_wr_bk=1040 bw_util=0.02334
n_activity=137427 dram_eff=0.03937
bk0: 256a 224777i bk1: 278a 223855i bk2: 268a 224520i bk3: 262a 224347i bk4: 292a 223578i bk5: 210a 226350i bk6: 278a 224799i bk7: 292a 223844i bk8: 274a 224763i bk9: 318a 223811i bk10: 336a 223509i bk11: 314a 224225i bk12: 268a 224324i bk13: 262a 224714i bk14: 218a 226154i bk15: 244a 224892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173969
Row_Buffer_Locality_read = 0.189703
Row_Buffer_Locality_write = 0.107796
Bank_Level_Parallism = 1.416021
Bank_Level_Parallism_Col = 1.211184
Bank_Level_Parallism_Ready = 1.036414
write_to_read_ratio_blp_rw_average = 0.223779
GrpLevelPara = 1.156391 

BW Util details:
bwutil = 0.023343 
total_CMD = 231759 
util_bw = 5410 
Wasted_Col = 44756 
Wasted_Row = 35349 
Idle = 146244 

BW Util Bottlenecks: 
RCDc_limit = 41154 
RCDWRc_limit = 7968 
WTRc_limit = 1588 
RTWc_limit = 6743 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 1534 
RTWc_limit_alone = 6547 

Commands details: 
total_CMD = 231759 
n_nop = 217651 
Read = 4370 
Write = 0 
L2_Alloc = 0 
L2_WB = 1040 
n_act = 4468 
n_pre = 4452 
n_ref = 0 
n_req = 5409 
total_req = 5410 

Dual Bus Interface Util: 
issued_total_row = 8920 
issued_total_col = 5410 
Row_Bus_Util =  0.038488 
CoL_Bus_Util = 0.023343 
Either_Row_CoL_Bus_Util = 0.060874 
Issued_on_Two_Bus_Simul_Util = 0.000958 
issued_two_Eff = 0.015736 
queue_avg = 0.024828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248275
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218125 n_act=4306 n_pre=4290 n_ref_event=0 n_req=5264 n_rd=4288 n_rd_L2_A=0 n_write=0 n_wr_bk=976 bw_util=0.02271
n_activity=133134 dram_eff=0.03954
bk0: 270a 224321i bk1: 254a 225010i bk2: 262a 224593i bk3: 296a 223653i bk4: 282a 223944i bk5: 272a 224472i bk6: 222a 226140i bk7: 270a 224976i bk8: 292a 224407i bk9: 284a 224481i bk10: 308a 224098i bk11: 302a 224901i bk12: 230a 225894i bk13: 250a 225119i bk14: 244a 225368i bk15: 250a 224473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181991
Row_Buffer_Locality_read = 0.195196
Row_Buffer_Locality_write = 0.123975
Bank_Level_Parallism = 1.421156
Bank_Level_Parallism_Col = 1.213212
Bank_Level_Parallism_Ready = 1.036474
write_to_read_ratio_blp_rw_average = 0.216269
GrpLevelPara = 1.156969 

BW Util details:
bwutil = 0.022713 
total_CMD = 231759 
util_bw = 5264 
Wasted_Col = 43045 
Wasted_Row = 34411 
Idle = 149039 

BW Util Bottlenecks: 
RCDc_limit = 40142 
RCDWRc_limit = 7329 
WTRc_limit = 1220 
RTWc_limit = 6438 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 1177 
RTWc_limit_alone = 6269 

Commands details: 
total_CMD = 231759 
n_nop = 218125 
Read = 4288 
Write = 0 
L2_Alloc = 0 
L2_WB = 976 
n_act = 4306 
n_pre = 4290 
n_ref = 0 
n_req = 5264 
total_req = 5264 

Dual Bus Interface Util: 
issued_total_row = 8596 
issued_total_col = 5264 
Row_Bus_Util =  0.037090 
CoL_Bus_Util = 0.022713 
Either_Row_CoL_Bus_Util = 0.058828 
Issued_on_Two_Bus_Simul_Util = 0.000975 
issued_two_Eff = 0.016576 
queue_avg = 0.028711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287109
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218618 n_act=4139 n_pre=4123 n_ref_event=0 n_req=5099 n_rd=4162 n_rd_L2_A=0 n_write=0 n_wr_bk=937 bw_util=0.022
n_activity=130361 dram_eff=0.03911
bk0: 228a 225872i bk1: 264a 224156i bk2: 228a 226052i bk3: 244a 225764i bk4: 274a 224228i bk5: 278a 223711i bk6: 214a 226450i bk7: 260a 225128i bk8: 304a 224504i bk9: 298a 223873i bk10: 318a 223717i bk11: 258a 226037i bk12: 242a 225739i bk13: 266a 224880i bk14: 250a 225200i bk15: 236a 225421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.188272
Row_Buffer_Locality_read = 0.201105
Row_Buffer_Locality_write = 0.131270
Bank_Level_Parallism = 1.410160
Bank_Level_Parallism_Col = 1.206127
Bank_Level_Parallism_Ready = 1.034124
write_to_read_ratio_blp_rw_average = 0.212556
GrpLevelPara = 1.150374 

BW Util details:
bwutil = 0.022001 
total_CMD = 231759 
util_bw = 5099 
Wasted_Col = 41499 
Wasted_Row = 33188 
Idle = 151973 

BW Util Bottlenecks: 
RCDc_limit = 38609 
RCDWRc_limit = 6988 
WTRc_limit = 1198 
RTWc_limit = 5823 
CCDLc_limit = 508 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 1156 
RTWc_limit_alone = 5677 

Commands details: 
total_CMD = 231759 
n_nop = 218618 
Read = 4162 
Write = 0 
L2_Alloc = 0 
L2_WB = 937 
n_act = 4139 
n_pre = 4123 
n_ref = 0 
n_req = 5099 
total_req = 5099 

Dual Bus Interface Util: 
issued_total_row = 8262 
issued_total_col = 5099 
Row_Bus_Util =  0.035649 
CoL_Bus_Util = 0.022001 
Either_Row_CoL_Bus_Util = 0.056701 
Issued_on_Two_Bus_Simul_Util = 0.000949 
issued_two_Eff = 0.016741 
queue_avg = 0.023481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0234813
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217851 n_act=4395 n_pre=4379 n_ref_event=0 n_req=5370 n_rd=4340 n_rd_L2_A=0 n_write=0 n_wr_bk=1030 bw_util=0.02317
n_activity=134363 dram_eff=0.03997
bk0: 264a 224535i bk1: 276a 224154i bk2: 260a 224496i bk3: 222a 226071i bk4: 268a 224192i bk5: 262a 224240i bk6: 254a 225502i bk7: 276a 224660i bk8: 332a 223120i bk9: 312a 223863i bk10: 306a 224224i bk11: 282a 225302i bk12: 294a 223330i bk13: 260a 224572i bk14: 260a 224563i bk15: 212a 226250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181564
Row_Buffer_Locality_read = 0.194700
Row_Buffer_Locality_write = 0.126214
Bank_Level_Parallism = 1.433895
Bank_Level_Parallism_Col = 1.219986
Bank_Level_Parallism_Ready = 1.036499
write_to_read_ratio_blp_rw_average = 0.219908
GrpLevelPara = 1.156207 

BW Util details:
bwutil = 0.023171 
total_CMD = 231759 
util_bw = 5370 
Wasted_Col = 43778 
Wasted_Row = 34847 
Idle = 147764 

BW Util Bottlenecks: 
RCDc_limit = 40633 
RCDWRc_limit = 7717 
WTRc_limit = 1500 
RTWc_limit = 6735 
CCDLc_limit = 618 
rwq = 0 
CCDLc_limit_alone = 359 
WTRc_limit_alone = 1444 
RTWc_limit_alone = 6532 

Commands details: 
total_CMD = 231759 
n_nop = 217851 
Read = 4340 
Write = 0 
L2_Alloc = 0 
L2_WB = 1030 
n_act = 4395 
n_pre = 4379 
n_ref = 0 
n_req = 5370 
total_req = 5370 

Dual Bus Interface Util: 
issued_total_row = 8774 
issued_total_col = 5370 
Row_Bus_Util =  0.037858 
CoL_Bus_Util = 0.023171 
Either_Row_CoL_Bus_Util = 0.060011 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.016969 
queue_avg = 0.029841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0298413
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218316 n_act=4231 n_pre=4215 n_ref_event=0 n_req=5196 n_rd=4240 n_rd_L2_A=0 n_write=0 n_wr_bk=958 bw_util=0.02243
n_activity=133623 dram_eff=0.0389
bk0: 260a 224902i bk1: 222a 226389i bk2: 246a 225168i bk3: 242a 225469i bk4: 250a 225516i bk5: 234a 225922i bk6: 248a 225199i bk7: 240a 225529i bk8: 324a 223415i bk9: 262a 225612i bk10: 342a 222656i bk11: 326a 224217i bk12: 270a 224472i bk13: 252a 224949i bk14: 274a 224078i bk15: 248a 225146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185720
Row_Buffer_Locality_read = 0.193868
Row_Buffer_Locality_write = 0.149582
Bank_Level_Parallism = 1.393745
Bank_Level_Parallism_Col = 1.199571
Bank_Level_Parallism_Ready = 1.030973
write_to_read_ratio_blp_rw_average = 0.206105
GrpLevelPara = 1.146393 

BW Util details:
bwutil = 0.022428 
total_CMD = 231759 
util_bw = 5198 
Wasted_Col = 42621 
Wasted_Row = 34478 
Idle = 149462 

BW Util Bottlenecks: 
RCDc_limit = 39796 
RCDWRc_limit = 6996 
WTRc_limit = 1189 
RTWc_limit = 5633 
CCDLc_limit = 533 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 1147 
RTWc_limit_alone = 5481 

Commands details: 
total_CMD = 231759 
n_nop = 218316 
Read = 4240 
Write = 0 
L2_Alloc = 0 
L2_WB = 958 
n_act = 4231 
n_pre = 4215 
n_ref = 0 
n_req = 5196 
total_req = 5198 

Dual Bus Interface Util: 
issued_total_row = 8446 
issued_total_col = 5198 
Row_Bus_Util =  0.036443 
CoL_Bus_Util = 0.022428 
Either_Row_CoL_Bus_Util = 0.058004 
Issued_on_Two_Bus_Simul_Util = 0.000867 
issued_two_Eff = 0.014952 
queue_avg = 0.025393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0253928
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218108 n_act=4318 n_pre=4302 n_ref_event=0 n_req=5257 n_rd=4276 n_rd_L2_A=0 n_write=0 n_wr_bk=982 bw_util=0.02269
n_activity=134741 dram_eff=0.03902
bk0: 258a 224461i bk1: 244a 225488i bk2: 278a 224298i bk3: 234a 225717i bk4: 240a 225435i bk5: 254a 224443i bk6: 296a 223566i bk7: 258a 225497i bk8: 276a 225068i bk9: 336a 222696i bk10: 304a 223807i bk11: 322a 224283i bk12: 284a 224085i bk13: 204a 226262i bk14: 242a 225230i bk15: 246a 225085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178619
Row_Buffer_Locality_read = 0.190599
Row_Buffer_Locality_write = 0.126402
Bank_Level_Parallism = 1.403621
Bank_Level_Parallism_Col = 1.200391
Bank_Level_Parallism_Ready = 1.037657
write_to_read_ratio_blp_rw_average = 0.215136
GrpLevelPara = 1.151555 

BW Util details:
bwutil = 0.022687 
total_CMD = 231759 
util_bw = 5258 
Wasted_Col = 43763 
Wasted_Row = 35033 
Idle = 147705 

BW Util Bottlenecks: 
RCDc_limit = 40348 
RCDWRc_limit = 7364 
WTRc_limit = 1483 
RTWc_limit = 6434 
CCDLc_limit = 514 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 1418 
RTWc_limit_alone = 6291 

Commands details: 
total_CMD = 231759 
n_nop = 218108 
Read = 4276 
Write = 0 
L2_Alloc = 0 
L2_WB = 982 
n_act = 4318 
n_pre = 4302 
n_ref = 0 
n_req = 5257 
total_req = 5258 

Dual Bus Interface Util: 
issued_total_row = 8620 
issued_total_col = 5258 
Row_Bus_Util =  0.037194 
CoL_Bus_Util = 0.022687 
Either_Row_CoL_Bus_Util = 0.058902 
Issued_on_Two_Bus_Simul_Util = 0.000979 
issued_two_Eff = 0.016629 
queue_avg = 0.028297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0282966
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218192 n_act=4275 n_pre=4259 n_ref_event=0 n_req=5259 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=959 bw_util=0.02269
n_activity=132933 dram_eff=0.03956
bk0: 282a 224158i bk1: 234a 226147i bk2: 250a 224746i bk3: 226a 226052i bk4: 294a 223426i bk5: 250a 225322i bk6: 268a 224333i bk7: 260a 225519i bk8: 306a 224296i bk9: 316a 224449i bk10: 292a 225110i bk11: 342a 223059i bk12: 258a 225226i bk13: 240a 225024i bk14: 240a 225400i bk15: 242a 224883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.187108
Row_Buffer_Locality_read = 0.201628
Row_Buffer_Locality_write = 0.122002
Bank_Level_Parallism = 1.407830
Bank_Level_Parallism_Col = 1.205020
Bank_Level_Parallism_Ready = 1.035178
write_to_read_ratio_blp_rw_average = 0.211950
GrpLevelPara = 1.150228 

BW Util details:
bwutil = 0.022692 
total_CMD = 231759 
util_bw = 5259 
Wasted_Col = 42832 
Wasted_Row = 34485 
Idle = 149183 

BW Util Bottlenecks: 
RCDc_limit = 39910 
RCDWRc_limit = 7255 
WTRc_limit = 1279 
RTWc_limit = 5820 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 344 
WTRc_limit_alone = 1228 
RTWc_limit_alone = 5660 

Commands details: 
total_CMD = 231759 
n_nop = 218192 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 959 
n_act = 4275 
n_pre = 4259 
n_ref = 0 
n_req = 5259 
total_req = 5259 

Dual Bus Interface Util: 
issued_total_row = 8534 
issued_total_col = 5259 
Row_Bus_Util =  0.036823 
CoL_Bus_Util = 0.022692 
Either_Row_CoL_Bus_Util = 0.058539 
Issued_on_Two_Bus_Simul_Util = 0.000975 
issued_two_Eff = 0.016658 
queue_avg = 0.027805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0278047
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217776 n_act=4413 n_pre=4397 n_ref_event=0 n_req=5408 n_rd=4399 n_rd_L2_A=0 n_write=0 n_wr_bk=1011 bw_util=0.02334
n_activity=136172 dram_eff=0.03973
bk0: 252a 225123i bk1: 276a 224268i bk2: 270a 224449i bk3: 220a 226455i bk4: 240a 225120i bk5: 258a 225042i bk6: 324a 222894i bk7: 262a 224858i bk8: 308a 224212i bk9: 342a 223098i bk10: 300a 224596i bk11: 329a 223345i bk12: 270a 224688i bk13: 262a 224504i bk14: 256a 224640i bk15: 230a 225991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183987
Row_Buffer_Locality_read = 0.198909
Row_Buffer_Locality_write = 0.118930
Bank_Level_Parallism = 1.415079
Bank_Level_Parallism_Col = 1.209315
Bank_Level_Parallism_Ready = 1.037893
write_to_read_ratio_blp_rw_average = 0.217834
GrpLevelPara = 1.151673 

BW Util details:
bwutil = 0.023343 
total_CMD = 231759 
util_bw = 5410 
Wasted_Col = 44390 
Wasted_Row = 35191 
Idle = 146768 

BW Util Bottlenecks: 
RCDc_limit = 41033 
RCDWRc_limit = 7618 
WTRc_limit = 1434 
RTWc_limit = 6849 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 1381 
RTWc_limit_alone = 6662 

Commands details: 
total_CMD = 231759 
n_nop = 217776 
Read = 4399 
Write = 0 
L2_Alloc = 0 
L2_WB = 1011 
n_act = 4413 
n_pre = 4397 
n_ref = 0 
n_req = 5408 
total_req = 5410 

Dual Bus Interface Util: 
issued_total_row = 8810 
issued_total_col = 5410 
Row_Bus_Util =  0.038014 
CoL_Bus_Util = 0.023343 
Either_Row_CoL_Bus_Util = 0.060334 
Issued_on_Two_Bus_Simul_Util = 0.001023 
issued_two_Eff = 0.016949 
queue_avg = 0.028128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0281284
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217729 n_act=4429 n_pre=4413 n_ref_event=0 n_req=5419 n_rd=4380 n_rd_L2_A=0 n_write=0 n_wr_bk=1041 bw_util=0.02339
n_activity=134725 dram_eff=0.04024
bk0: 226a 225694i bk1: 284a 224025i bk2: 232a 225842i bk3: 220a 225868i bk4: 276a 223985i bk5: 258a 224615i bk6: 242a 225488i bk7: 286a 223888i bk8: 290a 224283i bk9: 310a 224217i bk10: 314a 224056i bk11: 360a 222566i bk12: 258a 225091i bk13: 286a 224041i bk14: 238a 225767i bk15: 300a 223376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182691
Row_Buffer_Locality_read = 0.195662
Row_Buffer_Locality_write = 0.128008
Bank_Level_Parallism = 1.433722
Bank_Level_Parallism_Col = 1.211563
Bank_Level_Parallism_Ready = 1.039845
write_to_read_ratio_blp_rw_average = 0.221364
GrpLevelPara = 1.154664 

BW Util details:
bwutil = 0.023391 
total_CMD = 231759 
util_bw = 5421 
Wasted_Col = 44452 
Wasted_Row = 34356 
Idle = 147530 

BW Util Bottlenecks: 
RCDc_limit = 40998 
RCDWRc_limit = 7759 
WTRc_limit = 1614 
RTWc_limit = 6862 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 1551 
RTWc_limit_alone = 6667 

Commands details: 
total_CMD = 231759 
n_nop = 217729 
Read = 4380 
Write = 0 
L2_Alloc = 0 
L2_WB = 1041 
n_act = 4429 
n_pre = 4413 
n_ref = 0 
n_req = 5419 
total_req = 5421 

Dual Bus Interface Util: 
issued_total_row = 8842 
issued_total_col = 5421 
Row_Bus_Util =  0.038152 
CoL_Bus_Util = 0.023391 
Either_Row_CoL_Bus_Util = 0.060537 
Issued_on_Two_Bus_Simul_Util = 0.001005 
issued_two_Eff = 0.016607 
queue_avg = 0.027770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0277702
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218523 n_act=4165 n_pre=4149 n_ref_event=0 n_req=5108 n_rd=4154 n_rd_L2_A=0 n_write=0 n_wr_bk=954 bw_util=0.02204
n_activity=132377 dram_eff=0.03859
bk0: 204a 226572i bk1: 268a 224455i bk2: 248a 225200i bk3: 228a 225991i bk4: 252a 224800i bk5: 248a 225441i bk6: 242a 225197i bk7: 240a 225329i bk8: 276a 225060i bk9: 298a 224121i bk10: 316a 223769i bk11: 336a 223420i bk12: 236a 225730i bk13: 244a 225251i bk14: 256a 225239i bk15: 262a 224773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.184612
Row_Buffer_Locality_read = 0.197400
Row_Buffer_Locality_write = 0.128931
Bank_Level_Parallism = 1.380177
Bank_Level_Parallism_Col = 1.195892
Bank_Level_Parallism_Ready = 1.037001
write_to_read_ratio_blp_rw_average = 0.212304
GrpLevelPara = 1.145821 

BW Util details:
bwutil = 0.022040 
total_CMD = 231759 
util_bw = 5108 
Wasted_Col = 42247 
Wasted_Row = 34449 
Idle = 149955 

BW Util Bottlenecks: 
RCDc_limit = 38937 
RCDWRc_limit = 7156 
WTRc_limit = 1215 
RTWc_limit = 6038 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 255 
WTRc_limit_alone = 1175 
RTWc_limit_alone = 5869 

Commands details: 
total_CMD = 231759 
n_nop = 218523 
Read = 4154 
Write = 0 
L2_Alloc = 0 
L2_WB = 954 
n_act = 4165 
n_pre = 4149 
n_ref = 0 
n_req = 5108 
total_req = 5108 

Dual Bus Interface Util: 
issued_total_row = 8314 
issued_total_col = 5108 
Row_Bus_Util =  0.035873 
CoL_Bus_Util = 0.022040 
Either_Row_CoL_Bus_Util = 0.057111 
Issued_on_Two_Bus_Simul_Util = 0.000803 
issued_two_Eff = 0.014053 
queue_avg = 0.023637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0236366
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218142 n_act=4292 n_pre=4276 n_ref_event=0 n_req=5257 n_rd=4268 n_rd_L2_A=0 n_write=0 n_wr_bk=989 bw_util=0.02268
n_activity=133645 dram_eff=0.03934
bk0: 248a 224822i bk1: 228a 225791i bk2: 236a 225675i bk3: 214a 226164i bk4: 278a 223829i bk5: 232a 225854i bk6: 272a 224747i bk7: 270a 224376i bk8: 304a 224312i bk9: 330a 223218i bk10: 328a 223818i bk11: 304a 224713i bk12: 262a 224333i bk13: 284a 223928i bk14: 276a 224263i bk15: 202a 226467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183565
Row_Buffer_Locality_read = 0.197282
Row_Buffer_Locality_write = 0.124368
Bank_Level_Parallism = 1.408970
Bank_Level_Parallism_Col = 1.211703
Bank_Level_Parallism_Ready = 1.041088
write_to_read_ratio_blp_rw_average = 0.216271
GrpLevelPara = 1.156650 

BW Util details:
bwutil = 0.022683 
total_CMD = 231759 
util_bw = 5257 
Wasted_Col = 43105 
Wasted_Row = 34742 
Idle = 148655 

BW Util Bottlenecks: 
RCDc_limit = 39884 
RCDWRc_limit = 7450 
WTRc_limit = 1385 
RTWc_limit = 6347 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 331 
WTRc_limit_alone = 1331 
RTWc_limit_alone = 6187 

Commands details: 
total_CMD = 231759 
n_nop = 218142 
Read = 4268 
Write = 0 
L2_Alloc = 0 
L2_WB = 989 
n_act = 4292 
n_pre = 4276 
n_ref = 0 
n_req = 5257 
total_req = 5257 

Dual Bus Interface Util: 
issued_total_row = 8568 
issued_total_col = 5257 
Row_Bus_Util =  0.036969 
CoL_Bus_Util = 0.022683 
Either_Row_CoL_Bus_Util = 0.058755 
Issued_on_Two_Bus_Simul_Util = 0.000897 
issued_two_Eff = 0.015275 
queue_avg = 0.028124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.028124
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218329 n_act=4212 n_pre=4196 n_ref_event=0 n_req=5207 n_rd=4240 n_rd_L2_A=0 n_write=0 n_wr_bk=967 bw_util=0.02247
n_activity=131805 dram_eff=0.03951
bk0: 254a 225498i bk1: 272a 224670i bk2: 208a 226468i bk3: 246a 225250i bk4: 258a 225077i bk5: 274a 224605i bk6: 274a 224471i bk7: 258a 225214i bk8: 292a 223999i bk9: 260a 226149i bk10: 310a 224353i bk11: 302a 224106i bk12: 228a 225547i bk13: 252a 224643i bk14: 282a 223943i bk15: 270a 224702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.191089
Row_Buffer_Locality_read = 0.201179
Row_Buffer_Locality_write = 0.146846
Bank_Level_Parallism = 1.408671
Bank_Level_Parallism_Col = 1.213151
Bank_Level_Parallism_Ready = 1.037258
write_to_read_ratio_blp_rw_average = 0.211506
GrpLevelPara = 1.153070 

BW Util details:
bwutil = 0.022467 
total_CMD = 231759 
util_bw = 5207 
Wasted_Col = 42144 
Wasted_Row = 34042 
Idle = 150366 

BW Util Bottlenecks: 
RCDc_limit = 39409 
RCDWRc_limit = 7082 
WTRc_limit = 1460 
RTWc_limit = 6046 
CCDLc_limit = 564 
rwq = 0 
CCDLc_limit_alone = 330 
WTRc_limit_alone = 1402 
RTWc_limit_alone = 5870 

Commands details: 
total_CMD = 231759 
n_nop = 218329 
Read = 4240 
Write = 0 
L2_Alloc = 0 
L2_WB = 967 
n_act = 4212 
n_pre = 4196 
n_ref = 0 
n_req = 5207 
total_req = 5207 

Dual Bus Interface Util: 
issued_total_row = 8408 
issued_total_col = 5207 
Row_Bus_Util =  0.036279 
CoL_Bus_Util = 0.022467 
Either_Row_CoL_Bus_Util = 0.057948 
Issued_on_Two_Bus_Simul_Util = 0.000798 
issued_two_Eff = 0.013775 
queue_avg = 0.026273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.026273
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217744 n_act=4421 n_pre=4405 n_ref_event=0 n_req=5391 n_rd=4360 n_rd_L2_A=0 n_write=0 n_wr_bk=1031 bw_util=0.02326
n_activity=136002 dram_eff=0.03964
bk0: 204a 226459i bk1: 264a 224199i bk2: 270a 224791i bk3: 282a 224251i bk4: 266a 224753i bk5: 244a 224519i bk6: 296a 223473i bk7: 302a 223707i bk8: 298a 224567i bk9: 288a 224211i bk10: 312a 224083i bk11: 320a 224151i bk12: 236a 225364i bk13: 238a 225719i bk14: 260a 224666i bk15: 280a 224201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179930
Row_Buffer_Locality_read = 0.192431
Row_Buffer_Locality_write = 0.127061
Bank_Level_Parallism = 1.412348
Bank_Level_Parallism_Col = 1.206940
Bank_Level_Parallism_Ready = 1.037841
write_to_read_ratio_blp_rw_average = 0.220654
GrpLevelPara = 1.148793 

BW Util details:
bwutil = 0.023261 
total_CMD = 231759 
util_bw = 5391 
Wasted_Col = 44526 
Wasted_Row = 35346 
Idle = 146496 

BW Util Bottlenecks: 
RCDc_limit = 41038 
RCDWRc_limit = 7751 
WTRc_limit = 1489 
RTWc_limit = 6516 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 313 
WTRc_limit_alone = 1423 
RTWc_limit_alone = 6336 

Commands details: 
total_CMD = 231759 
n_nop = 217744 
Read = 4360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1031 
n_act = 4421 
n_pre = 4405 
n_ref = 0 
n_req = 5391 
total_req = 5391 

Dual Bus Interface Util: 
issued_total_row = 8826 
issued_total_col = 5391 
Row_Bus_Util =  0.038083 
CoL_Bus_Util = 0.023261 
Either_Row_CoL_Bus_Util = 0.060472 
Issued_on_Two_Bus_Simul_Util = 0.000872 
issued_two_Eff = 0.014413 
queue_avg = 0.026877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0268771
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217570 n_act=4486 n_pre=4470 n_ref_event=0 n_req=5465 n_rd=4438 n_rd_L2_A=0 n_write=0 n_wr_bk=1029 bw_util=0.02359
n_activity=137001 dram_eff=0.0399
bk0: 242a 225610i bk1: 240a 225807i bk2: 248a 225328i bk3: 272a 224465i bk4: 304a 223794i bk5: 294a 223257i bk6: 280a 224476i bk7: 314a 223321i bk8: 336a 223029i bk9: 300a 224049i bk10: 306a 224022i bk11: 296a 224929i bk12: 280a 223862i bk13: 242a 224850i bk14: 238a 225338i bk15: 246a 224869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179140
Row_Buffer_Locality_read = 0.193105
Row_Buffer_Locality_write = 0.118793
Bank_Level_Parallism = 1.425351
Bank_Level_Parallism_Col = 1.214311
Bank_Level_Parallism_Ready = 1.036217
write_to_read_ratio_blp_rw_average = 0.215327
GrpLevelPara = 1.156220 

BW Util details:
bwutil = 0.023589 
total_CMD = 231759 
util_bw = 5467 
Wasted_Col = 44717 
Wasted_Row = 35832 
Idle = 145743 

BW Util Bottlenecks: 
RCDc_limit = 41643 
RCDWRc_limit = 7758 
WTRc_limit = 1498 
RTWc_limit = 6643 
CCDLc_limit = 556 
rwq = 0 
CCDLc_limit_alone = 313 
WTRc_limit_alone = 1438 
RTWc_limit_alone = 6460 

Commands details: 
total_CMD = 231759 
n_nop = 217570 
Read = 4438 
Write = 0 
L2_Alloc = 0 
L2_WB = 1029 
n_act = 4486 
n_pre = 4470 
n_ref = 0 
n_req = 5465 
total_req = 5467 

Dual Bus Interface Util: 
issued_total_row = 8956 
issued_total_col = 5467 
Row_Bus_Util =  0.038644 
CoL_Bus_Util = 0.023589 
Either_Row_CoL_Bus_Util = 0.061223 
Issued_on_Two_Bus_Simul_Util = 0.001010 
issued_two_Eff = 0.016492 
queue_avg = 0.030221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.030221
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217927 n_act=4378 n_pre=4362 n_ref_event=0 n_req=5330 n_rd=4333 n_rd_L2_A=0 n_write=0 n_wr_bk=997 bw_util=0.023
n_activity=134051 dram_eff=0.03976
bk0: 244a 225351i bk1: 274a 224259i bk2: 224a 225789i bk3: 282a 223633i bk4: 260a 224506i bk5: 244a 225540i bk6: 288a 224555i bk7: 274a 224999i bk8: 264a 225057i bk9: 255a 225539i bk10: 336a 223460i bk11: 316a 224784i bk12: 304a 222855i bk13: 248a 225024i bk14: 264a 224225i bk15: 256a 224887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178612
Row_Buffer_Locality_read = 0.188322
Row_Buffer_Locality_write = 0.136409
Bank_Level_Parallism = 1.418638
Bank_Level_Parallism_Col = 1.206530
Bank_Level_Parallism_Ready = 1.033771
write_to_read_ratio_blp_rw_average = 0.211927
GrpLevelPara = 1.152792 

BW Util details:
bwutil = 0.022998 
total_CMD = 231759 
util_bw = 5330 
Wasted_Col = 43904 
Wasted_Row = 34657 
Idle = 147868 

BW Util Bottlenecks: 
RCDc_limit = 40948 
RCDWRc_limit = 7392 
WTRc_limit = 1510 
RTWc_limit = 6251 
CCDLc_limit = 533 
rwq = 0 
CCDLc_limit_alone = 326 
WTRc_limit_alone = 1460 
RTWc_limit_alone = 6094 

Commands details: 
total_CMD = 231759 
n_nop = 217927 
Read = 4333 
Write = 0 
L2_Alloc = 0 
L2_WB = 997 
n_act = 4378 
n_pre = 4362 
n_ref = 0 
n_req = 5330 
total_req = 5330 

Dual Bus Interface Util: 
issued_total_row = 8740 
issued_total_col = 5330 
Row_Bus_Util =  0.037712 
CoL_Bus_Util = 0.022998 
Either_Row_CoL_Bus_Util = 0.059683 
Issued_on_Two_Bus_Simul_Util = 0.001027 
issued_two_Eff = 0.017206 
queue_avg = 0.027287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027287
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=218410 n_act=4196 n_pre=4180 n_ref_event=0 n_req=5159 n_rd=4198 n_rd_L2_A=0 n_write=0 n_wr_bk=962 bw_util=0.02226
n_activity=132741 dram_eff=0.03887
bk0: 266a 224548i bk1: 286a 223828i bk2: 256a 224673i bk3: 246a 225456i bk4: 216a 226099i bk5: 244a 225623i bk6: 236a 225732i bk7: 254a 225357i bk8: 268a 225249i bk9: 288a 224611i bk10: 276a 225446i bk11: 298a 223748i bk12: 236a 225463i bk13: 268a 224868i bk14: 286a 224262i bk15: 274a 224377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.186664
Row_Buffer_Locality_read = 0.197237
Row_Buffer_Locality_write = 0.140479
Bank_Level_Parallism = 1.397702
Bank_Level_Parallism_Col = 1.199546
Bank_Level_Parallism_Ready = 1.027132
write_to_read_ratio_blp_rw_average = 0.215026
GrpLevelPara = 1.147363 

BW Util details:
bwutil = 0.022265 
total_CMD = 231759 
util_bw = 5160 
Wasted_Col = 42309 
Wasted_Row = 34067 
Idle = 150223 

BW Util Bottlenecks: 
RCDc_limit = 39225 
RCDWRc_limit = 7093 
WTRc_limit = 1281 
RTWc_limit = 5801 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 1236 
RTWc_limit_alone = 5638 

Commands details: 
total_CMD = 231759 
n_nop = 218410 
Read = 4198 
Write = 0 
L2_Alloc = 0 
L2_WB = 962 
n_act = 4196 
n_pre = 4180 
n_ref = 0 
n_req = 5159 
total_req = 5160 

Dual Bus Interface Util: 
issued_total_row = 8376 
issued_total_col = 5160 
Row_Bus_Util =  0.036141 
CoL_Bus_Util = 0.022265 
Either_Row_CoL_Bus_Util = 0.057599 
Issued_on_Two_Bus_Simul_Util = 0.000807 
issued_two_Eff = 0.014009 
queue_avg = 0.023801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0238006
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217836 n_act=4417 n_pre=4401 n_ref_event=0 n_req=5349 n_rd=4336 n_rd_L2_A=0 n_write=0 n_wr_bk=1013 bw_util=0.02308
n_activity=134683 dram_eff=0.03972
bk0: 238a 225584i bk1: 240a 225745i bk2: 248a 224837i bk3: 272a 224279i bk4: 256a 224975i bk5: 258a 225049i bk6: 296a 223579i bk7: 270a 224817i bk8: 300a 224222i bk9: 246a 225662i bk10: 340a 222899i bk11: 358a 222822i bk12: 292a 223365i bk13: 246a 224827i bk14: 224a 225828i bk15: 252a 224727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.174238
Row_Buffer_Locality_read = 0.188653
Row_Buffer_Locality_write = 0.112537
Bank_Level_Parallism = 1.428846
Bank_Level_Parallism_Col = 1.216280
Bank_Level_Parallism_Ready = 1.037951
write_to_read_ratio_blp_rw_average = 0.221376
GrpLevelPara = 1.158831 

BW Util details:
bwutil = 0.023080 
total_CMD = 231759 
util_bw = 5349 
Wasted_Col = 44068 
Wasted_Row = 34760 
Idle = 147582 

BW Util Bottlenecks: 
RCDc_limit = 40859 
RCDWRc_limit = 7700 
WTRc_limit = 1389 
RTWc_limit = 6720 
CCDLc_limit = 577 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 1336 
RTWc_limit_alone = 6554 

Commands details: 
total_CMD = 231759 
n_nop = 217836 
Read = 4336 
Write = 0 
L2_Alloc = 0 
L2_WB = 1013 
n_act = 4417 
n_pre = 4401 
n_ref = 0 
n_req = 5349 
total_req = 5349 

Dual Bus Interface Util: 
issued_total_row = 8818 
issued_total_col = 5349 
Row_Bus_Util =  0.038048 
CoL_Bus_Util = 0.023080 
Either_Row_CoL_Bus_Util = 0.060075 
Issued_on_Two_Bus_Simul_Util = 0.001053 
issued_two_Eff = 0.017525 
queue_avg = 0.029216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0292157
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217955 n_act=4345 n_pre=4329 n_ref_event=0 n_req=5347 n_rd=4334 n_rd_L2_A=0 n_write=0 n_wr_bk=1014 bw_util=0.02308
n_activity=134669 dram_eff=0.03971
bk0: 224a 225520i bk1: 282a 223953i bk2: 258a 224977i bk3: 248a 225185i bk4: 258a 225025i bk5: 236a 225313i bk6: 246a 225420i bk7: 332a 222754i bk8: 274a 224998i bk9: 314a 223763i bk10: 284a 225588i bk11: 318a 223989i bk12: 258a 224939i bk13: 266a 224500i bk14: 254a 224591i bk15: 282a 224101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.187395
Row_Buffer_Locality_read = 0.198662
Row_Buffer_Locality_write = 0.139191
Bank_Level_Parallism = 1.418996
Bank_Level_Parallism_Col = 1.212775
Bank_Level_Parallism_Ready = 1.034592
write_to_read_ratio_blp_rw_average = 0.215970
GrpLevelPara = 1.153762 

BW Util details:
bwutil = 0.023076 
total_CMD = 231759 
util_bw = 5348 
Wasted_Col = 43360 
Wasted_Row = 35066 
Idle = 147985 

BW Util Bottlenecks: 
RCDc_limit = 40405 
RCDWRc_limit = 7496 
WTRc_limit = 1348 
RTWc_limit = 6015 
CCDLc_limit = 557 
rwq = 0 
CCDLc_limit_alone = 330 
WTRc_limit_alone = 1290 
RTWc_limit_alone = 5846 

Commands details: 
total_CMD = 231759 
n_nop = 217955 
Read = 4334 
Write = 0 
L2_Alloc = 0 
L2_WB = 1014 
n_act = 4345 
n_pre = 4329 
n_ref = 0 
n_req = 5347 
total_req = 5348 

Dual Bus Interface Util: 
issued_total_row = 8674 
issued_total_col = 5348 
Row_Bus_Util =  0.037427 
CoL_Bus_Util = 0.023076 
Either_Row_CoL_Bus_Util = 0.059562 
Issued_on_Two_Bus_Simul_Util = 0.000941 
issued_two_Eff = 0.015793 
queue_avg = 0.031636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0316363
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217955 n_act=4359 n_pre=4343 n_ref_event=0 n_req=5303 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=1004 bw_util=0.02289
n_activity=135595 dram_eff=0.03912
bk0: 284a 223686i bk1: 256a 224583i bk2: 216a 226435i bk3: 288a 223673i bk4: 280a 223694i bk5: 238a 225518i bk6: 294a 223514i bk7: 270a 225113i bk8: 308a 224416i bk9: 278a 224814i bk10: 334a 222956i bk11: 300a 224816i bk12: 204a 226499i bk13: 234a 225536i bk14: 268a 224327i bk15: 248a 225013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178012
Row_Buffer_Locality_read = 0.184186
Row_Buffer_Locality_write = 0.151545
Bank_Level_Parallism = 1.412390
Bank_Level_Parallism_Col = 1.207096
Bank_Level_Parallism_Ready = 1.034879
write_to_read_ratio_blp_rw_average = 0.210935
GrpLevelPara = 1.149812 

BW Util details:
bwutil = 0.022886 
total_CMD = 231759 
util_bw = 5304 
Wasted_Col = 43650 
Wasted_Row = 35197 
Idle = 147608 

BW Util Bottlenecks: 
RCDc_limit = 40819 
RCDWRc_limit = 7330 
WTRc_limit = 1427 
RTWc_limit = 5799 
CCDLc_limit = 564 
rwq = 0 
CCDLc_limit_alone = 343 
WTRc_limit_alone = 1374 
RTWc_limit_alone = 5631 

Commands details: 
total_CMD = 231759 
n_nop = 217955 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 1004 
n_act = 4359 
n_pre = 4343 
n_ref = 0 
n_req = 5303 
total_req = 5304 

Dual Bus Interface Util: 
issued_total_row = 8702 
issued_total_col = 5304 
Row_Bus_Util =  0.037548 
CoL_Bus_Util = 0.022886 
Either_Row_CoL_Bus_Util = 0.059562 
Issued_on_Two_Bus_Simul_Util = 0.000872 
issued_two_Eff = 0.014633 
queue_avg = 0.029207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0292071
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217550 n_act=4481 n_pre=4465 n_ref_event=0 n_req=5491 n_rd=4448 n_rd_L2_A=0 n_write=0 n_wr_bk=1044 bw_util=0.0237
n_activity=136408 dram_eff=0.04026
bk0: 244a 225578i bk1: 240a 225293i bk2: 238a 225658i bk3: 250a 224531i bk4: 292a 223460i bk5: 232a 225733i bk6: 266a 224410i bk7: 250a 225514i bk8: 286a 225174i bk9: 296a 224542i bk10: 348a 222309i bk11: 322a 224508i bk12: 302a 223380i bk13: 280a 224267i bk14: 278a 224393i bk15: 324a 222535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183937
Row_Buffer_Locality_read = 0.199865
Row_Buffer_Locality_write = 0.116012
Bank_Level_Parallism = 1.435746
Bank_Level_Parallism_Col = 1.224481
Bank_Level_Parallism_Ready = 1.041151
write_to_read_ratio_blp_rw_average = 0.223785
GrpLevelPara = 1.167436 

BW Util details:
bwutil = 0.023697 
total_CMD = 231759 
util_bw = 5492 
Wasted_Col = 44594 
Wasted_Row = 35131 
Idle = 146542 

BW Util Bottlenecks: 
RCDc_limit = 41374 
RCDWRc_limit = 7909 
WTRc_limit = 1455 
RTWc_limit = 7030 
CCDLc_limit = 579 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 1405 
RTWc_limit_alone = 6848 

Commands details: 
total_CMD = 231759 
n_nop = 217550 
Read = 4448 
Write = 0 
L2_Alloc = 0 
L2_WB = 1044 
n_act = 4481 
n_pre = 4465 
n_ref = 0 
n_req = 5491 
total_req = 5492 

Dual Bus Interface Util: 
issued_total_row = 8946 
issued_total_col = 5492 
Row_Bus_Util =  0.038600 
CoL_Bus_Util = 0.023697 
Either_Row_CoL_Bus_Util = 0.061309 
Issued_on_Two_Bus_Simul_Util = 0.000988 
issued_two_Eff = 0.016117 
queue_avg = 0.029250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0292502
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217749 n_act=4430 n_pre=4414 n_ref_event=0 n_req=5376 n_rd=4346 n_rd_L2_A=0 n_write=0 n_wr_bk=1030 bw_util=0.0232
n_activity=136802 dram_eff=0.0393
bk0: 304a 223205i bk1: 248a 224937i bk2: 274a 224282i bk3: 222a 225788i bk4: 240a 225626i bk5: 280a 224112i bk6: 278a 224466i bk7: 264a 225013i bk8: 294a 224090i bk9: 290a 224638i bk10: 314a 223882i bk11: 306a 224625i bk12: 248a 224966i bk13: 276a 223996i bk14: 250a 225072i bk15: 258a 224752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175967
Row_Buffer_Locality_read = 0.186838
Row_Buffer_Locality_write = 0.130097
Bank_Level_Parallism = 1.402032
Bank_Level_Parallism_Col = 1.199936
Bank_Level_Parallism_Ready = 1.032738
write_to_read_ratio_blp_rw_average = 0.215359
GrpLevelPara = 1.147478 

BW Util details:
bwutil = 0.023197 
total_CMD = 231759 
util_bw = 5376 
Wasted_Col = 44530 
Wasted_Row = 35734 
Idle = 146119 

BW Util Bottlenecks: 
RCDc_limit = 41178 
RCDWRc_limit = 7708 
WTRc_limit = 1324 
RTWc_limit = 6160 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 1278 
RTWc_limit_alone = 6011 

Commands details: 
total_CMD = 231759 
n_nop = 217749 
Read = 4346 
Write = 0 
L2_Alloc = 0 
L2_WB = 1030 
n_act = 4430 
n_pre = 4414 
n_ref = 0 
n_req = 5376 
total_req = 5376 

Dual Bus Interface Util: 
issued_total_row = 8844 
issued_total_col = 5376 
Row_Bus_Util =  0.038160 
CoL_Bus_Util = 0.023197 
Either_Row_CoL_Bus_Util = 0.060451 
Issued_on_Two_Bus_Simul_Util = 0.000906 
issued_two_Eff = 0.014989 
queue_avg = 0.026148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0261479
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=216895 n_act=4751 n_pre=4735 n_ref_event=0 n_req=5633 n_rd=4517 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.02431
n_activity=139517 dram_eff=0.04038
bk0: 252a 224988i bk1: 257a 224480i bk2: 312a 222503i bk3: 262a 224327i bk4: 250a 224776i bk5: 282a 223706i bk6: 262a 224751i bk7: 308a 222772i bk8: 300a 223382i bk9: 270a 224663i bk10: 340a 223256i bk11: 332a 223090i bk12: 282a 223877i bk13: 304a 222782i bk14: 260a 224710i bk15: 244a 225243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.156577
Row_Buffer_Locality_read = 0.168475
Row_Buffer_Locality_write = 0.108423
Bank_Level_Parallism = 1.463762
Bank_Level_Parallism_Col = 1.236086
Bank_Level_Parallism_Ready = 1.042784
write_to_read_ratio_blp_rw_average = 0.227972
GrpLevelPara = 1.172332 

BW Util details:
bwutil = 0.024305 
total_CMD = 231759 
util_bw = 5633 
Wasted_Col = 46969 
Wasted_Row = 36532 
Idle = 142625 

BW Util Bottlenecks: 
RCDc_limit = 43650 
RCDWRc_limit = 8518 
WTRc_limit = 1597 
RTWc_limit = 7555 
CCDLc_limit = 632 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 1539 
RTWc_limit_alone = 7353 

Commands details: 
total_CMD = 231759 
n_nop = 216895 
Read = 4517 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 4751 
n_pre = 4735 
n_ref = 0 
n_req = 5633 
total_req = 5633 

Dual Bus Interface Util: 
issued_total_row = 9486 
issued_total_col = 5633 
Row_Bus_Util =  0.040930 
CoL_Bus_Util = 0.024305 
Either_Row_CoL_Bus_Util = 0.064136 
Issued_on_Two_Bus_Simul_Util = 0.001100 
issued_two_Eff = 0.017156 
queue_avg = 0.032409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0324087
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=231759 n_nop=217785 n_act=4427 n_pre=4411 n_ref_event=0 n_req=5373 n_rd=4352 n_rd_L2_A=0 n_write=0 n_wr_bk=1022 bw_util=0.02319
n_activity=135612 dram_eff=0.03963
bk0: 256a 224492i bk1: 262a 224524i bk2: 272a 224592i bk3: 262a 224933i bk4: 262a 224917i bk5: 242a 225465i bk6: 270a 224768i bk7: 276a 224453i bk8: 334a 223360i bk9: 290a 224356i bk10: 322a 223790i bk11: 312a 224263i bk12: 272a 224396i bk13: 260a 224521i bk14: 230a 225447i bk15: 230a 225400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176066
Row_Buffer_Locality_read = 0.191636
Row_Buffer_Locality_write = 0.109696
Bank_Level_Parallism = 1.424276
Bank_Level_Parallism_Col = 1.215484
Bank_Level_Parallism_Ready = 1.037774
write_to_read_ratio_blp_rw_average = 0.222833
GrpLevelPara = 1.158206 

BW Util details:
bwutil = 0.023188 
total_CMD = 231759 
util_bw = 5374 
Wasted_Col = 44052 
Wasted_Row = 34715 
Idle = 147618 

BW Util Bottlenecks: 
RCDc_limit = 40893 
RCDWRc_limit = 7843 
WTRc_limit = 1413 
RTWc_limit = 6376 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 1356 
RTWc_limit_alone = 6207 

Commands details: 
total_CMD = 231759 
n_nop = 217785 
Read = 4352 
Write = 0 
L2_Alloc = 0 
L2_WB = 1022 
n_act = 4427 
n_pre = 4411 
n_ref = 0 
n_req = 5373 
total_req = 5374 

Dual Bus Interface Util: 
issued_total_row = 8838 
issued_total_col = 5374 
Row_Bus_Util =  0.038134 
CoL_Bus_Util = 0.023188 
Either_Row_CoL_Bus_Util = 0.060295 
Issued_on_Two_Bus_Simul_Util = 0.001027 
issued_two_Eff = 0.017032 
queue_avg = 0.024642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024642

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8018, Miss = 2148, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8099, Miss = 2168, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8174, Miss = 2196, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8233, Miss = 2210, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8036, Miss = 2160, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8056, Miss = 2150, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7979, Miss = 2166, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8074, Miss = 2160, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7930, Miss = 2096, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7517, Miss = 1948, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8666, Miss = 2378, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8045, Miss = 2152, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7852, Miss = 2086, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8069, Miss = 2160, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7989, Miss = 2100, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7901, Miss = 2084, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8327, Miss = 2232, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7985, Miss = 2120, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8128, Miss = 2190, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8153, Miss = 2180, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8007, Miss = 2110, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8130, Miss = 2178, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7815, Miss = 2058, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7933, Miss = 2104, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 8251, Miss = 2238, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 7882, Miss = 2102, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 8194, Miss = 2214, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7681, Miss = 2026, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8097, Miss = 2178, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7896, Miss = 2098, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8152, Miss = 2190, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7974, Miss = 2110, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 8159, Miss = 2220, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 8126, Miss = 2179, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7850, Miss = 2076, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 8478, Miss = 2304, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7686, Miss = 2030, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7958, Miss = 2124, Miss_rate = 0.267, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[38]: Access = 8081, Miss = 2204, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7807, Miss = 2064, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7940, Miss = 2106, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 8003, Miss = 2134, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 8087, Miss = 2142, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 8193, Miss = 2218, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 8192, Miss = 2234, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 8168, Miss = 2204, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 8188, Miss = 2184, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7996, Miss = 2149, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 7743, Miss = 2040, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 8105, Miss = 2158, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 8049, Miss = 2194, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7983, Miss = 2142, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 7790, Miss = 2056, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 8348, Miss = 2278, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 8107, Miss = 2188, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 7960, Miss = 2112, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 8225, Miss = 2254, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 8141, Miss = 2194, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 8176, Miss = 2202, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 8006, Miss = 2144, Miss_rate = 0.268, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[60]: Access = 8320, Miss = 2258, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 8359, Miss = 2259, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8271, Miss = 2218, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 8015, Miss = 2134, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 515753
L2_total_cache_misses = 138093
L2_total_cache_miss_rate = 0.2678
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 246584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71025
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1565481
icnt_total_pkts_simt_to_mem=1565481
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1565481
Req_Network_cycles = 308649
Req_Network_injected_packets_per_cycle =       5.0720 
Req_Network_conflicts_per_cycle =       0.0924
Req_Network_conflicts_per_cycle_util =       0.0952
Req_Bank_Level_Parallism =       5.2260
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0487
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0793

Reply_Network_injected_packets_num = 1565481
Reply_Network_cycles = 308649
Reply_Network_injected_packets_per_cycle =        5.0720
Reply_Network_conflicts_per_cycle =       39.5820
Reply_Network_conflicts_per_cycle_util =      40.6446
Reply_Bank_Level_Parallism =       5.2082
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.2841
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0634
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 11 sec (551 sec)
gpgpu_simulation_rate = 30422 (inst/sec)
gpgpu_simulation_rate = 560 (cycle/sec)
gpgpu_silicon_slowdown = 2021428x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 490551857 us


gen_hists: 1 laps, 490551857.000000 us/lap, 61318982.125000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
