{"index": 434, "svad": "This property verifies that the bus_wait_state signal is assigned to 0 exactly one clock cycle after the async_rst_b signal is deasserted. The assertion triggers on every positive edge of the wb_clk_i clock signal. When async_rst_b transitions from 1 to 0, the property requires that on the next clock cycle, bus_wait_state must equal 0. The assertion is disabled when async_rst_b is asserted (equal to 1), meaning it does not check during reset conditions.", "reference_sva": "property p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: assert property (p_bus_wait_state_assignment) else $error(\"Assertion failed: bus_wait_state is not 0 one cycle after async_rst_b is deasserted\");", "generated_sva": "property p_bus_wait_state_rst_check;\n  @(posedge wb_clk_i) disable iff (async_rst_b)\n  $fell(async_rst_b) |=> (bus_wait_state == 0);\nendproperty\n\nassert property (p_bus_wait_state_rst_check);", "relationship": "reference_implies_generated", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_bus_wait_state_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `bus_wait_state`\n\n* **Clocks & Resets:**\n    * Primary Clock: `wb_clk_i` (posedge)\n    * Reset Signal: `async_rst_b` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `async_rst_b == 0`\n    * Response condition: `##1 bus_wait_state == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `async_rst_b == 0`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 bus_wait_state == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (async_rst_b == 1)`\n    * Property is disabled when reset `async_rst_b` is active high\n\n* **Assertion Structure:**\n    * `@(posedge wb_clk_i) async_rst_b == 0 |-> ##1 bus_wait_state == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_bus_wait_state_assignment;\n    @(posedge wb_clk_i) disable iff (async_rst_b == 1)\n        async_rst_b == 0 |-> ##1 bus_wait_state == 0;\nendproperty\nassert_p_bus_wait_state_assignment: assert property (p_bus_wait_state_assignment) else $error(\"Assertion failed: bus_wait_state is not 0 one cycle after async_rst_b is deasserted\");\n```\n\n**Summary:**\nProperty `p_bus_wait_state_assignment` uses overlapping implication synchronized to `wb_clk_i`.", "error_message": null, "generation_time": 41.22445750236511, "verification_time": 0.021338701248168945, "from_cache": false}