Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/sebastian/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_SIM_behav xil_defaultlib.RISC_V_SIM xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg2_data_in' [/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/RISC_V_FINAL.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg2_data_out' [/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/RISC_V_FINAL.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/EX.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V_FINAL
Compiling module xil_defaultlib.RISC_V_SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_SIM_behav
