Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Nov 16 21:02:29 2018
| Host         : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.312        0.000                      0                  280        0.139        0.000                      0                  280        3.000        0.000                       0                   706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 4.545}        9.091           110.000         
  w_clkfbout_clk_wiz_gen  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         1.312        0.000                      0                  280        0.139        0.000                      0                  280        4.045        0.000                       0                   702  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[125]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 1.495ns (19.799%)  route 6.056ns (80.201%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[125]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[125]_rep__0/Q
                         net (fo=122, unplaced)       1.070    -0.060    m3/r_i2_reg[125]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.235 r  m3/x[11]_i_492/O
                         net (fo=1, unplaced)         1.111     1.346    m3/x[11]_i_492_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.470 r  m3/x[11]_i_278/O
                         net (fo=1, unplaced)         1.111     2.581    m3/x[11]_i_278_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.705 r  m3/x[11]_i_142/O
                         net (fo=1, unplaced)         0.964     3.669    m3/x[11]_i_142_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.793 r  m3/x[11]_i_56/O
                         net (fo=1, unplaced)         0.449     4.242    m3/x[11]_i_56_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.366 r  m3/x[11]_i_14/O
                         net (fo=1, unplaced)         0.449     4.815    m3/x[11]_i_14_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.939 r  m3/x[11]_i_3/O
                         net (fo=1, unplaced)         0.902     5.841    m3/x[11]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.965 r  m3/x[11]_i_1/O
                         net (fo=1, unplaced)         0.000     5.965    u/D[4]
                         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 1.495ns (20.477%)  route 5.806ns (79.523%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i1_reg[32]/Q
                         net (fo=128, unplaced)       0.912    -0.218    m3/r_i1[32]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.077 r  m3/x[13]_i_556/O
                         net (fo=1, unplaced)         0.902     0.979    m3/x[13]_i_556_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.103 r  m3/x[13]_i_349/O
                         net (fo=1, unplaced)         1.111     2.214    m3/x[13]_i_349_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.338 r  m3/x[13]_i_171/O
                         net (fo=1, unplaced)         1.111     3.449    m3/x[13]_i_171_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.573 r  m3/x[13]_i_83/O
                         net (fo=1, unplaced)         0.419     3.992    m3/Z298_in[98]
                         LUT6 (Prop_lut6_I2_O)        0.124     4.116 r  m3/x[13]_i_21/O
                         net (fo=1, unplaced)         0.902     5.018    m3/tag[29]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.142 r  m3/x[13]_i_5/O
                         net (fo=1, unplaced)         0.449     5.591    m3/x[13]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.715 r  m3/x[13]_i_1/O
                         net (fo=1, unplaced)         0.000     5.715    u/D[2]
                         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[98]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.495ns (20.851%)  route 5.675ns (79.149%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[98]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[98]_rep/Q
                         net (fo=79, unplaced)        0.835    -0.295    m3/r_i2_reg[98]_rep_n_0
                         LUT4 (Prop_lut4_I1_O)        0.295     0.000 r  m3/x[0]_i_33/O
                         net (fo=78, unplaced)        0.995     0.995    m3/x[0]_i_33_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     1.119 r  m3/x[12]_i_362/O
                         net (fo=1, unplaced)         0.964     2.083    m3/x[12]_i_362_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  m3/x[12]_i_180/O
                         net (fo=1, unplaced)         1.111     3.318    m3/x[12]_i_180_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.442 r  m3/x[12]_i_82/O
                         net (fo=1, unplaced)         0.902     4.344    m3/Z298_in[99]
                         LUT6 (Prop_lut6_I2_O)        0.124     4.468 r  m3/x[12]_i_21/O
                         net (fo=1, unplaced)         0.419     4.887    m3/tag[28]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.011 r  m3/x[12]_i_5/O
                         net (fo=1, unplaced)         0.449     5.460    m3/x[12]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.584 r  m3/x[12]_i_1/O
                         net (fo=1, unplaced)         0.000     5.584    u/D[3]
                         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[122]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 1.495ns (21.021%)  route 5.617ns (78.979%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[122]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[122]_rep__0/Q
                         net (fo=124, unplaced)       0.846    -0.284    m3/E_reg[126]
                         LUT3 (Prop_lut3_I0_O)        0.295     0.011 r  m3/x[9]_i_27/O
                         net (fo=57, unplaced)        0.988     0.999    m3/x[9]_i_27_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     1.123 r  m3/x[7]_i_243/O
                         net (fo=1, unplaced)         0.902     2.025    m3/x[7]_i_243_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.149 r  m3/x[7]_i_128/O
                         net (fo=1, unplaced)         1.111     3.260    m3/x[7]_i_128_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.384 r  m3/x[7]_i_48/O
                         net (fo=1, unplaced)         0.449     3.833    m3/Z298_in[40]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.957 r  m3/x[7]_i_12/O
                         net (fo=1, unplaced)         0.419     4.376    m3/x[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.500 r  m3/x[7]_i_3/O
                         net (fo=1, unplaced)         0.902     5.402    m3/x[7]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.526 r  m3/x[7]_i_1/O
                         net (fo=1, unplaced)         0.000     5.526    u/D[8]
                         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[123]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.495ns (21.044%)  route 5.609ns (78.956%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[123]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[123]_rep/Q
                         net (fo=179, unplaced)       0.855    -0.275    m3/E_reg[24]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.020 r  m3/x[4]_i_32/O
                         net (fo=99, unplaced)        1.001     1.021    m3/x[4]_i_32_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     1.145 r  m3/x[10]_i_217/O
                         net (fo=1, unplaced)         0.419     1.564    m3/x[10]_i_217_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.688 r  m3/x[10]_i_111/O
                         net (fo=1, unplaced)         1.111     2.799    m3/x[10]_i_111_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.923 r  m3/x[10]_i_40/O
                         net (fo=1, unplaced)         0.902     3.825    m3/x[10]_i_40_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.949 r  m3/x[10]_i_11/O
                         net (fo=1, unplaced)         0.419     4.368    m3/tag[90]
                         LUT6 (Prop_lut6_I0_O)        0.124     4.492 r  m3/x[10]_i_3/O
                         net (fo=1, unplaced)         0.902     5.394    m3/x[10]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.518 r  m3/x[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.518    u/D[5]
                         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 1.495ns (21.095%)  route 5.592ns (78.905%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[77]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i1_reg[77]/Q
                         net (fo=128, unplaced)       0.912    -0.218    m3/r_i1[77]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.077 r  m3/x[14]_i_587/O
                         net (fo=1, unplaced)         1.111     1.188    m3/x[14]_i_587_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.312 r  m3/x[14]_i_351/O
                         net (fo=1, unplaced)         1.111     2.423    m3/x[14]_i_351_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.547 r  m3/x[14]_i_179/O
                         net (fo=1, unplaced)         1.111     3.658    m3/x[14]_i_179_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.782 r  m3/x[14]_i_88/O
                         net (fo=1, unplaced)         0.449     4.231    m3/Z298_in[113]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.355 r  m3/x[14]_i_25/O
                         net (fo=1, unplaced)         0.449     4.804    m3/x[14]_i_25_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.928 r  m3/x[14]_i_5/O
                         net (fo=1, unplaced)         0.449     5.377    m3/x[14]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  m3/x[14]_i_1/O
                         net (fo=1, unplaced)         0.000     5.501    u/D[1]
                         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 1.495ns (21.170%)  route 5.567ns (78.830%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[11]/Q
                         net (fo=160, unplaced)       0.852    -0.278    m3/r_i2[11]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.017 r  m3/x[0]_i_478/O
                         net (fo=1, unplaced)         0.449     0.466    m3/x[0]_i_478_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     0.590 r  m3/x[0]_i_270/O
                         net (fo=1, unplaced)         1.111     1.701    m3/x[0]_i_270_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.825 r  m3/x[0]_i_139/O
                         net (fo=1, unplaced)         0.902     2.727    m3/x[0]_i_139_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  m3/x[0]_i_51/O
                         net (fo=1, unplaced)         0.449     3.300    m3/x[0]_i_51_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.424 r  m3/x[0]_i_11/O
                         net (fo=1, unplaced)         0.902     4.326    m3/x[0]_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.450 r  m3/x[0]_i_3/O
                         net (fo=1, unplaced)         0.902     5.352    m3/x[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.476 r  m3/x[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.476    u/D[15]
                         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 1.495ns (21.185%)  route 5.562ns (78.815%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[64]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i1_reg[64]/Q
                         net (fo=128, unplaced)       0.912    -0.218    m3/r_i1[64]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.077 r  m3/x[1]_i_577/O
                         net (fo=1, unplaced)         1.111     1.188    m3/x[1]_i_577_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.312 r  m3/x[1]_i_378/O
                         net (fo=1, unplaced)         1.111     2.423    m3/x[1]_i_378_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.547 r  m3/x[1]_i_187/O
                         net (fo=1, unplaced)         1.111     3.658    m3/x[1]_i_187_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.782 r  m3/x[1]_i_94/O
                         net (fo=1, unplaced)         0.449     4.231    m3/Z298_in[110]
                         LUT6 (Prop_lut6_I4_O)        0.124     4.355 r  m3/x[1]_i_23/O
                         net (fo=1, unplaced)         0.419     4.774    m3/x[1]_i_23_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.898 r  m3/x[1]_i_5/O
                         net (fo=1, unplaced)         0.449     5.347    m3/x[1]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.471 r  m3/x[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.471    u/D[14]
                         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 1.495ns (21.185%)  route 5.562ns (78.815%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i1_reg[27]/Q
                         net (fo=128, unplaced)       0.912    -0.218    m3/r_i1[27]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.077 r  m3/x[3]_i_554/O
                         net (fo=1, unplaced)         1.111     1.188    m3/x[3]_i_554_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.312 r  m3/x[3]_i_385/O
                         net (fo=1, unplaced)         1.111     2.423    m3/x[3]_i_385_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.547 r  m3/x[3]_i_183/O
                         net (fo=1, unplaced)         1.111     3.658    m3/x[3]_i_183_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.782 r  m3/x[3]_i_83/O
                         net (fo=1, unplaced)         0.449     4.231    m3/Z298_in[108]
                         LUT6 (Prop_lut6_I2_O)        0.124     4.355 r  m3/x[3]_i_22/O
                         net (fo=1, unplaced)         0.419     4.774    m3/x[3]_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.898 r  m3/x[3]_i_5/O
                         net (fo=1, unplaced)         0.449     5.347    m3/x[3]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.471 r  m3/x[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.471    u/D[12]
                         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 1.495ns (21.245%)  route 5.542ns (78.755%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i1_reg[30]/Q
                         net (fo=128, unplaced)       1.071    -0.059    m3/r_i1[30]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.236 r  m3/x[2]_i_602/O
                         net (fo=1, unplaced)         0.902     1.138    m3/x[2]_i_602_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.262 r  m3/x[2]_i_437/O
                         net (fo=1, unplaced)         1.111     2.373    m3/x[2]_i_437_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.497 r  m3/x[2]_i_219/O
                         net (fo=1, unplaced)         1.111     3.608    m3/x[2]_i_219_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.732 r  m3/x[2]_i_103/O
                         net (fo=1, unplaced)         0.449     4.181    m3/Z298_in[125]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.305 r  m3/x[2]_i_24/O
                         net (fo=1, unplaced)         0.449     4.754    m3/x[2]_i_24_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.878 r  m3/x[2]_i_5/O
                         net (fo=1, unplaced)         0.449     5.327    m3/x[2]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.451 r  m3/x[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.451    u/D[13]
                         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[123]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 1.495ns (21.305%)  route 5.522ns (78.695%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[123]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[123]_rep/Q
                         net (fo=179, unplaced)       0.855    -0.275    m3/E_reg[24]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.020 r  m3/x[4]_i_32/O
                         net (fo=99, unplaced)        1.001     1.021    m3/x[4]_i_32_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.145 r  m3/x[4]_i_271/O
                         net (fo=1, unplaced)         0.902     2.047    m3/x[4]_i_271_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.171 r  m3/x[4]_i_144/O
                         net (fo=1, unplaced)         0.964     3.135    m3/x[4]_i_144_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.259 r  m3/x[4]_i_56/O
                         net (fo=1, unplaced)         0.449     3.708    m3/x[4]_i_56_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     3.832 r  m3/x[4]_i_14/O
                         net (fo=1, unplaced)         0.449     4.281    m3/x[4]_i_14_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.405 r  m3/x[4]_i_3/O
                         net (fo=1, unplaced)         0.902     5.307    m3/x[4]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.431 r  m3/x[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.431    u/D[11]
                         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 1.495ns (21.366%)  route 5.502ns (78.634%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i1_reg[67]/Q
                         net (fo=128, unplaced)       0.912    -0.218    m3/r_i1[67]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.077 r  m3/x[8]_i_514/O
                         net (fo=1, unplaced)         1.111     1.188    m3/x[8]_i_514_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.312 r  m3/x[8]_i_273/O
                         net (fo=1, unplaced)         1.111     2.423    m3/x[8]_i_273_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.547 r  m3/x[8]_i_143/O
                         net (fo=1, unplaced)         1.111     3.658    m3/x[8]_i_143_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.782 r  m3/x[8]_i_58/O
                         net (fo=1, unplaced)         0.419     4.201    m3/Z298_in[71]
                         LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  m3/x[8]_i_15/O
                         net (fo=1, unplaced)         0.419     4.744    m3/tag[56]
                         LUT6 (Prop_lut6_I0_O)        0.124     4.868 r  m3/x[8]_i_4/O
                         net (fo=1, unplaced)         0.419     5.287    m3/x[8]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.411 r  m3/x[8]_i_1/O
                         net (fo=1, unplaced)         0.000     5.411    u/D[7]
                         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[86]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.495ns (21.701%)  route 5.394ns (78.299%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[86]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[86]_rep/Q
                         net (fo=70, unplaced)        0.832    -0.298    m3/r_i2_reg[86]_rep_n_0
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.003 r  m3/x[0]_i_147/O
                         net (fo=71, unplaced)        0.993     0.990    m3/x[0]_i_147_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     1.114 r  m3/x[9]_i_371/O
                         net (fo=1, unplaced)         1.111     2.225    m3/x[9]_i_371_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.349 r  m3/x[9]_i_192/O
                         net (fo=1, unplaced)         1.111     3.460    m3/x[9]_i_192_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.584 r  m3/x[9]_i_86/O
                         net (fo=1, unplaced)         0.449     4.033    m3/Z298_in[118]
                         LUT6 (Prop_lut6_I2_O)        0.124     4.157 r  m3/x[9]_i_24/O
                         net (fo=1, unplaced)         0.449     4.606    m3/x[9]_i_24_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.730 r  m3/x[9]_i_5/O
                         net (fo=1, unplaced)         0.449     5.179    m3/x[9]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.303 r  m3/x[9]_i_1/O
                         net (fo=1, unplaced)         0.000     5.303    u/D[6]
                         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[119]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.495ns (21.854%)  route 5.346ns (78.146%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[119]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[119]_rep/Q
                         net (fo=90, unplaced)        0.838    -0.292    m3/E_reg[35]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.003 r  m3/x[6]_i_33/O
                         net (fo=92, unplaced)        0.999     1.002    m3/x[6]_i_33_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.126 r  m3/x[15]_i_331/O
                         net (fo=1, unplaced)         1.111     2.237    m3/x[15]_i_331_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.361 r  m3/x[15]_i_163/O
                         net (fo=1, unplaced)         1.111     3.472    m3/x[15]_i_163_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.596 r  m3/x[15]_i_78/O
                         net (fo=1, unplaced)         0.419     4.015    m3/Z298_in[96]
                         LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  m3/x[15]_i_22/O
                         net (fo=1, unplaced)         0.419     4.558    m3/x[15]_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  m3/x[15]_i_5/O
                         net (fo=1, unplaced)         0.449     5.131    m3/x[15]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.255 r  m3/x[15]_i_1/O
                         net (fo=1, unplaced)         0.000     5.255    u/D[0]
                         FDRE                                         r  u/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[15]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[15]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[53]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 1.521ns (22.260%)  route 5.312ns (77.740%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[53]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[53]_rep/Q
                         net (fo=101, unplaced)       0.841    -0.289    m3/r_i2_reg[53]_rep_n_0
                         LUT4 (Prop_lut4_I1_O)        0.321     0.032 r  m3/x[6]_i_573/O
                         net (fo=1, unplaced)         1.111     1.143    m3/x[6]_i_573_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.267 r  m3/x[6]_i_405/O
                         net (fo=1, unplaced)         1.111     2.378    m3/x[6]_i_405_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.502 r  m3/x[6]_i_210/O
                         net (fo=1, unplaced)         0.902     3.404    m3/x[6]_i_210_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     3.528 r  m3/x[6]_i_100/O
                         net (fo=1, unplaced)         0.449     3.977    m3/x[6]_i_100_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.101 r  m3/x[6]_i_25/O
                         net (fo=1, unplaced)         0.449     4.550    m3/tag[6]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.674 r  m3/x[6]_i_5/O
                         net (fo=1, unplaced)         0.449     5.123    m3/x[6]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.247 r  m3/x[6]_i_1/O
                         net (fo=1, unplaced)         0.000     5.247    u/D[9]
                         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[45]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 1.495ns (21.972%)  route 5.309ns (78.028%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[45]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[45]_rep/Q
                         net (fo=89, unplaced)        0.838    -0.292    m3/r_i2_reg[45]_rep_n_0
                         LUT4 (Prop_lut4_I1_O)        0.295     0.003 r  m3/x[5]_i_578/O
                         net (fo=1, unplaced)         1.111     1.114    m3/x[5]_i_578_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.238 r  m3/x[5]_i_371/O
                         net (fo=1, unplaced)         1.111     2.349    m3/x[5]_i_371_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.473 r  m3/x[5]_i_188/O
                         net (fo=1, unplaced)         0.902     3.375    m3/x[5]_i_188_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     3.499 r  m3/x[5]_i_96/O
                         net (fo=1, unplaced)         0.449     3.948    m3/x[5]_i_96_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.072 r  m3/x[5]_i_25/O
                         net (fo=1, unplaced)         0.449     4.521    m3/x[5]_i_25_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.645 r  m3/x[5]_i_5/O
                         net (fo=1, unplaced)         0.449     5.094    m3/x[5]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.218 r  m3/x[5]_i_1/O
                         net (fo=1, unplaced)         0.000     5.218    u/D[10]
                         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    u/clk_out
                         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.371ns (21.890%)  route 4.892ns (78.110%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[35]/Q
                         net (fo=178, unplaced)       1.079    -0.051    m2/r_i2[35]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.244 r  m2/D_inferred_i_5908/O
                         net (fo=1, unplaced)         0.902     1.146    m2/D_inferred_i_5908_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.270 r  m2/D_inferred_i_3506/O
                         net (fo=1, unplaced)         1.111     2.381    m2/D_inferred_i_3506_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     2.505 r  m2/D_inferred_i_1979/O
                         net (fo=1, unplaced)         0.902     3.407    m2/D_inferred_i_1979_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.531 r  m2/D_inferred_i_841/O
                         net (fo=1, unplaced)         0.449     3.980    m2/D_inferred_i_841_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.104 r  m2/D_inferred_i_156/O
                         net (fo=1, unplaced)         0.449     4.553    m2/D_inferred_i_156_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.677 r  m2/D_inferred_i_5/O
                         net (fo=1, unplaced)         0.000     4.677    D[4]
                         FDRE                                         r  E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[4]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[4]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 1.495ns (24.207%)  route 4.681ns (75.793%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[27]/Q
                         net (fo=190, unplaced)       1.081    -0.049    m2/r_i2[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.246 r  m2/D_inferred_i_8394/O
                         net (fo=1, unplaced)         0.902     1.148    m2/D_inferred_i_8394_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     1.272 r  m2/D_inferred_i_5791/O
                         net (fo=1, unplaced)         0.449     1.721    m2/D_inferred_i_5791_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.845 r  m2/D_inferred_i_3421/O
                         net (fo=1, unplaced)         0.449     2.294    m2/D_inferred_i_3421_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.418 r  m2/D_inferred_i_1951/O
                         net (fo=1, unplaced)         0.902     3.320    m2/D_inferred_i_1951_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     3.444 r  m2/D_inferred_i_789/O
                         net (fo=1, unplaced)         0.449     3.893    m2/Z298_in[126]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.017 r  m2/D_inferred_i_136/O
                         net (fo=1, unplaced)         0.449     4.466    m2/D_inferred_i_136_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.590 r  m2/D_inferred_i_2/O
                         net (fo=1, unplaced)         0.000     4.590    D[1]
                         FDRE                                         r  E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[1]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[1]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.521ns (24.712%)  route 4.634ns (75.288%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[111]/Q
                         net (fo=35, unplaced)        0.814    -0.316    m2/Q[15]
                         LUT3 (Prop_lut3_I0_O)        0.321     0.005 r  m2/D_inferred_i_5870/O
                         net (fo=2, unplaced)         0.460     0.465    m2/D_inferred_i_5870_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     0.589 r  m2/D_inferred_i_5819/O
                         net (fo=1, unplaced)         0.449     1.038    m2/D_inferred_i_5819_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     1.162 r  m2/D_inferred_i_3456/O
                         net (fo=1, unplaced)         1.111     2.273    m2/D_inferred_i_3456_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.397 r  m2/D_inferred_i_1966/O
                         net (fo=1, unplaced)         0.902     3.299    m2/D_inferred_i_1966_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     3.423 r  m2/D_inferred_i_802/O
                         net (fo=1, unplaced)         0.449     3.872    m2/D_inferred_i_802_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.996 r  m2/D_inferred_i_141/O
                         net (fo=1, unplaced)         0.449     4.445    m2/D_inferred_i_141_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.569 r  m2/D_inferred_i_3/O
                         net (fo=1, unplaced)         0.000     4.569    D[2]
                         FDRE                                         r  E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[2]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[2]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.521ns (24.712%)  route 4.634ns (75.288%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[60]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[60]/Q
                         net (fo=87, unplaced)        0.837    -0.293    m2/Q[66]
                         LUT3 (Prop_lut3_I0_O)        0.321     0.028 r  m2/D_inferred_i_3440/O
                         net (fo=3, unplaced)         0.467     0.495    m2/D_inferred_i_3440_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     0.619 r  m2/D_inferred_i_5971/O
                         net (fo=1, unplaced)         0.902     1.521    m2/D_inferred_i_5971_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.645 r  m2/D_inferred_i_3542/O
                         net (fo=1, unplaced)         0.419     2.064    m2/D_inferred_i_3542_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.188 r  m2/D_inferred_i_1992/O
                         net (fo=1, unplaced)         1.111     3.299    m2/D_inferred_i_1992_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  m2/D_inferred_i_854/O
                         net (fo=1, unplaced)         0.449     3.872    m2/Z298_in[121]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.996 r  m2/D_inferred_i_165/O
                         net (fo=1, unplaced)         0.449     4.445    m2/D_inferred_i_165_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     4.569 r  m2/D_inferred_i_7/O
                         net (fo=1, unplaced)         0.000     4.569    D[6]
                         FDRE                                         r  E_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[6]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[6]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.495ns (24.715%)  route 4.554ns (75.285%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[86]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[86]/Q
                         net (fo=62, unplaced)        0.829    -0.301    m2/Q[40]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.006 r  m2/D_inferred_i_566/O
                         net (fo=78, unplaced)        0.995     0.989    m3/r_i2_reg[79]_1
                         LUT6 (Prop_lut6_I3_O)        0.124     1.113 r  m3/D_inferred_i_6190/O
                         net (fo=1, unplaced)         0.449     1.562    m3/D_inferred_i_6190_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     1.686 r  m3/D_inferred_i_3713/O
                         net (fo=1, unplaced)         0.419     2.105    m3/D_inferred_i_3713_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.229 r  m3/D_inferred_i_2085/O
                         net (fo=1, unplaced)         0.964     3.193    m2/r_i2_reg[22]_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.317 r  m2/D_inferred_i_963/O
                         net (fo=1, unplaced)         0.449     3.766    m2/Z298_in[112]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.890 r  m2/D_inferred_i_217/O
                         net (fo=1, unplaced)         0.449     4.339    m2/D_inferred_i_217_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.463 r  m2/D_inferred_i_16/O
                         net (fo=1, unplaced)         0.000     4.463    D[15]
                         FDRE                                         r  E_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[15]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[15]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.495ns (24.838%)  route 4.524ns (75.162%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[124]/Q
                         net (fo=137, unplaced)       0.848    -0.282    m2/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.013 r  m2/D_inferred_i_715/O
                         net (fo=118, unplaced)       0.553     0.566    m2/E_reg[113]
                         LUT6 (Prop_lut6_I2_O)        0.124     0.690 r  m2/D_inferred_i_6029/O
                         net (fo=1, unplaced)         0.449     1.139    m2/D_inferred_i_6029_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.263 r  m2/D_inferred_i_3592/O
                         net (fo=1, unplaced)         1.111     2.374    m2/D_inferred_i_3592_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.498 r  m2/D_inferred_i_2020/O
                         net (fo=1, unplaced)         0.665     3.163    m2/D_inferred_i_2020_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     3.287 r  m2/D_inferred_i_888/O
                         net (fo=1, unplaced)         0.449     3.736    m2/D_inferred_i_888_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.860 r  m2/D_inferred_i_177/O
                         net (fo=1, unplaced)         0.449     4.309    m3/r_i2_reg[109]_2
                         LUT6 (Prop_lut6_I3_O)        0.124     4.433 r  m3/D_inferred_i_9/O
                         net (fo=1, unplaced)         0.000     4.433    D[8]
                         FDRE                                         r  E_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[8]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[8]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 1.495ns (24.971%)  route 4.492ns (75.029%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[101]/Q
                         net (fo=47, unplaced)        0.822    -0.308    m2/Q[25]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.013 r  m2/D_inferred_i_645/O
                         net (fo=94, unplaced)        0.547     0.534    m2/E_reg[99]
                         LUT4 (Prop_lut4_I2_O)        0.124     0.658 r  m2/D_inferred_i_6053/O
                         net (fo=1, unplaced)         0.449     1.107    m2/D_inferred_i_6053_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.231 r  m2/D_inferred_i_3610/O
                         net (fo=1, unplaced)         1.111     2.342    m3/r_i2_reg[34]_1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.466 r  m3/D_inferred_i_2029/O
                         net (fo=1, unplaced)         0.665     3.131    m2/r_i2_reg[39]_0
                         LUT5 (Prop_lut5_I1_O)        0.124     3.255 r  m2/D_inferred_i_898/O
                         net (fo=1, unplaced)         0.449     3.704    m2/D_inferred_i_898_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.828 r  m2/D_inferred_i_184/O
                         net (fo=1, unplaced)         0.449     4.277    m2/D_inferred_i_184_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  m2/D_inferred_i_10/O
                         net (fo=1, unplaced)         0.000     4.401    D[9]
                         FDRE                                         r  E_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[9]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[9]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 1.371ns (22.903%)  route 4.615ns (77.097%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[66]/Q
                         net (fo=156, unplaced)       1.076    -0.054    m2/r_i2[66]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.241 r  m2/D_inferred_i_5934/O
                         net (fo=1, unplaced)         1.111     1.352    m2/D_inferred_i_5934_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.476 r  m2/D_inferred_i_3518/O
                         net (fo=1, unplaced)         0.419     1.895    m2/D_inferred_i_3518_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.019 r  m2/D_inferred_i_1986/O
                         net (fo=1, unplaced)         1.111     3.130    m2/D_inferred_i_1986_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.254 r  m2/D_inferred_i_849/O
                         net (fo=1, unplaced)         0.449     3.703    m2/Z298_in[122]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.827 r  m2/D_inferred_i_160/O
                         net (fo=1, unplaced)         0.449     4.276    m2/D_inferred_i_160_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.400 r  m2/D_inferred_i_6/O
                         net (fo=1, unplaced)         0.000     4.400    D[5]
                         FDRE                                         r  E_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[5]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[5]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.371ns (22.923%)  route 4.610ns (77.077%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[122]/Q
                         net (fo=96, unplaced)        1.064    -0.066    m2/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.229 r  m2/D_inferred_i_6290/O
                         net (fo=1, unplaced)         0.902     1.131    m2/D_inferred_i_6290_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.255 r  m2/D_inferred_i_3786/O
                         net (fo=1, unplaced)         1.111     2.366    m3/r_i2_reg[3]_1
                         LUT6 (Prop_lut6_I2_O)        0.124     2.490 r  m3/D_inferred_i_2129/O
                         net (fo=1, unplaced)         0.665     3.155    m2/r_i2_reg[0]_0
                         LUT5 (Prop_lut5_I1_O)        0.124     3.279 r  m2/D_inferred_i_1004/O
                         net (fo=1, unplaced)         0.419     3.698    m2/D_inferred_i_1004_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.822 r  m2/D_inferred_i_243/O
                         net (fo=1, unplaced)         0.449     4.271    m2/D_inferred_i_243_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.395 r  m2/D_inferred_i_20/O
                         net (fo=1, unplaced)         0.000     4.395    D[19]
                         FDRE                                         r  E_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[19]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[19]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.495ns (25.067%)  route 4.469ns (74.933%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[59]/Q
                         net (fo=88, unplaced)        0.837    -0.293    m3/r_i2_reg[2]_0[67]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.002 r  m3/D_inferred_i_8498/O
                         net (fo=1, unplaced)         0.902     0.904    m3/D_inferred_i_8498_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.028 r  m3/D_inferred_i_7662/O
                         net (fo=1, unplaced)         0.449     1.477    m3/D_inferred_i_7662_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.601 r  m3/D_inferred_i_5148/O
                         net (fo=1, unplaced)         0.964     2.565    m3/D_inferred_i_5148_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.689 r  m3/D_inferred_i_3024/O
                         net (fo=1, unplaced)         0.419     3.108    m2/r_i2_reg[21]_5
                         LUT6 (Prop_lut6_I3_O)        0.124     3.232 r  m2/D_inferred_i_1658/O
                         net (fo=1, unplaced)         0.449     3.681    m3/r_i2_reg[102]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     3.805 r  m3/D_inferred_i_601/O
                         net (fo=1, unplaced)         0.449     4.254    m2/r_i2_reg[120]_rep_1
                         LUT6 (Prop_lut6_I3_O)        0.124     4.378 r  m2/D_inferred_i_91/O
                         net (fo=1, unplaced)         0.000     4.378    D[90]
                         FDRE                                         r  E_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[90]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[90]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 1.495ns (25.495%)  route 4.369ns (74.505%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[123]/Q
                         net (fo=138, unplaced)       1.073    -0.057    m2/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.238 r  m2/D_inferred_i_8472/O
                         net (fo=1, unplaced)         0.419     0.657    m2/D_inferred_i_8472_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     0.781 r  m2/D_inferred_i_7498/O
                         net (fo=1, unplaced)         0.449     1.230    m3/r_i2_reg[26]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.354 r  m3/D_inferred_i_4975/O
                         net (fo=1, unplaced)         1.111     2.465    m3/D_inferred_i_4975_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.589 r  m3/D_inferred_i_2915/O
                         net (fo=1, unplaced)         0.419     3.008    m2/r_i2_reg[45]_7
                         LUT6 (Prop_lut6_I1_O)        0.124     3.132 r  m2/D_inferred_i_1576/O
                         net (fo=1, unplaced)         0.449     3.581    m2/D_inferred_i_1576_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.705 r  m2/D_inferred_i_555/O
                         net (fo=1, unplaced)         0.449     4.154    m2/D_inferred_i_555_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.278 r  m2/D_inferred_i_82/O
                         net (fo=1, unplaced)         0.000     4.278    D[81]
                         FDRE                                         r  E_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[81]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[81]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.371ns (23.468%)  route 4.471ns (76.532%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m3/clk_out
                         FDRE                                         r  m3/r_i2_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m3/r_i2_reg[71]/Q
                         net (fo=175, unplaced)       1.079    -0.051    m2/r_i2[71]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.244 r  m2/D_inferred_i_5854/O
                         net (fo=1, unplaced)         1.111     1.355    m2/D_inferred_i_5854_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.479 r  m2/D_inferred_i_3474/O
                         net (fo=1, unplaced)         0.419     1.898    m2/D_inferred_i_3474_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.022 r  m2/D_inferred_i_1972/O
                         net (fo=1, unplaced)         0.964     2.986    m2/D_inferred_i_1972_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.110 r  m2/D_inferred_i_820/O
                         net (fo=1, unplaced)         0.449     3.559    m2/Z298_in[124]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.683 r  m2/D_inferred_i_148/O
                         net (fo=1, unplaced)         0.449     4.132    m2/D_inferred_i_148_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.256 r  m2/D_inferred_i_4/O
                         net (fo=1, unplaced)         0.000     4.256    D[3]
                         FDRE                                         r  E_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[3]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[3]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.495ns (25.763%)  route 4.308ns (74.237%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[125]/Q
                         net (fo=136, unplaced)       0.848    -0.282    m2/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.013 r  m2/D_inferred_i_1733/O
                         net (fo=118, unplaced)       0.553     0.566    m2/E_reg[114]
                         LUT6 (Prop_lut6_I0_O)        0.124     0.690 r  m2/D_inferred_i_6076/O
                         net (fo=1, unplaced)         0.449     1.139    m2/D_inferred_i_6076_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     1.263 r  m2/D_inferred_i_3627/O
                         net (fo=1, unplaced)         0.449     1.712    m2/D_inferred_i_3627_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.836 r  m2/D_inferred_i_2040/O
                         net (fo=1, unplaced)         1.111     2.947    m2/D_inferred_i_2040_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.071 r  m2/D_inferred_i_909/O
                         net (fo=1, unplaced)         0.449     3.520    m2/D_inferred_i_909_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.644 r  m2/D_inferred_i_189/O
                         net (fo=1, unplaced)         0.449     4.093    m2/D_inferred_i_189_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.217 r  m2/D_inferred_i_11/O
                         net (fo=1, unplaced)         0.000     4.217    D[10]
                         FDRE                                         r  E_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[10]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[10]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.495ns (25.763%)  route 4.308ns (74.237%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[124]/Q
                         net (fo=137, unplaced)       0.848    -0.282    m2/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.013 r  m2/D_inferred_i_715/O
                         net (fo=118, unplaced)       0.553     0.566    m2/E_reg[113]
                         LUT5 (Prop_lut5_I3_O)        0.124     0.690 r  m2/D_inferred_i_6551/O
                         net (fo=1, unplaced)         0.449     1.139    m2/D_inferred_i_6551_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.263 r  m2/D_inferred_i_4030/O
                         net (fo=1, unplaced)         0.449     1.712    m3/r_i2_reg[36]_2
                         LUT6 (Prop_lut6_I5_O)        0.124     1.836 r  m3/D_inferred_i_2288/O
                         net (fo=1, unplaced)         1.111     2.947    m3/D_inferred_i_2288_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  m3/D_inferred_i_1128/O
                         net (fo=1, unplaced)         0.449     3.520    m2/r_i2_reg[32]_2
                         LUT6 (Prop_lut6_I3_O)        0.124     3.644 r  m2/D_inferred_i_311/O
                         net (fo=1, unplaced)         0.449     4.093    m2/D_inferred_i_311_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.217 r  m2/D_inferred_i_33/O
                         net (fo=1, unplaced)         0.000     4.217    D[32]
                         FDRE                                         r  E_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[32]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[32]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.495ns (25.763%)  route 4.308ns (74.237%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[124]/Q
                         net (fo=137, unplaced)       0.848    -0.282    m2/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.013 r  m2/D_inferred_i_715/O
                         net (fo=118, unplaced)       0.553     0.566    m2/E_reg[113]
                         LUT4 (Prop_lut4_I3_O)        0.124     0.690 r  m2/D_inferred_i_6976/O
                         net (fo=1, unplaced)         0.449     1.139    m2/D_inferred_i_6976_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.263 r  m2/D_inferred_i_4454/O
                         net (fo=1, unplaced)         0.449     1.712    m2/D_inferred_i_4454_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.836 r  m2/D_inferred_i_2579/O
                         net (fo=1, unplaced)         1.111     2.947    m2/D_inferred_i_2579_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.071 r  m2/D_inferred_i_1335/O
                         net (fo=1, unplaced)         0.449     3.520    m2/D_inferred_i_1335_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.644 r  m2/D_inferred_i_423/O
                         net (fo=1, unplaced)         0.449     4.093    m2/D_inferred_i_423_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.217 r  m2/D_inferred_i_55/O
                         net (fo=1, unplaced)         0.000     4.217    D[54]
                         FDRE                                         r  E_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[54]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[54]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.495ns (25.892%)  route 4.279ns (74.108%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[70]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[70]/Q
                         net (fo=79, unplaced)        0.835    -0.295    m2/Q[56]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.000 r  m2/D_inferred_i_1232/O
                         net (fo=62, unplaced)        0.537     0.537    m3/r_i2_reg[63]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.661 r  m3/D_inferred_i_6222/O
                         net (fo=1, unplaced)         0.449     1.110    m3/D_inferred_i_6222_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.234 r  m3/D_inferred_i_3731/O
                         net (fo=1, unplaced)         0.449     1.683    m2/r_i2_reg[69]_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.807 r  m2/D_inferred_i_2092/O
                         net (fo=1, unplaced)         1.111     2.918    m2/D_inferred_i_2092_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.042 r  m2/D_inferred_i_974/O
                         net (fo=1, unplaced)         0.449     3.491    m2/Z298_in[111]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.615 r  m2/D_inferred_i_225/O
                         net (fo=1, unplaced)         0.449     4.064    m2/D_inferred_i_225_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  m2/D_inferred_i_17/O
                         net (fo=1, unplaced)         0.000     4.188    D[16]
                         FDRE                                         r  E_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[16]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[16]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.495ns (25.892%)  route 4.279ns (74.108%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[70]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[70]/Q
                         net (fo=79, unplaced)        0.835    -0.295    m2/Q[56]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.000 r  m2/D_inferred_i_1232/O
                         net (fo=62, unplaced)        0.537     0.537    m3/r_i2_reg[63]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.661 r  m3/D_inferred_i_6593/O
                         net (fo=1, unplaced)         0.449     1.110    m3/D_inferred_i_6593_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.234 r  m3/D_inferred_i_4072/O
                         net (fo=1, unplaced)         0.449     1.683    m2/r_i2_reg[100]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.807 r  m2/D_inferred_i_2317/O
                         net (fo=1, unplaced)         1.111     2.918    m2/D_inferred_i_2317_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.042 r  m2/D_inferred_i_1151/O
                         net (fo=1, unplaced)         0.449     3.491    m2/D_inferred_i_1151_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.615 r  m2/D_inferred_i_323/O
                         net (fo=1, unplaced)         0.449     4.064    m3/r_i2_reg[102]_rep_1
                         LUT6 (Prop_lut6_I4_O)        0.124     4.188 r  m3/D_inferred_i_35/O
                         net (fo=1, unplaced)         0.000     4.188    D[34]
                         FDRE                                         r  E_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[34]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[34]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.495ns (25.892%)  route 4.279ns (74.108%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[90]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[90]/Q
                         net (fo=63, unplaced)        0.829    -0.301    m2/Q[36]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.006 r  m2/D_inferred_i_600/O
                         net (fo=81, unplaced)        0.543     0.537    m3/r_i2_reg[84]_1
                         LUT4 (Prop_lut4_I2_O)        0.124     0.661 r  m3/D_inferred_i_6743/O
                         net (fo=1, unplaced)         0.449     1.110    m3/D_inferred_i_6743_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.234 r  m3/D_inferred_i_4225/O
                         net (fo=1, unplaced)         0.449     1.683    m2/r_i2_reg[97]_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.807 r  m2/D_inferred_i_2420/O
                         net (fo=1, unplaced)         1.111     2.918    m2/D_inferred_i_2420_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.042 r  m2/D_inferred_i_1223/O
                         net (fo=1, unplaced)         0.449     3.491    m2/D_inferred_i_1223_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.615 r  m2/D_inferred_i_364/O
                         net (fo=1, unplaced)         0.449     4.064    m2/D_inferred_i_364_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     4.188 r  m2/D_inferred_i_43/O
                         net (fo=1, unplaced)         0.000     4.188    D[42]
                         FDRE                                         r  E_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[42]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[42]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.495ns (25.896%)  route 4.278ns (74.104%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[73]/Q
                         net (fo=76, unplaced)        0.834    -0.296    m2/Q[53]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.001 r  m2/D_inferred_i_499/O
                         net (fo=64, unplaced)        0.537     0.536    m2/E_reg[69]
                         LUT4 (Prop_lut4_I2_O)        0.124     0.660 r  m2/D_inferred_i_6709/O
                         net (fo=1, unplaced)         0.449     1.109    m2/D_inferred_i_6709_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.233 r  m2/D_inferred_i_4188/O
                         net (fo=1, unplaced)         0.449     1.682    m2/D_inferred_i_4188_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  m2/D_inferred_i_2395/O
                         net (fo=1, unplaced)         1.111     2.917    m2/D_inferred_i_2395_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.041 r  m2/D_inferred_i_1204/O
                         net (fo=1, unplaced)         0.449     3.490    m3/r_i2_reg[90]_6
                         LUT6 (Prop_lut6_I3_O)        0.124     3.614 r  m3/D_inferred_i_355/O
                         net (fo=1, unplaced)         0.449     4.063    m2/r_i2_reg[102]_rep_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.187 r  m2/D_inferred_i_41/O
                         net (fo=1, unplaced)         0.000     4.187    D[40]
                         FDRE                                         r  E_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[40]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[40]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.495ns (25.896%)  route 4.278ns (74.104%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[86]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[86]/Q
                         net (fo=62, unplaced)        0.829    -0.301    m2/Q[40]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.006 r  m2/D_inferred_i_1399/O
                         net (fo=78, unplaced)        0.542     0.536    m3/r_i2_reg[80]_2
                         LUT4 (Prop_lut4_I2_O)        0.124     0.660 r  m3/D_inferred_i_6785/O
                         net (fo=1, unplaced)         0.449     1.109    m3/D_inferred_i_6785_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.233 r  m3/D_inferred_i_4261/O
                         net (fo=1, unplaced)         0.449     1.682    m2/r_i2_reg[83]_2
                         LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  m2/D_inferred_i_2448/O
                         net (fo=1, unplaced)         1.111     2.917    m3/r_i2_reg[75]_3
                         LUT6 (Prop_lut6_I1_O)        0.124     3.041 r  m3/D_inferred_i_1246/O
                         net (fo=1, unplaced)         0.449     3.490    m2/r_i2_reg[54]_0[1]
                         LUT6 (Prop_lut6_I4_O)        0.124     3.614 r  m2/D_inferred_i_375/O
                         net (fo=1, unplaced)         0.449     4.063    m2/D_inferred_i_375_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     4.187 r  m2/D_inferred_i_45/O
                         net (fo=1, unplaced)         0.000     4.187    D[44]
                         FDRE                                         r  E_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[44]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[44]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.495ns (25.896%)  route 4.278ns (74.104%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[86]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[86]/Q
                         net (fo=62, unplaced)        0.829    -0.301    m2/Q[40]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.006 r  m2/D_inferred_i_566/O
                         net (fo=78, unplaced)        0.542     0.536    m2/E_reg[83]
                         LUT4 (Prop_lut4_I2_O)        0.124     0.660 r  m2/D_inferred_i_6844/O
                         net (fo=1, unplaced)         0.449     1.109    m2/D_inferred_i_6844_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.233 r  m2/D_inferred_i_4320/O
                         net (fo=1, unplaced)         0.449     1.682    m3/r_i2_reg[85]_3
                         LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  m3/D_inferred_i_2482/O
                         net (fo=1, unplaced)         1.111     2.917    m3/D_inferred_i_2482_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.041 r  m3/D_inferred_i_1267/O
                         net (fo=1, unplaced)         0.449     3.490    m3/D_inferred_i_1267_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.614 r  m3/D_inferred_i_387/O
                         net (fo=1, unplaced)         0.449     4.063    m2/r_i2_reg[102]_rep_3
                         LUT5 (Prop_lut5_I1_O)        0.124     4.187 r  m2/D_inferred_i_48/O
                         net (fo=1, unplaced)         0.000     4.187    D[47]
                         FDRE                                         r  E_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[47]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[47]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.495ns (25.896%)  route 4.278ns (74.104%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[124]/Q
                         net (fo=137, unplaced)       0.848    -0.282    m2/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.013 r  m2/D_inferred_i_715/O
                         net (fo=118, unplaced)       0.553     0.566    m3/r_i2_reg[118]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.690 r  m3/D_inferred_i_6109/O
                         net (fo=1, unplaced)         0.449     1.139    m2/r_i2_reg[3]_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.263 r  m2/D_inferred_i_3650/O
                         net (fo=1, unplaced)         1.111     2.374    m2/D_inferred_i_3650_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.498 r  m2/D_inferred_i_2050/O
                         net (fo=1, unplaced)         0.419     2.917    m2/D_inferred_i_2050_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.041 r  m2/D_inferred_i_919/O
                         net (fo=1, unplaced)         0.449     3.490    m2/Z298_in[116]
                         LUT6 (Prop_lut6_I2_O)        0.124     3.614 r  m2/D_inferred_i_196/O
                         net (fo=1, unplaced)         0.449     4.063    m2/D_inferred_i_196_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.187 r  m2/D_inferred_i_12/O
                         net (fo=1, unplaced)         0.000     4.187    D[11]
                         FDRE                                         r  E_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[11]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[11]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.495ns (25.896%)  route 4.278ns (74.104%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[75]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[75]/Q
                         net (fo=72, unplaced)        0.832    -0.298    m2/Q[51]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.003 r  m2/D_inferred_i_1302/O
                         net (fo=68, unplaced)        0.539     0.536    m3/r_i2_reg[69]_1
                         LUT4 (Prop_lut4_I2_O)        0.124     0.660 r  m3/D_inferred_i_6160/O
                         net (fo=1, unplaced)         0.449     1.109    m3/D_inferred_i_6160_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.233 r  m3/D_inferred_i_3690/O
                         net (fo=1, unplaced)         1.111     2.344    m3/D_inferred_i_3690_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 r  m3/D_inferred_i_2073/O
                         net (fo=1, unplaced)         0.449     2.917    m3/D_inferred_i_2073_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     3.041 r  m3/D_inferred_i_946/O
                         net (fo=1, unplaced)         0.449     3.490    m2/r_i2_reg[15]_4
                         LUT6 (Prop_lut6_I3_O)        0.124     3.614 r  m2/D_inferred_i_207/O
                         net (fo=1, unplaced)         0.449     4.063    m2/D_inferred_i_207_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.187 r  m2/D_inferred_i_14/O
                         net (fo=1, unplaced)         0.000     4.187    D[13]
                         FDRE                                         r  E_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[13]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[13]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.495ns (25.901%)  route 4.277ns (74.099%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[63]/Q
                         net (fo=82, unplaced)        0.836    -0.294    m2/Q[63]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.001 r  m2/D_inferred_i_354/O
                         net (fo=56, unplaced)        0.534     0.535    m3/r_i2_reg[57]_1
                         LUT4 (Prop_lut4_I2_O)        0.124     0.659 r  m3/D_inferred_i_6369/O
                         net (fo=1, unplaced)         0.449     1.108    m3/D_inferred_i_6369_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.232 r  m3/D_inferred_i_3858/O
                         net (fo=1, unplaced)         0.449     1.681    m2/r_i2_reg[81]_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  m2/D_inferred_i_2175/O
                         net (fo=1, unplaced)         1.111     2.916    m2/D_inferred_i_2175_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  m2/D_inferred_i_1047/O
                         net (fo=1, unplaced)         0.449     3.489    m2/D_inferred_i_1047_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     3.613 r  m2/D_inferred_i_266/O
                         net (fo=1, unplaced)         0.449     4.062    m2/D_inferred_i_266_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.186 r  m2/D_inferred_i_24/O
                         net (fo=1, unplaced)         0.000     4.186    D[23]
                         FDRE                                         r  E_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[23]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[23]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.495ns (25.901%)  route 4.277ns (74.099%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[63]/Q
                         net (fo=82, unplaced)        0.836    -0.294    m2/Q[63]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.001 r  m2/D_inferred_i_354/O
                         net (fo=56, unplaced)        0.534     0.535    m2/E_reg[40]
                         LUT4 (Prop_lut4_I2_O)        0.124     0.659 r  m2/D_inferred_i_6391/O
                         net (fo=1, unplaced)         0.449     1.108    m2/D_inferred_i_6391_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.232 r  m2/D_inferred_i_3878/O
                         net (fo=1, unplaced)         0.449     1.681    m2/D_inferred_i_3878_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  m2/D_inferred_i_2186/O
                         net (fo=1, unplaced)         1.111     2.916    m2/D_inferred_i_2186_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  m2/D_inferred_i_1057/O
                         net (fo=1, unplaced)         0.449     3.489    m2/D_inferred_i_1057_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.613 r  m2/D_inferred_i_273/O
                         net (fo=1, unplaced)         0.449     4.062    m2/D_inferred_i_273_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.186 r  m2/D_inferred_i_25/O
                         net (fo=1, unplaced)         0.000     4.186    D[24]
                         FDRE                                         r  E_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[24]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[24]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.495ns (25.901%)  route 4.277ns (74.099%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[54]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[54]/Q
                         net (fo=97, unplaced)        0.840    -0.290    m2/Q[72]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.005 r  m2/D_inferred_i_1101/O
                         net (fo=47, unplaced)        0.530     0.535    m2/E_reg[45]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.659 r  m2/D_inferred_i_6416/O
                         net (fo=1, unplaced)         0.449     1.108    m2/D_inferred_i_6416_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.232 r  m2/D_inferred_i_3901/O
                         net (fo=1, unplaced)         0.449     1.681    m2/D_inferred_i_3901_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  m2/D_inferred_i_2200/O
                         net (fo=1, unplaced)         1.111     2.916    m2/D_inferred_i_2200_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.040 r  m2/D_inferred_i_1065/O
                         net (fo=1, unplaced)         0.449     3.489    m2/D_inferred_i_1065_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.613 r  m2/D_inferred_i_277/O
                         net (fo=1, unplaced)         0.449     4.062    m2/D_inferred_i_277_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.186 r  m2/D_inferred_i_26/O
                         net (fo=1, unplaced)         0.000     4.186    D[25]
                         FDRE                                         r  E_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[25]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[25]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.495ns (25.901%)  route 4.277ns (74.099%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[98]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[98]/Q
                         net (fo=51, unplaced)        0.824    -0.306    m2/Q[28]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.011 r  m2/D_inferred_i_626/O
                         net (fo=90, unplaced)        0.546     0.535    m3/r_i2_reg[91]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.659 r  m3/D_inferred_i_6761/O
                         net (fo=1, unplaced)         0.449     1.108    m2/r_i2_reg[72]_2
                         LUT6 (Prop_lut6_I5_O)        0.124     1.232 r  m2/D_inferred_i_4243/O
                         net (fo=1, unplaced)         0.449     1.681    m3/r_i2_reg[79]_5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  m3/D_inferred_i_2432/O
                         net (fo=1, unplaced)         1.111     2.916    m2/r_i2_reg[54]_2
                         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  m2/D_inferred_i_1234/O
                         net (fo=1, unplaced)         0.449     3.489    m3/r_i2_reg[54]_7
                         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  m3/D_inferred_i_370/O
                         net (fo=1, unplaced)         0.449     4.062    m2/r_i2_reg[102]_rep_1
                         LUT6 (Prop_lut6_I2_O)        0.124     4.186 r  m2/D_inferred_i_44/O
                         net (fo=1, unplaced)         0.000     4.186    D[43]
                         FDRE                                         r  E_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[43]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[43]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.495ns (25.901%)  route 4.277ns (74.099%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[102]/Q
                         net (fo=49, unplaced)        0.823    -0.307    m2/Q[24]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.012 r  m2/D_inferred_i_547/O
                         net (fo=93, unplaced)        0.547     0.535    m2/E_reg[79]
                         LUT4 (Prop_lut4_I2_O)        0.124     0.659 r  m2/D_inferred_i_6806/O
                         net (fo=1, unplaced)         0.449     1.108    m2/D_inferred_i_6806_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.232 r  m2/D_inferred_i_4279/O
                         net (fo=1, unplaced)         0.449     1.681    m3/r_i2_reg[67]_2
                         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  m3/D_inferred_i_2458/O
                         net (fo=1, unplaced)         1.111     2.916    m3/D_inferred_i_2458_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  m3/D_inferred_i_1255/O
                         net (fo=1, unplaced)         0.449     3.489    m3/D_inferred_i_1255_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.613 r  m3/D_inferred_i_380/O
                         net (fo=1, unplaced)         0.449     4.062    m2/r_i2_reg[102]_rep_2
                         LUT6 (Prop_lut6_I3_O)        0.124     4.186 r  m2/D_inferred_i_46/O
                         net (fo=1, unplaced)         0.000     4.186    D[45]
                         FDRE                                         r  E_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[45]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[45]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.495ns (25.901%)  route 4.277ns (74.099%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[82]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[82]/Q
                         net (fo=63, unplaced)        0.829    -0.301    m2/Q[44]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.006 r  m2/D_inferred_i_1352/O
                         net (fo=74, unplaced)        0.541     0.535    m3/r_i2_reg[75]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.659 r  m3/D_inferred_i_6863/O
                         net (fo=1, unplaced)         0.449     1.108    m3/D_inferred_i_6863_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.232 r  m3/D_inferred_i_4339/O
                         net (fo=1, unplaced)         0.449     1.681    m2/r_i2_reg[92]_3
                         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  m2/D_inferred_i_2496/O
                         net (fo=1, unplaced)         1.111     2.916    m3/r_i2_reg[84]_2
                         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  m3/D_inferred_i_1280/O
                         net (fo=1, unplaced)         0.449     3.489    m2/r_i2_reg[84]_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.613 r  m2/D_inferred_i_394/O
                         net (fo=1, unplaced)         0.449     4.062    m2/D_inferred_i_394_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.186 r  m2/D_inferred_i_49/O
                         net (fo=1, unplaced)         0.000     4.186    D[48]
                         FDRE                                         r  E_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[48]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[48]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.495ns (25.901%)  route 4.277ns (74.099%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[97]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[97]/Q
                         net (fo=53, unplaced)        0.825    -0.305    m2/Q[29]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.010 r  m2/D_inferred_i_617/O
                         net (fo=87, unplaced)        0.545     0.535    m3/r_i2_reg[90]_2
                         LUT4 (Prop_lut4_I2_O)        0.124     0.659 r  m3/D_inferred_i_6881/O
                         net (fo=1, unplaced)         0.449     1.108    m3/D_inferred_i_6881_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.232 r  m3/D_inferred_i_4360/O
                         net (fo=1, unplaced)         0.449     1.681    m2/r_i2_reg[82]_4
                         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  m2/D_inferred_i_2507/O
                         net (fo=1, unplaced)         1.111     2.916    m2/D_inferred_i_2507_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  m2/D_inferred_i_1287/O
                         net (fo=1, unplaced)         0.449     3.489    m3/r_i2_reg[74]_5
                         LUT6 (Prop_lut6_I3_O)        0.124     3.613 r  m3/D_inferred_i_396/O
                         net (fo=1, unplaced)         0.449     4.062    m2/r_i2_reg[102]_rep_5
                         LUT5 (Prop_lut5_I0_O)        0.124     4.186 r  m2/D_inferred_i_50/O
                         net (fo=1, unplaced)         0.000     4.186    D[49]
                         FDRE                                         r  E_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[49]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[49]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.495ns (25.901%)  route 4.277ns (74.099%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[95]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[95]/Q
                         net (fo=53, unplaced)        0.825    -0.305    m2/Q[31]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.010 r  m2/D_inferred_i_513/O
                         net (fo=87, unplaced)        0.545     0.535    m2/E_reg[72]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.659 r  m2/D_inferred_i_7092/O
                         net (fo=1, unplaced)         0.449     1.108    m2/D_inferred_i_7092_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.232 r  m2/D_inferred_i_4572/O
                         net (fo=1, unplaced)         0.449     1.681    m2/D_inferred_i_4572_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.805 r  m2/D_inferred_i_2652/O
                         net (fo=1, unplaced)         1.111     2.916    m2/D_inferred_i_2652_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  m2/D_inferred_i_1391/O
                         net (fo=1, unplaced)         0.449     3.489    m3/r_i2_reg[73]_4
                         LUT6 (Prop_lut6_I3_O)        0.124     3.613 r  m3/D_inferred_i_456/O
                         net (fo=1, unplaced)         0.449     4.062    m3/D_inferred_i_456_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     4.186 r  m3/D_inferred_i_61/O
                         net (fo=1, unplaced)         0.000     4.186    D[60]
                         FDRE                                         r  E_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[60]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[60]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.495ns (25.905%)  route 4.276ns (74.095%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[61]/Q
                         net (fo=84, unplaced)        0.836    -0.294    m2/Q[65]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.001 r  m2/D_inferred_i_446/O
                         net (fo=54, unplaced)        0.533     0.534    m2/E_reg[58]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.658 r  m2/D_inferred_i_6312/O
                         net (fo=1, unplaced)         0.449     1.107    m3/r_i2_reg[74]_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.231 r  m3/D_inferred_i_3802/O
                         net (fo=1, unplaced)         0.449     1.680    m2/r_i2_reg[75]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.804 r  m2/D_inferred_i_2140/O
                         net (fo=1, unplaced)         1.111     2.915    m2/D_inferred_i_2140_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  m2/D_inferred_i_1016/O
                         net (fo=1, unplaced)         0.449     3.488    m2/D_inferred_i_1016_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  m2/D_inferred_i_249/O
                         net (fo=1, unplaced)         0.449     4.061    m2/D_inferred_i_249_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.185 r  m2/D_inferred_i_21/O
                         net (fo=1, unplaced)         0.000     4.185    D[20]
                         FDRE                                         r  E_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[20]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[20]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.495ns (25.905%)  route 4.276ns (74.095%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[53]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[53]/Q
                         net (fo=97, unplaced)        0.840    -0.290    m2/Q[73]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.005 r  m2/D_inferred_i_1078/O
                         net (fo=45, unplaced)        0.529     0.534    m2/E_reg[32]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.658 r  m2/D_inferred_i_6354/O
                         net (fo=1, unplaced)         0.449     1.107    m2/D_inferred_i_6354_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.231 r  m2/D_inferred_i_3842/O
                         net (fo=1, unplaced)         0.449     1.680    m2/D_inferred_i_3842_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.804 r  m2/D_inferred_i_2164/O
                         net (fo=1, unplaced)         1.111     2.915    m2/D_inferred_i_2164_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.039 r  m2/D_inferred_i_1035/O
                         net (fo=1, unplaced)         0.449     3.488    m2/D_inferred_i_1035_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  m2/D_inferred_i_259/O
                         net (fo=1, unplaced)         0.449     4.061    m2/D_inferred_i_259_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.185 r  m2/D_inferred_i_23/O
                         net (fo=1, unplaced)         0.000     4.185    D[22]
                         FDRE                                         r  E_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[22]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[22]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.495ns (25.905%)  route 4.276ns (74.095%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 6.830 - 9.091 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.584    -1.586    m2/clk_out
                         FDRE                                         r  m2/r_i2_reg[105]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  m2/r_i2_reg[105]/Q
                         net (fo=45, unplaced)        0.821    -0.309    m2/Q[21]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.014 r  m2/D_inferred_i_1573/O
                         net (fo=96, unplaced)        0.548     0.534    m2/E_reg[98]_0
                         LUT4 (Prop_lut4_I2_O)        0.124     0.658 r  m2/D_inferred_i_6433/O
                         net (fo=1, unplaced)         0.449     1.107    m2/D_inferred_i_6433_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.231 r  m2/D_inferred_i_3917/O
                         net (fo=1, unplaced)         0.449     1.680    m3/r_i2_reg[48]_1
                         LUT6 (Prop_lut6_I5_O)        0.124     1.804 r  m3/D_inferred_i_2209/O
                         net (fo=1, unplaced)         1.111     2.915    m2/r_i2_reg[60]_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  m2/D_inferred_i_1073/O
                         net (fo=1, unplaced)         0.449     3.488    m2/D_inferred_i_1073_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  m2/D_inferred_i_284/O
                         net (fo=1, unplaced)         0.449     4.061    m2/D_inferred_i_284_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     4.185 r  m2/D_inferred_i_27/O
                         net (fo=1, unplaced)         0.000     4.185    D[26]
                         FDRE                                         r  E_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    10.918    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.540 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.300    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     6.391 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.439     6.830    clk_out
                         FDRE                                         r  E_reg[26]/C
                         clock pessimism              0.530     7.360    
                         clock uncertainty           -0.112     7.249    
                         FDRE (Setup_fdre_C_D)        0.029     7.278    E_reg[26]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  3.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[5]/Q
                         net (fo=2, unplaced)         0.136    -0.682    u/clkdiv_reg_n_0_[5]
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.584 r  u/clkdiv[5]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.584    u/p_0_in[5]
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[4]/Q
                         net (fo=3, unplaced)         0.139    -0.679    u/clkdiv_reg_n_0_[4]
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.581 r  u/clkdiv[4]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    u/p_0_in[4]
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.242ns (63.151%)  route 0.141ns (36.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[3]/Q
                         net (fo=4, unplaced)         0.141    -0.676    u/clkdiv_reg_n_0_[3]
                         LUT4 (Prop_lut4_I3_O)        0.101    -0.575 r  u/clkdiv[3]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.575    u/p_0_in[3]
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.239ns (60.319%)  route 0.157ns (39.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[1]/Q
                         net (fo=22, unplaced)        0.157    -0.660    u/Q[1]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.562 r  u/clkdiv[1]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.562    u/p_0_in[1]
                         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.242ns (60.681%)  route 0.157ns (39.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[2]/Q
                         net (fo=21, unplaced)        0.157    -0.661    u/Q[2]
                         LUT3 (Prop_lut3_I2_O)        0.101    -0.560 r  u/clkdiv[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.560    u/p_0_in[2]
                         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.239ns (58.514%)  route 0.169ns (41.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[0]/Q
                         net (fo=71, unplaced)        0.169    -0.648    u/Q[0]
                         LUT1 (Prop_lut1_I0_O)        0.098    -0.550 r  u/clkdiv[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.550    u/p_0_in[0]
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[0]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[127]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[127]
                         FDRE                                         r  m3/r_i1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[100]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[27]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[100]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[27]
                         FDRE                                         r  m3/r_i1_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[100]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[100]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[101]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[26]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[101]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[26]
                         FDRE                                         r  m3/r_i1_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[101]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[101]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[102]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[25]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[102]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[25]
                         FDRE                                         r  m3/r_i1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[102]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[102]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[103]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[24]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[103]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[24]
                         FDRE                                         r  m3/r_i1_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[103]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[103]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[104]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[104]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[23]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[104]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[23]
                         FDRE                                         r  m3/r_i1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[104]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[104]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[105]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[105]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[22]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[105]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[22]
                         FDRE                                         r  m3/r_i1_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[105]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[105]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[106]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[21]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[106]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[21]
                         FDRE                                         r  m3/r_i1_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[106]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[106]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[107]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[20]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[107]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[20]
                         FDRE                                         r  m3/r_i1_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[107]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[107]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[108]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[108]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[19]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[108]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[19]
                         FDRE                                         r  m3/r_i1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[108]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[108]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[109]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[109]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[18]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[109]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[18]
                         FDRE                                         r  m3/r_i1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[109]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[109]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[10]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[117]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[10]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[117]
                         FDRE                                         r  m3/r_i1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[10]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[110]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[17]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[110]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[17]
                         FDRE                                         r  m3/r_i1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[110]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[110]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[111]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[16]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[111]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[16]
                         FDRE                                         r  m3/r_i1_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[111]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[111]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[112]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[112]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[15]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[112]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[15]
                         FDRE                                         r  m3/r_i1_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[112]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[112]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[113]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[113]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[14]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[113]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[14]
                         FDRE                                         r  m3/r_i1_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[113]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[113]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[114]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[114]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[13]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[114]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[13]
                         FDRE                                         r  m3/r_i1_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[114]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[114]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[115]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[12]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[115]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[12]
                         FDRE                                         r  m3/r_i1_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[115]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[115]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[116]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[116]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[11]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[116]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[11]
                         FDRE                                         r  m3/r_i1_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[116]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[116]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[117]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[117]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[10]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[117]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[10]
                         FDRE                                         r  m3/r_i1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[117]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[117]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[118]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[9]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[118]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[9]
                         FDRE                                         r  m3/r_i1_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[118]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[118]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[119]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[8]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[119]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[8]
                         FDRE                                         r  m3/r_i1_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[119]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[119]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[11]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[116]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[11]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[116]
                         FDRE                                         r  m3/r_i1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[120]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[7]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[120]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[7]
                         FDRE                                         r  m3/r_i1_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[120]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[120]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[121]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[6]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[121]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[6]
                         FDRE                                         r  m3/r_i1_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[121]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[121]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[122]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[5]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[122]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[5]
                         FDRE                                         r  m3/r_i1_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[122]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[122]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[123]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[4]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[123]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[4]
                         FDRE                                         r  m3/r_i1_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[123]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[123]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[124]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[3]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[124]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[3]
                         FDRE                                         r  m3/r_i1_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[124]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[124]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[125]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[2]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[125]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[2]
                         FDRE                                         r  m3/r_i1_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[125]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[125]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[126]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[126]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[1]
                         FDRE                                         r  m3/r_i1_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[126]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[126]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[127]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[0]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[127]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[0]
                         FDRE                                         r  m3/r_i1_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[127]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[127]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[12]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[115]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[12]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[115]
                         FDRE                                         r  m3/r_i1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[12]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[13]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[114]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[13]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[114]
                         FDRE                                         r  m3/r_i1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[13]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[14]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[113]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[14]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[113]
                         FDRE                                         r  m3/r_i1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[14]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[15]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[112]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[15]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[112]
                         FDRE                                         r  m3/r_i1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[15]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[16]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[111]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[16]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[111]
                         FDRE                                         r  m3/r_i1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[16]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[17]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[110]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[17]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[110]
                         FDRE                                         r  m3/r_i1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[17]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[18]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[109]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[18]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[109]
                         FDRE                                         r  m3/r_i1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[18]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[19]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[108]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[19]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[108]
                         FDRE                                         r  m3/r_i1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[19]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[1]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[126]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[1]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[126]
                         FDRE                                         r  m3/r_i1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[20]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[107]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[20]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[107]
                         FDRE                                         r  m3/r_i1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[20]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[21]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[106]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[21]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[106]
                         FDRE                                         r  m3/r_i1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[21]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[22]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[105]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[22]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[105]
                         FDRE                                         r  m3/r_i1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[22]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 E_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.114    -0.959    clk_out
                         FDRE                                         r  E_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  E_reg[23]/Q
                         net (fo=1, unplaced)         0.198    -0.619    m3/E_reg[0]_0[104]
                         LUT2 (Prop_lut2_I0_O)        0.098    -0.521 r  m3/r_i1[23]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.521    m3/r_i10[104]
                         FDRE                                         r  m3/r_i1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, unplaced)       0.259    -1.094    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[23]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    m3/r_i1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936                clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.091       7.842                clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[106]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[107]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[108]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[109]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[110]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[111]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[112]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[113]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[114]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[115]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[116]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[117]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                m3/r_i2_reg[97]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                m3/r_i2_reg[97]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                m3/r_i2_reg[98]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                m3/r_i2_reg[98]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                m3/r_i2_reg[99]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                m3/r_i2_reg[99]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                m3/r_i2_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                m3/r_i2_reg[9]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[118]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[119]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[120]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[121]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[122]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[123]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[124]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[125]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[126]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[127]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091                E_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.091       204.269              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[106]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[107]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[112]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[114]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[116]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[117]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[97]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[97]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[98]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[98]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[99]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[99]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[9]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[118]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[119]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[120]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[121]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[122]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[123]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[124]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[126]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[127]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[103]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[106]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[106]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[112]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[113]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[113]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[114]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[114]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[115]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[115]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[116]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[116]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                E_reg[117]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                E_reg[117]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[97]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[97]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[97]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[97]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[98]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[98]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[98]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[98]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[99]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045                m3/r_i2_reg[99]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



