{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.55",
   "Default View_TopLeft":"4,-151",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port LED_N -pg 1 -lvl 5 -x 1790 -y 380 -defaultsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1790 -y 470 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1790 -y 490 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 1790 -y 550 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 1790 -y 570 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 1790 -y 590 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 1790 -y 610 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 1790 -y 630 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 1790 -y 690 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1320 -y 80 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1640 -y 80 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 1320 -y 380 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 970 -y 360 -defaultsOSRD
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1320 -y 690 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1640 -y 590 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1320 -y 220 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1640 -y 230 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 20 670 810 280 1130 300 1500J
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 NJ 570 1110 580 N
preplace netloc rst_ps8_99M_peripheral_aresetn 1 1 3 830 270 1140 460 1500
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 800J 790 NJ 790 1510
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 550
preplace netloc clk_wiz_0_clk_out2 1 4 1 NJ 570
preplace netloc clk_wiz_0_clk_out3 1 4 1 NJ 590
preplace netloc clk_wiz_0_clk_out4 1 4 1 NJ 610
preplace netloc clk_wiz_0_locked 1 4 1 NJ 630
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 690 NJ
preplace netloc axi_smc_M02_AXI 1 2 1 1120 200n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 470 NJ 470 NJ 470 NJ
preplace netloc axi_smc_M00_AXI 1 2 1 1110 60n
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 490 NJ 490 NJ 490 NJ
preplace netloc led_GPIO 1 3 2 NJ 380 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 90
preplace netloc axi_smc_M01_AXI 1 2 1 N 360
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 70
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 820 340n
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 220
levelinfo -pg 1 0 410 970 1320 1640 1790
pagesize -pg 1 -db -bbox -sgen 0 0 1990 800
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"6",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"1"
}
