// Seed: 714826871
module module_0;
  wor id_2;
  assign id_1 = 1;
  assign id_1 = 1;
  time id_3 (
      .id_0(1'h0 ? id_1 : id_2 - 1),
      .id_1(id_2),
      .id_2(1)
  );
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    inout tri0 id_3,
    output tri id_4
);
  integer id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_6 = 1'h0;
  module_0 modCall_1 ();
  supply0 id_10 = 1;
endmodule
