// Seed: 1858448300
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1
  );
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  assign id_2 = id_1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wand id_2;
  input wire id_1;
  logic id_3;
  wire  id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_2 = -1;
endmodule
