<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RxTest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Generic_SPI_FSM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Generic_SPI_FSM.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Generic_SPI_FSM.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Generic_SPI_FSM.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RxTest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RxTest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RxTest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RxTest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RxTest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RxTest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RxTest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RxTest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RxTest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RxTest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RxTest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RxTest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RxTest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RxTest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RxTest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RxTest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RxTest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RxTest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RxTest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RxTest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RxTest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RxTest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RxTest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RxTest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RxTest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RxTest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RxTest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RxTest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RxTest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RxTest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RxTest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RxTest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RxTest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RxTest_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RxTest_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RxTest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bigspiinputtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bigspiinputtb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ftdi_driver.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ftdi_driver.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ftdi_driver.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ftdi_driver.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="packet_cntl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="packet_cntl.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="packet_cntl.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="packet_cntl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="packet_cntl_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="packet_cntl_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="packet_cntl_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rx_driver.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rx_driver.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="rx_driver.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rx_driver.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rxtest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="rxtest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="rxtest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1358976929" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1358976929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358976949" xil_pn:in_ck="7898748087893087022" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1358976949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Generic_SPI_FSM.vhd"/>
      <outfile xil_pn:name="RxTest.vhd"/>
      <outfile xil_pn:name="bigspiinputtb.vhd"/>
      <outfile xil_pn:name="ftdi_driver.vhd"/>
      <outfile xil_pn:name="packet_cntl.vhd"/>
      <outfile xil_pn:name="packet_cntl_tb.vhd"/>
      <outfile xil_pn:name="rx_driver.vhd"/>
      <outfile xil_pn:name="tb1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1358976929" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1087514503856954163" xil_pn:start_ts="1358976929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358976929" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-818911323383623333" xil_pn:start_ts="1358976929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358976929" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5478883784789990814" xil_pn:start_ts="1358976929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358976949" xil_pn:in_ck="7898748087893087022" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1358976949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Generic_SPI_FSM.vhd"/>
      <outfile xil_pn:name="RxTest.vhd"/>
      <outfile xil_pn:name="bigspiinputtb.vhd"/>
      <outfile xil_pn:name="ftdi_driver.vhd"/>
      <outfile xil_pn:name="packet_cntl.vhd"/>
      <outfile xil_pn:name="packet_cntl_tb.vhd"/>
      <outfile xil_pn:name="rx_driver.vhd"/>
      <outfile xil_pn:name="tb1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1358976953" xil_pn:in_ck="7898748087893087022" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4465007477039275036" xil_pn:start_ts="1358976949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="packet_cntl_tb_beh.prj"/>
      <outfile xil_pn:name="packet_cntl_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1358976953" xil_pn:in_ck="-4914759090523243787" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8275120934067449809" xil_pn:start_ts="1358976953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="packet_cntl_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1358888181" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1358888181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358888181" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8841730463182680693" xil_pn:start_ts="1358888181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358888181" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5478883784789990814" xil_pn:start_ts="1358888181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358888181" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1358888181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358888181" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3751983765825390413" xil_pn:start_ts="1358888181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358888181" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-4094180764884733158" xil_pn:start_ts="1358888181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358888181" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6724579311115968916" xil_pn:start_ts="1358888181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358978990" xil_pn:in_ck="5119156359563162390" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6701753543268619561" xil_pn:start_ts="1358978963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="RxTest.lso"/>
      <outfile xil_pn:name="RxTest.ngc"/>
      <outfile xil_pn:name="RxTest.ngr"/>
      <outfile xil_pn:name="RxTest.prj"/>
      <outfile xil_pn:name="RxTest.stx"/>
      <outfile xil_pn:name="RxTest.syr"/>
      <outfile xil_pn:name="RxTest.xst"/>
      <outfile xil_pn:name="RxTest_vhdl.prj"/>
      <outfile xil_pn:name="RxTest_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1358893314" xil_pn:in_ck="5464757073582678" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3260590082271931106" xil_pn:start_ts="1358893314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358978997" xil_pn:in_ck="-1948188890142565594" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3374273794167947559" xil_pn:start_ts="1358978990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RxTest.bld"/>
      <outfile xil_pn:name="RxTest.ngd"/>
      <outfile xil_pn:name="RxTest_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1358979003" xil_pn:in_ck="-1946657311157301145" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1703727443356711964" xil_pn:start_ts="1358978997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RxTest.pcf"/>
      <outfile xil_pn:name="RxTest_map.map"/>
      <outfile xil_pn:name="RxTest_map.mrp"/>
      <outfile xil_pn:name="RxTest_map.ncd"/>
      <outfile xil_pn:name="RxTest_map.ngm"/>
      <outfile xil_pn:name="RxTest_map.xrpt"/>
      <outfile xil_pn:name="RxTest_summary.xml"/>
      <outfile xil_pn:name="RxTest_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1358979027" xil_pn:in_ck="6546615777357542208" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8360289055848809326" xil_pn:start_ts="1358979003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RxTest.ncd"/>
      <outfile xil_pn:name="RxTest.pad"/>
      <outfile xil_pn:name="RxTest.par"/>
      <outfile xil_pn:name="RxTest.ptwx"/>
      <outfile xil_pn:name="RxTest.unroutes"/>
      <outfile xil_pn:name="RxTest.xpi"/>
      <outfile xil_pn:name="RxTest_pad.csv"/>
      <outfile xil_pn:name="RxTest_pad.txt"/>
      <outfile xil_pn:name="RxTest_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1358979057" xil_pn:in_ck="3978225782537293" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1358979027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RxTest.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="rxtest.bgn"/>
      <outfile xil_pn:name="rxtest.bit"/>
      <outfile xil_pn:name="rxtest.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1358979027" xil_pn:in_ck="-2148825737212208413" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1358979023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RxTest.twr"/>
      <outfile xil_pn:name="RxTest.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
