// Seed: 1505993926
module module_0 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = 1'b0;
  assign id_1 = 1;
  reg id_3;
  assign id_1 = -1;
  parameter id_4 = 1'b0;
  assign id_1.id_0 = {id_0};
  localparam id_5 = 1;
  always id_3 <= id_3;
  id_6 :
  assert property (@(posedge -1 or id_0 or negedge -1'b0) -1 - -1) id_1 <= 1;
endmodule
module module_1 (
    output uwire   id_0,
    output logic   id_1,
    input  logic   id_2,
    input  supply1 id_3,
    output logic   id_4
);
  always begin : LABEL_0
    if ("") id_1 <= id_2;
  end
  assign id_4 = id_2;
  tri id_6;
  logic [7:0][1] id_7;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  wor id_8 = -1, id_9;
  assign id_6 = -1;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
