

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling2be8e12d847b9daf84823d69b7fbb4e0  /home/pars/Documents/sim_2/pr_warp
Extracting PTX file and ptxas options    1: pr_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_2/pr_warp
self exe links to: /home/pars/Documents/sim_2/pr_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_2/pr_warp
Running md5sum using "md5sum /home/pars/Documents/sim_2/pr_warp "
self exe links to: /home/pars/Documents/sim_2/pr_warp
Extracting specific PTX file named pr_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55e9f9360947, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7contribiPfPiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ6l1normiPfS_S_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6l1normiPfS_S_f'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ9pull_stepiPKmPKiPfPKfE4ptrs" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9pull_stepiPKmPKiPfPKf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE5sdata" from 0x80 to 0x4c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE4ptrs" from 0x4c0 to 0x500 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10pull_fusediPKmPKiPfS3_S3_f'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10pull_fusediPKmPKiPfS3_S3_f' : regs=51, lmem=0, smem=1196, cmem=404
GPGPU-Sim PTX: Kernel '_Z9pull_stepiPKmPKiPfPKf' : regs=50, lmem=0, smem=64, cmem=392
GPGPU-Sim PTX: Kernel '_Z6l1normiPfS_S_f' : regs=18, lmem=0, smem=44, cmem=388
GPGPU-Sim PTX: Kernel '_Z7contribiPfPiS_' : regs=15, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z10pull_fusediPKmPKiPfS3_S3_f : hostFun 0x0x55e9f935fb8d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pull_stepiPKmPKiPfPKf : hostFun 0x0x55e9f935f988, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6l1normiPfS_S_f : hostFun 0x0x55e9f935f7bd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7contribiPfPiS_ : hostFun 0x0x55e9f935f60a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f93626f5; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362830; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362831; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362832; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362833; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362834; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362835; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362836; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362837; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362838; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e9f9362839; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E hostVar to name mapping
PageRank by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/coPapersDBLP.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 540486 |E| 15245729
This graph maintains both incomming and outgoing edge-list
Launching CUDA PR solver (2112 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff74b82cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff74b82c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff74b82b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff74b82b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e9f935f60a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z7contribiPfPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (pr_warp.1.sm_75.ptx:53) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pr_warp.1.sm_75.ptx:69) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7contribiPfPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7contribiPfPiS_'.
GPGPU-Sim PTX: pushing kernel '_Z7contribiPfPiS_' to stream 0, gridDim= (2112,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7contribiPfPiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7contribiPfPiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 31225
gpu_sim_insn = 11892738
gpu_ipc =     380.8723
gpu_tot_sim_cycle = 31225
gpu_tot_sim_insn = 11892738
gpu_tot_ipc =     380.8723
gpu_tot_issued_cta = 2112
gpu_occupancy = 92.9123% 
gpu_tot_occupancy = 92.9123% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.4910
partiton_level_parallism_total  =       6.4910
partiton_level_parallism_util =       7.9533
partiton_level_parallism_util_total  =       7.9533
L2_BW  =     283.5290 GB/Sec
L2_BW_total  =     283.5290 GB/Sec
gpu_total_sim_rate=43404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6624, Miss = 6624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2263
	L1D_cache_core[1]: Access = 6816, Miss = 6816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2081
	L1D_cache_core[2]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2405
	L1D_cache_core[3]: Access = 6843, Miss = 6843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2203
	L1D_cache_core[4]: Access = 7008, Miss = 7008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2393
	L1D_cache_core[5]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2506
	L1D_cache_core[6]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696
	L1D_cache_core[7]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2630
	L1D_cache_core[8]: Access = 6912, Miss = 6912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2451
	L1D_cache_core[9]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1958
	L1D_cache_core[10]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2086
	L1D_cache_core[11]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2682
	L1D_cache_core[12]: Access = 6624, Miss = 6624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1984
	L1D_cache_core[13]: Access = 6912, Miss = 6912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1988
	L1D_cache_core[14]: Access = 6816, Miss = 6816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2481
	L1D_cache_core[15]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2127
	L1D_cache_core[16]: Access = 6816, Miss = 6816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2299
	L1D_cache_core[17]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2554
	L1D_cache_core[18]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2401
	L1D_cache_core[19]: Access = 6816, Miss = 6816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2329
	L1D_cache_core[20]: Access = 6816, Miss = 6816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2185
	L1D_cache_core[21]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1817
	L1D_cache_core[22]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2131
	L1D_cache_core[23]: Access = 6624, Miss = 6624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2383
	L1D_cache_core[24]: Access = 6912, Miss = 6912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1542
	L1D_cache_core[25]: Access = 6912, Miss = 6912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1903
	L1D_cache_core[26]: Access = 6816, Miss = 6816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1864
	L1D_cache_core[27]: Access = 6816, Miss = 6816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1964
	L1D_cache_core[28]: Access = 6720, Miss = 6720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2091
	L1D_cache_core[29]: Access = 6816, Miss = 6816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1859
	L1D_total_cache_accesses = 202683
	L1D_total_cache_misses = 202683
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 66256
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.175
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 67561

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 65053
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1203
ctas_completed 2112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
391, 391, 391, 391, 391, 391, 391, 391, 414, 414, 414, 414, 414, 414, 414, 414, 391, 391, 391, 391, 391, 391, 391, 391, 391, 391, 391, 391, 391, 391, 391, 391, 
gpgpu_n_tot_thrd_icount = 12433536
gpgpu_n_tot_w_icount = 388548
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 135122
gpgpu_n_mem_write_global = 67561
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1080972
gpgpu_n_store_insn = 540486
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2162688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178773	W0_Idle:82890	W0_Scoreboard:2446213	W1:0	W2:0	W3:0	W4:0	W5:0	W6:12	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:388536
single_issue_nums: WS0:97140	WS1:97140	WS2:97140	WS3:97128	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1080976 {8:135122,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2702440 {40:67561,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5404880 {40:135122,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 540488 {8:67561,}
maxmflatency = 1297 
max_icnt2mem_latency = 404 
maxmrqlatency = 848 
max_icnt2sh_latency = 175 
averagemflatency = 383 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 75 
avg_icnt2sh_latency = 11 
mrq_lat_table:23199 	4705 	6719 	10591 	15657 	17924 	22226 	16878 	8280 	468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56161 	112084 	34434 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	173042 	25746 	1090 	2805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	109720 	29069 	21848 	20434 	14897 	6161 	554 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5647      5709      5652      5713      5801      5792      5808      5809      7145      7149      7261      7258      8337      8329      8525      8522 
dram[1]:      5738      5677      5743      5682      5803      5802      5829      5830      7159      7163      7264      7282      8334      8324      8525      8524 
dram[2]:      5812      5616      5768      5621      5799      5813      5806      5820      7139      7142      7296      7321      8340      8336      8489      8514 
dram[3]:      5555      5585      5560      5590      5810      5809      5817      5816      7142      7145      7313      7316      8332      8344      8509      8513 
dram[4]:      5646      5707      5651      5712      5800      5790      5808      5808      7141      7134      7262      7265      8327      8349      8505      8497 
dram[5]:      5737      5676      5742      5681      5801      5801      5829      5828      7138      7147      7271      7282      8331      8337      8493      8501 
dram[6]:      5812      5616      5768      5621      5799      5813      5806      5820      7167      7172      7298      7332      8334      8337      8486      8482 
dram[7]:      5555      5585      5560      5590      5810      5809      5817      5816      7163      7174      7329      7293      8340      8335      8477      8492 
dram[8]:      5646      5707      5651      5712      5800      5790      5808      5808      7133      7138      7311      7295      8344      8349      8503      8499 
dram[9]:      5737      5676      5742      5681      5801      5801      5829      5828      7145      7154      7292      7326      8350      8349      8508      8504 
dram[10]:      5812      5616      5768      5622      5799      5813      5807      5820      7151      7158      7261      7321      8343      8324      8519      8494 
dram[11]:      5555      5585      5561      5591      5810      5809      5817      5817      7158      7161      7268      7288      8340      8328      8508      8518 
average row accesses per activate:
dram[0]: 49.142857 49.142857 45.857143 45.928570 52.538460 52.538460 48.642857 48.714287 50.538460 50.538460 52.000000 39.000000 52.000000 52.000000 42.250000 42.250000 
dram[1]: 49.142857 49.142857 46.000000 46.000000 52.538460 52.538460 45.533333 45.533333 50.538460 50.538460 44.571430 44.571430 52.000000 52.000000 42.250000 42.250000 
dram[2]: 49.142857 49.142857 45.928570 45.928570 52.538460 52.538460 48.785713 48.785713 50.538460 50.538460 52.000000 52.000000 48.307693 44.571430 42.250000 42.250000 
dram[3]: 49.142857 49.142857 40.125000 37.823528 52.538460 52.538460 48.785713 48.785713 50.538460 50.538460 52.000000 52.000000 52.000000 52.000000 42.250000 42.250000 
dram[4]: 49.142857 49.142857 45.785713 46.142857 52.538460 52.538460 48.785713 48.785713 50.615383 50.615383 52.000000 44.571430 52.000000 52.000000 42.250000 42.250000 
dram[5]: 48.928570 48.857143 45.785713 45.714287 52.538460 52.538460 48.785713 48.714287 50.615383 50.615383 44.571430 44.571430 52.000000 52.000000 42.250000 42.250000 
dram[6]: 48.857143 48.857143 45.785713 46.071430 52.538460 52.538460 48.642857 48.642857 43.866665 50.615383 52.000000 52.000000 44.571430 44.571430 42.250000 42.250000 
dram[7]: 48.857143 48.857143 46.142857 46.142857 52.538460 52.461540 48.642857 48.642857 43.666668 50.307693 52.000000 52.000000 52.000000 52.000000 42.250000 42.250000 
dram[8]: 48.857143 48.857143 46.357143 46.500000 52.461540 52.461540 45.266666 45.400002 46.714287 43.599998 52.000000 44.571430 44.571430 44.571430 42.250000 42.250000 
dram[9]: 48.857143 48.857143 46.285713 46.428570 52.461540 52.461540 48.642857 48.642857 40.875000 40.875000 44.571430 44.571430 44.571430 52.000000 42.000000 42.250000 
dram[10]: 49.142857 49.142857 46.357143 46.357143 52.461540 52.461540 45.466667 45.400002 50.307693 50.307693 39.000000 44.571430 44.571430 52.000000 42.500000 42.500000 
dram[11]: 49.142857 49.142857 46.357143 46.714287 52.461540 52.461540 48.714287 48.714287 50.307693 50.307693 52.000000 44.571430 52.000000 52.000000 42.500000 42.500000 
average row locality = 126647/2659 = 47.629559
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       640       640       596       596       640       640       640       640       620       620       576       576       576       576       628       628 
dram[1]:       640       640       596       596       640       640       640       640       620       620       576       576       576       576       628       628 
dram[2]:       640       640       596       596       640       640       640       640       620       620       576       576       580       576       628       628 
dram[3]:       640       640       596       596       640       640       640       640       620       620       576       576       576       576       628       628 
dram[4]:       640       640       596       600       640       640       640       640       620       620       576       576       576       576       628       628 
dram[5]:       637       636       596       596       640       640       640       640       620       620       576       576       576       576       628       628 
dram[6]:       636       636       596       600       640       640       640       640       620       620       576       576       576       576       628       628 
dram[7]:       636       636       600       600       640       640       640       640       617       616       576       576       576       576       628       628 
dram[8]:       636       636       604       604       640       640       640       640       616       616       576       576       576       576       628       628 
dram[9]:       636       636       604       604       640       640       640       640       616       616       576       576       576       576       624       628 
dram[10]:       640       640       604       604       640       640       640       640       616       616       576       576       576       576       632       632 
dram[11]:       640       640       604       608       640       640       640       640       616       616       576       576       576       576       632       632 
total dram reads = 118006
bank skew: 640/576 = 1.11
chip skew: 9852/9825 = 1.00
number of total write accesses:
dram[0]:       192       192       184       188       172       172       164       168       148       148       192       192       192       192       192       192 
dram[1]:       192       192       192       192       172       172       172       172       148       148       192       192       192       192       192       192 
dram[2]:       192       192       188       188       172       172       172       172       148       148       192       192       192       192       192       192 
dram[3]:       192       192       184       188       172       172       172       172       148       148       192       192       192       192       192       192 
dram[4]:       192       192       180       184       172       172       172       172       152       152       192       192       192       192       192       192 
dram[5]:       192       192       180       176       172       172       172       168       152       152       192       192       192       192       192       192 
dram[6]:       192       192       180       180       172       172       164       164       152       152       192       192       192       192       192       192 
dram[7]:       192       192       184       184       172       168       164       164       152       152       192       192       192       192       192       192 
dram[8]:       192       192       180       188       168       168       156       164       152       152       192       192       192       192       192       192 
dram[9]:       192       192       176       184       168       168       164       164       152       152       192       192       192       192       192       192 
dram[10]:       192       192       180       180       168       168       168       164       152       152       192       192       192       192       192       192 
dram[11]:       192       192       180       184       168       168       168       168       152       152       192       192       192       192       192       192 
total dram writes = 34564
bank skew: 192/148 = 1.30
chip skew: 2904/2864 = 1.01
average mf latency per bank:
dram[0]:        509       514       495       497       513       507       473       466       547       538       534       525       509       514       494       499
dram[1]:        484       491       500       512       496       514       465       477       537       557       532       548       501       508       481       491
dram[2]:        475       479       509       513       504       511       466       481       542       546       532       536       528       501       480       490
dram[3]:        492       500       480       493       495       503       481       494       541       532       551       547       525       530       494       502
dram[4]:        499       509       510       515       501       511       475       480       544       543       554       546       519       524       493       513
dram[5]:        491       496       504       511       508       520       452       457       511       524       523       530       492       505       492       496
dram[6]:        504       505       519       522       502       507       472       474       549       532       518       527       507       515       492       496
dram[7]:        500       506       506       518       498       506       493       497       554       574       534       565       521       533       486       497
dram[8]:        466       479       504       508       507       520       486       483       538       554       530       538       504       513       481       499
dram[9]:        503       504       510       506       483       493       469       475       529       535       529       544       501       512       496       502
dram[10]:        497       488       520       511       524       531       473       481       541       549       545       555       514       521       497       496
dram[11]:        479       487       515       518       543       540       467       473       538       541       551       550       511       545       494       503
maximum mf latency per bank:
dram[0]:        812       818       784       827       866       942       872       872       751       767       728       728       876       889       671       659
dram[1]:        880       836       817       817       933       937       884       885       875       874       873       884       946       932       620       633
dram[2]:        963       973       839       823       958       960       862       875      1007       906       844       828       921       829       647       642
dram[3]:        841       828       773      1297       897       901       893       904       849       802       849       869       817       820       808       810
dram[4]:        796       793       782       826       867       940       874       873       778       771       755       750      1004       979       794       803
dram[5]:        885       915       890       869       938       935       885       886       766       759       803       811       799       796       686       677
dram[6]:        825       855       839       823       958       960       862       875       961       739       737       737       664       681       766       766
dram[7]:        869       875       843       844       897       900       880       904       986       997       839       846       973       970       786       790
dram[8]:        908       921       782       826       867       940       934       930       989       996       836       856       765       754       687       694
dram[9]:        941       957       814       815       933       936       885       886       711       685       950       947       826       842       703       704
dram[10]:        829       829       838       826       965       956       862       874       904       890       805       798       975       951       771       764
dram[11]:        783       789       863       856       897       900       809       806       729       727       939       943       788       922       797       778

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 31234 -   mf: uid=414052, sid4294967295:w4294967295, part=0, addr=0xc4570800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31138), 
Ready @ 31235 -   mf: uid=414053, sid4294967295:w4294967295, part=0, addr=0xc4571480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31139), 
Ready @ 31246 -   mf: uid=414056, sid4294967295:w4294967295, part=0, addr=0xc4571400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31150), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66952 n_act=220 n_pre=204 n_ref_event=0 n_req=10552 n_rd=9832 n_rd_L2_A=0 n_write=0 n_wr_bk=2877 bw_util=0.6349
n_activity=55968 dram_eff=0.9083
bk0: 640a 64295i bk1: 640a 63790i bk2: 596a 64977i bk3: 596a 64397i bk4: 640a 64094i bk5: 640a 63112i bk6: 640a 66766i bk7: 640a 64997i bk8: 620a 63775i bk9: 620a 61861i bk10: 576a 65141i bk11: 576a 64557i bk12: 576a 63729i bk13: 576a 62933i bk14: 628a 65050i bk15: 628a 64832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979151
Row_Buffer_Locality_read = 0.983523
Row_Buffer_Locality_write = 0.919444
Bank_Level_Parallism = 4.976854
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.193614
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.634871 
total_CMD = 80073 
util_bw = 50836 
Wasted_Col = 2685 
Wasted_Row = 264 
Idle = 26288 

BW Util Bottlenecks: 
RCDc_limit = 577 
RCDWRc_limit = 68 
WTRc_limit = 2432 
RTWc_limit = 3171 
CCDLc_limit = 1825 
rwq = 0 
CCDLc_limit_alone = 1325 
WTRc_limit_alone = 2242 
RTWc_limit_alone = 2861 

Commands details: 
total_CMD = 80073 
n_nop = 66952 
Read = 9832 
Write = 0 
L2_Alloc = 0 
L2_WB = 2877 
n_act = 220 
n_pre = 204 
n_ref = 0 
n_req = 10552 
total_req = 12709 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 12709 
Row_Bus_Util =  0.005295 
CoL_Bus_Util = 0.158718 
Either_Row_CoL_Bus_Util = 0.163863 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.000915 
queue_avg = 25.444681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4447
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66926 n_act=222 n_pre=206 n_ref_event=0 n_req=10558 n_rd=9832 n_rd_L2_A=0 n_write=0 n_wr_bk=2904 bw_util=0.6362
n_activity=56086 dram_eff=0.9083
bk0: 640a 65100i bk1: 640a 64842i bk2: 596a 64774i bk3: 596a 63953i bk4: 640a 63156i bk5: 640a 62946i bk6: 640a 65775i bk7: 640a 65393i bk8: 620a 61497i bk9: 620a 61073i bk10: 576a 66203i bk11: 576a 65839i bk12: 576a 61471i bk13: 576a 61622i bk14: 628a 64074i bk15: 628a 64069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978973
Row_Buffer_Locality_read = 0.983320
Row_Buffer_Locality_write = 0.920110
Bank_Level_Parallism = 5.083712
Bank_Level_Parallism_Col = 4.982228
Bank_Level_Parallism_Ready = 2.250941
write_to_read_ratio_blp_rw_average = 0.331305
GrpLevelPara = 3.257269 

BW Util details:
bwutil = 0.636219 
total_CMD = 80073 
util_bw = 50944 
Wasted_Col = 2798 
Wasted_Row = 227 
Idle = 26104 

BW Util Bottlenecks: 
RCDc_limit = 505 
RCDWRc_limit = 71 
WTRc_limit = 2458 
RTWc_limit = 3726 
CCDLc_limit = 2078 
rwq = 0 
CCDLc_limit_alone = 1519 
WTRc_limit_alone = 2251 
RTWc_limit_alone = 3374 

Commands details: 
total_CMD = 80073 
n_nop = 66926 
Read = 9832 
Write = 0 
L2_Alloc = 0 
L2_WB = 2904 
n_act = 222 
n_pre = 206 
n_ref = 0 
n_req = 10558 
total_req = 12736 

Dual Bus Interface Util: 
issued_total_row = 428 
issued_total_col = 12736 
Row_Bus_Util =  0.005345 
CoL_Bus_Util = 0.159055 
Either_Row_CoL_Bus_Util = 0.164188 
Issued_on_Two_Bus_Simul_Util = 0.000212 
issued_two_Eff = 0.001293 
queue_avg = 24.739925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 31263 -   mf: uid=414059, sid4294967295:w4294967295, part=2, addr=0xc4571600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31167), 
Ready @ 31267 -   mf: uid=414061, sid4294967295:w4294967295, part=2, addr=0xc4571680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31171), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66938 n_act=219 n_pre=203 n_ref_event=0 n_req=10560 n_rd=9836 n_rd_L2_A=0 n_write=0 n_wr_bk=2896 bw_util=0.636
n_activity=56119 dram_eff=0.9075
bk0: 640a 64925i bk1: 640a 64811i bk2: 596a 64010i bk3: 596a 62785i bk4: 640a 61396i bk5: 640a 60934i bk6: 640a 65095i bk7: 640a 64906i bk8: 620a 61970i bk9: 620a 60875i bk10: 576a 65644i bk11: 576a 65221i bk12: 580a 60220i bk13: 576a 61178i bk14: 628a 65237i bk15: 628a 64843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979261
Row_Buffer_Locality_read = 0.983530
Row_Buffer_Locality_write = 0.921271
Bank_Level_Parallism = 5.232028
Bank_Level_Parallism_Col = 5.134038
Bank_Level_Parallism_Ready = 2.207062
write_to_read_ratio_blp_rw_average = 0.311382
GrpLevelPara = 3.210822 

BW Util details:
bwutil = 0.636020 
total_CMD = 80073 
util_bw = 50928 
Wasted_Col = 2800 
Wasted_Row = 197 
Idle = 26148 

BW Util Bottlenecks: 
RCDc_limit = 543 
RCDWRc_limit = 17 
WTRc_limit = 2786 
RTWc_limit = 3432 
CCDLc_limit = 2336 
rwq = 0 
CCDLc_limit_alone = 1654 
WTRc_limit_alone = 2475 
RTWc_limit_alone = 3061 

Commands details: 
total_CMD = 80073 
n_nop = 66938 
Read = 9836 
Write = 0 
L2_Alloc = 0 
L2_WB = 2896 
n_act = 219 
n_pre = 203 
n_ref = 0 
n_req = 10560 
total_req = 12732 

Dual Bus Interface Util: 
issued_total_row = 422 
issued_total_col = 12732 
Row_Bus_Util =  0.005270 
CoL_Bus_Util = 0.159005 
Either_Row_CoL_Bus_Util = 0.164038 
Issued_on_Two_Bus_Simul_Util = 0.000237 
issued_two_Eff = 0.001447 
queue_avg = 25.802492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66937 n_act=221 n_pre=205 n_ref_event=0 n_req=10555 n_rd=9832 n_rd_L2_A=0 n_write=0 n_wr_bk=2892 bw_util=0.6356
n_activity=56413 dram_eff=0.9022
bk0: 640a 63761i bk1: 640a 63474i bk2: 596a 66003i bk3: 596a 62880i bk4: 640a 63545i bk5: 640a 63026i bk6: 640a 64482i bk7: 640a 63774i bk8: 620a 63808i bk9: 620a 63536i bk10: 576a 65092i bk11: 576a 65066i bk12: 576a 61479i bk13: 576a 60881i bk14: 628a 63594i bk15: 628a 63262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979062
Row_Buffer_Locality_read = 0.983422
Row_Buffer_Locality_write = 0.919779
Bank_Level_Parallism = 5.161307
Bank_Level_Parallism_Col = 5.057306
Bank_Level_Parallism_Ready = 2.160855
write_to_read_ratio_blp_rw_average = 0.313309
GrpLevelPara = 3.185008 

BW Util details:
bwutil = 0.635620 
total_CMD = 80073 
util_bw = 50896 
Wasted_Col = 3006 
Wasted_Row = 172 
Idle = 25999 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 35 
WTRc_limit = 3074 
RTWc_limit = 2900 
CCDLc_limit = 2398 
rwq = 0 
CCDLc_limit_alone = 1821 
WTRc_limit_alone = 2727 
RTWc_limit_alone = 2670 

Commands details: 
total_CMD = 80073 
n_nop = 66937 
Read = 9832 
Write = 0 
L2_Alloc = 0 
L2_WB = 2892 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 10555 
total_req = 12724 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 12724 
Row_Bus_Util =  0.005320 
CoL_Bus_Util = 0.158905 
Either_Row_CoL_Bus_Util = 0.164050 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.001066 
queue_avg = 25.671562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6716
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 31294 -   mf: uid=414066, sid4294967295:w4294967295, part=4, addr=0xc4571800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31198), 
Ready @ 31298 -   mf: uid=414068, sid4294967295:w4294967295, part=4, addr=0xc4571880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31202), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66942 n_act=218 n_pre=202 n_ref_event=0 n_req=10559 n_rd=9836 n_rd_L2_A=0 n_write=0 n_wr_bk=2892 bw_util=0.6358
n_activity=56159 dram_eff=0.9066
bk0: 640a 65360i bk1: 640a 64441i bk2: 596a 64103i bk3: 600a 62956i bk4: 640a 62758i bk5: 640a 62621i bk6: 640a 64766i bk7: 640a 64180i bk8: 620a 62667i bk9: 620a 62767i bk10: 576a 64562i bk11: 576a 64114i bk12: 576a 62502i bk13: 576a 62071i bk14: 628a 64365i bk15: 628a 63729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979354
Row_Buffer_Locality_read = 0.983632
Row_Buffer_Locality_write = 0.921162
Bank_Level_Parallism = 5.153462
Bank_Level_Parallism_Col = 5.064830
Bank_Level_Parallism_Ready = 2.209151
write_to_read_ratio_blp_rw_average = 0.312483
GrpLevelPara = 3.349552 

BW Util details:
bwutil = 0.635820 
total_CMD = 80073 
util_bw = 50912 
Wasted_Col = 2803 
Wasted_Row = 276 
Idle = 26082 

BW Util Bottlenecks: 
RCDc_limit = 537 
RCDWRc_limit = 67 
WTRc_limit = 2651 
RTWc_limit = 4003 
CCDLc_limit = 2117 
rwq = 0 
CCDLc_limit_alone = 1514 
WTRc_limit_alone = 2395 
RTWc_limit_alone = 3656 

Commands details: 
total_CMD = 80073 
n_nop = 66942 
Read = 9836 
Write = 0 
L2_Alloc = 0 
L2_WB = 2892 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 10559 
total_req = 12728 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 12728 
Row_Bus_Util =  0.005245 
CoL_Bus_Util = 0.158955 
Either_Row_CoL_Bus_Util = 0.163988 
Issued_on_Two_Bus_Simul_Util = 0.000212 
issued_two_Eff = 0.001295 
queue_avg = 26.363705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3637
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 31284 -   mf: uid=414065, sid4294967295:w4294967295, part=5, addr=0xc4570d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31188), 
Ready @ 31298 -   mf: uid=414069, sid4294967295:w4294967295, part=5, addr=0xc4570d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31202), 
Ready @ 31302 -   mf: uid=414070, sid4294967295:w4294967295, part=5, addr=0xc4571900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31206), 
Ready @ 31307 -   mf: uid=414071, sid4294967295:w4294967295, part=5, addr=0xc4571980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31211), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66960 n_act=220 n_pre=204 n_ref_event=0 n_req=10545 n_rd=9825 n_rd_L2_A=0 n_write=0 n_wr_bk=2880 bw_util=0.6347
n_activity=56042 dram_eff=0.9068
bk0: 637a 63469i bk1: 636a 64131i bk2: 596a 64128i bk3: 596a 64004i bk4: 640a 60988i bk5: 640a 61282i bk6: 640a 66585i bk7: 640a 66731i bk8: 620a 62955i bk9: 620a 62661i bk10: 576a 64383i bk11: 576a 63947i bk12: 576a 63368i bk13: 576a 62028i bk14: 628a 64906i bk15: 628a 64714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979137
Row_Buffer_Locality_read = 0.983511
Row_Buffer_Locality_write = 0.919444
Bank_Level_Parallism = 5.125031
Bank_Level_Parallism_Col = 5.027411
Bank_Level_Parallism_Ready = 2.207311
write_to_read_ratio_blp_rw_average = 0.306915
GrpLevelPara = 3.221354 

BW Util details:
bwutil = 0.634671 
total_CMD = 80073 
util_bw = 50820 
Wasted_Col = 2830 
Wasted_Row = 204 
Idle = 26219 

BW Util Bottlenecks: 
RCDc_limit = 488 
RCDWRc_limit = 71 
WTRc_limit = 2456 
RTWc_limit = 3533 
CCDLc_limit = 1808 
rwq = 0 
CCDLc_limit_alone = 1369 
WTRc_limit_alone = 2279 
RTWc_limit_alone = 3271 

Commands details: 
total_CMD = 80073 
n_nop = 66960 
Read = 9825 
Write = 0 
L2_Alloc = 0 
L2_WB = 2880 
n_act = 220 
n_pre = 204 
n_ref = 0 
n_req = 10545 
total_req = 12705 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 12705 
Row_Bus_Util =  0.005295 
CoL_Bus_Util = 0.158668 
Either_Row_CoL_Bus_Util = 0.163763 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.001220 
queue_avg = 24.117918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66958 n_act=222 n_pre=206 n_ref_event=0 n_req=10546 n_rd=9828 n_rd_L2_A=0 n_write=0 n_wr_bk=2872 bw_util=0.6344
n_activity=55957 dram_eff=0.9078
bk0: 636a 63151i bk1: 636a 62108i bk2: 596a 64806i bk3: 600a 64253i bk4: 640a 62339i bk5: 640a 61729i bk6: 640a 65456i bk7: 640a 65780i bk8: 620a 60780i bk9: 620a 61130i bk10: 576a 66451i bk11: 576a 65758i bk12: 576a 61749i bk13: 576a 61243i bk14: 628a 63627i bk15: 628a 62772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978949
Row_Buffer_Locality_read = 0.983415
Row_Buffer_Locality_write = 0.917827
Bank_Level_Parallism = 5.260135
Bank_Level_Parallism_Col = 5.158891
Bank_Level_Parallism_Ready = 2.273228
write_to_read_ratio_blp_rw_average = 0.301867
GrpLevelPara = 3.233785 

BW Util details:
bwutil = 0.634421 
total_CMD = 80073 
util_bw = 50800 
Wasted_Col = 2802 
Wasted_Row = 195 
Idle = 26276 

BW Util Bottlenecks: 
RCDc_limit = 485 
RCDWRc_limit = 89 
WTRc_limit = 2684 
RTWc_limit = 3309 
CCDLc_limit = 1929 
rwq = 0 
CCDLc_limit_alone = 1463 
WTRc_limit_alone = 2476 
RTWc_limit_alone = 3051 

Commands details: 
total_CMD = 80073 
n_nop = 66958 
Read = 9828 
Write = 0 
L2_Alloc = 0 
L2_WB = 2872 
n_act = 222 
n_pre = 206 
n_ref = 0 
n_req = 10546 
total_req = 12700 

Dual Bus Interface Util: 
issued_total_row = 428 
issued_total_col = 12700 
Row_Bus_Util =  0.005345 
CoL_Bus_Util = 0.158605 
Either_Row_CoL_Bus_Util = 0.163788 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.000991 
queue_avg = 25.225195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2252
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66972 n_act=218 n_pre=202 n_ref_event=0 n_req=10544 n_rd=9825 n_rd_L2_A=0 n_write=0 n_wr_bk=2876 bw_util=0.6345
n_activity=56044 dram_eff=0.9065
bk0: 636a 63798i bk1: 636a 63500i bk2: 600a 63134i bk3: 600a 62909i bk4: 640a 63651i bk5: 640a 63934i bk6: 640a 65660i bk7: 640a 65671i bk8: 617a 60182i bk9: 616a 59566i bk10: 576a 65585i bk11: 576a 63791i bk12: 576a 61810i bk13: 576a 61147i bk14: 628a 63732i bk15: 628a 62984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979325
Row_Buffer_Locality_read = 0.983613
Row_Buffer_Locality_write = 0.920723
Bank_Level_Parallism = 5.292304
Bank_Level_Parallism_Col = 5.190879
Bank_Level_Parallism_Ready = 2.288366
write_to_read_ratio_blp_rw_average = 0.313366
GrpLevelPara = 3.309197 

BW Util details:
bwutil = 0.634471 
total_CMD = 80073 
util_bw = 50804 
Wasted_Col = 2852 
Wasted_Row = 178 
Idle = 26239 

BW Util Bottlenecks: 
RCDc_limit = 438 
RCDWRc_limit = 32 
WTRc_limit = 2214 
RTWc_limit = 3391 
CCDLc_limit = 2206 
rwq = 0 
CCDLc_limit_alone = 1733 
WTRc_limit_alone = 2039 
RTWc_limit_alone = 3093 

Commands details: 
total_CMD = 80073 
n_nop = 66972 
Read = 9825 
Write = 0 
L2_Alloc = 0 
L2_WB = 2876 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 10544 
total_req = 12701 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 12701 
Row_Bus_Util =  0.005245 
CoL_Bus_Util = 0.158618 
Either_Row_CoL_Bus_Util = 0.163613 
Issued_on_Two_Bus_Simul_Util = 0.000250 
issued_two_Eff = 0.001527 
queue_avg = 27.345535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3455
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 31297 -   mf: uid=414067, sid4294967295:w4294967295, part=8, addr=0xc4571000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31201), 
Ready @ 31309 -   mf: uid=414072, sid4294967295:w4294967295, part=8, addr=0xc4571c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31213), 
Ready @ 31313 -   mf: uid=414073, sid4294967295:w4294967295, part=8, addr=0xc4571c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31217), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66960 n_act=227 n_pre=211 n_ref_event=0 n_req=10548 n_rd=9832 n_rd_L2_A=0 n_write=0 n_wr_bk=2864 bw_util=0.6342
n_activity=55848 dram_eff=0.9093
bk0: 636a 65114i bk1: 636a 64190i bk2: 604a 63739i bk3: 604a 63779i bk4: 640a 62013i bk5: 640a 61793i bk6: 640a 65365i bk7: 640a 64998i bk8: 616a 62103i bk9: 616a 61591i bk10: 576a 64692i bk11: 576a 64154i bk12: 576a 61478i bk13: 576a 60356i bk14: 628a 65325i bk15: 628a 63232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978479
Row_Buffer_Locality_read = 0.983116
Row_Buffer_Locality_write = 0.914804
Bank_Level_Parallism = 5.234138
Bank_Level_Parallism_Col = 5.127840
Bank_Level_Parallism_Ready = 2.297836
write_to_read_ratio_blp_rw_average = 0.289659
GrpLevelPara = 3.251716 

BW Util details:
bwutil = 0.634221 
total_CMD = 80073 
util_bw = 50784 
Wasted_Col = 2840 
Wasted_Row = 193 
Idle = 26256 

BW Util Bottlenecks: 
RCDc_limit = 648 
RCDWRc_limit = 94 
WTRc_limit = 2828 
RTWc_limit = 2736 
CCDLc_limit = 1980 
rwq = 0 
CCDLc_limit_alone = 1570 
WTRc_limit_alone = 2600 
RTWc_limit_alone = 2554 

Commands details: 
total_CMD = 80073 
n_nop = 66960 
Read = 9832 
Write = 0 
L2_Alloc = 0 
L2_WB = 2864 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 10548 
total_req = 12696 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 12696 
Row_Bus_Util =  0.005470 
CoL_Bus_Util = 0.158555 
Either_Row_CoL_Bus_Util = 0.163763 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.001601 
queue_avg = 24.696863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6969
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 31264 -   mf: uid=414060, sid4294967295:w4294967295, part=9, addr=0xc4571d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31168), 
Ready @ 31276 -   mf: uid=414064, sid4294967295:w4294967295, part=9, addr=0xc4571d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31180), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66954 n_act=228 n_pre=212 n_ref_event=0 n_req=10544 n_rd=9828 n_rd_L2_A=0 n_write=0 n_wr_bk=2864 bw_util=0.634
n_activity=55489 dram_eff=0.9149
bk0: 636a 63752i bk1: 636a 64022i bk2: 604a 64647i bk3: 604a 64116i bk4: 640a 63993i bk5: 640a 63081i bk6: 640a 65529i bk7: 640a 65427i bk8: 616a 62150i bk9: 616a 61722i bk10: 576a 64712i bk11: 576a 64374i bk12: 576a 60778i bk13: 576a 60117i bk14: 624a 64569i bk15: 628a 64463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978376
Row_Buffer_Locality_read = 0.983211
Row_Buffer_Locality_write = 0.912011
Bank_Level_Parallism = 5.203128
Bank_Level_Parallism_Col = 5.105710
Bank_Level_Parallism_Ready = 2.283026
write_to_read_ratio_blp_rw_average = 0.314296
GrpLevelPara = 3.256186 

BW Util details:
bwutil = 0.634021 
total_CMD = 80073 
util_bw = 50768 
Wasted_Col = 2497 
Wasted_Row = 263 
Idle = 26545 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 66 
WTRc_limit = 2358 
RTWc_limit = 2964 
CCDLc_limit = 1718 
rwq = 0 
CCDLc_limit_alone = 1290 
WTRc_limit_alone = 2180 
RTWc_limit_alone = 2714 

Commands details: 
total_CMD = 80073 
n_nop = 66954 
Read = 9828 
Write = 0 
L2_Alloc = 0 
L2_WB = 2864 
n_act = 228 
n_pre = 212 
n_ref = 0 
n_req = 10544 
total_req = 12692 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 12692 
Row_Bus_Util =  0.005495 
CoL_Bus_Util = 0.158505 
Either_Row_CoL_Bus_Util = 0.163838 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.000991 
queue_avg = 25.489754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4898
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 31256 -   mf: uid=414057, sid4294967295:w4294967295, part=10, addr=0xc4571200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31160), 
Ready @ 31260 -   mf: uid=414058, sid4294967295:w4294967295, part=10, addr=0xc4571280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31164), 
Ready @ 31268 -   mf: uid=414062, sid4294967295:w4294967295, part=10, addr=0xc4571e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31172), 
Ready @ 31272 -   mf: uid=414063, sid4294967295:w4294967295, part=10, addr=0xc4571e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31176), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66937 n_act=226 n_pre=210 n_ref_event=0 n_req=10565 n_rd=9848 n_rd_L2_A=0 n_write=0 n_wr_bk=2868 bw_util=0.6352
n_activity=56414 dram_eff=0.9016
bk0: 640a 64618i bk1: 640a 64806i bk2: 604a 63975i bk3: 604a 63418i bk4: 640a 62778i bk5: 640a 61387i bk6: 640a 66529i bk7: 640a 66586i bk8: 616a 62925i bk9: 616a 61714i bk10: 576a 63785i bk11: 576a 63655i bk12: 576a 62519i bk13: 576a 62095i bk14: 632a 65093i bk15: 632a 64864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978609
Row_Buffer_Locality_read = 0.983144
Row_Buffer_Locality_write = 0.916318
Bank_Level_Parallism = 5.099808
Bank_Level_Parallism_Col = 5.004745
Bank_Level_Parallism_Ready = 2.235451
write_to_read_ratio_blp_rw_average = 0.321280
GrpLevelPara = 3.258822 

BW Util details:
bwutil = 0.635220 
total_CMD = 80073 
util_bw = 50864 
Wasted_Col = 2869 
Wasted_Row = 310 
Idle = 26030 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 48 
WTRc_limit = 2440 
RTWc_limit = 3492 
CCDLc_limit = 2056 
rwq = 0 
CCDLc_limit_alone = 1530 
WTRc_limit_alone = 2239 
RTWc_limit_alone = 3167 

Commands details: 
total_CMD = 80073 
n_nop = 66937 
Read = 9848 
Write = 0 
L2_Alloc = 0 
L2_WB = 2868 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 10565 
total_req = 12716 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 12716 
Row_Bus_Util =  0.005445 
CoL_Bus_Util = 0.158805 
Either_Row_CoL_Bus_Util = 0.164050 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.001218 
queue_avg = 25.496210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4962
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 31239 -   mf: uid=414054, sid4294967295:w4294967295, part=11, addr=0xc4571f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31143), 
Ready @ 31243 -   mf: uid=414055, sid4294967295:w4294967295, part=11, addr=0xc4571f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (31147), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=80073 n_nop=66939 n_act=218 n_pre=202 n_ref_event=0 n_req=10571 n_rd=9852 n_rd_L2_A=0 n_write=0 n_wr_bk=2876 bw_util=0.6358
n_activity=56537 dram_eff=0.9005
bk0: 640a 64628i bk1: 640a 63560i bk2: 604a 61551i bk3: 608a 61363i bk4: 640a 62677i bk5: 640a 60725i bk6: 640a 67545i bk7: 640a 67063i bk8: 616a 62856i bk9: 616a 61064i bk10: 576a 63535i bk11: 576a 63413i bk12: 576a 63664i bk13: 576a 61981i bk14: 632a 63816i bk15: 632a 63075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979378
Row_Buffer_Locality_read = 0.983658
Row_Buffer_Locality_write = 0.920723
Bank_Level_Parallism = 5.272995
Bank_Level_Parallism_Col = 5.180415
Bank_Level_Parallism_Ready = 2.206815
write_to_read_ratio_blp_rw_average = 0.302574
GrpLevelPara = 3.258455 

BW Util details:
bwutil = 0.635820 
total_CMD = 80073 
util_bw = 50912 
Wasted_Col = 2905 
Wasted_Row = 190 
Idle = 26066 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 37 
WTRc_limit = 2202 
RTWc_limit = 3996 
CCDLc_limit = 2175 
rwq = 0 
CCDLc_limit_alone = 1568 
WTRc_limit_alone = 1984 
RTWc_limit_alone = 3607 

Commands details: 
total_CMD = 80073 
n_nop = 66939 
Read = 9852 
Write = 0 
L2_Alloc = 0 
L2_WB = 2876 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 10571 
total_req = 12728 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 12728 
Row_Bus_Util =  0.005245 
CoL_Bus_Util = 0.158955 
Either_Row_CoL_Bus_Util = 0.164025 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.001066 
queue_avg = 25.804502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8448, Miss = 7732, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8448, Miss = 7732, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8445, Miss = 7729, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8444, Miss = 7728, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8444, Miss = 7732, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8444, Miss = 7728, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8444, Miss = 7728, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8444, Miss = 7728, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8448, Miss = 7732, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8448, Miss = 7736, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8445, Miss = 7729, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8444, Miss = 7728, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8444, Miss = 7728, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8444, Miss = 7732, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8441, Miss = 7729, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8440, Miss = 7728, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8444, Miss = 7732, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8444, Miss = 7732, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8444, Miss = 7728, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8444, Miss = 7732, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8448, Miss = 7740, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8448, Miss = 7740, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8448, Miss = 7740, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8448, Miss = 7744, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 202683
L2_total_cache_misses = 185567
L2_total_cache_miss_rate = 0.9156
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 88503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16891
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 67561
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.157

icnt_total_pkts_mem_to_simt=202683
icnt_total_pkts_simt_to_mem=202683
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 202683
Req_Network_cycles = 31225
Req_Network_injected_packets_per_cycle =       6.4910 
Req_Network_conflicts_per_cycle =       2.5511
Req_Network_conflicts_per_cycle_util =       3.1258
Req_Bank_Level_Parallism =       7.9533
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8994
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2705

Reply_Network_injected_packets_num = 202683
Reply_Network_cycles = 31225
Reply_Network_injected_packets_per_cycle =        6.4910
Reply_Network_conflicts_per_cycle =        4.8853
Reply_Network_conflicts_per_cycle_util =       6.0182
Reply_Bank_Level_Parallism =       7.9963
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5895
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2164
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 34 sec (274 sec)
gpgpu_simulation_rate = 43404 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffff74b82bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff74b82b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff74b82a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff74b82a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffff74b8298..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e9f935f988 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding dominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: reconvergence points for _Z9pull_stepiPKmPKiPfPKf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b0 (pr_warp.1.sm_75.ptx:215) @%p2 bra $L__BB2_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (pr_warp.1.sm_75.ptx:397) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x400 (pr_warp.1.sm_75.ptx:228) @%p3 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x448 (pr_warp.1.sm_75.ptx:240) ld.shared.u32 %r6, [%r4];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x470 (pr_warp.1.sm_75.ptx:245) @%p4 bra $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c8 (pr_warp.1.sm_75.ptx:257) @%p5 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x518 (pr_warp.1.sm_75.ptx:272) @%p6 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x560 (pr_warp.1.sm_75.ptx:286) @%p7 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5a8 (pr_warp.1.sm_75.ptx:302) @%p8 bra $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x690 (pr_warp.1.sm_75.ptx:350) @%p9 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x788 (pr_warp.1.sm_75.ptx:383) @%p15 bra $L__BB2_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a8 (pr_warp.1.sm_75.ptx:390) mov.u32 %r71, %nctaid.x;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7c8 (pr_warp.1.sm_75.ptx:394) @%p16 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (pr_warp.1.sm_75.ptx:397) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9pull_stepiPKmPKiPfPKf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pull_stepiPKmPKiPfPKf'.
GPGPU-Sim PTX: pushing kernel '_Z9pull_stepiPKmPKiPfPKf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
