# Verilog-OJ
[![Build Status](https://travis-ci.org/lluckydog/Verilog-OJ.svg?branch=master)](https://travis-ci.org/Nic30/pyDigitalWaveTools)

A job for compter engineering class aimed at improving for other classes
