From 7287827e7a5201c0a95e888e73b81265fe9e93c5 Mon Sep 17 00:00:00 2001
From: John Jacques <john.jacques@intel.com>
Date: Fri, 26 Jun 2015 20:20:44 -0500
Subject: [PATCH 044/213] arch/arm64: Correct interrupts number for simulation
 dts

Use the same base device tree for simulation and hardware.

Signed-off-by: John Jacques <john.jacques@intel.com>
---
 arch/arm64/boot/dts/intel/axc6704-sim.dts | 9 ++++-----
 1 file changed, 4 insertions(+), 5 deletions(-)

diff --git a/arch/arm64/boot/dts/intel/axc6704-sim.dts b/arch/arm64/boot/dts/intel/axc6704-sim.dts
index 9069f74..618a6a8 100644
--- a/arch/arm64/boot/dts/intel/axc6704-sim.dts
+++ b/arch/arm64/boot/dts/intel/axc6704-sim.dts
@@ -11,7 +11,7 @@
 
 /dts-v1/;
 
-#include "axc67xx-sim.dtsi"
+#include "axc67xx.dtsi"
 #include "axc6704-cpus.dtsi"
 
 / {
@@ -27,19 +27,19 @@
 		virtio_block@8021000000 {
 			compatible = "virtio,mmio";
 			reg = <0x80 0x34000000 0x1000>;
-			interrupts = <GIC_SPI 671 IRQ_TYPE_LEVEL_HIGH>;
+			interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH>;
 		};
 
 		vmfs@8034010000 {
 			compatible = "arm,messagebox";
 			reg = <0x80 0x34010000 0x1000>;
-			interrupts = <GIC_SPI 670 IRQ_TYPE_LEVEL_HIGH>;
+			interrupts = <GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH>;
 		};
 
 		ethernet@8020000000 {
 			compatible = "smsc,lan91c111";
 			reg = <0x80 0x33000000 0x1000000>;
-			interrupts = <GIC_SPI 672 IRQ_TYPE_LEVEL_HIGH>;
+			interrupts = <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH>;
 			phy-mode = "mii";
 			reg-io-width = <4>;
 			smsc,irq-active-high;
@@ -179,6 +179,5 @@
 };
 
 &pci0 {
-
 	status = "okay";
 };
-- 
1.9.1

