Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Proj1b.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Proj1b.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Proj1b"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : Proj1b
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/mux_2_1.vhd" in Library work.
Architecture behavioral of Entity mux_2_1 is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/full_adder.vhd" in Library work.
Architecture behavioral of Entity full_adder is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/ripple_adder.vhd" in Library work.
Architecture behavioral of Entity ripple_adder is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/logic_circuit_a_b.vhd" in Library work.
Architecture behavioral of Entity logic_circuit_a_b is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/logic_circuit_b.vhd" in Library work.
Architecture behavioral of Entity logic_circuit_b is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/mux_2_16.vhd" in Library work.
Architecture behavioral of Entity mux_2_16 is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/mux_3_1.vhd" in Library work.
Architecture behavioral of Entity mux_3_1 is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/shifter_unit.vhd" in Library work.
Entity <shifter> compiled.
Entity <shifter> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/alu_unit.vhd" in Library work.
Architecture behavioral of Entity alu_unit is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/reg16.vhd" in Library work.
Architecture behavioral of Entity reg16 is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/decoder_3_8.vhd" in Library work.
Architecture behavioral of Entity decoder_3_8 is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/mux_8_16.vhd" in Library work.
Architecture behavioral of Entity mux_8_16 is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/reg.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/function_unit.vhd" in Library work.
Architecture behavioral of Entity function_unit is up to date.
Compiling vhdl file "C:/Users/Ed/CS2022/Proj1b/Proj1b.vhd" in Library work.
Architecture behavioral of Entity proj1b is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Proj1b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_2_16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <function_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder_3_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_8_16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shifter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_2_16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_3_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ripple_adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <logic_circuit_a_b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <logic_circuit_b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_2_16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_2_1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Proj1b> in library <work> (Architecture <behavioral>).
Entity <Proj1b> analyzed. Unit <Proj1b> generated.

Analyzing Entity <mux_2_16> in library <work> (Architecture <behavioral>).
Entity <mux_2_16> analyzed. Unit <mux_2_16> generated.

Analyzing Entity <reg> in library <work> (Architecture <behavioral>).
Entity <reg> analyzed. Unit <reg> generated.

Analyzing Entity <reg16> in library <work> (Architecture <behavioral>).
Entity <reg16> analyzed. Unit <reg16> generated.

Analyzing Entity <decoder_3_8> in library <work> (Architecture <behavioral>).
Entity <decoder_3_8> analyzed. Unit <decoder_3_8> generated.

Analyzing Entity <mux_8_16> in library <work> (Architecture <behavioral>).
Entity <mux_8_16> analyzed. Unit <mux_8_16> generated.

Analyzing Entity <function_unit> in library <work> (Architecture <behavioral>).
Entity <function_unit> analyzed. Unit <function_unit> generated.

Analyzing Entity <shifter> in library <work> (Architecture <behavioral>).
Entity <shifter> analyzed. Unit <shifter> generated.

Analyzing Entity <mux_3_1> in library <work> (Architecture <behavioral>).
Entity <mux_3_1> analyzed. Unit <mux_3_1> generated.

Analyzing Entity <alu_unit> in library <work> (Architecture <behavioral>).
Entity <alu_unit> analyzed. Unit <alu_unit> generated.

Analyzing Entity <ripple_adder> in library <work> (Architecture <behavioral>).
Entity <ripple_adder> analyzed. Unit <ripple_adder> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <behavioral>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <logic_circuit_a_b> in library <work> (Architecture <behavioral>).
Entity <logic_circuit_a_b> analyzed. Unit <logic_circuit_a_b> generated.

Analyzing Entity <logic_circuit_b> in library <work> (Architecture <behavioral>).
Entity <logic_circuit_b> analyzed. Unit <logic_circuit_b> generated.

Analyzing Entity <mux_2_1> in library <work> (Architecture <behavioral>).
Entity <mux_2_1> analyzed. Unit <mux_2_1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux_2_16>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/mux_2_16.vhd".
Unit <mux_2_16> synthesized.


Synthesizing Unit <reg16>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/reg16.vhd".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.


Synthesizing Unit <decoder_3_8>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/decoder_3_8.vhd".
Unit <decoder_3_8> synthesized.


Synthesizing Unit <mux_8_16>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/mux_8_16.vhd".
Unit <mux_8_16> synthesized.


Synthesizing Unit <mux_3_1>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/mux_3_1.vhd".
Unit <mux_3_1> synthesized.


Synthesizing Unit <logic_circuit_a_b>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/logic_circuit_a_b.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <logic_output_a_b>.
    Found 16-bit xor2 for signal <logic_output_a_b$xor0000> created at line 43.
    Summary:
	inferred  16 Multiplexer(s).
Unit <logic_circuit_a_b> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/full_adder.vhd".
    Found 1-bit xor2 for signal <S>.
    Found 1-bit xor2 for signal <S0>.
Unit <full_adder> synthesized.


Synthesizing Unit <mux_2_1>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/mux_2_1.vhd".
Unit <mux_2_1> synthesized.


Synthesizing Unit <reg>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/reg.vhd".
WARNING:Xst:1780 - Signal <src_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_src_mux_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <reg> synthesized.


Synthesizing Unit <shifter>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/shifter_unit.vhd".
Unit <shifter> synthesized.


Synthesizing Unit <ripple_adder>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/ripple_adder.vhd".
WARNING:Xst:653 - Signal <C_out> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ripple_adder> synthesized.


Synthesizing Unit <logic_circuit_b>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/logic_circuit_b.vhd".
WARNING:Xst:647 - Input <B<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Y_out<15:11>> is never assigned. Tied to value 00000.
Unit <logic_circuit_b> synthesized.


Synthesizing Unit <alu_unit>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/alu_unit.vhd".
WARNING:Xst:646 - Signal <logic_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <alu_unit> synthesized.


Synthesizing Unit <function_unit>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/function_unit.vhd".
WARNING:Xst:1305 - Output <N_fu> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <F> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <Z_fu> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <mux_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <function_unit> synthesized.


Synthesizing Unit <Proj1b>.
    Related source file is "C:/Users/Ed/CS2022/Proj1b/Proj1b.vhd".
Unit <Proj1b> synthesized.

WARNING:Xst:524 - All outputs of the instance <mux_2_1600> of the block <mux_2_16> are unconnected in block <function_unit>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 16-bit register                                       : 8
# Multiplexers                                         : 1
 16-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 33
 1-bit xor2                                            : 32
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <shifter00> is unconnected in block <function_unit00>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <logic_circuit_a_b00> is unconnected in block <alu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <logic_circuit_b00> is unconnected in block <alu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux_2_1600> is unconnected in block <alu>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128
# Multiplexers                                         : 1
 16-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 33
 1-bit xor2                                            : 32
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Proj1b> ...

Optimizing unit <logic_circuit_a_b> ...

Optimizing unit <reg> ...

Optimizing unit <ripple_adder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Proj1b, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Proj1b.ngr
Top Level Output File Name         : Proj1b
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 86

Cell Usage :
# BELS                             : 261
#      GND                         : 1
#      LUT2                        : 16
#      LUT3                        : 16
#      LUT4                        : 172
#      MUXF5                       : 56
# FlipFlops/Latches                : 112
#      FDE                         : 112
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 81
#      IBUF                        : 45
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                      122  out of   5888     2%  
 Number of Slice Flip Flops:            112  out of  11776     0%  
 Number of 4 input LUTs:                204  out of  11776     1%  
 Number of IOs:                          86
 Number of bonded IOBs:                  82  out of    372    22%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_sig                            | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 3.694ns
   Maximum output required time after clock: 18.102ns
   Maximum combinational path delay: 19.101ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_sig'
  Total number of paths / destination ports: 672 / 224
-------------------------------------------------------------------------
Offset:              3.694ns (Levels of Logic = 2)
  Source:            control_word<0> (PAD)
  Destination:       reg00/Reg00/Q_0 (FF)
  Destination Clock: Clk_sig rising

  Data Path: control_word<0> to reg00/Reg00/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.849   0.851  control_word_0_IBUF (control_word_0_IBUF)
     LUT4:I0->O           16   0.648   1.034  reg00/Reg07/Q_and00001 (reg00/Reg07/Q_and0000)
     FDE:CE                    0.312          reg00/Reg07/Q_0
    ----------------------------------------
    Total                      3.694ns (1.809ns logic, 1.885ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_sig'
  Total number of paths / destination ports: 791 / 33
-------------------------------------------------------------------------
Offset:              18.102ns (Levels of Logic = 13)
  Source:            reg00/Reg00/Q_0 (FF)
  Destination:       V_out (PAD)
  Source Clock:      Clk_sig rising

  Data Path: reg00/Reg00/Q_0 to V_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.674  reg00/Reg00/Q_0 (reg00/Reg00/Q_0)
     LUT3:I0->O            1   0.648   0.000  mux_b00/Z<0>84_F (N94)
     MUXF5:I0->O           1   0.276   0.500  mux_b00/Z<0>84 (mux_b00/Z<0>84)
     LUT4:I1->O            3   0.643   0.674  mux_b00/Z<0>124 (data_out_0_OBUF)
     LUT4:I0->O            1   0.648   0.000  function_unit00/alu/r_adder/full_adder_01/Cout11 (function_unit00/alu/r_adder/full_adder_01/Cout1)
     MUXF5:I1->O           1   0.276   0.420  function_unit00/alu/r_adder/full_adder_01/Cout1_f5 (function_unit00/alu/r_adder/C1)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_03/Cout1_f5 (function_unit00/alu/r_adder/C3)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_05/Cout1_f5 (function_unit00/alu/r_adder/C5)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_07/Cout1_f5 (function_unit00/alu/r_adder/C7)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_09/Cout1_f5 (function_unit00/alu/r_adder/C9)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_11/Cout1_f5 (function_unit00/alu/r_adder/C11)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_13/Cout1_f5 (function_unit00/alu/r_adder/C13)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_15/Cout1_f5 (V_out_OBUF)
     OBUF:I->O                 4.520          V_out_OBUF (V_out)
    ----------------------------------------
    Total                     18.102ns (12.894ns logic, 5.208ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1013 / 33
-------------------------------------------------------------------------
Delay:               19.101ns (Levels of Logic = 14)
  Source:            control_word<10> (PAD)
  Destination:       V_out (PAD)

  Data Path: control_word<10> to V_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.849   1.415  control_word_10_IBUF (control_word_10_IBUF)
     LUT4:I0->O            1   0.648   0.000  mux_b00/Z<0>84_G (N95)
     MUXF5:I1->O           1   0.276   0.500  mux_b00/Z<0>84 (mux_b00/Z<0>84)
     LUT4:I1->O            3   0.643   0.674  mux_b00/Z<0>124 (data_out_0_OBUF)
     LUT4:I0->O            1   0.648   0.000  function_unit00/alu/r_adder/full_adder_01/Cout11 (function_unit00/alu/r_adder/full_adder_01/Cout1)
     MUXF5:I1->O           1   0.276   0.420  function_unit00/alu/r_adder/full_adder_01/Cout1_f5 (function_unit00/alu/r_adder/C1)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_03/Cout1_f5 (function_unit00/alu/r_adder/C3)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_05/Cout1_f5 (function_unit00/alu/r_adder/C5)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_07/Cout1_f5 (function_unit00/alu/r_adder/C7)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_09/Cout1_f5 (function_unit00/alu/r_adder/C9)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_11/Cout1_f5 (function_unit00/alu/r_adder/C11)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_13/Cout1_f5 (function_unit00/alu/r_adder/C13)
     MUXF5:S->O            1   0.756   0.420  function_unit00/alu/r_adder/full_adder_15/Cout1_f5 (V_out_OBUF)
     OBUF:I->O                 4.520          V_out_OBUF (V_out)
    ----------------------------------------
    Total                     19.101ns (13.152ns logic, 5.949ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.63 secs
 
--> 

Total memory usage is 243252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

