

================================================================
== Vitis HLS Report for 'Block_split77_proc'
================================================================
* Date:           Wed Feb 24 15:49:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.620 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.000 ns|  3.000 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 3 [1/1] (1.09ns)   --->   "%D_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %D" [deform.cpp:154]   --->   Operation 3 'read' 'D_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (1.09ns)   --->   "%STRIDE_2_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %STRIDE_2" [deform.cpp:154]   --->   Operation 4 'read' 'STRIDE_2_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %D_read, i32 1, i32 31" [deform.cpp:154]   --->   Operation 5 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln154 = sext i31 %trunc_ln" [deform.cpp:154]   --->   Operation 6 'sext' 'sext_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.52ns)   --->   "%CONV_D = select i1 %STRIDE_2_read, i32 %sext_ln154, i32 %D_read" [deform.cpp:154]   --->   Operation 7 'select' 'CONV_D' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.09ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %CONV_D_out_out, i32 %CONV_D" [deform.cpp:68]   --->   Operation 11 'write' 'write_ln68' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_out_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.09ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %CONV_D_out_out1, i32 %CONV_D" [deform.cpp:68]   --->   Operation 13 'write' 'write_ln68' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [deform.cpp:68]   --->   Operation 14 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ STRIDE_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV_D_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV_D_out_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
D_read            (read         ) [ 000]
STRIDE_2_read     (read         ) [ 000]
trunc_ln          (partselect   ) [ 000]
sext_ln154        (sext         ) [ 000]
CONV_D            (select       ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
write_ln68        (write        ) [ 000]
specinterface_ln0 (specinterface) [ 000]
write_ln68        (write        ) [ 000]
ret_ln68          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="STRIDE_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STRIDE_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="CONV_D_out_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV_D_out_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="CONV_D_out_out1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV_D_out_out1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="D_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="STRIDE_2_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="STRIDE_2_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln68_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="1"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="write_ln68_write_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="0" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="0" index="2" bw="32" slack="1"/>
<pin id="57" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="31" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="0" index="3" bw="6" slack="0"/>
<pin id="65" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln154_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln154/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="CONV_D_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="31" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CONV_D/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="CONV_D_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CONV_D "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="34" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="73"><net_src comp="60" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="40" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="34" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="53" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: CONV_D_out_out | {2 }
	Port: CONV_D_out_out1 | {2 }
 - Input state : 
	Port: Block_.split77_proc : D | {1 }
	Port: Block_.split77_proc : STRIDE_2 | {1 }
  - Chain level:
	State 1
		sext_ln154 : 1
		CONV_D : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|  select  |       CONV_D_fu_74       |    0    |    32   |
|----------|--------------------------|---------|---------|
|   read   |     D_read_read_fu_34    |    0    |    0    |
|          | STRIDE_2_read_read_fu_40 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln68_write_fu_46  |    0    |    0    |
|          |  write_ln68_write_fu_53  |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      trunc_ln_fu_60      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln154_fu_70     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    32   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|CONV_D_reg_82|   32   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   32   |
+-----------+--------+--------+
