-- VHDL for IBM SMS ALD page 14.70.10.1
-- Title: INDEX CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/3/2020 9:07:36 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_70_10_1_INDEX_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME:	 in STD_LOGIC;
		MS_STORE_AR_SET_A_CYCLE_CTRL_A:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_INDEX_REQUIRED:	 in STD_LOGIC;
		PS_ADDR_DOUBLE_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_10_TIME:	 in STD_LOGIC;
		MS_SET_X_CYCLE_CTRL_A:	 out STD_LOGIC;
		MS_SET_A_RING_1_TRIG:	 out STD_LOGIC;
		PS_INDEX_A_AR:	 out STD_LOGIC;
		PS_INDEX_B_AR:	 out STD_LOGIC);
end ALD_14_70_10_1_INDEX_CONTROLS;

architecture behavioral of ALD_14_70_10_1_INDEX_CONTROLS is 

	signal OUT_5A_K: STD_LOGIC;
	signal OUT_5B_G: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_1B_D: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_3E_K: STD_LOGIC;
	signal OUT_5G_D: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;

begin

	OUT_5A_K <= NOT(PS_B_CH_NOT_WM_BIT AND PS_I_CYCLE );
	OUT_5B_G <= NOT(PS_I_RING_5_OR_10_TIME AND PS_INDEX_REQUIRED );
	OUT_2B_NoPin <= NOT(OUT_DOT_5A AND MS_STORE_AR_SET_A_CYCLE_CTRL_A AND OUT_5C_C );
	OUT_1B_D <= NOT(OUT_2B_NoPin AND PS_LOGIC_GATE_F_1 );
	OUT_5C_C <= NOT(PS_STORE_ADDR_REGS_OP_CODE AND PS_LAST_INSN_RO_CYCLE_1 );
	OUT_5D_NoPin <= NOT(PS_INDEX_REQUIRED AND PS_I_RING_5_TIME );
	OUT_3D_R <= NOT OUT_5D_NoPin;
	OUT_5E_C <= NOT(PS_I_RING_5_TIME AND PS_INDEX_REQUIRED AND PS_ADDR_DOUBLE_OP_CODES );
	OUT_3E_K <= NOT(OUT_5E_C AND OUT_5G_D );
	OUT_5G_D <= NOT(PS_INDEX_REQUIRED AND PS_I_RING_10_TIME );
	OUT_DOT_5A <= OUT_5A_K OR OUT_5B_G;

	MS_SET_A_RING_1_TRIG <= OUT_1B_D;
	PS_INDEX_A_AR <= OUT_3D_R;
	PS_INDEX_B_AR <= OUT_3E_K;
	MS_SET_X_CYCLE_CTRL_A <= OUT_DOT_5A;


end;
