============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jul 11 22:53:56 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project Sobel_ctrl.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/hsyncfifo_2048x8.v
HDL-1007 : analyze verilog file ../../../rtl/Sobel_ctrl/Sobel_top/sobel_ctrl.sv
HDL-1007 : undeclared symbol 'fifo_not_full', assumed default net type 'wire' in ../../../rtl/Sobel_ctrl/Sobel_top/sobel_ctrl.sv(32)
HDL-1007 : undeclared symbol 'fifo_dout', assumed default net type 'wire' in ../../../rtl/Sobel_ctrl/Sobel_top/sobel_ctrl.sv(92)
HDL-1007 : undeclared symbol 'fifo_not_empty', assumed default net type 'wire' in ../../../rtl/Sobel_ctrl/Sobel_top/sobel_ctrl.sv(100)
HDL-1007 : undeclared symbol 'fifo_ren', assumed default net type 'wire' in ../../../rtl/Sobel_ctrl/Sobel_top/sobel_ctrl.sv(101)
HDL-1007 : analyze verilog file ../../../rtl/Sobel_ctrl/sobel_interpolation/sobel_interpolation.v
HDL-1007 : analyze verilog file ../../../rtl/Sobel_ctrl/sobel_linebuffer/hsyncfifo_2048x8.v
HDL-5007 WARNING: overwrite current module 'hsyncfifo_2048x8' in ../../../rtl/Sobel_ctrl/sobel_linebuffer/hsyncfifo_2048x8.v(26)
HDL-1007 : previous definition of design element 'hsyncfifo_2048x8' is here in ../../al_ip/hsyncfifo_2048x8.v(26)
HDL-5007 WARNING: overwrite current module 'ram_infer_hsyncfifo_2048x8' in ../../../rtl/Sobel_ctrl/sobel_linebuffer/hsyncfifo_2048x8.v(270)
HDL-1007 : previous definition of design element 'ram_infer_hsyncfifo_2048x8' is here in ../../al_ip/hsyncfifo_2048x8.v(270)
HDL-1007 : analyze verilog file ../../../rtl/Sobel_ctrl/sobel_linebuffer/sobel_linebuffer.v
HDL-1007 : analyze verilog file ../../../rtl/Sobel_ctrl/sobel_position_calculate/sobel_position_calculate.v
HDL-1007 : analyze verilog file ../../../rtl/Sobel_ctrl/sobel_regarray/sobel_regarray.sv
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Sobel_ctrl_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model hsyncfifo_2048x8
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_2" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_2 as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model hsyncfifo_2048x8.
RUN-1001 : There are total 127 instances
RUN-0007 : 8 luts, 35 seqs, 20 mslices, 12 lslices, 47 pads, 2 brams, 0 dsps
RUN-1001 : There are total 185 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 50 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     24      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     11      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   2   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 125 instances, 8 luts, 35 seqs, 32 slices, 7 macros(32 instances: 20 mslices 12 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 57972
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 125.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 38981.4, overlap = 4.5
PHY-3002 : Step(2): len = 34273.2, overlap = 0
PHY-3002 : Step(3): len = 27012.7, overlap = 4.5
PHY-3002 : Step(4): len = 23602.6, overlap = 4.5
PHY-3002 : Step(5): len = 21749.9, overlap = 4.5
PHY-3002 : Step(6): len = 20134.2, overlap = 2.25
PHY-3002 : Step(7): len = 18954.3, overlap = 2.25
PHY-3002 : Step(8): len = 18486.6, overlap = 4.5
PHY-3002 : Step(9): len = 17220.9, overlap = 4.5
PHY-3002 : Step(10): len = 16738.8, overlap = 0
PHY-3002 : Step(11): len = 16672.9, overlap = 2.25
PHY-3002 : Step(12): len = 16252.8, overlap = 4.5
PHY-3002 : Step(13): len = 15657.1, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000290325
PHY-3002 : Step(14): len = 15620.4, overlap = 0
PHY-3002 : Step(15): len = 15534.8, overlap = 0
PHY-3002 : Step(16): len = 15526, overlap = 0
PHY-3002 : Step(17): len = 15621.6, overlap = 0
PHY-3002 : Step(18): len = 15338.6, overlap = 0
PHY-3002 : Step(19): len = 15276.1, overlap = 2.25
PHY-3002 : Step(20): len = 15241.7, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000580649
PHY-3002 : Step(21): len = 15209.1, overlap = 0
PHY-3002 : Step(22): len = 15203.2, overlap = 0
PHY-3002 : Step(23): len = 15203.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005804s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 15365.1, overlap = 0
PHY-3002 : Step(25): len = 15407.6, overlap = 0
PHY-3002 : Step(26): len = 15018, overlap = 0
PHY-3002 : Step(27): len = 14966, overlap = 0
PHY-3002 : Step(28): len = 14932.3, overlap = 0
PHY-3002 : Step(29): len = 14841.9, overlap = 0
PHY-3002 : Step(30): len = 14859.1, overlap = 0
PHY-3002 : Step(31): len = 14820.1, overlap = 0.75
PHY-3002 : Step(32): len = 14793, overlap = 0.3125
PHY-3002 : Step(33): len = 14821.7, overlap = 0.3125
PHY-3002 : Step(34): len = 14821.7, overlap = 0.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000217195
PHY-3002 : Step(35): len = 14853.8, overlap = 6.1875
PHY-3002 : Step(36): len = 14858.9, overlap = 6.53125
PHY-3002 : Step(37): len = 14858.9, overlap = 6.53125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000434391
PHY-3002 : Step(38): len = 14851.7, overlap = 6
PHY-3002 : Step(39): len = 14851.7, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000868782
PHY-3002 : Step(40): len = 14827.9, overlap = 6
PHY-3002 : Step(41): len = 14827.9, overlap = 6
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 12.75 peak overflow 5.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/185.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 15128, over cnt = 8(0%), over = 57, worst = 24
PHY-1001 : End global iterations;  0.032917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 9.97, top5 = 3.38, top10 = 2.20, top15 = 1.47.
PHY-1001 : End incremental global routing;  0.086487s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hsyncfifo_2048x8.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 596, tnet num: 183, tinst num: 125, tnode num: 734, tedge num: 972.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.255391s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (48.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.343811s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.0%)

OPT-1001 : Current memory(MB): used = 139, reserve = 109, peak = 139.
OPT-1001 : End physical optimization;  0.347525s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4005 : Packed 13 SEQ with LUT/SLICE
SYN-4006 : 4 single LUT's are left
SYN-4006 : 21 single SEQ's are left
SYN-4011 : Packing model "hsyncfifo_2048x8" (AL_USER_NORMAL) with 29/113 primitive instances ...
PHY-3001 : End packing;  0.001930s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model hsyncfifo_2048x8.
RUN-1001 : There are total 102 instances
RUN-1001 : 25 mslices, 25 lslices, 47 pads, 2 brams, 0 dsps
RUN-1001 : There are total 184 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : design contains 100 instances, 50 slices, 7 macros(32 instances: 20 mslices 12 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 14844.8, Over = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.61144e-05
PHY-3002 : Step(42): len = 14843.6, overlap = 5.25
PHY-3002 : Step(43): len = 14843.6, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.22289e-05
PHY-3002 : Step(44): len = 14882.6, overlap = 5.25
PHY-3002 : Step(45): len = 14882.6, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102129
PHY-3002 : Step(46): len = 15054.2, overlap = 4.5
PHY-3002 : Step(47): len = 15054.2, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 16406.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(48): len = 15952.5, overlap = 1
PHY-3002 : Step(49): len = 15903, overlap = 1.5
PHY-3002 : Step(50): len = 15762.8, overlap = 2.25
PHY-3002 : Step(51): len = 15735.1, overlap = 2.5
PHY-3002 : Step(52): len = 15738.5, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139988
PHY-3002 : Step(53): len = 15750.8, overlap = 2.75
PHY-3002 : Step(54): len = 15750.8, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279976
PHY-3002 : Step(55): len = 15785.6, overlap = 2.25
PHY-3002 : Step(56): len = 15785.6, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16128.8, Over = 0
PHY-3001 : End spreading;  0.001767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 16128.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/184.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 16736, over cnt = 20(0%), over = 44, worst = 6
PHY-1002 : len = 17120, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 17184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025413s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.05, top5 = 4.67, top10 = 2.98, top15 = 2.00.
PHY-1001 : End incremental global routing;  0.063317s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hsyncfifo_2048x8.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 557, tnet num: 182, tinst num: 100, tnode num: 658, tedge num: 912.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.218759s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.283535s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (60.6%)

OPT-1001 : Current memory(MB): used = 140, reserve = 109, peak = 141.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000092s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 118/184.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 17216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001926s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.05, top5 = 4.67, top10 = 2.98, top15 = 2.00.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 15.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.333776s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (65.5%)

RUN-1003 : finish command "place" in  1.602899s wall, 0.531250s user + 0.109375s system = 0.640625s CPU (40.0%)

RUN-1004 : used memory is 132 MB, reserved memory is 101 MB, peak memory is 141 MB
RUN-1002 : start command "export_db Sobel_ctrl_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 102 instances
RUN-1001 : 25 mslices, 25 lslices, 47 pads, 2 brams, 0 dsps
RUN-1001 : There are total 184 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hsyncfifo_2048x8.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 557, tnet num: 182, tinst num: 100, tnode num: 658, tedge num: 912.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 25 mslices, 25 lslices, 47 pads, 2 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 182 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 52 clock pins, and constraint 101 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 16736, over cnt = 19(0%), over = 41, worst = 6
PHY-1002 : len = 17088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 17160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034003s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 15.87, top5 = 4.63, top10 = 2.96, top15 = 1.99.
PHY-1001 : End global routing;  0.067726s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (46.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 162, reserve = 132, peak = 169.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_2 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 426, reserve = 401, peak = 426.
PHY-1001 : End build detailed router design. 3.330216s wall, 2.656250s user + 0.031250s system = 2.687500s CPU (80.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 2944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.006647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (235.1%)

PHY-1001 : Current memory(MB): used = 427, reserve = 402, peak = 427.
PHY-1001 : End phase 1; 0.012587s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 59% nets.
PHY-1022 : len = 26240, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 454, reserve = 428, peak = 454.
PHY-1001 : End initial routed; 1.156367s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (59.5%)

PHY-1001 : Current memory(MB): used = 454, reserve = 428, peak = 454.
PHY-1001 : End phase 2; 1.156429s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (59.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 26232, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.014356s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 26232, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.013915s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.025797s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.6%)

PHY-1001 : Current memory(MB): used = 464, reserve = 437, peak = 464.
PHY-1001 : End phase 3; 0.164095s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (66.7%)

PHY-1003 : Routed, final wirelength = 26232
PHY-1001 : Current memory(MB): used = 464, reserve = 437, peak = 464.
PHY-1001 : End export database. 0.006026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.859718s wall, 3.546875s user + 0.062500s system = 3.609375s CPU (74.3%)

RUN-1003 : finish command "route" in  5.204051s wall, 3.750000s user + 0.062500s system = 3.812500s CPU (73.3%)

RUN-1004 : used memory is 426 MB, reserved memory is 400 MB, peak memory is 464 MB
RUN-1002 : start command "report_area -io_info -file Sobel_ctrl_phy.area"
RUN-1001 : standard
***Report Model: hsyncfifo_2048x8 Device: EG4D20EG176***

IO Statistics
#IO                        47
  #input                   12
  #output                  35
  #inout                    0

Utilization Statistics
#lut                       72   out of  19600    0.37%
#reg                       36   out of  19600    0.18%
#le                        93
  #lut only                57   out of     93   61.29%
  #reg only                21   out of     93   22.58%
  #lut&reg                 15   out of     93   16.13%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.12%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       47   out of    130   36.15%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet     Type               DriverType         Driver          Fanout
#1        clk_dup_2    GCLK               io                 clk_syn_3.di    26


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      clk          INPUT        P61        LVCMOS25          N/A           N/A        NONE    
     di[7]         INPUT        P136       LVCMOS25          N/A           N/A        NONE    
     di[6]         INPUT        P102       LVCMOS25          N/A           N/A        NONE    
     di[5]         INPUT        P129       LVCMOS25          N/A           N/A        NONE    
     di[4]         INPUT        P86        LVCMOS25          N/A           N/A        NONE    
     di[3]         INPUT        P149       LVCMOS25          N/A           N/A        NONE    
     di[2]         INPUT        P74        LVCMOS25          N/A           N/A        NONE    
     di[1]         INPUT        P119       LVCMOS25          N/A           N/A        NONE    
     di[0]         INPUT        P68        LVCMOS25          N/A           N/A        NONE    
      re           INPUT        P26        LVCMOS25          N/A           N/A        NONE    
      rst          INPUT        P41        LVCMOS25          N/A           N/A        NONE    
      we           INPUT        P103       LVCMOS25          N/A           N/A        NONE    
    aempty        OUTPUT        P50        LVCMOS25           8            N/A        NONE    
     afull        OUTPUT        P27        LVCMOS25           8            N/A        OREG    
    dout[7]       OUTPUT        P118       LVCMOS25           8            N/A        NONE    
    dout[6]       OUTPUT        P64        LVCMOS25           8            N/A        NONE    
    dout[5]       OUTPUT        P156       LVCMOS25           8            N/A        NONE    
    dout[4]       OUTPUT        P69        LVCMOS25           8            N/A        NONE    
    dout[3]       OUTPUT        P155       LVCMOS25           8            N/A        NONE    
    dout[2]       OUTPUT        P75        LVCMOS25           8            N/A        NONE    
    dout[1]       OUTPUT        P121       LVCMOS25           8            N/A        NONE    
    dout[0]       OUTPUT        P90        LVCMOS25           8            N/A        NONE    
  empty_flag      OUTPUT        P130       LVCMOS25           8            N/A        NONE    
   full_flag      OUTPUT        P107       LVCMOS25           8            N/A        OREG    
  rdusedw[10]     OUTPUT        P62        LVCMOS25           8            N/A        NONE    
  rdusedw[9]      OUTPUT        P15        LVCMOS25           8            N/A        NONE    
  rdusedw[8]      OUTPUT        P53        LVCMOS25           8            N/A        NONE    
  rdusedw[7]      OUTPUT        P109       LVCMOS25           8            N/A        NONE    
  rdusedw[6]      OUTPUT        P76        LVCMOS25           8            N/A        NONE    
  rdusedw[5]      OUTPUT        P126       LVCMOS25           8            N/A        NONE    
  rdusedw[4]      OUTPUT        P106       LVCMOS25           8            N/A        NONE    
  rdusedw[3]      OUTPUT        P159       LVCMOS25           8            N/A        NONE    
  rdusedw[2]      OUTPUT        P174       LVCMOS25           8            N/A        NONE    
  rdusedw[1]      OUTPUT        P73        LVCMOS25           8            N/A        NONE    
  rdusedw[0]      OUTPUT        P148       LVCMOS25           8            N/A        NONE    
     valid        OUTPUT        P152       LVCMOS25           8            N/A        NONE    
  wrusedw[10]     OUTPUT        P114       LVCMOS25           8            N/A        NONE    
  wrusedw[9]      OUTPUT        P153       LVCMOS25           8            N/A        NONE    
  wrusedw[8]      OUTPUT        P104       LVCMOS25           8            N/A        NONE    
  wrusedw[7]      OUTPUT        P49        LVCMOS25           8            N/A        NONE    
  wrusedw[6]      OUTPUT        P151       LVCMOS25           8            N/A        NONE    
  wrusedw[5]      OUTPUT        P30        LVCMOS25           8            N/A        NONE    
  wrusedw[4]      OUTPUT        P39        LVCMOS25           8            N/A        NONE    
  wrusedw[3]      OUTPUT        P146       LVCMOS25           8            N/A        NONE    
  wrusedw[2]      OUTPUT        P11        LVCMOS25           8            N/A        NONE    
  wrusedw[1]      OUTPUT        P77        LVCMOS25           8            N/A        NONE    
  wrusedw[0]      OUTPUT        P19        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------+
|Instance   |Module                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------+
|top        |hsyncfifo_2048x8           |93     |40      |32      |38      |2       |0       |
|  ram_inst |ram_infer_hsyncfifo_2048x8 |0      |0       |0       |0       |2       |0       |
+--------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        72   
    #2         2        4    
    #3         3        44   
    #4         4        1    
    #5        5-10      12   
    #6       11-50      1    
  Average     2.25           

RUN-1002 : start command "export_db Sobel_ctrl_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid Sobel_ctrl_inst.bid"
PRG-1000 : <!-- HMAC is: 3838c095ab5c534b1a588f9ce724cd1684eeb4952353b4e80211f48bd46365cc -->
RUN-1002 : start command "bitgen -bit Sobel_ctrl.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 100
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 184, pip num: 1366
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 564 valid insts, and 3855 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011001000000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Sobel_ctrl.bit.
RUN-1003 : finish command "bitgen -bit Sobel_ctrl.bit" in  1.026880s wall, 3.890625s user + 0.046875s system = 3.937500s CPU (383.4%)

RUN-1004 : used memory is 430 MB, reserved memory is 404 MB, peak memory is 596 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240711_225356.log"
RUN-1001 : Backing up run's log file succeed.
