Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 27 18:56:17 2020
| Host              : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 325 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1027 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.396        0.000                      0                35596        0.010        0.000                      0                35596        0.558        0.000                       0                 19764  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.797        0.000                      0                11340        0.010        0.000                      0                11340        1.171        0.000                       0                 13428  
clk2x               0.672        0.000                      0                19648        0.010        0.000                      0                19648        0.558        0.000                       0                  6336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.476        0.000                      0                 4096        0.010        0.000                      0                 4096  
clk           clk2x               0.396        0.000                      0                 1536        0.010        0.000                      0                 1536  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_1_6/dff_e/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.072ns (3.059%)  route 2.282ns (96.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 5.410 - 3.333 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.370ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.077ns (routing 1.262ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.298     2.298    fsm/dff_loadingWeights/clk
    SLICE_X53Y196        FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y196        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     2.370 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=456, routed)         2.282     4.652    array/pe_1_6/dff_e/loadingWeights
    SLICE_X56Y290        FDRE                                         r  array/pe_1_6/dff_e/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.077     5.410    array/pe_1_6/dff_e/clk
    SLICE_X56Y290        FDRE                                         r  array/pe_1_6/dff_e/q_reg[1]/C
                         clock pessimism              0.108     5.518    
                         clock uncertainty           -0.035     5.483    
    SLICE_X56Y290        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.033     5.450    array/pe_1_6/dff_e/q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.450    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                  0.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_7_0/int8_quad_mac/acc_x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            mem_x_0/memory_reg/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.054ns (31.214%)  route 0.119ns (68.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      2.085ns (routing 1.262ns, distribution 0.823ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.370ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.085     2.085    array/pe_7_0/int8_quad_mac/acc_x_dff/clk
    SLICE_X58Y180        FDRE                                         r  array/pe_7_0/int8_quad_mac/acc_x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y180        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.054     2.139 r  array/pe_7_0/int8_quad_mac/acc_x_dff/q_reg[5]/Q
                         net (fo=1, routed)           0.119     2.258    mem_x_0/q_reg[31][5]
    RAMB18_X7Y72         RAMB18E2                                     r  mem_x_0/memory_reg/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.456     2.456    mem_x_0/clk
    RAMB18_X7Y72         RAMB18E2                                     r  mem_x_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.158     2.298    
    RAMB18_X7Y72         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[5])
                                                     -0.050     2.248    mem_x_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X7Y83  mem_a_0/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         1.666       1.171      RAMB18_X5Y84  mem_a_3/memory_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X6Y89  mem_a_1/memory_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 array/pe_0_1/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/DIN[25]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.073ns (10.831%)  route 0.601ns (89.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 3.724 - 1.666 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.295ns (routing 1.382ns, distribution 0.913ns)
  Clock Net Delay (Destination): 2.058ns (routing 1.275ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.295     2.295    array/pe_0_1/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X54Y204        FDRE                                         r  array/pe_0_1/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y204        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.073     2.368 r  array/pe_0_1/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/Q
                         net (fo=20, routed)          0.601     2.969    array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/D[25]
    DSP48E2_X11Y81       DSP_PREADD_DATA                              r  array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/DIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.058     3.724    array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X11Y81       DSP_PREADD_DATA                              r  array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.149     3.873    
                         clock uncertainty           -0.035     3.838    
    DSP48E2_X11Y81       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[25])
                                                     -0.197     3.641    array/pe_0_1/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  0.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_4_1/int8_quad_mac/mul/dff_input_mux_sel/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_4_1/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.077ns (44.253%)  route 0.097ns (55.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      2.028ns (routing 1.275ns, distribution 0.753ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.382ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.028     2.028    array/pe_4_1/int8_quad_mac/mul/dff_input_mux_sel/clk2x
    SLICE_X45Y206        FDRE                                         r  array/pe_4_1/int8_quad_mac/mul/dff_input_mux_sel/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.056     2.084 r  array/pe_4_1/int8_quad_mac/mul/dff_input_mux_sel/q_reg[0]/Q
                         net (fo=17, routed)          0.072     2.156    array/pe_4_1/int8_quad_mac/mul/input_mux_sel
    SLICE_X46Y206        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.021     2.177 r  array/pe_4_1/int8_quad_mac/mul/q[6]_i_1__11/O
                         net (fo=1, routed)           0.025     2.202    array/pe_4_1/int8_quad_mac/mul/dff_dsp_in0/D[6]
    SLICE_X46Y206        FDRE                                         r  array/pe_4_1/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.295     2.295    array/pe_4_1/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X46Y206        FDRE                                         r  array/pe_4_1/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C
                         clock pessimism             -0.149     2.146    
    SLICE_X46Y206        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.192    array/pe_4_1/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X51Y297  array/pe_4_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_carryin4/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X45Y311  array/pe_6_7/int8_quad_mac/mul/dff_be0/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X50Y294  array/pe_4_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 array/pe_4_6/int8_quad_mac/mul/dff_be0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_4_6/int8_quad_mac/mul/dff_mul_de/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        0.917ns  (logic 0.072ns (7.852%)  route 0.845ns (92.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 5.365 - 3.333 ) 
    Source Clock Delay      (SCD):    2.303ns = ( 3.969 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 1.382ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.032ns (routing 1.262ns, distribution 0.770ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.303     3.969    array/pe_4_6/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X48Y289        FDRE                                         r  array/pe_4_6/int8_quad_mac/mul/dff_be0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y289        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.072     4.041 r  array/pe_4_6/int8_quad_mac/mul/dff_be0/q_reg[6]/Q
                         net (fo=2, routed)           0.845     4.886    array/pe_4_6/int8_quad_mac/mul/dff_mul_de/D[6]
    SLICE_X49Y286        FDRE                                         r  array/pe_4_6/int8_quad_mac/mul/dff_mul_de/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.032     5.365    array/pe_4_6/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X49Y286        FDRE                                         r  array/pe_4_6/int8_quad_mac/mul/dff_mul_de/q_reg[6]/C
                         clock pessimism              0.000     5.365    
                         clock uncertainty           -0.035     5.330    
    SLICE_X49Y286        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.033     5.363    array/pe_4_6/int8_quad_mac/mul/dff_mul_de/q_reg[6]
  -------------------------------------------------------------------
                         required time                          5.363    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  0.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_3_1/int8_quad_mac/mul/dff_ae1/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_3_1/int8_quad_mac/mul/dff_mul_ae/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.057ns (17.066%)  route 0.277ns (82.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 1.275ns, distribution 0.774ns)
  Clock Net Delay (Destination): 2.291ns (routing 1.370ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.049     2.049    array/pe_3_1/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X50Y201        FDRE                                         r  array/pe_3_1/int8_quad_mac/mul/dff_ae1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y201        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.057     2.106 r  array/pe_3_1/int8_quad_mac/mul/dff_ae1/q_reg[10]/Q
                         net (fo=1, routed)           0.277     2.383    array/pe_3_1/int8_quad_mac/mul/dff_mul_ae/D[10]
    SLICE_X52Y202        FDRE                                         r  array/pe_3_1/int8_quad_mac/mul/dff_mul_ae/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.291     2.291    array/pe_3_1/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X52Y202        FDRE                                         r  array/pe_3_1/int8_quad_mac/mul/dff_mul_ae/q_reg[10]/C
                         clock pessimism              0.000     2.291    
                         clock uncertainty            0.035     2.327    
    SLICE_X52Y202        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.373    array/pe_3_1/int8_quad_mac/mul/dff_mul_ae/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.010    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 array/pe_2_6/dff_c/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_2_6/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.179ns (17.429%)  route 0.848ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 3.717 - 1.666 ) 
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.370ns, distribution 0.920ns)
  Clock Net Delay (Destination): 2.051ns (routing 1.275ns, distribution 0.776ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.290     2.290    array/pe_2_6/dff_c/clk
    SLICE_X52Y279        FDRE                                         r  array/pe_2_6/dff_c/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y279        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     2.362 r  array/pe_2_6/dff_c/q_reg[4]/Q
                         net (fo=2, routed)           0.781     3.143    array/pe_2_6/int8_quad_mac/mul/q_reg[7]_5[4]
    SLICE_X52Y287        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.107     3.250 r  array/pe_2_6/int8_quad_mac/mul/q[4]_i_1/O
                         net (fo=1, routed)           0.067     3.317    array/pe_2_6/int8_quad_mac/mul/dff_dsp_in0/D[4]
    SLICE_X52Y287        FDRE                                         r  array/pe_2_6/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.051     3.717    array/pe_2_6/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X52Y287        FDRE                                         r  array/pe_2_6/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/C
                         clock pessimism              0.000     3.717    
                         clock uncertainty           -0.035     3.682    
    SLICE_X52Y287        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.032     3.714    array/pe_2_6/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.714    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  0.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_1_6/dff_b/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_1_6/int8_quad_mac/mul/dff_dsp_in1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.088ns (23.848%)  route 0.281ns (76.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 1.262ns, distribution 0.773ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.382ns, distribution 0.930ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.035     2.035    array/pe_1_6/dff_b/clk
    SLICE_X55Y287        FDRE                                         r  array/pe_1_6/dff_b/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y287        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.056     2.091 r  array/pe_1_6/dff_b/q_reg[0]/Q
                         net (fo=2, routed)           0.246     2.337    array/pe_1_6/int8_quad_mac/mul/q_reg[7]_8[0]
    SLICE_X55Y287        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.032     2.369 r  array/pe_1_6/int8_quad_mac/mul/q[0]_i_1__0/O
                         net (fo=1, routed)           0.035     2.404    array/pe_1_6/int8_quad_mac/mul/dff_dsp_in1/D[0]
    SLICE_X55Y287        FDRE                                         r  array/pe_1_6/int8_quad_mac/mul/dff_dsp_in1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.312     2.312    array/pe_1_6/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X55Y287        FDRE                                         r  array/pe_1_6/int8_quad_mac/mul/dff_dsp_in1/q_reg[0]/C
                         clock pessimism              0.000     2.312    
                         clock uncertainty            0.035     2.348    
    SLICE_X55Y287        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.394    array/pe_1_6/int8_quad_mac/mul/dff_dsp_in1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.010    





