
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.978262                       # Number of seconds simulated
sim_ticks                                978262362396                       # Number of ticks simulated
final_tick                               1311302094291                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257624                       # Simulator instruction rate (inst/s)
host_op_rate                                   257624                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               84007801                       # Simulator tick rate (ticks/s)
host_mem_usage                                2358220                       # Number of bytes of host memory used
host_seconds                                 11644.90                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        53952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1474278784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1474332736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        53952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    344288000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       344288000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     23035606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23036449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5379500                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5379500                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        55151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1507038235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1507093386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        55151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       351938307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            351938307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       351938307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        55151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1507038235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1859031693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    23036451                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    5379500                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  23036451                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  5379500                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1474332736                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               344288000                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1474332736                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            344288000                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    287                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1440348                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1439652                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1440178                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1440132                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1440381                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1439950                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1440195                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1439816                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1439215                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1439931                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1439407                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1439207                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1439463                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1439488                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1439238                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1439563                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              336227                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              335820                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              336080                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              337062                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              337022                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              336238                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              337205                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              336976                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              335688                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              336594                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             336446                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             335623                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             336066                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             336089                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             334938                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             335420                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  978262152939                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              23036451                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              5379500                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                14880957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6000069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1824734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  330387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  202612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  233670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  233870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  233888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 233891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2521900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    721.109386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.851058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1486.996431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      1254181     49.73%     49.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       126188      5.00%     54.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        70786      2.81%     57.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        58752      2.33%     59.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        50480      2.00%     61.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        46602      1.85%     63.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        46850      1.86%     65.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        44527      1.77%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        36832      1.46%     68.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        42164      1.67%     70.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        52321      2.07%     72.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        55217      2.19%     74.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        46256      1.83%     76.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        35872      1.42%     78.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        29333      1.16%     79.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025        35799      1.42%     80.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089        41165      1.63%     82.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153        27208      1.08%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217        30851      1.22%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281        33213      1.32%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345        33304      1.32%     87.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409        31288      1.24%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        47919      1.90%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        20125      0.80%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601        17990      0.71%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665        14565      0.58%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729        10866      0.43%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         7928      0.31%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         6165      0.24%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         4911      0.19%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         3781      0.15%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         3450      0.14%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         3820      0.15%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         3194      0.13%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         2801      0.11%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         2506      0.10%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         2336      0.09%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         2147      0.09%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1993      0.08%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         1796      0.07%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         1704      0.07%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689         1576      0.06%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753         1607      0.06%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817         1538      0.06%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881         1853      0.07%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945         1554      0.06%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009         1411      0.06%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         1344      0.05%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137         1400      0.06%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201         5330      0.21%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265         1528      0.06%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329         1335      0.05%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393         1386      0.05%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457         1235      0.05%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521         1260      0.05%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585         1242      0.05%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649         1178      0.05%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713         1141      0.05%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777         1139      0.05%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841         1117      0.04%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905         1147      0.05%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969         1219      0.05%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033         1112      0.04%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          979      0.04%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161         1053      0.04%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225         4634      0.18%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          833      0.03%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          685      0.03%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          703      0.03%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          650      0.03%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          625      0.02%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          644      0.03%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          588      0.02%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          549      0.02%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          581      0.02%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          535      0.02%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          602      0.02%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          538      0.02%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          493      0.02%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          452      0.02%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          469      0.02%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          473      0.02%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          470      0.02%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          469      0.02%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          419      0.02%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          364      0.01%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          400      0.02%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          372      0.01%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          427      0.02%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          397      0.02%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          406      0.02%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          317      0.01%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          340      0.01%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          353      0.01%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          327      0.01%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          336      0.01%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          413      0.02%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273         3763      0.15%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          329      0.01%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          288      0.01%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          248      0.01%     97.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          271      0.01%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          269      0.01%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          236      0.01%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          237      0.01%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          239      0.01%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          295      0.01%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          301      0.01%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          341      0.01%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          386      0.02%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          424      0.02%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          566      0.02%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          447      0.02%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          420      0.02%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361          398      0.02%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425          857      0.03%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          163      0.01%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553          139      0.01%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617          141      0.01%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681          147      0.01%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745          131      0.01%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          132      0.01%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873          151      0.01%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          153      0.01%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001          127      0.01%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065          147      0.01%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129          113      0.00%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193        65307      2.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2521900                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 141742786494                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            613967862744                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               115180820000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              357044256250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      6153.06                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15499.29                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                26652.35                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1507.09                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       351.94                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1507.09                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               351.94                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        14.52                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.63                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.17                       # Average write queue length over time
system.mem_ctrls.readRowHits                 21238391                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4655366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34426.51                       # Average gap between requests
system.membus.throughput                   1859031693                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            18161024                       # Transaction distribution
system.membus.trans_dist::ReadResp           18161023                       # Transaction distribution
system.membus.trans_dist::Writeback           5379500                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4875427                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4875426                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51452400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51452400                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1818620736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1818620736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1818620736                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         23793499683                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        73608703151                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       106143529                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    105988127                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       409180                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    105979301                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       105553554                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.598273                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           22933                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1140                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            403205931                       # DTB read hits
system.switch_cpus.dtb.read_misses            1555417                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        404761348                       # DTB read accesses
system.switch_cpus.dtb.write_hits           127830052                       # DTB write hits
system.switch_cpus.dtb.write_misses            151855                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       127981907                       # DTB write accesses
system.switch_cpus.dtb.data_hits            531035983                       # DTB hits
system.switch_cpus.dtb.data_misses            1707272                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        532743255                       # DTB accesses
system.switch_cpus.itb.fetch_hits           212710115                       # ITB hits
system.switch_cpus.itb.fetch_misses               124                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       212710239                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    2                       # Number of system calls
system.switch_cpus.numCycles               2937724817                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    430325968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2169764715                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           106143529                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    105576487                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             326486180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        19242364                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1863242138                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          300                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         4228                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         212710115                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        356218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2632945017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.824083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.276161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2306458837     87.60%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3712202      0.14%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2816575      0.11%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4394459      0.17%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         65361040      2.48%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6400869      0.24%     90.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          7418121      0.28%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         81784557      3.11%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        154598357      5.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2632945017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.036131                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.738587                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        474037737                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1820572261                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         298683683                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      26769296                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12882039                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       126490                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4236                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2162557317                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          7593                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12882039                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        497375403                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1655609059                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        87035                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         300191557                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     166799923                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2150180222                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        521943                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       47297736                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     110984561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1912020300                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3393117318                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1192559667                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   2200557651                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1772716426                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        139303808                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4140                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          237                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         377640242                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    409139031                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    131727791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9427314                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4492528                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2076673231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2044962542                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7659418                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     76659089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     67170576                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2632945017                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.776683                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.360720                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1766437609     67.09%     67.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    259048514      9.84%     76.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    299743447     11.38%     88.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    163800663      6.22%     94.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     80662783      3.06%     97.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     24929029      0.95%     98.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     23716951      0.90%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11421006      0.43%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3185015      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2632945017                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          106184      0.15%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        495172      0.72%      0.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     52307951     76.14%     77.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       9768142     14.22%     91.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt       135130      0.20%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     91.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2860475      4.16%     95.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3028232      4.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          104      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     759982964     37.16%     37.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         4827      0.00%     37.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     37.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    307380328     15.03%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp    104080141      5.09%     57.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     56243141      2.75%     60.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    270466474     13.23%     73.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     10688618      0.52%     73.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1845231      0.09%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    406275012     19.87%     93.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    127995702      6.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2044962542                       # Type of FU issued
system.switch_cpus.iq.rate                   0.696104                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            68701286                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033595                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4282083308                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    869277357                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    820309168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2517147494                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1284057683                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1208704883                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      823883438                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1289780286                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5837164                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     19664671                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          663                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2257                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4329303                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          340                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     10313884                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12882039                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      1439947863                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      24423015                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2077369476                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     28916624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     409139031                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    131727791                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          236                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       13567644                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        203536                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2257                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       400839                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         7755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       408594                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2041919608                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     404761368                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3042931                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                695781                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            532743322                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        102183223                       # Number of branches executed
system.switch_cpus.iew.exec_stores          127981954                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.695068                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2030764460                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2029014051                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1367904620                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1822339340                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.690675                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.750631                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     73518517                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       405064                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2620062978                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.763591                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.005430                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2124818983     81.10%     81.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    144907284      5.53%     86.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     76214246      2.91%     89.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44014021      1.68%     91.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     33438990      1.28%     92.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18805982      0.72%     93.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10903234      0.42%     93.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     57607671      2.20%     95.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    109352567      4.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2620062978                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000657346                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000657346                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              516872820                       # Number of memory references committed
system.switch_cpus.commit.loads             389474332                       # Number of loads committed
system.switch_cpus.commit.membars                 224                       # Number of memory barriers committed
system.switch_cpus.commit.branches           99903220                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1203315135                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1309260647                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        18358                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     109352567                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4581885497                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4161233929                       # The number of ROB writes
system.switch_cpus.timesIdled                 3785774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               304779800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.468862                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.468862                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.680799                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.680799                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1620606695                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       758799155                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1606231745                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1040265621                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            4054                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            500                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1110                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1110                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008469                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008469                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 2585050335                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  363142538                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         9188768.008197                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         977760.000025                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          10166528.008222                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 160                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 160                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 16156564.593750                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2269640.862500                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.876825                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.123175                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5166.817755                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       177600                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       177600                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     20793920                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     20793920                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  22997091                       # number of replacements
system.l2.tags.tagsinuse                 129538.350197                       # Cycle average of tags in use
system.l2.tags.total_refs                     3328741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23126567                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.143936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22151.583581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     5.551028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 106850.455126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        530.760465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.169003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.815204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988299                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      2710297                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2710297                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5420984                       # number of Writeback hits
system.l2.Writeback_hits::total               5420984                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data         7573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7573                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       2717870                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2717870                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      2717870                       # number of overall hits
system.l2.overall_hits::total                 2717870                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     18160181                       # number of ReadReq misses
system.l2.ReadReq_misses::total              18161024                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      4875427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4875427                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          843                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     23035608                       # number of demand (read+write) misses
system.l2.demand_misses::total               23036451                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          843                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     23035608                       # number of overall misses
system.l2.overall_misses::total              23036451                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     47675211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1001737686084                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1001785361295                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 312293857295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  312293857295                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     47675211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1314031543379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1314079218590                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     47675211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1314031543379                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1314079218590                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     20870478                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            20871321                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5420984                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5420984                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      4883000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4883000                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          843                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     25753478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25754321                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          843                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     25753478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25754321                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.870137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.870143                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.998449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998449                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.894466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894469                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.894466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894469                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 56554.224199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 55161.217065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55161.281726                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 64054.667888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64054.667888                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 56554.224199                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 57043.492986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57043.475082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 56554.224199                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 57043.492986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57043.475082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              5379500                       # number of writebacks
system.l2.writebacks::total                   5379500                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     18160181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         18161024                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4875427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4875427                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     23035608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          23036451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     23035608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23036451                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     41215809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 861498880914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 861540096723                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 274637165497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 274637165497                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     41215809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1136136046411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1136177262220                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     41215809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1136136046411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1136177262220                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.870137                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.870143                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.998449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998449                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.894466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.894466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894469                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 48891.825623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47438.892868                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47438.960310                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 56330.894811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56330.894811                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 48891.825623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 49320.862137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49320.846437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 48891.825623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 49320.862137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49320.846437                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2039554488                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           20871321                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          20871320                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5420984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4883000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4882999                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     56927938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56929624                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1995165440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1995219392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1995219392                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        13991751909                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            981084                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       28828943983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3937844114                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12962554.195994                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12962554.195994                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                20                       # number of replacements
system.cpu.icache.tags.tagsinuse          2060.134168                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1212826288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          443608.737381                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   171.871926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1888.262241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.041961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.461002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.502962                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    212708926                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       212708926                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    212708926                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        212708926                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    212708926                       # number of overall hits
system.cpu.icache.overall_hits::total       212708926                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1186                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1186                       # number of overall misses
system.cpu.icache.overall_misses::total          1186                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     64320666                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64320666                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     64320666                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64320666                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     64320666                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64320666                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    212710112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    212710112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    212710112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    212710112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    212710112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    212710112                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 54233.276560                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54233.276560                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 54233.276560                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54233.276560                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 54233.276560                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54233.276560                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          343                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          343                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          343                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          343                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          343                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          343                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          843                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          843                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          843                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          843                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          843                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     48523029                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48523029                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     48523029                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48523029                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     48523029                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48523029                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57559.939502                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57559.939502                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 57559.939502                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57559.939502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 57559.939502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57559.939502                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1246                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           37                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.304199                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009033                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         2711933016                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          224070930                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 24887366.170044                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1785153.998559                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  26672520.168603                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          257                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          257                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 10552268.544747                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 871871.322957                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.923682                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.076318                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     227.116743                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         9509                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         9509                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        43383                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       267330                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       310713                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       732450                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       732450                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   168.805447                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          25461294                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2931.912532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           400889482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          25464144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.743293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2918.860033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    13.052499                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.712612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.003187                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.715799                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    286992306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       286992306                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     94696387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       94696387                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          223                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          223                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          224                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    381688693                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381688693                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    381688693                       # number of overall hits
system.cpu.dcache.overall_hits::total       381688693                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    100355379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     100355379                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     32701874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     32701874                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    133057253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      133057253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    133057253                       # number of overall misses
system.cpu.dcache.overall_misses::total     133057253                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 4835162571102                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4835162571102                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1487190482745                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1487190482745                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        79237                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79237                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6322353053847                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6322353053847                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6322353053847                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6322353053847                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    387347685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    387347685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    127398261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    127398261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    514745946                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    514745946                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    514745946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    514745946                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.259083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.259083                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.256690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.256690                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004464                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004464                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.258491                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.258491                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.258491                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.258491                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 48180.402678                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48180.402678                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 45477.225028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45477.225028                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        79237                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79237                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 47516.034724                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47516.034724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 47516.034724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47516.034724                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     67141038                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1297369                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.751690                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5420984                       # number of writebacks
system.cpu.dcache.writebacks::total           5420984                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     79484901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     79484901                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     27818875                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     27818875                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data    107303776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    107303776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data    107303776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    107303776                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     20870478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     20870478                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4882999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4882999                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     25753477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     25753477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     25753477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     25753477                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1029993796558                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1029993796558                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 317309436871                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 317309436871                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        77273                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77273                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1347303233429                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1347303233429                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1347303233429                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1347303233429                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.053880                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.053880                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.038329                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038329                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.004464                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004464                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.050031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.050031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050031                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49351.710898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49351.710898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 64982.490652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64982.490652                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        77273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 52315.391566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52315.391566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 52315.391566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52315.391566                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
