read_verilog ../top.v
synth
splice -sel_by_cell -sel_by_wire
dump
