[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430F2619SPM production of TEXAS INSTRUMENTS from the text:Product\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nMSP430F2619S-HT Mixed-Signal Microcontroller\n1Device Overview\n11.1 Features\n1\n•Low-Supply Voltage Range 1.8Vto3.6V\n•Ultra-Low Power Consumption\n–Active Mode: 365μAat1MHz, 2.2V\n–Standby Mode (VLO): 0.5μA\n–OffMode (RAM Retention): 0.1μA\n•Wake-Up From Standby Mode inLess than 1μs\n•16-Bit RISC Architecture, 62.5-ns Instruction Cycle\nTime\n•Three-Channel Internal DMA\n•12-Bit Analog-to-Digital (A/D) Converter With\nInternal Reference, Sample-and-Hold, and\nAutoscan Feature\n•Dual 12-Bit Digital-to-Analog (D/A) Converters With\nSynchronization\n•16-Bit Timer_A With Three Capture/Compare\nRegisters\n•16-Bit Timer_B With Seven Capture/Compare-\nWith-Shadow Registers\n•On-Chip Comparator•Four Universal Serial Communication Interfaces\n(USCIs)\n–USCI_A0 andUSCI_A1\n–Enhanced UART Supporting Auto-Baud-Rate\nDetection (LIN)\n–IrDA Encoder andDecoder\n–Synchronous SPI\n–USCI_B0 andUSCI_B1\n–I2C\n–Synchronous SPI\n•Supply Voltage Supervisor/Monitor With\nProgrammable Level Detection\n•Brownout Detector\n•Bootstrap Loader\n•Serial Onboard Programming, NoExternal\nProgramming Voltage Needed Programmable\nCode Protection bySecurity Fuse\n•MSP430F2619S 120KB +256B Flash Memory,\n4KB RAM\n•Available in64-Pin QFP Package or64-Pin and\n80-Pin KGD Options\n•ForComplete Module Descriptions, Refer to\nMSP430x2xx Family User \'sGuide (SLAU144).\n1.2 Applications\n•Supports Extreme Temperature Applications:\n–Controlled Baseline\n–One Assembly/Test Site\n–One Fabrication Site\n–Extended Product LifeCycle\n–Extended Product-Change Notification\n–Product Traceability•This device isqualified for1000 hours of\ncontinuous operation atmaximum rated\ntemperature.\n•TIhigh-temperature products usehighly-optimized\nsilicon (die) solutions with design andprocess\nenhancements tomaximize performance over\nextended temperatures.\n1.3 Description\nThe MSP430F2619S ultra-low-power microcontroller features different sets ofperipherals targeted for\nvarious applications. The architecture, combined with five low-power modes, isoptimized toachieve\nextended battery lifeinportable measurement applications. The device features apowerful 16-bit RISC\nCPU, 16-bit registers, and constant generators that attribute tomaximum code efficiency. The digitally\ncontrolled oscillator (DCO) allows wake-up from low-power modes toactive mode inless than 1μs.\nThe MSP430F2619S isamicrocontroller configuration with twobuilt-in 16-bit timers, afast 12-bit A/D\nconverter, acomparator, dual 12-bit D/Aconverters, four universal serial communication interface (USCI)\nmodules, DMA, andupto64I/Opins.\nTypical applications include sensor systems that capture analog signals, convert them todigital values,\nand then process thedata fordisplay orfortransmission toahost system. Stand-alone RFsensor front\nendisanother area ofapplication.\nUSCI A0\nUART/\nLIN,\nIrDA, SPI\nUSCI B0\nSPI, I2COscillators\nBasic Clock\nSystem+\nBrownout\nProtection\nSVS,\nSVM\nRST/NMIDVCC DVSS\nMCLK\nWatchdog\nWDT+\n15-BitTimer_A3\n3 CC\nRegisters16MHz\nCPU\n1MB\nincl. 16\nRegisters\nEmulation\nJTAG\nInterfacePorts\nP1/P2\n2x8 I/O\nInterrupt\ncapability\nComp_A+\n8\nChannelsHardware\nMultiplier\nMPY,\nMPYS,\nMAC,\nMACSTimer_B7\n7 CC\nRegisters,\nShadow\nRegADC12\n12-Bit\n8\nChannelsPorts\nP3/P4\nP5/P6\n4x8 I/OAVCC AVSS P 1.x/P2.x\n2x8P3.x/P4.x\nP5.x/P6.x\n4x8\nSMCLKACLK\nMDBMABDAC12\n12-Bit\n2\nChannels\nVoltage\nOut\nDMA\nController\n3\nChannelsXIN/\nXT2IN\n2 2XOUT/\nXT2OUT\nRAM\n4kB\n8kB\n8kB\n4kB\n4kBFlash\n120kB\n116kB\n92kB\n92kB\n56kB\nUSCI A1\nUART/\nLIN,\nIrDA, SPI\nUSCI B1\nSPI, I2C\n2MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDevice Overview Copyright ©2010 –2016, Texas Instruments Incorporated(1) Formore information, seeSection 8,Mechanical Packaging andOrderable Information .\n(2) KGD =Known good die.Device Information(1)\nPART NUMBER PACKAGE TA\nMSP430F2619SPM QFP (PM)\n–55°Cto150°C MSP430F2619S64KGD1 KGD 64-Pin Functionality(2)\nMSP430F2619SKGD1 KGD 80-Pin Functionality(2)\n1.4 Functional Block Diagram\n3MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTable ofContents Copyright ©2010 –2016, Texas Instruments IncorporatedTable ofContents\n1Device Overview ......................................... 1\n1.1 Features .............................................. 1\n1.2 Applications ........................................... 1\n1.3 Description ............................................ 1\n1.4 Functional Block Diagram ............................ 2\n2Revision History ......................................... 5\n3Terminal Configurations andFunctions ............ 6\n3.1 PinDiagram .......................................... 6\n3.2 PinAttributes ......................................... 7\n3.3 Bare DieInformation ................................ 10\n4Specifications ........................................... 15\n4.1 Absolute Maximum Ratings ........................ 15\n4.2 ESD Ratings ........................................ 15\n4.3 Recommended Operating Conditions .............. 15\n4.4 Thermal Information ................................. 17\n4.5 Active-Mode Supply Current IntoAVCCExcluding\nExternal Current –\nElectrical Characteristics ........................... 17\n4.6 Typical Characteristics –Active-Mode Supply\nCurrent (Into DVCC+AVCC)......................... 18\n4.7 Active-Mode Current vsDCO Frequency ........... 19\n4.8 Low-Power-Mode Supply Currents IntoAVCC\nExcluding External Current –Electrical\nCharacteristics ...................................... 20\n4.9 Typical Characteristics –LPM4 Current ............ 21\n4.10 Schmitt-Trigger Inputs (Ports P1Through P6,and\nRST/NMI, JTAG, XIN, andXT2IN) –Electrical\nCharacteristics ...................................... 22\n4.11 Inputs (Ports P1andP2)–Electrical\nCharacteristics ....................................... 22\n4.12 Leakage Current (Ports P1Through P6)–Electrical\nCharacteristics ....................................... 22\n4.13 Standard Inputs -RST/NMI –Electrical\nCharacteristics ....................................... 22\n4.14 Outputs (Ports P1Through P6)–Electrical\nCharacteristics ....................................... 23\n4.15 Output Frequency (Ports P1Through P6)–\nElectrical Characteristics ............................ 23\n4.16 Typical Characteristics –Outputs ................... 24\n4.17 POR/Brownout Reset (BOR) –Electrical\nCharacteristics ...................................... 25\n4.18 Typical Characteristics -POR/Brownout Reset\n(BOR)................................................ 26\n4.19 SVS (Supply Voltage Supervisor/Monitor) -\nElectrical Characteristics ............................ 27\n4.20 Typical Characteristics -SVS....................... 28\n4.21 Main DCO Characteristics .......................... 29\n4.22 DCO Frequency –Electrical Characteristics ........ 29\n4.23 Calibrated DCO Frequencies (Tolerance at\nCalibration) –Electrical Characteristics ............. 30\n4.24 Calibrated DCO Frequencies (Tolerance Over\nTemperature) –Electrical Characteristics ........... 31\n4.25 Calibrated DCO Frequencies (Tolerance Over\nSupply Voltage VCC)–Electrical Characteristics ...32\n4.26 Calibrated DCO Frequencies (Overall Tolerance) –\nElectrical Characteristics ............................ 324.27 Typical Characteristics –Calibrated DCO\nFrequency ........................................... 33\n4.28 Wake-Up From Low-Power Modes (LPM3/4) –\nElectrical Characteristics ........................... 34\n4.29 Typical Characteristics –DCO Clock Wake-Up Time\nFrom LPM3/4 ........................................ 34\n4.30 DCO With External Resistor ROSC–Electrical\nCharacteristics ...................................... 34\n4.31 Typical Characteristics -DCO With External\nResistor ROSC...................................... 35\n4.32 Crystal Oscillator (LFXT1) Low-Frequency Modes –\nElectrical Characteristics ........................... 36\n4.33 Internal Very-Low-Power, Low-Frequency Oscillator\n(VLO) –Electrical Characteristics ................... 36\n4.34 Crystal Oscillator (LFXT1) High Frequency Modes –\nElectrical Characteristics ........................... 37\n4.35 Typical Characteristics –LFXT1 Oscillator inHF\nMode (XTS =1)..................................... 38\n4.36 Crystal Oscillator (XT2) –Electrical Characteristics\n...................................................... 39\n4.37 Typical Characteristics –XT2 Oscillator ............ 40\n4.38 Timer_A –Electrical Characteristics ................ 40\n4.39 Timer_B –Electrical Characteristics ................ 40\n4.40 USCI (UART Mode) –Electrical Characteristics .... 40\n4.41 USCI (SPI Master Mode) –Electrical\nCharacteristics ....................................... 41\n4.42 USCI (SPI Slave Mode) –Electrical Characteristics 42\n4.43 USCI (I2C Mode) –Electrical Characteristics ....... 45\n4.44 Comparator_A+ –Electrical Characteristics ....... 46\n4.45 Typical Characteristics –Comparator A+........... 48\n4.46 12-Bit ADC Power-Supply andInput Range\nConditions –Electrical Characteristics ............. 49\n4.47 12-Bit ADC External Reference –Electrical\nCharacteristics ....................................... 50\n4.48 12-Bit ADC Built-In Reference –Electrical\nCharacteristics ....................................... 51\n4.49 Typical Characteristics –ADC12 .................... 51\n4.50 12-Bit ADC Timing Parameters –Electrical\nCharacteristics ....................................... 53\n4.51 12-Bit ADC Linearity Parameters –Electrical\nCharacteristics ...................................... 53\n4.52 12-Bit ADC Temperature Sensor andBuilt-In VMID–\nElectrical Characteristics ............................ 54\n4.53 12-Bit DAC Supply Specifications –Electrical\nCharacteristics ...................................... 54\n4.54 12-Bit DAC Linearity Parameters –Electrical\nCharacteristics ...................................... 55\n4.55 Typical Characteristics -12-Bit DAC Linearity\nSpecifications ........................................ 56\n4.56 12-Bit DAC Output Specifications –Electrical\nCharacteristics ...................................... 57\n4.57 12-Bit DAC Reference Input Specifications –\nElectrical Characteristics ............................ 58\n4.58 12-Bit DAC Dynamic Specifications, VREF=VCC,\nDAC12IR =1–Electrical Characteristics ........... 59\n4.59 Flash Memory –Electrical Characteristics .......... 60\n4.60 RAM –Electrical Characteristics .................... 61\n4.61 JTAG andSpy-Bi-Wire Interface –Electrical\n4MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTable ofContents Copyright ©2010 –2016, Texas Instruments IncorporatedCharacteristics ....................................... 61\n4.62 JTAG Fuse –Electrical Characteristics ............. 62\n5Detailed Description ................................... 63\n5.1 CPU................................................. 63\n5.2 Instruction Set....................................... 63\n5.3 Operating Modes .................................... 64\n5.4 Interrupt Vector Addresses .......................... 65\n5.5 Special Function Registers .......................... 66\n5.6 Memory Organization ............................... 68\n5.7 Bootstrap Loader (BSL)............................. 68\n5.8 Flash Memory ....................................... 68\n5.9 Peripherals .......................................... 69\n5.10 DMA Controller ...................................... 69\n5.11 Oscillator andSystem Clock........................ 69\n5.12 Brownout, Supply Voltage Supervisor (SVS)....... 70\n5.13 Digital I/O............................................ 70\n5.14 WDT+ Watchdog Timer............................. 70\n5.15 Hardware Multiplier ................................. 70\n5.16 USCI................................................. 70\n5.17 Timer_A3 ............................................ 71\n5.18 Timer_B7 ............................................ 72\n5.19 Comparator_A+ ..................................... 73\n5.20 ADC12 ............................................... 73\n5.21 DAC12 ............................................... 73\n5.22 Peripheral FileMap................................. 73\n6Applications, Implementation, andLayout ........ 78\n6.1 P1.0 toP1.7, Input/Output With Schmitt Trigger .... 78\n6.2 P2.0 toP2.4, P2.6, andP2.7, Input/Output With\nSchmitt Trigger ...................................... 79\n6.3 P2.5, Input/Output With Schmitt Trigger and\nExternal ROSCforDCO.............................. 816.4 Port P3PinSchematic: P3.0 toP3.7, Input/Output\nWith Schmitt Trigger ................................ 82\n6.5 Port P4PinSchematic: P4.0 toP4.7, Input/Output\nWith Schmitt Trigger ................................ 83\n6.6 Port P5PinSchematic: P5.0 toP5.7, Input/Output\nWith Schmitt Trigger ................................ 84\n6.7 Port P6PinSchematic: P6.0 toP6.4, Input/Output\nWith Schmitt Trigger ................................ 85\n6.8 Port P6PinSchematic: P6.5 andP6.6, Input/Output\nWith Schmitt Trigger ................................ 86\n6.9 Port P6PinSchematic: P6.7, Input/Output With\nSchmitt Trigger ...................................... 87\n6.10 Port P7PinSchematic: P7.0 toP7.7, Input/Output\nWith Schmitt Trigger ................................ 88\n6.11 Port P8PinSchematic: P8.0 toP8.5, Input/Output\nWith Schmitt Trigger ................................ 89\n6.12 Port P8PinSchematic: P8.6, Input/Output With\nSchmitt Trigger ...................................... 90\n6.13 Port P8PinSchematic: P8.7, Input/Output With\nSchmitt Trigger ...................................... 91\n6.14 JTAG Pins: TMS, TCK, TDI/TCLK, TDO/TDI,\nInput/Output With Schmitt Trigger .................. 92\n6.15 JTAG Fuse Check Mode............................ 93\n7Device andDocumentation Support ............... 94\n7.1 Development Tool Support .......................... 94\n7.2 Receiving Notification ofDocumentation Updates ..94\n7.3 Community Resources .............................. 94\n7.4 Trademarks .......................................... 94\n7.5 Electrostatic Discharge Caution ..................... 94\n7.6 Glossary ............................................. 94\n8Mechanical, Packaging, andOrderable\nInformation .............................................. 95\n8.1 Packaging Information .............................. 95\n5MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTRevision History Copyright ©2010 –2016, Texas Instruments Incorporated2Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(October 2013) toRevision E Page\n•Added Specifications section, ESD Ratings table, Thermal Information table, Detailed Description section,\nDevice andDocumentation Support section, andMechanical, Packaging, andOrderable Information section ......... 2\n•Changed ORDERING INFORMATION table toDevice Information table..................................................... 2\n•Added 64-pin KGD device ........................................................................................................... 2\n•Added new bond padcoordinates table for80-pin KGD device .............................................................. 13\nChanges from Revision C(April 2013) toRevision D Page\n•Added bullet under Supports Extreme Temperature Applications ............................................................. 1\n•Deleted Ordering Information table note (2)referencing package information ............................................... 2\n•Changed Bare DieInformation section ........................................................................................... 10\n64 AVCC 17 P1.5/TA01 DVCC1  48  P5.4/MCLK63 DVSS1  18 P1.6/TA12 P6.3/A3 47  P5.3/UCB1CLK/UCA1STE62 AVSS 19 P1.7/TA23 P6.4/A4 46  P5.2/UCB1SOMI/UCB1SCL61 P6.2/A2 20 P2.0/ACLK/CA24 P6.5/A5/DAC1 45  P5.1/UCB1SIMO/UCB1SDA60 P6.1/A1 21 P2.1/TAINCLK/CA35 P6.6/A6/DAC0 44  P5.0/UCB1STE/UCA1CLK59 P6.0/A0 22 P2.2/CAOUT/TA0/CA46 P6.7/A7/DAC1/SVSIN 43  P4.7/TBCLK58 RST/NMI 23 P2.3/CA0/TA17 VREF+ 42  P4.6/TB657 TCK 24 P2.4/CA1/TA28 XIN 41  P4.5/TB556 TMS 25 P2.5/Rosc/CA59 XOUT 40  P4.4/TB455 TDI/TCLK 26 P2.6/ADC12CLK/DMAE0/CA610 VeREF+ /DAC0 39  P4.3/TB354 TDO/TDI 27 P2.7/TA0/CA711 VREF± /VeREF± 38  P4.2/TB253 XT2IN 28 P3.0/UCB0STE/UCA0CLK12 P1.0/TACLK/CAOUT 37  P4.1/TB152 XT2OUT 29 P3.1/UCB0SIMO/UCB0SDA13 P1.1/TA0 36  P4.0/TB051 P5.7/TBOUTH/SVSOUT 30 P3.2/UCB0SOMI/UCB0SCL14 P1.2/TA1 35  P3.7/UCA1RXD/UCA1SOMI50 P5.6/ACLK 31 P3.3/UCB0CLK/UCA0STE15 P1.3/TA2 34  P3.6/UCA1TXD/UCA1SIMO49 P5.5/SMCLK 32 P3.4/UCA0TXD/UCA0SIMO16 P1.4/SMCLK 33  P3.5/UCA0RXD/UCA0SOMI\nNot to scale\n6MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments Incorporated3Terminal Configurations andFunctions\n3.1 PinDiagram\nFigure 3-1.64-Pin PMPackage (Top View)\n7MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments Incorporated3.2 PinAttributes\nTable 3-1.PinAttributes (64-PM Package)\nPIN\nI/O DESCRIPTION\nNAME PM\nAVCC 64Analog supply voltage, positive terminal. Supplies only theanalog portion of\nADC12 andDAC12.\nAVSS 62Analog supply voltage, negative terminal. Supplies only theanalog portion of\nADC12 andDAC12.\nDVCC1 1 Digital supply voltage, positive terminal. Supplies alldigital parts.\nDVSS1 63 Digital supply voltage, negative terminal. Supplies alldigital parts.\nP1.0/TACLK/CAOUT 12 I/OGeneral-purpose digital I/Opin/Timer_A, clock signal TACLK\ninput/Comparator_A output\nP1.1/TA0 13 I/OGeneral-purpose digital I/Opin/Timer_A, capture: CCI0A input, compare:\nOut0 output/BSL transmit\nP1.2/TA1 14 I/OGeneral-purpose digital I/Opin/Timer_A, capture: CCI1A input, compare:\nOut1 output\nP1.3/TA2 15 I/OGeneral-purpose digital I/Opin/Timer_A, capture: CCI2A input, compare:\nOut2 output\nP1.4/SMCLK 16 I/O General-purpose digital I/Opin/SMCLK signal output\nP1.5/TA0 17 I/O General-purpose digital I/Opin/Timer_A, compare: Out0 output\nP1.6/TA1 18 I/O General-purpose digital I/Opin/Timer_A, compare: Out1 output\nP1.7/TA2 19 I/O General-purpose digital I/Opin/Timer_A, compare: Out2 output\nP2.0/ACLK/CA2 20 I/O General-purpose digital I/Opin/ACLK output/Comparator_A input\nP2.1/TAINCLK/CA3 21 I/O General-purpose digital I/Opin/Timer_A, clock signal atINCLK\nP2.2/CAOUT/TA0/CA4 22 I/OGeneral-purpose digital I/Opin/Timer_A, capture: CCI0B\ninput/Comparator_A output/BSL receive/Comparator_A input\nP2.3/CA0/TA1 23 I/OGeneral-purpose digital I/Opin/Timer_A, compare: Out1\noutput/Comparator_A input\nP2.4/CA1/TA2 24 I/OGeneral-purpose digital I/Opin/Timer_A, compare: Out2\noutput/Comparator_A input\nP2.5/Rosc/CA5 25 I/OGeneral-purpose digital I/Opin/input forexternal resistor defining theDCO\nnominal frequency/Comparator_A input\nP2.6/ADC12CLK/DMAE0/CA6 26 I/OGeneral-purpose digital I/Opin/conversion clock –12-bit ADC/DMA channel\n0external trigger/Comparator_A input\nP2.7/TA0/CA7 27 I/OGeneral-purpose digital I/Opin/Timer_A, compare: Out0\noutput/Comparator_A input\nP3.0/UCB0STE/UCA0CLK 28 I/OGeneral-purpose digital I/Opin/USCI B0slave transmit enable/USCI A0\nclock input/output\nP3.1/UCB0SIMO/UCB0SDA 29 I/OGeneral-purpose digital I/Opin/USCI B0slave in/master outinSPImode,\nSDA I2Cdata inI2Cmode\nP3.2/UCB0SOMI/UCB0SCL 30 I/OGeneral-purpose digital I/Opin/USCI B0slave out/master ininSPImode,\nSCL I2Cclock inI2Cmode\nP3.3/UCB0CLK/UCA0STE 31 I/OGeneral-purpose digital I/O/USCI B0clock input/output, USCI A0slave\ntransmit enable\nP3.4/UCA0TXD/UCA0SIMO 32 I/OGeneral-purpose digital I/Opin/USCIA transmit data output inUART mode,\nslave data in/master outinSPImode\nP3.5/UCA0RXD/UCA0SOMI 33 I/OGeneral-purpose digital I/Opin/USCI A0receive data input inUART mode,\nslave data out/master ininSPImode\nP3.6/UCA1TXD/UCA1SIMO 34 I/OGeneral-purpose digital I/Opin/USCI A1transmit data output inUART\nmode, slave data in/master outinSPImode\nP3.7/UCA1RXD/UCA1SOMI 35 I/OGeneral-purpose digital I/Opin/USCIA1 receive data input inUART mode,\nslave data out/master ininSPImode\nP4.0/TB0 36 I/OGeneral-purpose digital I/Opin/Timer_B, capture: CCI0A/B input, compare:\nOut0 output\n8MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments IncorporatedTable 3-1.PinAttributes (64-PM Package) (continued)\nPIN\nI/O DESCRIPTION\nNAME PM\nP4.1/TB1 37 I/OGeneral-purpose digital I/Opin/Timer_B, capture: CCI1A/B input, compare:\nOut1 output\nP4.2/TB2 38 I/OGeneral-purpose digital I/Opin/Timer_B, capture: CCI2A/B input, compare:\nOut2 output\nP4.3/TB3 39 I/OGeneral-purpose digital I/Opin/Timer_B, capture: CCI3A/B input, compare:\nOut3 output\nP4.4/TB4 40 I/OGeneral-purpose digital I/Opin/Timer_B, capture: CCI4A/B input, compare:\nOut4 output\nP4.5/TB5 41 I/OGeneral-purpose digital I/Opin/Timer_B, capture: CCI5A/B input, compare:\nOut5 output\nP4.6/TB6 42 I/OGeneral-purpose digital I/Opin/Timer_B, capture: CCI6A input, compare:\nOut6 output\nP4.7/TBCLK 43 I/O General-purpose digital I/Opin/Timer_B, clock signal TBCLK input\nP5.0/UCB1STE/UCA1CLK 44 I/OGeneral-purpose digital I/Opin/USCI B1slave transmit enable/USCI A1\nclock input/output\nP5.1/UCB1SIMO/UCB1SDA 45 I/OGeneral-purpose digital I/Opin/USCI B1slave in/master outinSPImode,\nSDA I2Cdata inI2Cmode\nP5.2/UCB1SOMI/UCB1SCL 46 I/OGeneral-purpose digital I/Opin/USCI B1slave out/master ininSPImode,\nSCL I2Cclock inI2Cmode\nP5.3/UCB1CLK/UCA1STE 47 I/OGeneral-purpose digital I/O/USCI B1clock input/output, USCI A1slave\ntransmit enable\nP5.4/MCLK 48 I/O General-purpose digital I/Opin/main system clock MCLK output\nP5.5/SMCLK 49 I/O General-purpose digital I/Opin/submain system clock SMCLK output\nP5.6/ACLK 50 I/O General-purpose digital I/Opin/auxiliary clock ACLK output\nP5.7/TBOUTH/SVSOUT 51 I/OGeneral-purpose digital I/Opin/switch allPWM digital output ports tohigh\nimpedance --Timer_B TB0 toTB6/SVS comparator output\nP6.0/A0 59 I/O General-purpose digital I/Opin/analog input A0–12-bit ADC\nP6.1/A1 60 I/O General-purpose digital I/Opin/analog input A1–12-bit ADC\nP6.2/A2 61 I/O General-purpose digital I/Opin/analog input A2–12-bit ADC\nP6.3/A3 2 I/O General-purpose digital I/Opin/analog input A3–12-bit ADC\nP6.4/A4 3 I/O General-purpose digital I/Opin/analog input A4–12-bit ADC\nP6.5/A5/DAC1 4 I/OGeneral-purpose digital I/Opin/analog input A5–12-bit ADC/DAC12.1\noutput\nP6.6/A6/DAC0 5 I/OGeneral-purpose digital I/Opin/analog input A6–12-bit ADC/DAC12.0\noutput\nP6.7/A7/DAC1/SVSIN 6 I/OGeneral-purpose digital I/Opin/analog input a7–12-bit ADC/DAC12.1\noutput/SVS input\nP7.0 NC I/O General-purpose digital I/Opin\nP7.1 NC I/O General-purpose digital I/Opin\nP7.2 NC I/O General-purpose digital I/Opin\nP7.3 NC I/O General-purpose digital I/Opin\nP7.4 NC I/O General-purpose digital I/Opin\nP7.5 NC I/O General-purpose digital I/Opin\nP7.6 NC I/O General-purpose digital I/Opin\nP7.7 NC I/O General-purpose digital I/Opin\nP8.0 NC I/O General-purpose digital I/Opin\nP8.1 NC I/O General-purpose digital I/Opin\nP8.2 NC I/O General-purpose digital I/Opin\nP8.3 NC I/O General-purpose digital I/Opin\nP8.4 NC I/O General-purpose digital I/Opin\nP8.5 NC I/O General-purpose digital I/Opin\n9MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments IncorporatedTable 3-1.PinAttributes (64-PM Package) (continued)\nPIN\nI/O DESCRIPTION\nNAME PM\nP8.6/XT2OUT NC O General-purpose digital I/Opin/Output terminal ofcrystal oscillator XT2\nP8.7/XT2IN NC IGeneral-purpose digital I/Opin/Input portforcrystal oscillator XT2. Only\nstandard crystals canbeconnected.\nXT2OUT 52 O Output terminal ofcrystal oscillator XT2\nXT2IN 53 I Input portforcrystal oscillator XT2\nRST/NMI 58 IReset input, nonmaskable interrupt input port, orbootstrap loader start (in\nflash devices)\nTCK 57 ITest clock (JTAG). TCK istheclock input portfordevice programming test\nandbootstrap loader start.\nTDI/TCLK 55 ITest data input ortestclock input. Thedevice protection fuse isconnected\ntoTDI/TCLK.\nTDO/TDI 54 I/OTest data output port. TDO/TDI data output orprogramming data input\nterminal.\nTMS 56 ITest mode select. TMS isused asaninput portfordevice programming and\ntest.\nVeREF+/DAC0 10 I Input foranexternal reference voltage/DAC12.0 output\nVREF+ 7 O Output ofpositive terminal ofthereference voltage intheADC12\nVREF–/VeREF– 11 INegative terminal forthereference voltage forboth sources, theinternal\nreference voltage, oranexternal applied reference voltage\nXIN 8 IInput portforcrystal oscillator XT1. Standard orwatch crystals canbe\nconnected.\nXOUT 9 OOutput portforcrystal oscillator XT1. Standard orwatch crystals canbe\nconnected.\n10MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments Incorporated3.3 Bare DieInformation\nDIETHICKNESS BACKSIDE FINISHBACKSIDE\nPOTENTIALBOND PAD METALLIZATION\nCOMPOSITIONBOND PAD THICKNESS\n10.5 mils Silicon with backgrind Floating TiN/AlCu.5% 800nm\n11MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments IncorporatedTable 3-2.Bond PadCoordinates inMicrons (64-Pin MSP430F2619S64KGD1)\nDESCRIPTION PAD NUMBER XMIN YMIN XMAX YMAX\nAVCC 1 90.65 4729.1 165.65 4804.1\nDVCC1 2 90.65 4586.85 165.65 4661.85\nP6.3/A3 3 87.4 4440.3 162.4 4515.3\nP6.4/A4 4 87.4 4282.65 162.4 4357.65\nP6.5/A5/DAC1 5 87.4 4125.05 162.4 4200.05\nP6.6/A6/DAC0 6 87.4 3943.9 162.4 4018.9\nP6.7/A7/DAC1/SVSIN 7 87.4 3762.75 162.4 3837.75\nVREF+ 8 92.95 3524.75 167.95 3599.75\nXIN 9 87.4 3346.6 162.4 3421.6\nXOUT 10 87.4 2472.4 162.4 2547.4\nVeREF+/DAC0 11 92.95 2251 167.95 2326\nVREF-/VeREF- 12 92.95 2082.5 167.95 2157.5\nP1.0/TACLK/CAOUT 13 87.4 1866.2 162.4 1941.2\nN/C 14 87.4 1730.6 162.4 1805.6\nN/C 15 87.4 1595 162.4 1670\nN/C 16 87.4 1459.4 162.4 1534.4\nN/C 17 87.4 1323.8 162.4 1398.8\nP1.1/TA0 18 87.4 1188.2 162.4 1263.2\nP1.2/TA1 19 87.4 1052.6 162.4 1127.6\nP1.3/TA2 20 87.4 807.7 162.4 882.7\nP1.4/SMCLK 21 87.4 672.1 162.4 747.1\nP1.5/TA0 22 559.1 87.4 634.1 162.4\nP1.6/TA1 23 694.7 87.4 769.7 162.4\nP1.7/TA2 24 830.3 87.4 905.3 162.4\nP2.0/ACLK/CA2 25 1234.9 87.4 1309.9 162.4\nP2.1/TAINCLK/CA3 26 1370.5 87.4 1445.5 162.4\nP2.2/CAOUT/TA0/CA4 27 1506.1 87.4 1581.1 162.4\nN/C 28 1641.7 87.4 1716.7 162.4\nN/C 29 1777.3 87.4 1852.3 162.4\nN/C 30 1912.9 87.4 1987.9 162.4\nN/C 31 2053 87.4 2128 162.4\nP2.3/CA0/TA1 32 2193.1 87.4 2268.1 162.4\nP2.4/CA1/TA2 33 2328.7 87.4 2403.7 162.4\nP2.5/ROSC/CA5 34 2464.3 87.4 2539.3 162.4\nP2.6/ADC12CLK/DMAE0/CA6 35 2671.1 87.4 2746.1 162.4\nP2.7/TA0/CA7 36 2807.15 87.4 2882.15 162.4\nP3.0/UCB0STE/UCA0CLK 37 3585.9 87.4 3660.9 162.4\nP3.1/UCB0SIMO/UCB0SDA 38 3721.5 87.4 3796.5 162.4\nP3.2/UCB0SOMI/UCB0SCL 39 3861.6 87.4 3936.6 162.4\nP3.3/UCB0CLK/UCA0STE 40 4001.7 87.4 4076.7 162.4\nP3.4/UCA0TXD/UCA0SIMO 41 4137.3 87.4 4212.3 162.4\nP3.5/UCA0RXD/UCA0SOMI 42 4887.6 669.65 4962.6 744.65\nP3.6/UCA1TXD/UCA1SIMO 43 4887.6 805.25 4962.6 880.25\nP3.7/UCA1RXD/UCA1SOMI 44 4887.6 940.85 4962.6 1015.85\nN/C 45 4887.6 1076.45 4962.6 1151.45\nN/C 46 4887.6 1212.05 4962.6 1287.05\nP4.0/TB0 47 4887.6 1352.15 4962.6 1427.15\n12MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments IncorporatedTable 3-2.Bond PadCoordinates inMicrons (64-Pin MSP430F2619S64KGD1) (continued)\nDESCRIPTION PAD NUMBER XMIN YMIN XMAX YMAX\nP4.1/TB1 48 4887.6 1492.25 4962.6 1567.25\nP4.2/TB2 49 4887.6 1627.85 4962.6 1702.85\nP4.3/TB3 50 4887.6 2533.55 4962.6 2608.55\nP4.4/TB4 51 4887.6 2669.15 4962.6 2744.15\nP4.5/TB5 52 4887.6 2804.75 4962.6 2879.75\nN/C 53 4884.35 2953.25 4959.35 3028.25\nN/C 54 4887.6 3060.45 4962.6 3135.45\nP4.6/TB6 55 4887.6 3153.45 4962.6 3228.45\nP4.7/TBCLK 56 4887.6 3289.05 4962.6 3364.05\nP5.0/UCB1STE/UCA1CLK 57 4887.6 3424.65 4962.6 3499.65\nP5.1/UCB1SIMO/UCB1SDA 58 4887.6 3560.25 4962.6 3635.25\nP5.2/UCB1SOMI/UCB1SCL 59 4887.6 3700.35 4962.6 3775.35\nP5.3/UCB1CLK/UCA1STE 60 4887.6 3840.45 4962.6 3915.45\nP5.4/MCLK 61 4887.6 3997.05 4962.6 4072.05\nP5.5/SMCLK 62 4237.65 4887.6 4312.65 4962.6\nP5.6/ACLK 63 4102.05 4887.6 4177.05 4962.6\nP5.7/TBOUTH/SVSOUT 64 3966.45 4887.6 4041.45 4962.6\nN/C 65 3830.85 4887.6 3905.85 4962.6\nN/C 66 3547.7 4887.6 3622.7 4962.6\nN/C 67 3412.1 4887.6 3487.1 4962.6\nN/C 68 3276.5 4887.6 3351.5 4962.6\nXT2OUT 69 3140.9 4887.6 3215.9 4962.6\nXT2IN 70 2992.85 4887.6 3067.85 4962.6\nTDO/TDI 71 2844.6 4887.6 2919.6 4962.6\nTDI/TCLK 72 2448 4887.6 2523 4962.6\nTMS 73 2152.25 4887.6 2227.25 4962.6\nTCK 74 1568.55 4887.6 1643.55 4962.6\nRST/NMI 75 1431.85 4887.6 1506.85 4962.6\nP6.0/A0 76 1230.75 4887.6 1305.75 4962.6\nP6.1/A1 77 1077.9 4887.6 1152.9 4962.6\nP6.2/A2 78 923.95 4887.6 998.95 4962.6\nAVSS 79 821.05 4887.95 896.05 4962.95\nAVSS 80 674.95 4887.6 749.95 4962.6\nDVSS1 81 499.2 4887.6 574.2 4962.6\nAVCC 82 337.85 4884.35 412.85 4959.35\n13MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments IncorporatedTable 3-3.Bond PadCoordinates inMicrons (80-Pin MSP430F2619SKGD1)\nDESCRIPTION PAD NUMBER XMIN YMIN XMAX YMAX\nAVCC 1 90.65 4729.1 165.65 4804.1\nDVCC1 2 90.65 4586.85 165.65 4661.85\nP6.3/A3 3 87.4 4440.3 162.4 4515.3\nP6.4/A4 4 87.4 4282.65 162.4 4357.65\nP6.5/A5/DAC1 5 87.4 4125.05 162.4 4200.05\nP6.6/A6/DAC0 6 87.4 3943.9 162.4 4018.9\nP6.7/A7/DAC1/SVSIN 7 87.4 3762.75 162.4 3837.75\nVREF+ 8 92.95 3524.75 167.95 3599.75\nXIN 9 87.4 3346.6 162.4 3421.6\nXOUT 10 87.4 2472.4 162.4 2547.4\nVeREF+/DAC0 11 92.95 2251 167.95 2326\nVREF-/VeREF- 12 92.95 2082.5 167.95 2157.5\nP1.0/TACLK/CAOUT 13 87.4 1866.2 162.4 1941.2\nP1.1/TA0 14 87.4 1730.6 162.4 1805.6\nP1.2/TA1 15 87.4 1595 162.4 1670\nP1.3/TA2 16 87.4 1459.4 162.4 1534.4\nP1.4/SMCLK 17 87.4 1323.8 162.4 1398.8\nP1.5/TA0 18 87.4 1188.2 162.4 1263.2\nP1.6/TA1 19 87.4 1052.6 162.4 1127.6\nP1.7/TA2 20 87.4 807.7 162.4 882.7\nP2.0/ACLK/CA2 21 87.4 672.1 162.4 747.1\nP2.1/TAINCLK/CA3 22 559.1 87.4 634.1 162.4\nP2.2/CAOUT/TA0/CA4 23 694.7 87.4 769.7 162.4\nP2.3/CA0/TA1 24 830.3 87.4 905.3 162.4\nP2.4/CA1/TA2 25 1234.9 87.4 1309.9 162.4\nP2.5/Rosc/CA5 26 1370.5 87.4 1445.5 162.4\nP2.6/ADC12CLK/DMAE0/CA6 27 1506.1 87.4 1581.1 162.4\nP2.7/TA0/CA7 28 1641.7 87.4 1716.7 162.4\nP3.0/UCB0STE/UCA0CLK 29 1777.3 87.4 1852.3 162.4\nP3.1/UCB0SIMO/UCB0SDA 30 1912.9 87.4 1987.9 162.4\nP3.2/UCBOSOMI/UCB0SCL 31 2053 87.4 2128 162.4\nP3.3/UCB0CLK/UCA0STE 32 2193.1 87.4 2268.1 162.4\nP3.4/UCA0TXD/UCA0SIMO 33 2328.7 87.4 2403.7 162.4\nP3.5/UCA0RXD/UCA0SOMI 34 2464.3 87.4 2539.3 162.4\nP3.6/UCA1TXD/UCA1SIMO 35 2671.1 87.4 2746.1 162.4\nP3.7/UCA1RXD/UCA1SOMI 36 2807.15 87.4 2882.15 162.4\nP4.0/TB0 37 3585.9 87.4 3660.9 162.4\nP4.1/TB1 38 3721.5 87.4 3796.5 162.4\nP4.2/TB2 39 3861.6 87.4 3936.6 162.4\nP4.3/TB3 40 4001.7 87.4 4076.7 162.4\nP4.4/TB4 41 4137.3 87.4 4212.3 162.4\nP4.5/TB5 42 4887.6 669.65 4962.6 744.65\nP4.6/TB6 43 4887.6 805.25 4962.6 880.25\nP4.7/TBCLK 44 4887.6 940.85 4962.6 1015.85\nP5.0/UCB1STE/UCA1CLK 45 4887.6 1076.45 4962.6 1151.45\nP5.1/UCB1SIMO/UCB1SDA 46 4887.6 1212.05 4962.6 1287.05\nP5.2/UCB1SOMI/UCB1SCL 47 4887.6 1352.15 4962.6 1427.15\n14MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTTerminal Configurations andFunctions Copyright ©2010 –2016, Texas Instruments IncorporatedTable 3-3.Bond PadCoordinates inMicrons (80-Pin MSP430F2619SKGD1) (continued)\nDESCRIPTION PAD NUMBER XMIN YMIN XMAX YMAX\nP5.3/UCB1CLK/UCA1STE 48 4887.6 1492.25 4962.6 1567.25\nP5.4/MCLK 49 4887.6 1627.85 4962.6 1702.85\nP5.5/SMCLK 50 4887.6 2533.55 4962.6 2608.55\nP5.6/ACLK 51 4887.6 2669.15 4962.6 2744.15\nP5.7/TBOUTH/SVSOUT 52 4887.6 2804.75 4962.6 2879.75\nDVCC2 53 4884.35 2953.25 4959.35 3028.25\nDVSS2 54 4887.6 3060.45 4962.6 3135.45\nP7.0 55 4887.6 3153.45 4962.6 3228.45\nP7.1 56 4887.6 3289.05 4962.6 3364.05\nP7.2 57 4887.6 3424.65 4962.6 3499.65\nP7.3 58 4887.6 3560.25 4962.6 3635.25\nP7.4 59 4887.6 3700.35 4962.6 3775.35\nP7.5 60 4887.6 3840.45 4962.6 3915.45\nP7.6 61 4887.6 3997.05 4962.6 4072.05\nP7.7 62 4237.65 4887.6 4312.65 4962.6\nP8.0 63 4102.05 4887.6 4177.05 4962.6\nP8.1 64 3966.45 4887.6 4041.45 4962.6\nP8.2 65 3830.85 4887.6 3905.85 4962.6\nP8.3 66 3547.7 4887.6 3622.7 4962.6\nP8.4 67 3412.1 4887.6 3487.1 4962.6\nP8.5 68 3276.5 4887.6 3351.5 4962.6\nP8.6/XT2OUT 69 3140.9 4887.6 3215.9 4962.6\nP8.7/XT2IN 70 2992.85 4887.6 3067.85 4962.6\nTDO/TDI 71 2844.6 4887.6 2919.6 4962.6\nTDI/TCLK 72 2448 4887.6 2523 4962.6\nTMS 73 2152.25 4887.6 2227.25 4962.6\nTCK 74 1568.55 4887.6 1643.55 4962.6\nRST/NMI 75 1431.85 4887.6 1506.85 4962.6\nP6.0/A0 76 1230.75 4887.6 1305.75 4962.6\nP6.1/A1 77 1077.9 4887.6 1152.9 4962.6\nP6.2/A2 78 923.95 4887.6 998.95 4962.6\nAVSS 79 821.05 4887.95 896.05 4962.95\nAVSS 80 674.95 4887.6 749.95 4962.6\nDVSS1 81 499.2 4887.6 574.2 4962.6\nAVCC 82 337.85 4884.35 412.85 4959.35\n15MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages referenced toVSS. TheJTAG fuse-blow voltage, VFB,isallowed toexceed theabsolute maximum rating. Thevoltage is\napplied totheTEST pinwhen blowing theJTAG fuse.\n(3) Higher temperature may beapplied during board soldering process according tothecurrent JEDEC J-STD-020 specification with peak\nreflow temperatures nothigher than classified onthedevice label ontheshipping boxes orreels.4Specifications\n4.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nVoltage applied atVCCtoVSS –0.3 4.1 V\nVoltage applied toanypin(2)–0.3 VCC+0.3 V\nDiode current atanydevice terminal –2 2 mA\nTstgStorage temperature (unprogrammed device(3)) –55 150\n°C\nStorage temperature (programmed device(3)) –55 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.4.2 ESD Ratings\nMAX UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS001(1)±4000\nV\nCharged-device model (CDM), perJESD22-C101(2)±750\n(1) TheMSP430 CPU isclocked directly with MCLK. Both thehigh andlowphase ofMCLK must notexceed thepulse width ofthe\nspecified maximum frequency.\n(2) Modules might have adifferent maximum input clock specification. Refer tothespecification oftherespective module inthisdata sheet.\n(3) Itisrecommended topower AVCCandDVCCfrom thesame source. Amaximum difference of0.3Vbetween AVCCandDVCCcanbe\ntolerated during power-up.4.3 Recommended Operating Conditions(1)(2)\nMIN NOM MAX UNIT\nVCCSupply voltage during program execution\nAVCC=DVCC=VCC(3)1.8 3.6\nV Supply voltage during flash memory\nprogramming2.2 3.6\nVSS Supply voltage AVSS=DVSS=VSS 0 V\nTA Operating free-air temperature range –55 150 °C\nProcessor frequency ƒSYSTEM\n(Maximum MCLK frequency)(1)(2)\n(see Figure 4-1)VCC=2.2V,duty cycle =50% ±10% DC 10\nMHz VCC=2.7V,duty cycle =50% ±10% DC 12\nVCC≥3.3V,duty cycle =50% ±10% DC 16\n1.E+031.E+051.E+071.E+09\n85 95 105 115 125 135 145 155Estimated Life (Hours)\nContinuous T J(oC)Electromigration Fail ModeWirebond Life\n4.15 MHz12 MHz16 MHz\n1.8 V 2.2 V 2.7 V 3.3 V 3.6 V\nSupply Voltage −VSystem Frequency −MHzSupply voltage range,\nduring flash memory\nprogramming\nSupply voltage range,\nduring program executionLegend:\n7.5 MHz\nNOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V CC\nof 2.2 V.\n16MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedNOTE: Minimum processor frequency isdefined bysystem clock. Flash program orerase operations require aminimum VCC\nof2.2V.\nFigure 4-1.Operating Area\n(1) Wirebond Life=Time attemperature with orwithout bias.\n(2) Electromigration FailMode =Time attemperature with bias.\n(3) Silicon operating lifedesign goal is10years at105˚Cjunction temperature (does notinclude package interconnect life).\n(4) Thepredicted operating lifetime vs.junction temperature isbased onreliability modeling andavailable qualification data.\nFigure 4-2.Device LifeCurve\n17MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.4.4 Thermal Information\nTHERMAL METRIC(1)MSP430F2619S-HT\nUNIT PM(QFP)\n64PINS\nRθJA Junction-to-ambient thermal resistance 48.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 9.9 °C/W\nRθJB Junction-to-board thermal resistance 22.4 °C/W\nψJT Junction-to-top characterization parameter 0.4 °C/W\nψJB Junction-to-board characterization parameter 21.9 °C/W\n(1) Allinputs aretiedto0VorVCC.Outputs donotsource orsink anycurrent.\n(2) Thecurrents arecharacterized with aMicro Crystal CC4V-T1A SMD crystal with aload capacitance of9pF.Theinternal andexternal\nload capacitance ischosen toclosely match therequired 9pF.4.5 Active-Mode Supply Current IntoAVCCExcluding External Current –\nElectrical Characteristics(1)(2)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIAM, 1MHzActive-mode (AM)\ncurrent (1MHz)ƒDCO=ƒMCLK =ƒSMCLK =1MHz,\nƒACLK =32,768 Hz,\nProgram executes inflash,\nBCSCTL1 =CALBC1_1 MHZ,\nDCOCTL =CALDCO_1 MHZ,\nCPUOFF =0,SCG0 =0,\nSCG1 =0,OSCOFF =0TA=–55°Cto85°C,\nVCC=2.2V365 395\nμATA=105°C,VCC=2.2V 375 420\nTA=150°C,VCC=2.2V 640\nTA=–55°Cto85°C,\nVCC=3V515 560\nTA=105°C,VCC=3V 525 595\nTA=150°C,VCC=3V 700\nIAM, 1MHzActive-mode (AM)\ncurrent (1MHz)ƒDCO=ƒMCLK =ƒSMCLK =1MHz,\nƒACLK =32,768 Hz,\nProgram executes inRAM,\nBCSCTL1 =CALBC1_1 MHZ,\nDCOCTL =CALDCO_1 MHZ,\nCPUOFF =0,SCG0 =0,\nSCG1 =0,OSCOFF =0TA=–55°Cto85°C,VCC=2.2\nV330 370\nμATA=105°C,VCC=2.2V 340 390\nTA=150°C,VCC=2.2V 660\nTA=–55°Cto85°C,\nVCC=3V460 495\nTA=105°C,VCC=3V 470 520\nTA=150°C,VCC=3V 710\nIAM, 4kHzActive-mode (AM)\ncurrent (4kHz)ƒMCLK =ƒSMCLK =ƒACLK =32,768 Hz/8\n=4,096 Hz,ƒDCO=0Hz,\nProgram executes inflash,\nSELMx =11,SELS =1,\nDIVMx =DIVSx =DIVAx =11,\nCPUOFF =0,SCG0 =1,\nSCG1 =0,OSCOFF =0TA=–55°Cto85°C,\nVCC=2.2V2.1 9\nμATA=105°C,VCC=2.2V 15 31\nTA=–55°Cto85°C,\nVCC=3V3 11\nTA=105°C,VCC=3V 19 32\nIAM, 100kHzActive-mode (AM)\ncurrent (100 kHz)ƒMCLK =ƒSMCLK =ƒDCO(0, 0)≉100kHz,\nƒACLK =0Hz,Program executes inflash,\nRSELx =0,DCOx =0,CPUOFF =0,\nSCG0 =0,SCG1 =0,OSCOFF =1TA=–55°Cto85°C,\nVCC=2.2V67 86\nμATA=105°C,VCC=2.2V 80 99\nTA=150°C,VCC=2.2V 190\nTA=–55°Cto85°C,VCC=3V 84 107\nTA=105°C,VCC=3V 99 128\nTA=150°C,VCC=3V 240\n18MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.6 Typical Characteristics –Active-Mode Supply Current (Into DVCC+AVCC)\nFigure 4-3.Active-Mode Current vsVCC,TA=25°CFigure 4-4.Active-Mode Current vsDCO Frequency\n19MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.7 Active-Mode Current vsDCO Frequency\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nActive-mode current supply ƒSMCLK =ƒDCO=1MHzTA=–55°C,VCC=2.2V 0.35\nmATA=–40°C,VCC=2.2V 0.30\nTA=25°C,VCC=2.2V 0.36\nTA=125°C,VCC=2.2V 0.38\nTA=150°C,VCC=2.2V 0.42\nTA=–55°C,VCC=3V 0.50\nTA=–40°C,VCC=3V 0.49\nTA=25°C,VCC=3V 0.51\nTA=125°C,VCC=3V 0.55\nTA=150°C,VCC=3V 0.60\nActive-mode current supply ƒSMCLK =ƒDCO=12MHzTA=–55°C,VCC=2.2V 3.71\nmATA=–40°C,VCC=2.2V 3.73\nTA=25°C,VCC=2.2V 3.79\nTA=125°C,VCC=2.2V 4.45\nTA=150°C,VCC=2.2V 4.60\nTA=–55°C,VCC=3V 5.47\nTA=–40°C,VCC=3V 5.49\nTA=25°C,VCC=3V 5.54\nTA=125°C,VCC=3V 5.68\nTA=150°C,VCC=3V 5.77\nActive-mode current supply ƒSMCLK =ƒDCO=16MHzTA=–55°C,VCC=2.2V 5.46\nmATA=–40°C,VCC=2.2V 5.58\nTA=25°C,VCC=2.2V 5.89\nTA=125°C,VCC=2.2V 6.03\nTA=150°C,VCC=2.2V 6.20\nTA=–55°C,VCC=3V 7.14\nTA=–40°C,VCC=3V 7.14\nTA=25°C,VCC=3V 7.21\nTA=125°C,VCC=3V 7.429\nTA=150°C,VCC=3V 7.54\n20MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Allinputs aretiedto0VorVCC.Outputs donotsource orsink anycurrent.\n(2) Thecurrents arecharacterized with aMicro Crystal CC4V-T1A SMD crystal with aload capacitance of9pF.\nTheinternal andexternal load capacitance ischosen toclosely match therequired 9pF.\n(3) Current forbrownout andWDT clocked bySMCLK included.\n(4) Current forbrownout andWDT clocked byACLK included.4.8 Low-Power-Mode Supply Currents IntoAVCCExcluding External Current –Electrical\nCharacteristics(1)(2)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nILPM0, 1MHzLow-power mode 0\n(LPM0) current(3)ƒMCLK =0MHz,\nƒSMCLK =ƒDCO=1MHz,\nƒACLK =32,768 Hz,\nBCSCTL1 =CALBC1_1 MHZ,\nDCOCTL =CALDCO_1 MHZ,\nCPUOFF =1,SCG0 =0,SCG1 =0,\nOSCOFF =0TA=–55°Cto85°C,\nVCC=2.2V68 83\nμATA=105°C,VCC=2.2V 83 98\nTA=150°C,VCC=2.2V 210\nTA=–55°Cto85°C,\nVCC=3V87 105\nTA=105°C,VCC=3V 100 125\nTA=150°C,VCC=3V 240\nILPM0, 100kHzLow-power mode 0\n(LPM0) current(3)ƒMCLK =0MHz,\nƒSMCLK =ƒDCO(0, 0)≉100kHz,\nƒACLK =0Hz,\nRSELx =0,DCOx =0,\nCPUOFF =1,SCG0 =0,SCG1 =0,\nOSCOFF =1TA=–55°Cto85°C,\nVCC=2.2V37 49\nμATA=105°C,VCC=2.2V 50 62\nTA=150°C,VCC=2.2V 160\nTA=–55°Cto85°C,\nVCC=3V40 55\nTA=105°C,VCC=3V 57 73\nTA=150°C,VCC=3V 185\nILPM2Low-power mode 2\n(LPM2) current(4)ƒMCLK =ƒSMCLK =0MHz, ƒDCO=1\nMHz,\nƒACLK =32,768 Hz,\nBCSCTL1 =CALBC1_1 MHZ,\nDCOCTL =CALDCO_1 MHZ,\nCPUOFF =1,SCG0 =0,SCG1 =1,\nOSCOFF =0TA=–55°Cto85°C,\nVCC=2.2V23 33\nμATA=105°C,VCC=2.2V 35 46\nTA=150°C,VCC=2.2V 148\nTA=–55°Cto85°C,\nVCC=3V25 36\nTA=105°C,VCC=3V 40 55\nTA=150°C,VCC=3V 168\nILPM3,LFXT1Low-power mode 3\n(LPM3) current(4)ƒDCO=ƒMCLK =ƒSMCLK =0MHz,\nƒACLK =32,768 Hz,\nCPUOFF =1,SCG0 =1,SCG1 =1,\nOSCOFF =0TA=–55°C,VCC=2.2V 0.8 1.2\nμATA=25°C,VCC=2.2V 1 1.3\nTA=85°C,VCC=2.2V 4.6 7\nTA=105°C,VCC=2.2V 14 24\nTA=–55°C,VCC=3V 0.9 1.3\nTA=25°C,VCC=3V 1.1 1.5\nTA=85°C,VCC=3V 5.5 8\nTA=105°C,VCC=3V 17 30\nILPM3,VLOLow-power mode 3\ncurrent, (LPM3)(4)ƒDCO=ƒMCLK =ƒSMCLK =0MHz,\nƒACLK from internal LFoscillator (VLO),\nCPUOFF =1,SCG0 =1,SCG1 =1,\nOSCOFF =0TA=–55°C,VCC=2.2V 0.4 1\nμATA=25°C,VCC=2.2V 0.5 1\nTA=85°C,VCC=2.2V 4.3 6.5\nTA=105°C,VCC=2.2V 14 24\n1TA=50°C,VCC=2.2V 125\nTA=–55°C,VCC=3V 0.6 1.2\nTA=25°C,VCC=3V 0.6 1.2\nTA=85°C,VCC=3V 5 7.5\nTA=105°C,VCC=3V 16.5 29.5\nTA=150°C,VCC=3V 130\nI - Low-Power Mode Current - ALPM4/c109\nT - Temperature - °CA012345678910111213141516\n–40 –20 0 20 40 60 80 100 120V = 3.6 VCC\nV = 30 VCC\nV = 2.2 VCC\nV = 1.8 VCC\n21MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedLow-Power-Mode Supply Currents IntoAVCCExcluding External Current –Electrical\nCharacteristics(1)(2)(continued)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(5) Current forbrownout included.ILPM4Low-power mode 4\n(LPM4) current(5)ƒDCO=ƒMCLK =ƒSMCLK =0MHz,\nƒACLK =0Hz,\nCPUOFF =1,SCG0 =1,SCG1 =1,\nOSCOFF =1TA=–55°C,VCC=2.2V 0.1 0.5\nμATA=25°C,VCC=2.2V 0.1 0.5\nTA=85°C,VCC=2.2V 4 6\nTA=105°C,VCC=2.2V 13 23\nTA=150°C,VCC=2.2V 125\nTA=–55°C,VCC=3V 0.2 0.5\nTA=25°C,VCC=3V 0.2 0.5\nTA=85°C,VCC=3V 4.7 7\nTA=105°C,VCC=3V 14 24\nTA=150°C,VCC=3V 146\n4.9 Typical Characteristics –LPM4 Current\nFigure 4-5.ILPM4 --LPM4 Current vsTemperature\n22MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) XINandXT2IN inbypass mode only.4.10 Schmitt-Trigger Inputs (Ports P1Through P6,andRST/NMI, JTAG, XIN, and\nXT2IN)(1)–Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIT+ Positive-going input threshold voltage0.45 xVCC 0.75 xVCC\nV VCC=2.2V 1.00 1.65\nVCC=3V 1.35 2.25\nVIT– Negative-going input threshold voltage0.25 xVCC 0.55 xVCC\nV VCC=2.2V 0.55 1.20\nVCC=3V 0.75 1.65\nVhys Input voltage hysteresis (VIT+–VIT–)VCC=2.2V 0.2 1\nV\nVCC=3V 0.3 1\nRPull Pullup/pulldown resistorForpullup: VIN=VSS\nForpulldown: VIN=VCC20 35 50 kΩ\nCI Input capacitance VIN=VSSorVCC 5 pF\n(1) Anexternal signal sets theinterrupt flagevery time theminimum interrupt pulse width t(int)ismet. Itmay beseteven with trigger signals\nshorter than t(int).4.11 Inputs (Ports P1andP2)–Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nt(int) External interrupt timingPort P1,P2:P1.x toP2.x, External trigger pulse\nwidth tosetinterrupt flag(1),VCC=2.2Vor3V20 ns\n(1) Theleakage current ismeasured with VSSorVCCapplied tothecorresponding pin(s), unless otherwise noted.\n(2) Theleakage ofthedigital portpins ismeasured individually. Theportpinisselected forinput andthepullup/pulldown resistor is\ndisabled.4.12 Leakage Current (Ports P1Through P6)–Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIlkg(Px.x) High-impedance leakage current See(1)and(2),VCC=2.2Vor3V ±250 nA\n4.13 Standard Inputs -RST/NMI –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVIL Low-level input voltage VCC=2.2Vor3V VSS VSS+0.6 V\nVIH High-level input voltage VCC=2.2Vor3V 0.8xVCC VCC V\n23MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Themaximum total current, IOH(max) andIOL(max) ,foralloutputs combined, should notexceed ±12mAtohold themaximum voltage drop\nspecified.\n(2) Themaximum total current, IOH(max) andIOL(max) ,foralloutputs combined, should notexceed ±48mAtohold themaximum voltage drop\nspecified.4.14 Outputs (Ports P1Through P6)–Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVOH High-level output voltageIOH(max) =–1.5mA(1),VCC=2.2V VCC–0.25 VCC\nVIOH(max) =–6mA(2),VCC=2.2V VCC–0.6 VCC\nIOH(max) =–1.5mA(1),VCC=3V VCC–0.25 VCC\nIOH(max) =–6mA(2),VCC=3V VCC–0.6 VCC\nVOL Low-level output voltageIOL(max) =1.5mA(1),VCC=2.2V VSS VSS+0.25\nVIOL(max) =6mA(2),VCC=2.2V VSS VSS+0.6\nIOL(max) =1.5mA(1),VCC=3V VSS VSS+0.25\nIOL(max) =6mA(2),VCC=3V VSS VSS+0.6\n(1) Aresistive divider with 2times 0.5kΩbetween VCCandVSSisused asload. Theoutput isconnected tothecenter tapofthedivider.\n(2) Theoutput voltage reaches atleast 10% and90% VCCatthespecified toggle frequency.4.15 Output Frequency (Ports P1Through P6)–Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒPx.yPort output frequency\n(with load)P1.4/SMCLK, CL=20pF,RL=1kΩ(1)(2)VCC=2.2V DC 10\nMHz\nVCC=3V DC 12\nƒPort_CLKClock output\nfrequencyP2.0/ACLK/CA2, P1.4/SMCLK,\nCL=20pF(2)VCC=2.2V DC 12\nMHz\nVCC=3V DC 16\nt(Xdc)Duty cycle ofoutput\nfrequencyP5.6/ACLK, CL=20pF,LFmode 30% 50% 70%\nP5.6/ACLK, CL=20pF,XT1 mode 40% 50% 60%\nP5.4/MCLK, CL=20pF,XT1 mode 40% 60%\nP5.4/MCLK, CL=20pF,DCO50% –15\nns50%50% +15\nns\nP1.4/SMCLK, CL=20pF,XT2 mode 40% 60%\nP1.4/SMCLK, CL=20pF,DCO50% –15\nns50% +15\nns\nVOH− High-Level Output V oltage − V−25.0−20.0−15.0−10.0−5.00.0\n0.0 0.5 1.0 1.5 2.0 2.5TA= 25 /c176CTA= 85 /c176C\nOHI− Typical High-Level Output Current − mA\nVOH− High-Level Output V oltage − V−50.0−40.0−30.0−20.0−10.00.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5TA= 25 /c176CTA= 85 /c176C\nOHI− Typical High-Level Output Current − mA\nVOL− Low-Level Output Voltage − V0.05.010.015.020.025.0\n0.0 0.5 1.0 1.5 2.0 2.5TA= 25 /c176C\nTA= 85 /c176C\nOLI− Typical Low-Level Output Current − mA\nVOL− Low-Level Output Voltage − V0.010.020.030.040.050.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5TA= 25 /c176C\nTA= 85 /c176C\nOLI− Typical Low-Level Output Current − mA\n24MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.16 Typical Characteristics –Outputs\nFigure 4-6. Figure 4-7.\nFigure 4-8. Figure 4-9.\n01\ntd(BOR)VCC\nV(B_IT−)Vhys(B_IT−)\nVCC(start)\n25MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Thecurrent consumption ofthebrownout module isalready included intheICCcurrent consumption data. Thevoltage level V(B_IT –)+\nVhys(B_IT –)is≤1.8V.\n(2) During power up,theCPU begins code execution following aperiod oftd(BOR) after VCC=V(B_IT –)+Vhys(B_IT –).Thedefault DCO settings\nmust notbechanged until VCC≥VCC(min) ,where VCC(min) istheminimum supply voltage forthedesired operating frequency.4.17 POR/Brownout Reset (BOR) –Electrical Characteristics(1)(2)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVCC(start) See Figure 4-10 dVCC/dt≤3V/s0.7×\nV(B_IT –)V\nV(B_IT –) See Figure 4-10 through Figure 4-12 dVCC/dt≤3V/s 1.71 V\nVhys(B_IT –) See Figure 4-10 dVCC/dt≤3V/s 70 130 210 mV\ntd(BOR) See Figure 4-10 2000 μs\nt(reset)Pulse length needed atRST/NMI pinto\naccepted reset internallyVCC=2.2Vor3V 2 μs\nFigure 4-10. POR/Brownout Reset (BOR) vsSupply Voltage\nVCC\n00.511.52\nVCC(drop)tpw\ntpw− Pulse Width − /c109sVCC(drop)− V3 V\n0.001 1 1000 tf tr\ntpw− Pulse Width − /c109stf= tr\nVCC(drop)VCC\n3 Vtpw\n00.511.52\n0.001 1 1000\n1 ns 1 ns\ntpw− Pulse Width − /c109sVCC(drop)− V\ntpw− Pulse Width − /c109s\n26MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.18 Typical Characteristics -POR/Brownout Reset (BOR)\nFigure 4-11. VCC(drop) Level With aSquare Voltage Drop toGenerate aPOR/Brownout Signal\nFigure 4-12. VCC(drop) Level With aTriangle Voltage Drop toGenerate aPOR/Brownout Signal\n27MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) tsettle isthesettling time thatthecomparator o/pneeds tohave astable level after VLD isswitched VLD≠0toadifferent VLD value\nbetween 2and15.Theoverdrive isassumed tobe>50mV.\n(2) Therecommended operating voltage range islimited to3.6V.\n(3) Thecurrent consumption oftheSVS module isnotincluded intheICCcurrent consumption data.4.19 SVS (Supply Voltage Supervisor/Monitor) -Electrical Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nt(SVSR)dVCC/dt>30V/ms (see Figure 4-13) 5 150\nμs\ndVCC/dt≤30V/ms 2000\ntd(SVSon) SVSON, switch from VLD =0toVLD≠0,VCC=3V 20 150 μs\ntsettle VLD≠0(see(1)) 12μs\nV(SVSstart) VLD≠0,VCC/dt≤3V/s(see Figure 4-13) 1.55 1.7 V\nVhys(SVS_IT-)VCC/dt≤3V/s(see Figure 4-13)VLD =1 70 120 210 mV\nVLD =2to14V(SVS_IT-) ×\n0.004V(SVS_IT-) ×\n0.016V\nVCC/dt≤3V/s(see Figure 4-13),\nExternal voltage applied onA7VLD =15 4.4 20 mV\nV(SVS_IT-)VCC/dt≤3V/s(see Figure 4-13 and\nFigure 4-14)VLD =1 1.8 1.9 2.05\nVVLD =2 1.94 2.1 2.25\nVLD =3 2.05 2.2 2.37\nVLD =4 2.14 2.3 2.48\nVLD =5 2.24 2.4 2.6\nVLD =6 2.33 2.5 2.71\nVLD =7 2.46 2.65 2.86\nVLD =8 2.58 2.8 3\nVLD =9 2.69 2.9 3.13\nVLD =10 2.83 3.05 3.29\nVLD =11 2.94 3.2 3.42\nVLD =12 3.11 3.35 3.61(2)\nVLD =13 3.24 3.5 3.76(2)\nVLD =14 3.43 3.7(2)3.99(2)\nVCC/dt≤3V/s(see Figure 4-13 and\nFigure 4-14),\nExternal voltage applied onA7VLD =15 1.1 1.2 1.3\nICC(SVS)(3)VLD≠0,VCC=2.2V/3V 10 15μA\nRectangular Drop\nTriangular Drop\nV - VCC(min)\nt - Pulse Width - spw /c1091 10 100 100000.511.52VCC\n3 V\nVCC(min)\n1 ns 1 nstpw\nVCC\n3 V\nVCC(min)tpw\ntft = tf r\ntr\nSoftware sets VLD > 0:\nSVS is active\nAVCC\nV(SVS_IT-)\nV(SVSstart)\nV(B_IT-)\nVCC(start)\nBrownout\n1\n0\nSVS out\n1\n0\nSet POR\n1\n0Vhys(SVS_IT-)\nVhys(B_IT-)\nBrownout\ntd(BOR)Region\nSVS circuit is active from VLD > V < VCC (B_IT-)\ntd(SVSon) td(SVSR)td(BOR)\nundefined\n28MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.20 Typical Characteristics -SVS\nFigure 4-13. SVS Reset (SVSR) vsSupply Voltage\nFigure 4-14. VCC(min) :Square Voltage Drop andTriangle Voltage Drop toGenerate anSVS Signal (VLD =1)\nfaverage/C004332/C0032fDCO(RSEL,DCO) /C0032fDCO(RSEL,DCO /C00411)\nMOD/C0032fDCO(RSEL,DCO) /C0041(32/C0042MOD)/C0032fDCO(RSEL,DCO /C00411)\n29MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.21 Main DCO Characteristics\n•Allranges selected byRSELx overlap with RSELx +1:RSELx =0overlaps RSELx =1,...RSELx =14\noverlaps RSELx =15.\n•DCO control bitsDCOx have astep size asdefined byparameter SDCO.\n•Modulation control bits MODx select how often ƒDCO(RSEL,DCO+1) isused within theperiod of32\nDCOCLK cycles. The frequency ƒDCO(RSEL,DCO) isused fortheremaining cycles. The frequency isan\naverage equal to:\n(1)\n4.22 DCO Frequency –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVCC Supply voltage rangeRSELx <14 1.8 3.6\nV RSELx =14 2.2 3.6\nRSELx =15 3.0 3.6\nƒDCO(0,0) DCO frequency (0,0)RSELx =0,DCOx =0,\nMODx =0,VCC=2.2Vor3V0.06 0.14 MHz\nƒDCO(0,3) DCO frequency (0,3)RSELx =0,DCOx =3,\nMODx =0,VCC=2.2Vor3V0.07 0.17 MHz\nƒDCO(1,3) DCO frequency (1,3)RSELx =1,DCOx =3,\nMODx =0,VCC=2.2Vor3V0.10 0.20 MHz\nƒDCO(2,3) DCO frequency (2,3)RSELx =2,DCOx =3,\nMODx =0,VCC=2.2Vor3V0.14 0.28 MHz\nƒDCO(3,3) DCO frequency (3,3)RSELx =3,DCOx =3,\nMODx =0,VCC=2.2Vor3V0.20 0.40 MHz\nƒDCO(4,3) DCO frequency (4,3)RSELx =4,DCOx =3,\nMODx =0,VCC=2.2Vor3V0.28 0.54 MHz\nƒDCO(5,3) DCO frequency (5,3)RSELx =5,DCOx =3,\nMODx =0,VCC=2.2Vor3V0.39 0.77 MHz\nƒDCO(6,3) DCO frequency (6,3)RSELx =6,DCOx =3,\nMODx =0,VCC=2.2Vor3V0.54 1.06 MHz\nƒDCO(7,3) DCO frequency (7,3)RSELx =7,DCOx =3,\nMODx =0,VCC=2.2Vor3V0.80 1.50 MHz\nƒDCO(8,3) DCO frequency (8,3)RSELx =8,DCOx =3,\nMODx =0,VCC=2.2Vor3V1.10 2.10 MHz\nƒDCO(9,3) DCO frequency (9,3)RSELx =9,DCOx =3,\nMODx =0,VCC=2.2Vor3V1.60 3.00 MHz\nƒDCO(10,3) DCO frequency (10,3)RSELx =10,DCOx =3,\nMODx =0,VCC=2.2Vor3V2.50 4.30 MHz\nƒDCO(11,3) DCO frequency (11,3)RSELx =11,DCOx =3,\nMODx =0,VCC=2.2Vor3V3.00 5.50 MHz\nƒDCO(12,3) DCO frequency (12,3)RSELx =12,DCOx =3,\nMODx =0,VCC=2.2Vor3V4.30 7.30 MHz\nƒDCO(13,3) DCO frequency (13,3)RSELx =13,DCOx =3,\nMODx =0,VCC=2.2Vor3V6.00 9.60 MHz\nƒDCO(14,3) DCO frequency (14,3)RSELx =14,DCOx =3,\nMODx =0,VCC=2.2Vor3V8.60 13.9 MHz\nƒDCO(15,3) DCO frequency (15,3)RSELx =15,DCOx =3,\nMODx =0,VCC=2.2Vor3V12.0 18.5 MHz\nƒDCO(15,7) DCO frequency (15,7)RSELx =15,DCOx =7,\nMODx =0,VCC=2.2Vor3V16.0 26.0 MHz\nSRSELFrequency step between range\nRSEL andRSEL+1SRSEL =ƒDCO(RSEL+1,DCO) /ƒDCO(RSEL,DCO) ,VCC=\n2.2Vor3V1.55 ratio\n30MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedDCO Frequency –Electrical Characteristics (continued)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSDCOFrequency step between tap\nDCO andDCO+1SDCO=ƒDCO(RSEL,DCO+1) /ƒDCO(RSEL,DCO) ,VCC=\n2.2Vor3V1.05 1.08 1.12 ratio\nDuty cycle Measured atP1.4/SMCLK, VCC=2.2Vor3V 40% 50% 60%\n4.23 Calibrated DCO Frequencies (Tolerance atCalibration) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nFrequency tolerance atcalibration TA=25°C,VCC=3V –1% ±0.2% 1%\nƒCAL(1 MHz) 1-MHz calibration valueBCSCTL1 =CALBC1_1MHZ,\nDCOCTL =CALDCO_1MHZ,\nGating time: 5ms\nTA=25°C,VCC=3V0.990 1 1.010 MHz\nƒCAL(8 MHz) 8-MHz calibration valueBCSCTL1 =CALBC1_8MHZ,\nDCOCTL =CALDCO_8MHZ,\nGating time: 5ms\nTA=25°C,VCC=3V7.920 8 8.080 MHz\nƒCAL(12 MHz) 12-MHz calibration valueBCSCTL1 =CALBC1_12MHZ,\nDCOCTL =CALDCO_12MHZ,\nGating time: 5ms\nTA=25°C,VCC=3V11.88 12 12.12 MHz\nƒCAL(16 MHz) 16-MHz calibration valueBCSCTL1 =CALBC1_16MHZ,\nDCOCTL =CALDCO_16MHZ,\nGating time: 2ms\nTA=25°C,VCC=3V15.84 16 16.16 MHz\n31MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.24 Calibrated DCO Frequencies (Tolerance Over Temperature) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n1-MHz tolerance over temperature TA=0°Cto85°C,VCC=3V –2.5% ±0.5% 2.5%\n8-MHz tolerance over temperature TA=0°Cto85°C,VCC=3V –2.5% ±1.0% 2.5%\n12-MHz tolerance over temperature TA=0°Cto85°C,VCC=3V –2.5% ±1.0% 2.5%\n16-MHz tolerance over temperature TA=0°Cto85°C,VCC=3V –3.0% ±2.0% 3.0%\nƒCAL(1MHz) 1-MHz calibration valueBCSCTL1 =CALBC1_1MHz,\nDCOCTL =CALDCO_1MHZ,\nGating time: 5ms\nTA=0°Cto85°CVCC=2.2V 0.970 1 1.030\nMHz VCC=3V 0.975 1 1.025\nVCC=3.6V 0.970 1 1.030\nƒCAL(8MHz) 8-MHz calibration valueBCSCTL1 =CALBC1_8MHZ,\nDCOCTL =CALDCO_8MHZ,\nGating time: 5ms\nTA=0°Cto85°CVCC=2.2V 7.760 8 8.400\nMHz VCC=3V 7.800 8 8.200\nVCC=3.6V 7.600 8 8.240\nƒCAL(12MHz) 12-MHz calibration valueBCSCTL1 =CALBC1_12MHZ,\nDCOCTL =CALDCO_12MHZ,\nGating time: 5ms\nTA=0°Cto85°CVCC=2.2V 11.70 12 12.30\nMHz VCC=3V 11.70 12 12.30\nVCC=3.6V 11.70 12 12.30\nƒCAL(16MHz) 16-MHz calibration valueBCSCTL1 =CALBC1_16MHZ,\nDCOCTL =CALDCO_16MHZ,\nGating time: 2ms\nTA=0°Cto85°CVCC=3V 15.52 16 16.48\nMHz\nVCC=3.6V 15.00 16 16.48\n32MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.25 Calibrated DCO Frequencies (Tolerance Over Supply Voltage VCC)–Electrical\nCharacteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n1-MHz tolerance over VCC TA=25°C,VCC=1.8Vto3.6V –3% ±2% 3%\n8-MHz tolerance overV CC TA=25°C,VCC=1.8Vto3.6V –3% ±2% 3%\n12-MHz tolerance over VCC TA=25°C,VCC=2.2Vto3.6V –3% ±2% 3%\n16-MHz tolerance over VCC TA=25°C,VCC=3Vto3.6V –6% ±2% 3%\nƒCAL(1MHz)1-MHz\ncalibration valueBCSCTL1 =CALBC1_1MHZ, DCOCTL =CALDCO_1MHZ,\nGating time: 5ms,TA=25°C,VCC=1.8Vto3.6V0.970 1 1.030 MHz\nƒCAL(8MHz)8-MHz\ncalibration valueBCSCTL1 =CALBC1_8MHZ, DCOCTL =CALDCO_8MHZ,\nGating time: 5ms,TA=25°C,VCC=1.8Vto3.6V7.760 8 8.240 MHz\nƒCAL(12MHz)12-MHz\ncalibration valueBCSCTL1 =CALBC1_12MHZ, DCOCTL =CALDCO_12MHZ,\nGating time: 5ms,TA=25°C,VCC=2.2Vto3.6V11.64 12 12.36 MHz\nƒCAL(16MHz)16-MHz\ncalibration valueBCSCTL1 =CALBC1_16MHZ, DCOCTL =CALDCO_16MHZ,\nGating time: 2ms,TA=25°C,VCC=3Vto3.6V15.00 16 16.48 MHz\n4.26 Calibrated DCO Frequencies (Overall Tolerance) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n1-MHz tolerance\nover temperatureTA=–55°Cto150°C,VCC=1.8Vto3.6V –5% ±2% 5%\n8-MHz tolerance\nover temperatureTA=–55°Cto150°C,VCC=1.8Vto3.6V –5% ±2% 5%\n12-MHz tolerance\nover temperatureTA=–55°Cto150°C,VCC=2.2Vto3.6V –5% ±2% 5%\n16-MHz tolerance\nover temperatureTA=–55°Cto150°C,VCC=3Vto3.6V –6% ±3% 6%\nƒCAL(1MHz)1-MHz\ncalibration valueBCSCTL1 =CALBC1_1MHZ, DCOCTL =CALDCO_1MHZ,\nGating time: 5ms,TA=–55°Cto150°C,VCC=1.8Vto3.6V.950 11.050 MHz\nƒCAL(8MHz)8-MHz\ncalibration valueBCSCTL1 =CALBC1_8MHZ, DCOCTL =CALDCO_8MHZ,\nGating time: 5ms,TA=–55°Cto150°C,VCC=1.8Vto3.6V7.6 8 8.4 MHz\nƒCAL(12MHz)12-MHz\ncalibration valueBCSCTL1 =CALBC1_12MHZ, DCOCTL =CALDCO_12MHZ,\nGating time: 5ms,TA=–55°Cto150°C,VCC=2.2Vto3.6V11.4 12 12.6 MHz\nƒCAL(16MHz)16-MHz\ncalibration valueBCSCTL1 =CALBC1_16MHZ, DCOCTL =CALDCO_16MHZ,\nGating time: 2ms,TA=–55°Cto150°C,VCC=3Vto3.6V15.00 16 17.00 MHz\nT = 105°CAT = 85°CAT = 25°CAT = –40°CA\nFrequency - MHz\nV - Supply Voltage - VCC1.5 2 2.5 3 3.5 411.711.811.91212.112.2\nV - Supply Voltage - VCC1.5 2 2.5 3 3.5 4T = 105°CAT = 85°CAT = 25°CAT = –40°CA\nFrequency - MHz\n15.615.715.815.91616.1\nFrequency - MHz\nV - Supply Voltage - VCCT = 105°CA\nT = 85°CA\nT = 25°CA\nT = –40°CA\n1.5 2 2.5 3 3.5 40.980.9911.011.02\nV - Supply Voltage - VCC1.5 2 2.5 3 3.5 4Frequency - MHzT = 105°CA\nT = 85°CA\nT = 25°CA\nT = –40°CA\n7.807.857.907.9588.058.108.158.20\n33MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.27 Typical Characteristics –Calibrated DCO Frequency\nFigure 4-15. Calibrated 1-MHz DCO Frequency vsVCCFigure 4-16. Calibrated 8-MHz DCO Frequency vsVCC\nFigure 4-17. Calibrated 12-MHz DCO Frequency vsVCC Figure 4-18. Calibrated 16-MHz DCO Frequency vsVCC\nDCO Frequency − MHz0.101.0010.00\n0.10 1.00 10.00DCO Wake Time − us RSELx = 0...11\nRSELx = 12...15\n34MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) TheDCO clock wake-up time ismeasured from theedge ofanexternal wake-up signal (forexample, portinterrupt) tothefirstclock\nedge observable externally onaclock pin(MCLK orSMCLK).\n(2) Parameter applicable only ifDCOCLK isused forMCLK.4.28 Wake-Up From Low-Power Modes (LPM3/4) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntDCO,LPM3/4DCO clock wake-up time\nfrom LPM3/4(1)BCSCTL1 =CALBC1_1MHZ,\nDCOCTL =CALDCO_1MHZ,\nVCC=2.2Vor3V2\nμsBCSCTL1 =CALBC1_8MHZ,\nDCOCTL =CALDCO_8MHZ,\nVCC=2.2Vor3V1.5\nBCSCTL1 =CALBC1_12MHZ,\nDCOCTL =CALDCO_12MHZ,\nVCC=3V1\nBCSCTL1 =CALBC1_16MHZ,\nDCOCTL =CALDCO_16MHZ,\nVCC=3V1\ntCPU,LPM3/4 CPU wake-up time from LPM3/4(2) 1/ƒMCLK +\ntClock,LPM3/4\n4.29 Typical Characteristics –DCO Clock Wake-Up Time From LPM3/4\nFigure 4-19. Clock Wake-Up Time From LPM3 vsDCO Frequency\n(1) ROSC=100kΩ.Metal filmresistor, type 0257. 0.6watt with 1%tolerance andTK=±50ppm/ °C4.30 DCO With External Resistor ROSC–Electrical Characteristics(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS TYP UNIT\nƒDCO,ROSC DCO output frequency with ROSCDCOR =1,RSELx =4,DCOx =3,\nMODx =0,TA=25°CVCC=2.2V 1.8\nMHz\nVCC=3V 1.95\nDt Temperature driftDCOR =1,RSELx =4,DCOx =3,MODx =0,\nVCC=2.2Vor3V±0.1 %/°C\nDV Drift with VCCDCOR =1,RSELx =4,DCOx =3,MODx =0,\nVCC=2.2Vor3V10 %/V\n0.0000.2000.4000.6000.8001 .0001 .2001 .4001 .6001 .8002.000\n-75 -25 25 75 1 25 1 75DCO Frequency - MHz\nT - Temperature - °CAR = 100kOSC\nR = 270kOSC\nR = 1MOSC\n0.010.101.0010.00\n10.00 100.00 1000.00 10000.00\nROSC− External Resistor − kDCO Frequency − MHzRSELx = 4\n0.010.101.0010.00\n10.00 100.00 1000.00 10000.00\nROSC− External Resistor − kDCO Frequency − MHzRSELx = 4\n35MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.31 Typical Characteristics -DCO With External Resistor ROSC\nFigure 4-20. DCO Frequency vsROSC,\nVCC=2.2V,TA=25°CFigure 4-21. DCO Frequency vsROSC,\nVCC=3.0V,TA=25°C\nFigure 4-22. DCO Frequency vsTemperature,\nVCC=3.0VFigure 4-23. DCO Frequency vsVCC,\nTA=25°C\n36MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Toimprove EMI ontheLFXT1 oscillator thefollowing guidelines should beobserved:\n•Keep asshort ofatrace aspossible between thedevice andthecrystal.\n•Design agood ground plane around theoscillator pins.\n•Prevent crosstalk from other clock ordata lines intooscillator pins XINandXOUT.\n•Avoid running PCB traces underneath oradjacent totheXINandXOUT pins.\n•Use assembly materials andpraxis toavoid anyparasitic load ontheoscillator XINandXOUT pins.\n•Ifconformal coating isused, ensure thatitdoes notinduce capacitive/resistive leakage between theoscillator pins.\n•Donotroute theXOUT linetotheJTAG header tosupport theserial programming adapter asshown inother documentation. This\nsignal isnolonger required fortheserial programming adapter.\n(2) LFXT1 in32-KHz mode isspecified tofunction only between –55°Cto105°C.This module isknow tofailabove 110°C.Forfurther info\ncontact TIsupport.\n(3) Includes parasitic bond andpackage capacitance (approximately 2pFperpin). Since thePCB adds additional capacitance itis\nrecommended toverify thecorrect load bymeasuring theACLK frequency. Foracorrect setup theeffective load capacitance should\nalways match thespecification oftheused crystal.\n(4) Frequencies below theMIN specification setthefault flag, frequencies above theMAX specification donotsetthefault flag.\nFrequencies inbetween might settheflag.\n(5) Measured with logic-level input frequency, butalso applies tooperation with crystals.4.32 Crystal Oscillator (LFXT1) Low-Frequency Modes –Electrical Characteristics(1)(2)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒLFXT1,LFLFXT1 oscillator crystal\nfrequency, LFmode 0,1XTS =0,LFXT1Sx =0or1,VCC=1.8Vto3.6V 32,768 Hz\nƒLFXT1,LF,logicLFXT1 oscillator logic-\nlevel square-wave input\nfrequency, LFmodeXTS =0,LFXT1Sx =3,VCC=1.8Vto3.6V 10,000 32,768 50,000 Hz\nOALFOscillation allowance for\nLFcrystalsXTS =0,LFXT1Sx =0;ƒLFXT1,LF =32,768 kHz,\nCL,eff=6pF500\nkΩ\nXTS =0,LFXT1Sx =0;ƒLFXT1,LF =32,768 kHz,\nCL,eff=12pF200\nCL,effIntegrated effective load\ncapacitance,\nLFmode(3)XTS =0XCAPx =0 1\npFXCAPx =1 5.5\nXCAPx =2 8.5\nXCAPx =3 11\nDuty cycle LFmodeXTS =0,Measured atP1.4/ACLK,\nƒLFXT1,LF =32,768 Hz,VCC=2.2Vor3V30% 50% 70%\nƒFault,LFOscillator fault frequency\nthreshold, LFmode(4) XTS =0,LFXT1Sx =3(5),VCC=2.2Vor3V 10 10,000 Hz\n(1) Calculated using theboxmethod:\nSVersion: (MAX( –55to150°C)–MIN( –55to150°C))/MIN( –55to150°C)/(150 °C–(–55°C))\n(2) Calculated using theboxmethod: (MAX(1.8 Vto3.6V)–MIN(1.8V to3.6V))/MIN(1.8 Vto3.6V)/(3.6 V–1.8V)4.33 Internal Very-Low-Power, Low-Frequency Oscillator (VLO) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒVLO VLO frequencyTA=–55°Cto85°C,VCC=2.2Vor3V 4 12 20\nkHz\nTA=150°C,VCC=2.2Vor3V 22\ndƒVLO/dT VLO frequency temperature drift See(1),VCC=2.2Vor3V 0.5 0.8 %/°C\ndƒVLO/dVCC VLO frequency supply voltage drift See(2),TA=25°C,VCC=1.8Vto3.6V 4 %/V\n37MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Toimprove EMI ontheLFXT1 oscillator thefollowing guidelines should beobserved:\n•Keep asshort ofatrace aspossible between thedevice andthecrystal.\n•Design agood ground plane around theoscillator pins.\n•Prevent crosstalk from other clock ordata lines intooscillator pins XINandXOUT.\n•Avoid running PCB traces underneath oradjacent totheXINandXOUT pins.\n•Use assembly materials andpraxis toavoid anyparasitic load ontheoscillator XINandXOUT pins.\n•Ifconformal coating isused, ensure thatitdoes notinduce capacitive/resistive leakage between theoscillator pins.\n•Donotroute theXOUT linetotheJTAG header tosupport theserial programming adapter asshown inother documentation. This\nsignal isnolonger required fortheserial programming adapter.\n(2) Includes parasitic bond andpackage capacitance (approximately 2pFperpin). Since thePCB adds additional capacitance itis\nrecommended toverify thecorrect load bymeasuring theACLK frequency. Foracorrect setup theeffective load capacitance should\nalways match thespecification oftheused crystal.\n(3) Requires external capacitors atboth terminals. Values arespecified bycrystal manufacturers.\n(4) Frequencies below theMIN specification setthefault flag, frequencies above theMAX specification donotsetthefault flag.\nFrequencies inbetween might settheflag.\n(5) Measured with logic-level input frequency, butalso applies tooperation with crystals4.34 Crystal Oscillator (LFXT1) High Frequency Modes –Electrical Characteristics(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒLFXT1,HF0LFXT1 oscillator crystal frequency,\nHFmode 0XTS =1,LFXT1Sx =0,VCC=1.8Vto3.6V 0.4 1MHz\nƒLFXT1,HF1LFXT1 oscillator lcrystal frequency,\nHFmode 1XTS =1,LFXT1Sx =1,VCC=1.8Vto3.6V 1 4MHz\nƒLFXT1,HF2LFXT1 oscillator crystal frequency,\nHFmode 2XTS =1,LFXT1Sx =2VCC=1.8Vto3.6V 2 10\nMHz VCC=2.2Vto3.6V 2 12\nVCC=3Vto3.6V 2 16\nƒLFXT1,HF,logicLFXT1 oscillator logic-level\nsquare-wave input frequency,\nHFmodeXTS =1,LFXT1Sx =3VCC=1.8Vto3.6V 0.4 10\nMHz VCC=2.2Vto3.6V 0.4 12\nVCC=3Vto3.6V 0.4 16\nOAHFOscillation allowance forHFcrystals\n(see Figure 4-24 andFigure 4-25)XTS =0,LFXT1Sx =0;\nƒLFXT1,HF =1MHz, CL,eff=15pF2700\nΩXTS =0,LFXT1Sx =1\nƒLFXT1,HF =4MHz, CL,eff=15pF800\nXTS =0,LFXT1Sx =2\nƒLFXT1,HF =16MHz, CL,eff=15pF300\nCL,effIntegrated effective load capacitance,\nHFmode(2) XTS =1(3)1 pF\nDuty cycle HFmodeXTS =1,Measured atP1.4/ACLK,\nƒLFXT1,HF =10MHz, VCC=3V40% 50% 60%\nXTS =1,Measured atP1.4/ACLK,\nƒLFXT1,HF =16MHz, VCC=3V40% 50% 60%\nƒFault,HF Oscillator fault frequency, HFmode(4)XTS =1,LFXT1Sx =3(5),VCC=2.2Vor3V 30 300 kHz\nLFXT1Sx = 0LFXT1Sx = 1LFXT1Sx = 2\nCrystal Frequency - MHzXT Oscillator Supply Current - A/c109\n0 4 8 12 16 200100200300400500600700800900100011001200130014001500\n38MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.35 Typical Characteristics –LFXT1 Oscillator inHFMode (XTS =1)\nFigure 4-24. Oscillation Allowance vsCrystal Frequency, CL,eff=\n15pF,TA=25°CFigure 4-25. XTOscillator Supply Current vsCrystal Frequency,\nCL,eff=15pF,TA=25°C\n39MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Toimprove EMI ontheLFXT1 oscillator thefollowing guidelines should beobserved:\n•Keep asshort ofatrace aspossible between thedevice andthecrystal.\n•Design agood ground plane around theoscillator pins.\n•Prevent crosstalk from other clock ordata lines intooscillator pins XINandXOUT.\n•Avoid running PCB traces underneath oradjacent totheXINandXOUT pins.\n•Use assembly materials andpraxis toavoid anyparasitic load ontheoscillator XINandXOUT pins.\n•Ifconformal coating isused, ensure thatitdoes notinduce capacitive/resistive leakage between theoscillator pins.\n•Donotroute theXOUT linetotheJTAG header tosupport theserial programming adapter asshown inother documentation. This\nsignal isnolonger required fortheserial programming adapter.\n(2) Includes parasitic bond andpackage capacitance (approximately 2pFperpin). Since thePCB adds additional capacitance itis\nrecommended toverify thecorrect load bymeasuring theACLK frequency. Foracorrect setup theeffective load capacitance should\nalways match thespecification oftheused crystal.\n(3) Requires external capacitors atboth terminals. Values arespecified bycrystal manufacturers.\n(4) Frequencies below theMIN specification setthefault flag, frequencies above theMAX specification donotsetthefault flag.\nFrequencies inbetween might settheflag.\n(5) Measured with logic-level input frequency, butalso applies tooperation with crystals.4.36 Crystal Oscillator (XT2) –Electrical Characteristics(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒXT2XT2 oscillator crystal frequency,\nmode 0XT2Sx =0,VCC=1.8Vto3.6V 0.4 0.9 MHz\nƒXT2XT2 oscillator lcrystal frequency,\nmode 1XT2Sx =1,VCC=1.8Vto3.6V 1 4MHz\nƒXT2XT2 oscillator crystal frequency,\nmode 2XT2Sx =2VCC=1.8Vto3.6V 2 10\nMHz VCC=2.2Vto3.6V 2 12\nVCC=3Vto3.6V 2 16\nƒXT2XT2 oscillator logic-level\nsquare-wave input frequency,XT2Sx =3VCC=1.8Vto3.6V 0.4 10\nMHz VCC=2.2Vto3.6V 0.4 12\nVCC=3Vto3.6V 0.4 16\nOAOscillation allowance\n(see Figure 4-26 andFigure 4-27)XT2Sx =0,ƒXT2=1MHz; CL,eff=15pF 2700\nΩ XT2Sx =1,ƒXT2=4MHz; CL,eff=15pF 800\nXT2Sx =2,ƒXT1, HF=16MHz; CL,eff=15pF 300\nCL,effIntegrated effective load capacitance,\nHFmode(2) See(3)1 pF\nDuty cycle HFmodeMeasured atP1.4/SMCLK,\nƒXT2=10MHz, VCC=2.2Vor3V40% 50% 60%\nMeasured atP1.4/SMCLK,\nƒXT2=16MHz, VCC=2.2Vor3V40% 50% 60%\nƒFault Oscillator fault frequency, HFmode(4)XT2Sx =3(5),VCC=2.2Vor3V 30 300 kHz\nXT Oscillator Supply Current - A/c109\n0100200300400500600700800900100011001200130014001500\nCrystal Frequency - MHz0 4 8 12 16 20XT2Sx = 0XT2Sx = 1XT2Sx = 2\n40MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.37 Typical Characteristics –XT2Oscillator\nFigure 4-26. Oscillation Allowance vsCrystal Frequency, CL,eff=\n15pF,TA=25°CFigure 4-27. XT2Oscillator Supply Current vsCrystal\nFrequency, CL,eff=15pF,TA=25°C\n4.38 Timer_A –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nƒTA Timer_A clock frequencyInternal: SMCLK, ACLK,\nExternal: TACLK, INCLK,\nDuty cycle =50% ±10%VCC=2.2V 10\nMHz\nVCC=3V 16\ntTA,cap Timer_A, capture timing TA0, TA1, TA2, VCC=2.2Vor3V 20 ns\n4.39 Timer_B –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nƒTB Timer_B clock frequencyInternal: SMCLK, ACLK,\nExternal: TBCLK,\nDuty cycle =50% ±10%VCC=2.2V 10\nMHz\nVCC=3V 16\ntTB,cap Timer_B, capture timing TB0, TB1, TB2, VCC=2.2Vor3V 20 ns\n(1) Pulses ontheUART receive input (UCxRX) shorter than theUART receive deglitch time aresuppressed. Toensure thatpulses are\ncorrectly recognized, their width should exceed themaximum specification ofthedeglitch time.4.40 USCI (UART Mode) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒUSCI USCI input clock frequencyInternal: SMCLK, ACLK,\nExternal: UCLK;\nDuty cycle =50% ±10%ƒSYSTEM MHz\nƒBITCLKBITCLK clock frequency\n(equals baud rateinMBaud)VCC=2.2Vor3V 1 MHz\ntτ UART receive deglitch time(1)VCC=2.2V 50 150 600\nns\nVCC=3V 50 150 600\n41MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) ƒUCxCLK =1/2t LO/HI with tLO/HI≥max(t VALID,MO(USCI) +tSU,SI(Slave) ,tSU,MI(USCI) +tVALID,SO(Slave) ).\nFortheslave parameters tSU,SI(Slave) andtVALID,SO(Slave) ,seetheSPIparameters oftheattached slave.4.41 USCI (SPI Master Mode) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)(see Figure 4-28\nandFigure 4-29)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nƒUSCI USCI input clock frequency SMCLK, ACLK, Duty cycle =50% ±10% ƒSYSTEM MHz\ntSU,MI SOMI input data setup timeVCC=2.2V 110\nns\nVCC=3V 75\ntHD,MI SOMI input data hold timeVCC=2.2V 0\nns\nVCC=3V 0\ntVALID,MO SIMO output data valid timeUCLK edge toSIMO valid,\nCL=20pFVCC=2.2V 30\nns\nVCC=3V 20\nUCLK\nSCMI\nSIMOCKPL = 0\nCKPL = 11/fUCxCLK\ntLOW/HIGH tLOW/HIGH tSU,MI\ntHD,MI\ntVALID, MO\n42MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) ƒUCxCLK =1/2t LO/HI with tLO/HI≥max(t VALID,MO(USCI) +tSU,SI(Slave) ,tSU,MI(USCI) +tVALID,SO(Slave) ).\nFortheslave parameters tSU,SI(Slave) andtVALID,SO(Slave) ,seetheSPIparameters oftheattached slave.4.42 USCI (SPI Slave Mode) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)(see Figure 4-30\nandFigure 4-31)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntSTE,LEADSTE lead time,\nSTE lowtoclockVCC=2.2Vor3V 50 ns\ntSTE,LAGSTE lagtime,\nLast clock toSTE highVCC=2.2Vor3V 10 ns\ntSTE,ACCSTE access time,\nSTE lowtoSOMI data outVCC=2.2Vor3V 50 ns\ntSTE,DISSTE disable time,\nSTE high toSOMI high\nimpedanceVCC=2.2Vor3V 50 ns\ntSU,SI SIMO input data setup timeVCC=2.2V 20\nns\nVCC=3V 15\ntHD,SI SIMO input data hold timeVCC=2.2V 10\nns\nVCC=3V 10\ntVALID,SO SOMI output data valid timeUCLK edge toSOMI valid,\nCL=20pFVCC=2.2V 75 110\nns\nVCC=3V 50 75\nFigure 4-28. SPIMaster Mode, CKPH =0\nSTE\nUCLK\nSIMO\nSOMICKPL = 0\nCKPL = 11/fUCxCLKtSTE,LEAD\ntLOW,HIGH tLOW,HIGH\ntACCtSTE,LAG\ntSU,SIMO\ntHD,SIMO\ntVALID,SOMI tDIS\nUCLK\nSCMI\nSIMOCKPL = 0\nCKPL = 11/fUCxCLK\ntLOW/HIGH tLOW/HIGH\ntSU,MItHD,MI\ntVALID, MO\n43MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedFigure 4-29. SPIMaster Mode, CKPH =1\nFigure 4-30. SPISlave Mode, CKPH =0\n,STE\nUCLK\nSIMO\nSOMICKPL = 0\nCKPL = 11/fUCxCLKtSTE,LEAD\ntLOW,HIGH tLOW,HIGH\ntACCtSTE,LAG\ntDIStSU,SI\ntVALID,SOtHD,SI\n44MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedFigure 4-31. SPISlave Mode, CKPH =1\nSDA\nSCLtLOW\ntHD ,DATtSU ,DATtHD ,STA tSU ,STA tHD ,STA\ntHIGH\ntSU , STOtSPtBUF\n45MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.43 USCI (I2C Mode) –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see Figure 4-32)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒUSCI USCI input clock frequencyInternal: SMCLK, ACLK,\nExternal: UCLK,\nDuty cycle =50% ±10%ƒSYSTEM MHz\nƒSCL SCL clock frequency VCC=2.2Vor3V 0 400 kHz\ntHD,STA Hold time (repeated) STARTƒSCL≤100kHz, VCC=2.2Vor3V 4.0\nμs\nƒSCL>100kHz, VCC=2.2Vor3V 0.6\ntSU,STA Set-up time forarepeated STARTƒSCL≤100kHz, VCC=2.2Vor3V 4.7\nμs\nƒSCL>100kHz, VCC=2.2Vor3V 0.6\ntHD,DAT Data hold time VCC=2.2Vor3V 0 ns\ntSU,DAT Data set-up time VCC=2.2Vor3V 250 ns\ntSU,STO Set-up time forSTOP VCC=2.2Vor3V 4.0 μs\ntSPPulse width ofspikes suppressed by\ninput filterVCC=2.2V 50 150 600\nns\nVCC=3V 50 100 600\nFigure 4-32. I2CMode Timing\n46MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Theleakage current fortheComparator_A+ terminals isidentical toIlkg(Px.x) specification.\n(2) Theinput offset voltage canbecancelled byusing theCAEX bittoinvert theComparator_A+ inputs onsuccessive measurements.\nThetwosuccessive measurements arethen summed together.\n(3) Theresponse time ismeasured atP2.2/CAOUT/TA0/CA4 with aninput voltage step, with Comparator_A+ already enabled (CAON =1).\nIfCAON issetatthesame time, asettling time ofupto300nsisadded totheresponse time.4.44 Comparator_A+ –Electrical Characteristics(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nI(DD)CAON =1CARSEL =0CAREF =\n0VCC=2.2V 25 80\nμA\nVCC=3V 45 96\nI(Refladder/Refdiode)CAON =1,CARSEL =0,\nCAREF =1/2/3 noload atP2\n3/CA0/TA1\nandP2.4/CA1/TA2VCC=2.2V\nor3V30 50\nμA\nVCC=3V 45 71\nV(IC) Common-mode input voltage CAON =1,VCC=2.2Vor3V 0 VCC-1 V\nV(Ref025) Voltage at0.25 VCCnode/V CCPCA0 =1,CARSEL =1,CAREF =1,\nnoload atP2.3/CA0/TA1\nandP2.4/CA1/TA2, VCC=2.2Vor3V0.23 0.24 0.25 V\nV(Ref050) Voltage at0.5VCCnode/V CCPCA0 =1,CARSEL =1,CAREF =2,\nnoload atP2.3/CA0/TA1\nandP2.4/CA1/TA2, VCC=2.2Vor3V0.47 0.48 0.5 V\nV(RefVT) See Figure 4-36 andFigure 4-37PCA0 =1,CARSEL =1,\nCAREF =3,noload at\nP2.3/CA0/TA1\nandP2.4/CA1/TA2, TA=85°CVCC=2.2V 390 480 540\nmV\nVCC=3V 400 490 550\nV(offset) Offset voltage See(2),VCC=2.2Vor3V –30 30 mV\nVhys Input hysteresis CAON=1, VCC=2.2Vor3V 0 0.7 1.4 mV\nt(response)Response time, low-to-high andhigh-\nto-low(3)TA=25°C,Overdrive 10mV,\nWithout filter: CAF =0VCC=2.2V 80 165 300\nns\nVCC=3V 70 120 240\nTA=25°C,Overdrive 10mV,\nWithout filter: CAF =1VCC=2.2V 1.4 1.9 2.8\nµs\nVCC=3V 0.9 1.5 2.2\nCA0CASHORT\nCA1\nComparator_A+\nCASHORT = 1VIN\n-IOUT = 10 A /c1091\n+\nOverdrive\nV-\n400 mV\nV+ t(response)VCAOUT\n0 V VCC\n0 1\nCAON\nV+\nV-+\n-0\n1CAF\nLow Pass FilterTo Internal\nModules\nCAOUT\nSet CAIFG\nFlag0\n1\n/c108 /c187 /c1092 s\n47MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedFigure 4-33. Block Diagram ofComparator_A Module\nFigure 4-34. Overdrive Definition\nFigure 4-35. Comparator_A+ Short Resistance Test Condition\n48MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.45 Typical Characteristics –Comparator A+\nFigure 4-36. V(RefVT) vsTemperature, VCC=3V Figure 4-37. V(RefVT) vsTemperature, VCC=2.2V\nFigure 4-38. Short Resistance vsVIN/VCC\n49MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Theleakage current isdefined intheleakage current table with P6.x/Ax parameter.\n(2) Theanalog input voltage range must bewithin theselected reference voltage range VR+toVR–forvalid conversion results.\n(3) Theinternal reference supply current isnotincluded incurrent consumption parameter IADC12 .\n(4) Theinternal reference current issupplied viaterminal VCC.Consumption isindependent oftheADC10ON control bit,unless a\nconversion isactive. TheREFON bitenables thebuilt-in reference tosettle before starting anA/Dconversion.\n(5) Limits verified bydesign.4.46 12-Bit ADC Power-Supply andInput Range Conditions –Electrical Characteristics(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAVCC Analog supply voltage rangeAVCCandDVCCareconnected together,\nAVSSandDVSSareconnected together,\nV(AVSS) =V(DVSS) =0V2.2 3.6 V\nV(P6.x/Ax) Analog input voltage range(2)AllP6.0/A0 toP6.7/A7 terminals.\nAnalog inputs selected inADC12MCTLx register\nandP6Sel.x =1,0≤x≤7,\nV(AVSS)≤VP6.x/Ax ≤V(AVCC)0 VAVCC V\nIADC12Operating supply current\nintoAVCCterminal(3)ƒADC10CLK =5MHz,\nADC12ON =1,REFON =0,\nSHT0 =0,SHT1 =0,\nADC12DIV =0VCC=2.2V 0.65 0.8\nmA\nVCC=3V 0.8 1\nIREF+Reference supply current,\nintoAVCCterminal(4)ƒADC12CLK =5MHz,\nADC12ON =0,\nREFON =1,REF2_5V =1,VCC=3V0.5 0.7\nmA\nƒADC12CLK =5MHz,\nADC12ON =0,\nREFON =1,REF2_5V =0VCC=2.2V 0.5 0.7\nVCC=3V 0.5 0.7\nCI(5)Input capacitanceOnly oneterminal selected atatime, P6.x/Ax, VCC=\n2.2V40 pF\nRI(5)Input MUX ONresistance 0V≤VAx≤VAVCC ,VCC=3V 2000 Ω\n50MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Theaccuracy limits theminimum positive external reference voltage. Lower reference voltage levels may beapplied with reduced\naccuracy requirements.\n(2) Theaccuracy limits themaximum negative external reference voltage. Higher reference voltage levels may beappliedwith reduced\naccuracy requirements.\n(3) Theaccuracy limitsminimum external differential reference voltage. Lower differential reference voltage levels may beappliedwith\nreduced accuracy requirements.4.47 12-Bit ADC External Reference –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVeREF+Positive external\nreference voltage inputVeREF+ >VREF-/VeREF-(1)1.4 VAVCC V\nVREF- /VeREF+Negative external\nreference voltage inputVeREF+ >VREF-/VeREF-(2)0 1.2 V\n(VeREF+ -VREF-/VeREF- )Differential external\nreference voltage inputVeREF+ >VREF-/VeREF-(3)1.4 VAVCC V\nIVeREF+ Static input current 0V≤VeREF+≤VAVCC ,VCC=2.2Vor3V ±1 µA\nIVREF-/VeREF- Static input current 0V≤VeREF-≤VAVCC ,VCC=2.2Vor3V ±1 µA\nCVREF+\n1/c109F\n0\n1 m s 10 m s 100 m stREFONtREFON /c187.66 x CVREF+[m s] w ith CVREF+in/c109F100 /c109F\n10/c109F\n51MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Limits characterized.\n(2) Limits verified bydesign.\n(3) Theinternal buffer operational amplifier andtheaccuracy specifications require anexternal capacitor. AllINLandDNL tests usetwo\ncapacitors between pins VREF+ andAVSSandVREF-/VeREF- andAVSS:10μFtantalum and100nFceramic.\n(4) Thecondition isthattheerror inaconversion started after tREFON ortRefBuf isless than ±0.5LSB.4.48 12-Bit ADC Built-In Reference –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVREF+Positive built-in\nreference voltage\noutputREF2_5V =1(2.5V)\nIVREF+ max≤IVREF+≤IVREF+ minTA=-55°Cto85°C,VCC=3V 2.4 2.5 2.6\nVTA=150°C,VCC=3V 2.37 2.5 2.64\nREF2_5V =1(1.5V)\nIVREF+ max≤IVREF+≤IVREF+ minTA=-55°Cto85°C,\nVCC=2.2Vor3V1.44 1.5 1.56\nTA=150°C,VCC=2.2Vor3V 1.42 1.5 1.57\nAVCC(min)AVCCminimum\nvoltage, positive built-\ninreference activeREF2_5V =0,IVREF+ max≤IVREF+≤IVREF+ min 2.2\nV REF2_5V =1,–0.5mA≤IVREF+≤IVREF+ min 2.8\nREF2_5V =1,–1mA≤IVREF+≤IVREF+ min 2.9\nIVREF+Load current outof\nVREF+ terminalVCC=3V 0.01 –0.5\nmA\nVCC=3V 0.01 –1\nIL(VREF)+(1)Load current\nregulation, VREF+\nterminalIVREF+ =500μA±100μA,\nAnalog input voltage VAx≉0.75 V,\nREF2_5V =0VCC=3V ±2\nLSBVCC=3V ±2\nIVREF+ =500μA±100μA,\nAnalog input voltage VAx≉1.25 V,\nREF2_5V =1,VCC=3V±2\nIDL(VREF)+(2)Load current\nregulation, VREF+\nterminalIVREF+ =100μA→900μA,\nCVREF+ =5μF,at≉0.5VREF+,\nError ofconversion result≤1LSB, VCC=3V20 ns\nCVREF+Capacitance\natpinVREF+(3) REFON =1,0mA≤IVREF+≤IVREF+ max, VCC=2.2Vor3V 5 10 µF\nTREF+(1)Temperature\ncoefficient ofbuilt-in\nreferenceIVREF+ isaconstant intherange of0mA≤IVREF+≤1mA, VCC=2.2V\nor3V±100ppm/ °\nC\ntREFON(1)Settling time of\ninternal reference\nvoltage(4)\n(see Figure 4-39)IVREF+ =0.5mA, CVREF+ =10μF,\nVREF+ =1.5V,VAVCC =2.2V17 ms\n4.49 Typical Characteristics –ADC12\nFigure 4-39. Typical Settling Time ofInternal Reference tREFON vsExternal Capacitor onVREF+\n+\n-\n10/c109F 100nFAVSSMSP430F2619\n+\n-\n10/c109F 100nFAVCC10/c109F 100nFDVSSDVCCFrom\nPower\nSupply+\n-\nApply External Reference [V ]eREF+\nor Use Internal Reference [V ]REF+V or VREF+ eREF+\nV /VREF- eREF-Reference Is Internally\nSwitched to AVSS\n+\n-\n10/c109F 100nFAVSSMSP430F2619\n+\n-\n+\n-\n10/c109F 100nF10/c109F 100nFAVCC10/c109F 100nFDVSSDVCCFrom\nPower\nSupply\nApply\nExternal\nReference+\n-\nApply External Reference [V ]eREF+\nor Use Internal Reference [V ]REF+V or VREF+ eREF+\nV /VREF- eREF-\n52MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedFigure 4-40. Supply Voltage andReference Voltage Design VREF-/VeREF- External Supply\nFigure 4-41. Supply Voltage andReference Voltage Design VREF-/VeREF- =AVSS,Internally Connected\n53MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Limits verified bydesign.\n(2) Thecondition isthattheerror inaconversion started after tADC12ON isless than ±0.5LSB. Thereference andinput signal arealready\nsettled.\n(3) Approximately tenTau(τ)areneeded togetanerror ofless than ±0.5LSB: tSample =ln(2n+1)x(RS+RI)xCI+800nswhere n=ADC\nresolution =12,RS=external source resistance.4.50 12-Bit ADC Timing Parameters –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒADC12CLKADC12 input clock\nfrequencyForspecified performance ofADC12 linearity parameters,\nVCC=2.2Vor3V0.45 5 6.3 MHz\nƒADC12OSCADC12 built-in oscillator\nfrequencyADC12DIV =0,\nƒADC12CLK =ƒADC12OSC ,VCC=2.2Vor3V3.7 5 6.3 MHz\ntCONVERT Conversion timeADC12 built-in oscillator, CVREF+≥5μF,\nƒADC12OSC =3.7MHz to6.3MHz, VCC=2.2Vor3V2.06 3.51\nμs\nExternal ƒADC12CLK from ACLK, MCLK, orSMCLK:\nADC12SSEL ≠013xADC12DIV\nx1/ƒADC12CLK\ntADC12ON(1) Turn-on settling time of\ntheADCSee(2)100 ns\ntSample(1)Sampling timeRS=400Ω,RI=1000Ω,CI=30pF,\nτ=[RS+RI]xCI(3)VCC=3V 1220\nns\nVCC=2.2V 1400\n4.51 12-Bit ADC Linearity Parameters –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nEI Integral linearity error1.4V≤(VeREF+ -VREF-/VeREF- )min≤1.6V,VCC=2.2Vor3V ±2\nLSB\n1.6V<(VeREF+ -VREF-/VeREF- )min≤VAVCC ,VCC=2.2Vor3V ±1.7\nED Differential linearity error(VeREF+ -VREF-/VeREF- )min≤(VeREF+ -VREF-/VeREF- ),\nCVREF+ =10μF(tantalum) and100nF(ceramic),\nVCC=2.2Vor3V±1 LSB\nEO Offset error(VeREF+ -VREF-/VeREF- )min≤(VeREF+ -VREF-/VeREF- ),\nInternal impedance ofsource RS<100Ω,\nCVREF+ =10μF(tantalum) and100nF(ceramic),\nVCC=2.2Vor3V±2 ±4 LSB\nEG Gain error(VeREF+ -VREF-/VeREF- )min≤(VeREF+ -VREF-/VeREF- ),\nCVREF+ =10μF(tantalum) and100nF(ceramic),\nVCC=2.2Vor3V±1.1 ±2 LSB\nET Total unadjusted error(VeREF+ -VREF-/VeREF- )min≤(VeREF+ -VREF-/VeREF- ),\nCVREF+ =10μF(tantalum) and100nF(ceramic),\nVCC=2.2Vor3V±2 ±5 LSB\n54MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Thesensor current ISENSOR isconsumed if(ADC12ON =1andREFON =1)or(ADC12ON =1andINCH =0Ah andsample signal is\nhigh). When REFON =1,ISENSOR isincluded inIREF+.When REFON =0,ISENSOR applies during conversion ofthetemperature sensor\ninput (INCH =0Ah).\n(2) Limits characterized.\n(3) Thetemperature sensor offset canbeasmuch as±20°C.Asingle-point calibration isrecommended tominimize theoffset error ofthe\nbuilt-in temperature sensor.\n(4) Thetypical equivalent impedance ofthesensor is51kΩ.Thesample time required includes thesensor-on time tSENSOR(on) .\n(5) Noadditional current isneeded. TheVMIDisused during sampling.\n(6) Theon-time tVMID(on) isincluded inthesampling time tVMID(sample) ;noadditional ontime isneeded.4.52 12-Bit ADC Temperature Sensor andBuilt-In VMID–Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISENSOROperating supply current into\nAVCCterminal(1)REFON =0,INCH =0Ah,\nADC12ON =1,TA=25°C,\nVCC =2.2VVCC=2.2V 40 120\nμA\nVCC=3V 60 160\nVSensor(2)Sensor output voltage(3)ADC12ON =1,INCH =0Ah,\nTA=0°C,\nVCC=2.2Vor3V986 mV\nTCSENSOR(2) ADC12ON =1,INCH =0Ah, VCC=2.2Vor3\nV3.55 mV/°C\ntSensor(sample)(2)Sample time required\nifchannel 10isselected(4)ADC12ON =1,INCH =0Ah,\nError ofconversion result≤1LSB,\nVCC=2.2Vor3V30 μs\nIVMIDCurrent intodivider\natchannel 11(5) ADC12ON =1,INCH =0BhVCC=2.2V NA\nμA\nVCC=3V NA\nVMID AVCCdivider atchannel 11ADC12ON =1,INCH =0Bh,\nVMIDis≉0.5×VAVCCVCC=2.2V 1.1 1.1±0.04\nV\nVCC=3V 1.5 1.5±0.04\ntVMID(sample)Sample time required\nifchannel 11isselected(6)ADC12ON =1,INCH =0Bh,\nError ofconversion result≤1\nLSBVCC=2.2V 1400\nns\nVCC=3V 1220\n(1) Noload attheoutput pin,DAC12_0 orDAC12_1, assuming thatthecontrol bitsfortheshared pins aresetproperly.\n(2) Current intoreference terminals notincluded. IfDAC12IR =1current flows through theinput divider; seeSection 4.57.\n(3) PSRR =20×log{ΔAVCC/ΔVDAC12_xOUT }\n(4) VREFisapplied externally. Theinternal reference isnotused.4.53 12-Bit DAC Supply Specifications –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAVCC Supply voltage range AVCC=DVCC,AVSS=DVSS=0V 2.2 3.6 V\nIDDSupply current,\nsingle DAC channel(1)(2)DAC12AMPx =2,DAC12IR =0,\nDAC12_xDAT =0x0800,\nVCC=2.2Vor3VTA=-55°Cto85°C 50 110\nμATA=105°C 69 150\nDAC12AMPx =2,DAC12IR =1,DAC12_xDAT =0x0800,\nVeREF+ =VREF+ =AVCC,VCC=2.2Vor3V50 130\nDAC12AMPx =5,DAC12IR =1,DAC12_xDAT =0x0800,\nVeREF+ =VREF+ =AVCC,VCC=2.2Vor3V200 440\nDAC12AMPx =7,DAC12IR =1,DAC12_xDAT =0x0800,\nVeREF+ =VREF+ =AVCC,VCC=2.2Vor3V700 1500\nPSSRPower-supply rejection\nratio(3)(4)DAC12_xDAT =800h, VREF=1.5V,\nΔAVCC=100mV, VCC=2.2Vor3V70\ndB\nDAC12_xDAT =800h, VREF=1.5Vor2.5V,\nΔAVCC=100mV, VCC=2.2Vor3V70\nPositive\nNegativeVR+\nGain Error Offset Error\nDAC CodeDAC VOUT\nIdeal transfer\nfunctionRLoad=\nAVCC\nCLoad= 100pF2DAC Output\n55MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Parameters calculated from thebest-fit curve from 0x0A to0xFFF. Thebest-fit curve method isused todeliver coefficients “a”and“b”of\nthefirst-order equation: y=a+b×x.VDAC12_xOUT =EO+(1+EG)×(VeREF+ /4095) ×DAC12_xDAT, DAC12IR =1.\n(2) Theoffset calibration works ontheoutput operational amplifier. Offset calibration istriggered setting bitDAC12CALON.\n(3) Theoffset calibration canbedone ifDAC12AMPx ={2,3,4,5,6,7}.Theoutput operational amplifier isswitched offwith\nDAC12AMPx={0, 1}.The DAC12 module should beconfigured prior toinitiating calibration. Port activity during calibration may affect\naccuracy andisnotrecommended.4.54 12-Bit DAC Linearity Parameters –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nResolution 12-bit monotonic 12 bits\nINL Integral nonlinearity(1)VREF=1.5V,DAC12AMPx =7,\nDAC12IR =1,VCC=2.2Vor3V±2 ±8\nLSB\nVREF=2.5V,DAC12AMPx =7,\nDAC12IR =1,VCC=2.2Vor3V±2 ±8\nDNL Differential nonlinearity(1)VREF=1.5V,DAC12AMPx =7,\nDAC12IR =1,VCC=2.2Vor3V±0.4 ±1\nLSB\nVREF=2.5V,DAC12AMPx =7,\nDAC12IR =1,VCC=2.2Vor3V±0.4 ±1\nEOOffset voltage without\ncalibration(1)(2)VREF=1.5V,DAC12AMPx =7,\nDAC12IR =1,VCC=2.2Vor3V±21\nLSBVREF=2.5V,DAC12AMPx =7,\nDAC12IR =1,VCC=2.2Vor3V±21\nOffset voltage with\ncalibration(1)(2)VREF=1.5V,DAC12AMPx =7,\nDAC12IR =1,VCC=2.2Vor3V±3.5\nVREF=2.5V,DAC12AMPx =7,\nDAC12IR =1,VCC=2.2Vor3V±3.5\ndE(O)/dTOffset error temperature\ncoefficient(1) 30 µV/°C\nEG Gain error(1)VREF=1.5V,VCC=2.2Vor3V ±3.5\nLSB\nVREF=2.5V,VCC=2.2Vor3V ±3.5\ndE(G)/dTGain temperature\ncoefficient(1) 10ppm of\nFSR/ °C\ntOffset_Cal Time foroffset calibration(3)DAC12AMPx =2,VCC=2.2Vor3V 100\nLSB DAC12AMPx =3,5,VCC=2.2Vor3V 32\nDAC12AMPx =4,6,7,VCC=2.2Vor3V 6\nFigure 4-42. Linearity Test Load Conditions andGain/Offset Definition\n56MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated4.55 Typical Characteristics -12-Bit DAC Linearity Specifications\nFigure 4-43. Typical INLError vsDigital Input Data\nFigure 4-44. Typical DNL Error vsDigital Input Data\n57MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Data isvalid after theoffset calibration oftheoutput amplifier.4.56 12-Bit DAC Output Specifications –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOOutput voltage range(1)\n(see Figure 4-45)NoLoad, VeREF+ =AVCC,DAC12_xDAT =0h,\nDAC12IR =1,DAC12AMPx =7VCC=2.2Vor3V0 0.005\nVNoLoad, VeREF+ =AVCC,DAC12_xDAT =0FFFh,\nDAC12IR =1,DAC12AMPx =7VCC=2.2Vor3VAVCC-\n0.05AVCC\nRLoad=3kΩ,VeREF+ =AVCC,DAC12_xDAT =0h,\nDAC12IR =1,DAC12AMPx =7,VCC=2.2Vor3V0 0.1\nRLoad=3kΩ,VeREF+ =AVCC,DAC12_xDAT =0FFFh,\nDAC12IR =1,DAC12AMPx =7,VCC=2.2Vor3VAVCC-\n0.13AVCC\nCL(DAC12)Max DAC12 load\ncapacitanceVCC=2.2Vor3V 100 pF\nIL(DAC12) Max DAC12 load currentVCC=2.2V –0.5 0.5\nmA\nVCC=3V –1 1\nRO/P(DAC12)Output resistance\n(see Figure 4-45)RLoad=3kΩ,VO/P(DAC12) =0V,DAC12AMPx =7,\nDAC12_xDAT =0h,VCC=2.2Vor3V150 250\nΩRLoad=3kΩ,VO/P(DAC12) =0V,DAC12AMPx =7,\nDAC12_xDAT =0FFFh, VCC=2.2Vor3V150 250\nRLoad=3kΩ,0.3V≤VO/P(DAC12) ≤AVCC-0.3V,\nDAC12AMPx =7,VCC=2.2Vor3V1 4\nFigure 4-45. DAC12_x Output Resistance Tests\n58MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Forafull-scale output, thereference input voltage canbeashigh as1/3ofthemaximum output voltage swing (AV CC).\n(2) Themaximum voltage applied atreference input voltage terminal VeREF+ =[AV CC-VE(O)]/[3x(1+EG)].\n(3) Forafull-scale output, thereference input voltage canbeashigh asthemaximum output voltage swing (AV CC).\n(4) Themaximum voltage applied atreference input voltage terminal VeREF+ =[AV CC-VE(O)]/(1+EG).\n(5) When DAC12IR =1andDAC12SREFx =0or1forboth channels, thereference input resistive dividers foreach DAC areinparallel\nreducing thereference input resistance.4.57 12-Bit DAC Reference Input Specifications –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVeREF+Reference input voltage\nrangeDAC12IR =0(1)(2),VCC=2.2Vor3V AVCC/3 AVCC+0.2\nV\nDAC12IR =1(3)(4),VCC=2.2Vor3V AVCC AVCC+0.2\nRi(VREF+) ,\nRi(VeREF+)Reference input\nresistanceDAC12_0 IR=DAC12_1 IR=0,\nVCC=2.2Vor3V20 MΩ\nDAC12_0 IR=1,DAC12_1 IR=0,\nVCC=2.2Vor3V40 48 56\nkΩDAC12_0 IR=0,DAC12_1 IR=1,\nVCC=2.2Vor3V\n20 24 28 DAC12_0 IR=0,DAC12_1 IR=1\nDAC12_0 SREFx =DAC12_1 SREFx(5),\nVCC=2.2Vor3V\nRLoad\nAVCC\nCLoad= 100pF2DAC Output\nRO/P(DAC12.x)ILoadConversion 1 Conversion 2\nVOUTConversion 3\nGlitch\nEnergy+/- 1/2 LSB\n+/- 1/2 LSB\ntsettleLHtsettleHL= 3 k /c87\n59MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) RLoadandCLoadareconnected toAVSS(notAVCC/2)inFigure 4-46.\n(2) Slew rateapplies tooutput voltage steps≥200mV.\n(3) RLOAD =3kΩ,CLOAD =100pF4.58 12-Bit DAC Dynamic Specifications, VREF=VCC,DAC12IR =1–Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntON SRDAC12_xDAT =800h,\nError V(O)<±0.5LSB(1)\n(see Figure 4-46),VCC=\n2.2Vor3VDAC12AMPx =0→{2,3,4} 60 120\nμs DAC12AMPx =0→{5,6} 15 30\nDAC12AMPx =0→7 6 12\ntS(FS) Settling time, fullscaleDAC12_xDAT =\n80h→F7Fh→80h, VCC\n=2.2Vor3VDAC12AMPx =2 100 200\nμs DAC12AMPx =3,5 40 80\nDAC12AMPx =4,6,7 15 30\ntS(C-C)Settling time, code to\ncodeDAC12_xDAT =\n3F8h→408h→3F8h,\nVCC=2.2Vor3VDAC12AMPx =2 5\nμs DAC12AMPx =3,5 2\nDAC12AMPx =4,6,7 1\nSR Slew rate(2)DAC12_xDAT =\n80h→F7Fh→80h, VCC\n=2.2Vor3VDAC12AMPx =2 0.05 0.12\nV/μs DAC12AMPx =3,5 0.35 0.7\nDAC12AMPx =4,6,7 1.5 2.7\nGlitch energy, fullscaleDAC12_xDAT =\n80h→F7Fh→80h, VCC\n=2.2Vor3VDAC12AMPx =2 600\nnV-s DAC12AMPx =3,5 150\nDAC12AMPx =4,6,7 30\nBW -3dB3-dB bandwidth,\nVDC=1.5V,\nVAC=0.1VPP\n(see Figure 4-48)DAC12AMPx ={2,3,4},DAC12SREFx =2,\nDAC12IR =1,DAC12_xDAT =800h, VCC=2.2Vor3V40\nkHzDAC12AMPx ={5,6},DAC12SREFx =2,\nDAC12IR =1,DAC12_xDAT =800h, VCC=2.2Vor3V180\nDAC12AMPx =7,DAC12SREFx =2,\nDAC12IR =1,DAC12_xDAT =800h, VCC=2.2Vor3V550\nChannel-to-channel\ncrosstalk(3)\n(see Figure 4-49)DAC12_0DAT =800h, Noload,\nDAC12_1DAT =80h↔F7Fh, RLoad=3kΩ,\nƒDAC12_1OUT =10kHz, Duty cycle =50%, VCC=2.2Vor3V–80\ndB\nDAC12_0DAT =80h↔F7Fh, RLoad=3kΩ,\nDAC12_1DAT =800h, Noload,\nƒDAC12_0OUT =10kHz, Duty cycle =50%, VCC=2.2Vor3V–80\nFigure 4-46. Settling Time andGlitch Energy Testing\nDAC12_xDAT 080h\nVOUT\nfToggle7F7h\nVDAC12_yOUT080h 7F7h 080h\nVDAC12_xOUTREF+RLoad\nAVCC\nCLoad= 100pF2ILoad\nDAC12_1RLoad\nAVCC\nCLoad= 100pF2ILoad\nDAC12_0\nDAC0\nDAC1V\nVeREF+\nAC\nDCRLoad\nAVCC\nCLoad= 100pF2ILoad\nDAC12_x\nDACx= 3 k /c87\nConversion 1 Conversion 2\nVOUTConversion 3\n10%\ntSRLHtSRHL90%\n10%90%\n60MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedFigure 4-47. Slew Rate Testing\nFigure 4-48. Test Conditions for3-dB Bandwidth Specification\nFigure 4-49. Crosstalk Test Conditions\n(1) Thecumulative program time must notbeexceeded when writing toa64-byte flash block. This parameter applies toallprogramming\nmethods: individual word/byte write andblock write modes.\n(2) These values arehardwired intotheFlash Controller \'sstate machine (tFTG=1/ƒFTG).4.59 Flash Memory –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVCC(PGM/ERASE) Program anderase supply voltage 2.2 3.6 V\nƒFTG Flash timing generator frequency 257 476 kHz\nIPGM Supply current from VCCduring program VCC=2.2or3.6V 3 5 mA\nIERASE Supply current from VCCduring erase VCC=2.2or3.6V 3 7 mA\ntCPT Cumulative program time See(1),VCC=2.2or3.6V 10 ms\ntCMErase Cumulative mass erase time VCC=2.2or3.6V 20 ms\nProgram/Erase endurance 104105cycles\ntRetention Data retention duration TJ=25°C 100 years\ntWord Word orbyte program time See(2)35 tFTG\ntBlock, 0 Block program time for1stbyte orword See(2)30 tFTG\ntBlock, 1-63Block program time foreach additional byte or\nwordSee(2)21 tFTG\n051015202530\n85 90 95 100 105 110 115 120 125 130 135 140 145 150\nJunction Temperature - T J(C)Time - (Yrs)\n61MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments IncorporatedFlash Memory –Electrical Characteristics (continued)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntBlock, End Block program end-sequence wait time See(2)6 tFTG\ntMass Erase Mass erase time See(2)10593 tFTG\ntSeg Erase Segment erase time See(2)4819 tFTG\nFigure 4-50. Flash Data Retention vsJunction Temperature\n(1) This parameter defines theminimum supply voltage VCCwhen thedata inRAM remains unchanged. Noprogram execution should\nhappen during thissupply voltage condition.4.60 RAM –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nV(RAMh) RAM retention supply voltage(1)CPU halted 1.6 V\n(1) ƒTCKmay berestricted tomeet thetiming requirements ofthemodule selected.\n(2) TMS, TDI/TCLK, andTCK pullup resistors areimplemented inallversions.4.61 JTAG andSpy-Bi-Wire Interface –Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nƒTCK TCK input frequency See(1)VCC=2.2V 0 5\nMHz\nVCC=3V 0 10\nRInternal Internal pulldown resistance onTEST See(2),VCC=2.2Vor3V 25 60 90 kΩ\n62MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTSpecifications Copyright ©2010 –2016, Texas Instruments Incorporated(1) Once thefuse isblown, nofurther access totheMSP430 JTAG/Test andemulation features ispossible. TheJTAG block isswitched to\nbypass mode.4.62 JTAG Fuse(1)–Electrical Characteristics\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVCC(FB) Supply voltage during fuse-blow condition TA=25°C 2.5 V\nVFB Voltage level onTEST forfuse blow 6 7 V\nIFB Supply current intoTEST during fuse blow 100 mA\ntFB Time toblow fuse 1 ms\nGeneral-Purpose RegisterProgram Counter\nStack Pointer\nStatus Register\nConstant Generator\nGeneral-Purpose Register\nGeneral-Purpose Register\nGeneral-Purpose RegisterPC/R0\nSP/R1\nSR/CG1/R2\nCG2/R3\nR4\nR5\nR12\nR13General-Purpose Register\nGeneral-Purpose RegisterR6\nR7\nGeneral-Purpose Register\nGeneral-Purpose RegisterR8\nR9\nGeneral-Purpose Register\nGeneral-Purpose RegisterR10\nR11\nGeneral-Purpose Register\nGeneral-Purpose RegisterR14\nR15\n63MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5Detailed Description\n5.1 CPU\nThe MSP430 CPU has a16-bit RISC architecture that ishighly transparent totheapplication. All\noperations, other than program-flow instructions, areperformed asregister operations inconjunction with\nseven addressing modes forsource operand andfouraddressing modes fordestination operand.\nThe CPU isintegrated with 16registers that provide reduced instruction execution time. The register-to-\nregister operation execution time isonecycle oftheCPU clock.\nFour oftheregisters, R0toR3,arededicated asprogram counter, stack pointer, status register, and\nconstant generator respectively. Theremaining registers aregeneral-purpose registers.\nPeripherals areconnected totheCPU using data, address, andcontrol buses, andcanbehandled with all\ninstructions.\n5.2 Instruction Set\nThe instruction setconsists of51instructions with three formats and seven address modes. Each\ninstruction canoperate onword andbyte data. Table 5-1shows examples ofthethree types ofinstruction\nformats; theaddress modes arelisted inTable 5-2.\nTable 5-1.Instruction Word Formats\nDual operands, source-destination Forexample, ADD R4,R5 R4+R5→R5\nSingle operands, destination only Forexample, CALL R8 PC→(TOS), R8→PC\nRelative jump, un/conditional Forexample, JNE Jump-on-equal bit=0\n64MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated(1) S=source\n(2) D=destinationTable 5-2.Address Mode Descriptions\nADDRESS MODE S(1)D(2)SYNTAX EXAMPLE OPERATION\nRegister • • MOV Rs,Rd MOV R10,R11 R10→R11\nIndexed • • MOV X(Rn),Y(Rm) MOV 2(R5),6(R6) M(2+R5) →M(6+R6)\nSymbolic (PCrelative) • • MOV EDE,TONI M(EDE) →M(TONI)\nAbsolute • • MOV &MEM, &TCDAT M(MEM) →M(TCDAT)\nIndirect • MOV @Rn,Y(Rm) MOV @R10,Tab(R6) M(R10)→M(Tab+R6)\nIndirect autoincrement • MOV @Rn+,Rm MOV @R10+,R11M(R10)→R11\nR10 +2→R10\nImmediate • MOV #X,TONI MOV #45,TONI #45→M(TONI)\n5.3 Operating Modes\nThe MSP430 has one active mode and five software selectable low-power modes ofoperation. An\ninterrupt event can wake upthedevice from any ofthefivelow-power modes, service therequest and\nrestore back tothelow-power mode onreturn from theinterrupt program.\nThefollowing sixoperating modes canbeconfigured bysoftware:\n•Active mode (AM)\n–Allclocks areactive.\n•Low-power mode 0(LPM0)\n–CPU isdisabled.\n–ACLK andSMCLK remain active. MCLK isdisabled.\n•Low-power mode 1(LPM1)\n–CPU isdisabled.\n–ACLK andSMCLK remain active. MCLK isdisabled.\n–DCO ’sDCgenerator isdisabled ifDCO notused inactive mode.\n•Low-power mode 2(LPM2)\n–CPU isdisabled.\n–MCLK andSMCLK aredisabled.\n–DCO\'s dc-generator remains enabled.\n–ACLK remains active\n•Low-power mode 3(LPM3)\n–CPU isdisabled.\n–MCLK andSMCLK aredisabled.\n–DCO\'s dc-generator isdisabled.\n–ACLK remains active.\n•Low-power mode 4(LPM4)\n–CPU isdisabled.\n–ACLK isdisabled.\n–MCLK andSMCLK aredisabled.\n–DCO\'s dc-generator isdisabled.\n–Crystal oscillator isstopped.\n65MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated(1) Areset isgenerated iftheCPU tries tofetch instructions from within themodule register memory address range (0x00000 –0x001FF)\norfrom within unused address range.\n(2) Multiple source flags\n(3) (non)-maskable: theindividual interrupt-enable bitcandisable aninterrupt event, butthegeneral interrupt enable cannot.\n(4) Interrupt flags arelocated inthemodule.\n(5) InSPImode: UCB0RXIFG. InI2Cmode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG.\n(6) InUART/SPI mode: UCB0TXIFG. InI2Cmode: UCB0RXIFG, UCB0TXIFG.\n(7) Theaddress 0x0FFBE isused asbootstrap loader security key(BSLSKEY). A0x0AA55 atthislocation disables theBSL completely. A\nzero disables theerasure oftheflash ifaninvalid password issupplied.\n(8) Theinterrupt vectors ataddresses 0x0FFDC to0x0FFC0 arenotused inthisdevice andcanbeused forregular program code if\nnecessary.5.4 Interrupt Vector Addresses\nThe interrupt vectors and the power-up starting address are located inthe address range of\n0FFFF –0FFC0h. The vector contains the16-bit address oftheappropriate interrupt handler instruction\nsequence.\nIfthereset vector (located ataddress 0FFFEh) contains 0FFFFh (forexample, flash isnotprogrammed),\ntheCPU goes intoLPM4 immediately after power up.\nINTERRUPT SOURCE INTERRUPT FLAGSYSTEM\nINTERRUPTWORD ADDRESS PRIORITY\nPower up\nExternal reset\nWatchdog\nFlash keyviolation\nPCout-of-range(1)PORIFG\nRSTIFG\nWDTIFG\nKEYV\n(2)Reset 0x0FFFE 31,highest\nNMI\nOscillator fault\nFlash memory access violationNMIIFG\nOFIFG\nACCVIFG(2)(3)(non)-maskable,\n(non)-maskable,\n(non)-maskable0x0FFFC 30\nTimer_B7 TBCCR0 CCIFG(4)maskable 0x0FFFA 29\nTimer_B7TBCCR1 andTBCCR2\nCCIFGs, TBIFG(2)(4) maskable 0x0FFF8 28\nComparator_A+ CAIFG maskable 0x0FFF6 27\nWatchdog timer+ WDTIFG maskable 0x0FFF4 26\nTimer_A3 TACCR0 CCIFG(4)maskable 0x0FFF2 25\nTimer_A3TACCR1 CCIFG,\nTACCR2 CCIFG,\nTAIFG(2)(4)maskable 0x0FFF0 24\nUSCI_A0/USCI_B0 receive\nUSCI_B0 I2CstatusUCA0RXIFG, UCB0RXIFG(2)(5)maskable 0x0FFEE 23\nUSCI_A0/USCI_B0 transmit\nUSCI_B0 I2Creceive/transmitUCA0TXIFG, UCB0TXIFG(2)(6)maskable 0x0FFEC 22\nADC12 ADC12IFG(4)maskable 0x0FFEA 21\n0x0FFE8 20\nI/OportP2(eight flags) P2IFG.0 toP2IFG.7(2)(4)maskable 0x0FFE6 19\nI/OportP1(eight flags) P1IFG.0 toP1IFG.7(2)(4)maskable 0x0FFE4 18\nUSCI_A0/USCI_B1 receive\nUSCI_B1 I2CstatusUCA1RXIFG, UCB1RXIFG(2)(5)maskable 0x0FFE2 17\nUSCI_A1/USCI_B1 transmit\nUSCI_B1 I2Creceive/transmitUCA1TXIFG, UCB1TXIFG(2)(6)maskable 0x0FFE0 16\nDMADMA0IFG, DMA1IFG,\nDMA2IFG(2)(4) maskable 0x0FFDE 15\nDAC12DAC12_0IFG,\nDAC12_1IFG(2)(4) maskable 0x0FFDC 14\nReserved(7)(8)Reserved 0x0FFDA to0x0FFC0 13to0,lowest\n66MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5.5 Special Function Registers\nMost interrupt and module enable bits arecollected into thelowest address space. Special function\nregister bitsnotallocated toafunctional purpose arenotphysically present inthedevice. Simple software\naccess isprovided with thisarrangement.\n5.5.1 Interrupt Enable 1and 2\nAddress 7 6 5 4 3 2 1 0\n00h ACCVIE NMIIE OFIE WDTIE\nrw-0 rw-0 rw-0 rw-0\nWDTIE: Watchdog Timer interrupt enable. Inactive ifwatchdog mode isselected. Active ifWatchdog\nTimer isconfigured ininterval timer mode.\nOFIE: Oscillator fault enable\nNMIIE: (Non)maskable interrupt enable\nACCVIE: Flash access violation interrupt enable\nAddress 7 6 5 4 3 2 1 0\n01h UCB0TXIE UCB0RXIE UCA0TXIE UCA0RXIE\nrw-0 rw-0 rw-0 rw-0\nUCA0RXIE USCI_A0 receive-interrupt enable\nUCA0TXIE USCI_A0 transmit-interrupt enable\nUCB0RXIE USCI_B0 receive-interrupt enable\nUCB0TXIE USCI_B0 transmit-interrupt enable\n67MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5.5.2 Interrupt Flag Register 1and 2\nAddress 7 6 5 4 3 2 1 0\n02h NMIIFG RSTIFG PORIFG OFIFG WDTIFG\nrw-0 rw-(0) rw-(1) rw-1 rw-(0)\nWDTIFG: SetonWatchdog Timer overflow (inwatchdog mode) orsecurity keyviolation.\nReset onVCCpower-up orareset condition atRST/NMI pininreset mode.\nOFIFG: Flag setonoscillator fault7\nRSTIFG: External reset interrupt flag. Setonareset condition atRST/NMI pininreset mode. Reset on\nVCCpower up.\nPORIFG: Power-On Reset interrupt flag. SetonVCCpower up.\nNMIIFG: SetviaRST/NMI-pin\nAddress 7 6 5 4 3 2 1 0\n03h UCB0\nTXIFGUCB0\nRXIFGUCA0\nTXIFGUCA0\nRXIFG\nrw-1 rw-0 rw-1 rw-0\nUCA0RXIFG USCI_A0 receive-interrupt flag\nUCA0TXIFG USCI_A0 transmit-interrupt flag\nUCB0RXIFG USCI_B0 receive-interrupt flag\nUCB0TXIFG USCI_B0 transmit-interrupt flag\nxxx\nLegend:\nrw: Bitcanberead andwritten.\nrw-0, 1: Bitcanberead andwritten. ItisReset orSetbyPUC.\nrw-(0), (1): Bitcanberead andwritten. ItisReset orSetbyPOR.\nSFR bitisnotpresent indevice.\n68MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5.6 Memory Organization\nMSP430F2619\nMemory\nMain: interrupt vector\nMain: code memorySize\nFlash\nFlash120kBFlash\n0x0FFFF –0x0FFC0\n0x0FFFF –0x02100\nRAM (total) Size4kB\n0x020FF --0x01100\nExtended Size2kB\n0x020FF --0x01900\nMirrored Size2kB\n0x018FF --0x01100\nInformation memorySize\nFlash256Byte\n0x010FF –0x01000\nBoot memorySize\nROM1kB\n0x0FFF –0x0C00\nRAM (mirrored at18FFh to01100h) Size2kB\n0x009FF –0x0200\nPeripherals16-bit\n8-bit\n8-bit SFR0x001FF –0x00100\n0x000FF –0x00010\n0x0000F –0x00000\n5.7 Bootstrap Loader (BSL)\nThe MSP430 bootstrap loader (BSL) enables users toprogram theflash memory orRAM using aUART\nserial interface. Access totheMSP430 memory viatheBSL isprotected byuser-defined password. For\ncomplete description ofthefeatures oftheBSL and itsimplementation, see Features oftheMSP430\nBootstrap Loader (SLAA089).\nBSL Function PMPackage Pins\nData Transmit 13-P1.1\nData Receive 22-P2.2\n5.8 Flash Memory\nThe flash memory canbeprogrammed viatheJTAG port, thebootstrap loader orin-system bytheCPU.\nThe CPU can perform single-byte and single-word writes totheflash memory. Features oftheflash\nmemory include:\n•Flash memory hasnsegments ofmain memory andfour segments ofinformation memory (AtoD)of\n64bytes each. Each segment inmain memory is512bytes insize.\n•Segments 0tonmay beerased inonestep, oreach segment may beindividually erased.\n•Segments AtoDcanbeerased individually, orasagroup with segments 0–n.\nSegments AtoDarealso called information memory .\n•Segment Acontains calibration data. After reset segment Aisprotected against programming and\nerasing. Itcanbeunlocked butcare should betaken nottoerase thissegment ifthedevice-specific\ncalibration data isrequired.\n•Flash content integrity check with marginal read modes.\n69MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5.9 Peripherals\nPeripherals areconnected totheCPU through data, address, and control busses and can behandled\nusing allinstructions. For complete module descriptions, refer toMSP430x2xx Family User \'sGuide\n(SLAU144).\n5.10 DMA Controller\nThe DMA controller allows movement ofdata from one memory address toanother without CPU\nintervention. For example, the DMA controller can beused tomove data from the ADC12\nconversionmemory toRAM. Using theDMA controller canincrease thethroughput ofperipheral modules.\nThe DMA controller reduces system power consumption byallowing theCPU toremain insleep mode\nwithout having toawaken tomove data toorfrom aperipheral.\n5.11 Oscillator andSystem Clock\nThe clock system issupported bythebasic clock module that includes support fora32768-Hz watch\ncrystal oscillator, aninternal very lowpower, lowfrequency oscillator and aninternal digitally-controlled\noscillator (DCO). The basic clock module isdesigned tomeet therequirements ofboth lowsystem cost\nandlow-power consumption. The internal DCO provides afastturn-on clock source andstabilizes inless\nthan 1μs.Thebasic clock module provides thefollowing clock signals:\n•Auxiliary clock (ACLK), sourced either from a32768-Hz watch crystal ortheinternal LFoscillator for\n–55°Cto105°Coperation. For>105°C,useexternal clock source.\n•Main clock (MCLK), thesystem clock used bytheCPU\n•Sub-Main clock (SMCLK), thesub-system clock used bytheperipheral modules\nTheDCO settings tocalibrate theDCO output frequency arestored intheinformation memory segment A.\nTable 5-3.Tags Used bytheTLV Structure\nNAME ADDRESS VALUE DESCRIPTION\nTAG_DCO_30 0x10F6 0x01DCO frequency calibration atVCC =3VandTA=25°Cat\ncalibration\nTAG_ADC12_1 0x10DA 0x08 ADC12_1 calibration tag\nTAG_EMPTY -- 0xFE Identifier forempty areas\nTable 5-4.Labels Used bytheADC Calibration Structure\nLABEL CONDITION ATCALIBRATION/DESCRIPTION SIZEADDRESS\nOFFSET\nCAL_ADC_25T85 INCHx =0x1010; REF2_5 =1,TA=125°C word 0x000E\nCAL_ADC_25T30 INCHx =0x1010; REF2_5 =1,TA=30°C word 0x000C\nCAL_ADC_25VREF_FACTOR REF2_5 =1,TA=30°C word 0x000A\nCAL_ADC_15T85 INCHx =0x1010; REF2_5 =0,TA=125°C word 0x0008\nCAL_ADC_15T30 INCHx =0x1010; REF2_5 =0,TA=30°C word 0x0006\nCAL_ADC_15VREF_FACTOR REF2_5 =0,TA=30°C word 0x0004\nCAL_ADC_OFFSET External VREF=1.5V,ƒADC12CLK =5MHz word 0x0002\nCAL_ADC_GAIN_FACTOR External VREF=1.5,ƒADC12CLK =5MHz word 0x0000\nCAL_BC1_1MHZ -- byte 0x0007\nCAL_DCO_1MHZ -- byte 0x0006\nCAL_BC1_8MHZ -- byte 0x0005\nCAL_DCO_8MHZ -- byte 0x0004\nCAL_BC1_12MHZ -- byte 0x0003\nCAL_DCO_12MHZ -- byte 0x0002\nCAL_BC1_16MHZ -- byte 0x0001\nCAL_DCO_16MHZ -- byte 0x0000\n70MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5.12 Brownout, Supply Voltage Supervisor (SVS)\nThe brownout circuit isimplemented toprovide theproper internal reset signal tothedevice during power\nonandpower off.The SVS circuitry detects ifthesupply voltage drops below auser selectable level and\nsupports both supply voltage supervision (the device isautomatically reset) andsupply voltage monitoring\n(SVM) (thedevice isnotautomatically reset).\nThe CPU begins code execution after thebrownout circuit releases thedevice reset. However, VCCmay\nnothave ramped toVCC(min) atthat time. The user must ensure that thedefault DCO settings arenot\nchanged until VCC reaches VCC(min) .Ifdesired, theSVS circuit can beused todetermine when VCC\nreaches VCC(min) .\n5.13 Digital I/O\nThere aresix8-bit I/Oports implemented –ports P1through P6:\n•Allindividual I/Obitsareindependently programmable.\n•Anycombination ofinput, output, andinterrupt condition ispossible.\n•Edge-selectable interrupt input capability foralltheeight bitsofportP1andP2.\n•Read/write access toport-control registers issupported byallinstructions.\n•Each I/Ohasanindividually programmable pullup/pulldown resistor.\n5.14 WDT+ Watchdog Timer\nThe primary function ofthewatchdog timer (WDT+) module istoperform acontrolled system restart after\nasoftware problem occurs. Iftheselected time interval expires, asystem reset isgenerated. Ifthe\nwatchdog function isnotneeded inanapplication, themodule canbedisabled orconfigured asaninterval\ntimer andcangenerate interrupts atselected time intervals.\n5.15 Hardware Multiplier\nThemultiplication operation issupported byadedicated peripheral module. Themodule performs 16×16,\n16×8,8×16,and 8×8bitoperations. The module iscapable ofsupporting signed and unsigned\nmultiplication aswell assigned and unsigned multiply and accumulate operations. The result ofan\noperation canbeaccessed immediately after theoperands have been loaded intotheperipheral registers.\nNoadditional clock cycles arerequired.\n5.16 USCI\nThe universal serial communication interface (USCI) module isused forserial data communication. The\nUSCI module supports synchronous communication protocols likeSPI(3or4pin), I2Candasynchronous\ncommunication protocols likeUART, enhanced UART with automatic baud-rate detection (LIN), andIrDA.\nUSCI_A0 provides support forSPI(3or4pin), UART, enhanced UART andIrDA.\nUSCI_B0 provides support forSPI(3or4pin)andI2C.\n71MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5.17 Timer_A3\nTimer_A3 isa16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple\ncapture/compares, PWM outputs, and interval timing. Timer_A3 also hasextensive interrupt capabilities.\nInterrupts may begenerated from the counter onoverflow conditions and from each ofthe\ncapture/compare registers.\nTable 5-5.TIMER_A3 Signal Connections\nINPUT PIN\nNO.DEVICE\nINPUT\nSIGNALMODULE\nINPUT\nNAMEMODULE\nBLOCKMODULE U\nSIGNALOUTPUT\nPINNO.\n12-P1.0 TACLK TACLK\nTimer NAACLK ACLK\nSMCLK SMCLK\n21-P2.1 TAINCLK INCLK\n13-P1.1 TA0 CCI0A\nCCR0 TA013-P1.1\n22-P2.2 TA0 CCI0B 17-P1.5\nDVSS GND 27-P2.7\nDVCC VCC\n14-P1.2 TA1 CCI1A\nCCR1 TA114-P1.2\nCAOUT\n(internal)CCI1B 18-P1.6\nDVSS GND 23-P2.3\nDVCC VCCADC12\n(internal)\nDAC12_0\n(internal)\nDAC12_1\n(internal)\n15-P1.3 TA2 CCI2A\nCCR2 TA215-P1.3\nACLK\n(internal)CCI2B 19-P1.7\nDVSS GND 24-P2.4\nDVCC VCC\n72MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5.18 Timer_B7\nTimer_B7 isa16-bit timer/counter with three capture/compare registers. Timer_B7 can support multiple\ncapture/compares, PWM outputs, and interval timing. Timer_B7 also hasextensive interrupt capabilities.\nInterrupts may begenerated from the counter onoverflow conditions and from each ofthe\ncapture/compare registers.\nTimer_B7 Signal Connections\nINPUT PIN\nNO.DEVICE\nINPUT\nSIGNALMODULE\nINPUT\nNAMEMODULE\nBLOCKMODULE\nOUTPUT\nSIGNALOUTPUT\nPINNO.\n43-P4.7 TBCLK TBCLK\nTimer NAACLK ACLK\nSMCLK SMCLK\n43-P4.7 TBCLK INCLK\n36-P4.0 TB0 CCI0A\nCCR0 TB036-P4.0\n36-P4.0 TB0 CCI0BADC12\n(internal)\nDVSS GND\nDVCC VCC\n37-P4.1 TB1 CCI1A\nCCR1 TB137-P4.1\n37-P4.1 TB1 CCI1BADC12\n(internal)\nDVSS GND\nDVCC VCC\n38-P4.2 TB2 CCI2A\nCCR2 TB238-P4.2\n38-P4.2 TB2 CCI2BDAC_0\n(internal)\nDVSS GNDDAC_1\n(internal)\nDVCC VCC\n39-P4.3 TB3 CCI3A\nCCR3 TB339-P4.3\n39-P4.3 TB3 CCI3B\nDVSS GND\nDVCC VCC\n40-P4.4 TB4 CCI4A\nCCR4 TB440-P4.4\n40-P4.4 TB4 CCI4B\nDVSS GND\nDVCC VCC\n41-P4.5 TB5 CCI5A\nCCR5 TB541-P4.5\n41-P4.5 TB5 CCI5B\nDVSS GND\nDVCC VCC\n42-P4.6 TB6 CCI6A\nCCR6 TB642-P4.6\nACLK (internal) CCI6B\nDVSS GND\nDVCC VCC\n73MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments Incorporated5.19 Comparator_A+\nThe primary function ofthe comparator_A+ module istosupport precision slope analog-to-digital\nconversions, battery-voltage supervision, andmonitoring ofexternal analog signals.\n5.20 ADC12\nThe ADC12 module supports fast 12-bit analog-to-digital conversions. The module implements a12-bit\nSAR core, sample select control, reference generator, and a16-word conversion-and-control buffer. The\nconversion-and-control buffer allows upto16independent ADC samples tobeconverted and stored\nwithout anyCPU intervention.\n5.21 DAC12\nThe DAC12 module isa12-bit, R-ladder, voltage-output digital-to-analog converter (DAC). The DAC12\nmay beused in8-bit or12-bit mode and may beused inconjunction with theDMA controller. When\nmultiple DAC12 modules arepresent, they may begrouped together forsynchronous operation.\n5.22 Peripheral FileMap\nDMA DMA channel 2transfer size DMA2SZ 0x01F2\nDMA channel 2destination address DMA2DA 0x01EE\nDMA channel 2source address DMA2SA 0x01EA\nDMA channel 2control DMA2CTL 0x01E8\nDMA channel 1transfer size DMA1SZ 0x01E6\nDMA channel 1destination address DMA1DA 0x01E2\nDMA channel 1source address DMA1SA 0x01DE\nDMA channel 1control DMA1CTL 0x01DC\nDMA channel 0transfer size DMA0SZ 0x01DA\nDMA channel 0destination address DMA0DA 0x01D6\nDMA channel 0source address DMA0SA 0x01D2\nDMA channel 0control DMA0CTL 0x01D0\nDMA module interrupt vector word DMAIV 0x0126\nDMA module control 1 DMACTL1 0x0124\nDMA module control 0 DMACTL0 0x0122\nDAC12 DAC12_1 data DAC12_1DAT 0x01CA\nDAC12_1 control DAC12_1CTL 0x01C2\nDAC12_0 data DAC12_0DAT 0x01C8\nDAC12_0 control DAC12_0CTL 0x01C0\nADC12 Interrupt-vector-word register ADC12IV 0x01A8\nInterrupt-enable register ADC12IE 0x01A6\nInterrupt-flag register ADC12IFG 0x01A4\nControl register 1 ADC12CTL1 0x01A2\nControl register 0 ADC12CTL0 0x01A0\nConversion memory 15 ADC12MEM15 0x015E\nConversion memory 14 ADC12MEM14 0x015C\nConversion memory 13 ADC12MEM13 0x015A\nConversion memory 12 ADC12MEM12 0x0158\nConversion memory 11 ADC12MEM11 0x0156\nConversion memory 10 ADC12MEM10 0x0154\nConversion memory 9 ADC12MEM9 0x0152\nConversion memory 8 ADC12MEM8 0x0150\nConversion memory 7 ADC12MEM7 0x014E\nConversion memory 6 ADC12MEM6 0x014C\n74MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments IncorporatedADC12 Conversion memory 5 ADC12MEM5 0x014A\nConversion memory 4 ADC12MEM4 0x0148\nConversion memory 3 ADC12MEM3 0x0146\nConversion memory 2 ADC12MEM2 0x0144\nConversion memory 1 ADC12MEM1 0x0142\nConversion 0 ADC12MEM0 0x0140\nADC memory-control register15 ADC12MCTL15 0x008F\nADC memory-control register14 ADC12MCTL14 0x008E\nADC memory-control register13 ADC12MCTL13 0x008D\nADC memory-control register12 ADC12MCTL12 0x008C\nADC memory-control register11 ADC12MCTL11 0x008B\nADC memory-control register10 ADC12MCTL10 0x008A\nADC memory-control register9 ADC12MCTL9 0x0089\nADC memory-control register8 ADC12MCTL8 0x0088\nADC memory-control register7 ADC12MCTL7 0x0087\nADC memory-control register6 ADC12MCTL6 0x0086\nADC memory-control register5 ADC12MCTL5 0x0085\nADC memory-control register4 ADC12MCTL4 0x0084\nADC memory-control register3 ADC12MCTL3 0x0083\nADC memory-control register2 ADC12MCTL2 0x0082\nADC memory-control register1 ADC12MCTL1 0x0081\nADC memory-control register0 ADC12MCTL0 0x0080\nTimer_B7 Capture/compare register _6 TBCCR6 0x019E\nCapture/compare register 5 TBCCR5 0x019C\nCapture/compare register 4 TBCCR4 0x019A\nCapture/compare register 3 TBCCR3 0x0198\nCapture/compare register 2 TBCCR2 0x0196\nCapture/compare register 1 TBCCR1 0x0194\nCapture/compare register 0 TBCCR0 0x0192\nTimer_B register TBR 0x0190\nCapture/compare control 6 TBCCTL6 0x018E\nCapture/compare control 5 TBCCTL5 0x018C\nCapture/compare control 4 TBCCTL4 0x018A\nCapture/compare control 3 TBCCTL3 0x0188\nCapture/compare control 2 TBCCTL2 0x0186\nCapture/compare control 1 TBCCTL1 0x0184\nCapture/compare control 0 TBCCTL0 0x0182\nTimer_B control TBCTL 0x0180\nTimer_B interrupt vector TBIV 0x011E\n75MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments IncorporatedTimer_A3 Capture/compare register 2 TACCR2 0x0176\nCapture/compare register 1 TACCR1 0x0174\nCapture/compare register 0 TACCR0 0x0172\nTimer_A register TAR 0x0170\nReserved 0x016E\nReserved 0x016C\nReserved 0x016A\nReserved 0x0168\nCapture/compare control 2 TACCTL2 0x0166\nCapture/compare control 1 TACCTL1 0x0164\nCapture/compare control 0 TACCTL0 0x0162\nTimer_A control TACTL 0x0160\nTimer_A interrupt vector TAIV 0x012E\nHardware Multiplier Sum extend SUMEXT 0x013E\nResult high word RESHI 0x013C\nResult lowword RESLO 0x013A\nSecond operand OP2 0x0138\nMultiply signed +accumulate/operand1 MACS 0x0136\nMultiply+accumulate/operand1 MAC 0x0134\nMultiply signed/operand1 MPYS 0x0132\nMultiply unsigned/operand1 MPY 0x0130\nFlash Flash control 4 FCTL4 0x01BE\nFlash control 3 FCTL3 0x012C\nFlash control 2 FCTL2 0x012A\nFlash control 1 FCTL1 0x0128\nWatchdog Watchdog/timer control WDTCTL 0x0120\nUSCI A0/B0 USCI A0auto baud ratecontrol UCA0ABCTL 0x005D\nUSCI A0transmit buffer UCA0TXBUF 0x0067\nUSCI A0receive buffer UCA0RXBUF 0x0066\nUSCI A0status UCA0STAT 0x0065\nUSCI A0modulation control UCA0MCTL 0x0064\nUSCI A0baud ratecontrol 1 UCA0BR1 0x0063\nUSCI A0baud ratecontrol 0 UCA0BR0 0x0062\nUSCI A0control 1 UCA0CTL1 0x0061\nUSCI A0control 0 UCA0CTL0 0x0060\nUSCI A0IrDA receive control UCA0IRRCTL 0x005F\nUSCI A0IrDA transmit control UCA0IRTCLT 0x005E\nUSCI B0transmit buffer UCB0TXBUF 0x006F\nUSCI B0receive buffer UCB0RXBUF 0x006E\nUSCI B0status UCB0STAT 0x006D\nUSCI B0I2Cinterrupt enable UCB0CIE 0x006C\nUSCI B0baud ratecontrol 1 UCB0BR1 0x006B\nUSCI B0baud ratecontrol 0 UCB0BR0 0x006A\nUSCI B0control 1 UCB0CTL1 0x0069\nUSCI B0control 0 UCB0CTL0 0x0068\nUSCI B0I2Cslave address UCB0SA 0x011A\nUSCI B0I2Cown address UCB0OA 0x0118\n76MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments IncorporatedUSCI A1/B1 USCI A1auto baud ratecontrol UCA1ABCTL 0x00CD\nUSCI A1transmit buffer UCA1TXBUF 0x00D7\nUSCI A1receive buffer UCA1RXBUF 0x00D6\nUSCI A1status UCA1STAT 0x00D5\nUSCI A1modulation control UCA1MCTL 0x00D4\nUSCI A1baud ratecontrol 1 UCA1BR1 0x00D3\nUSCI A1baud ratecontrol 0 UCA1BR0 0x00D2\nUSCI A1control 1 UCA1CTL1 0x00D1\nUSCI A1control 0 UCA1CTL0 0x00D0\nUSCI A1IrDA receive control UCA1IRRCTL 0x00CF\nUSCI A1IrDA transmit control UCA1IRTCLT 0x00CE\nUSCI B1transmit buffer UCB1TXBUF 0x00DF\nUSCI B1receive buffer UCB1RXBUF 0x00DE\nUSCI B1status UCB1STAT 0x00DD\nUSCI B1I2CInterrupt enable UCB1CIE 0x00DC\nUSCI B1baud ratecontrol 1 UCB1BR1 0x00DB\nUSCI B1baud ratecontrol 0 UCB1BR0 0x00DA\nUSCI B1control 1 UCB1CTL1 0x00D9\nUSCI B1control 0 UCB1CTL0 0x00D8\nUSCI B1I2Cslave address UCB1SA 0x017E\nUSCI B1I2Cown address UCB1OA 0x017C\nUSCI A1/B1 interrupt enable UC1IE 0x0006\nUSCI A1/B1 interrupt flag UC1IFG 0x0007\nComparator_A+ Comparator_A portdisable CAPD 0x005B\nComparator_A control2 CACTL2 0x005A\nComparator_A control1 CACTL1 0x0059\nBasic Clock Basic clock system control3 BCSCTL3 0x0053\nBasic clock system control2 BCSCTL2 0x0058\nBasic clock system control1 BCSCTL1 0x0057\nDCO clock frequency control DCOCTL 0x0056\nBrownout, SVS SVS control register (reset bybrownout signal) SVSCTL 0x0055\nPort P6 Port P6resistor enable P6REN 0x0013\nPort P6selection P6SEL 0x0037\nPort P6direction P6DIR 0x0036\nPort P6output P6OUT 0x0035\nPort P6input P6IN 0x0034\nPort P5 Port P5resistor enable P5REN 0x0012\nPort P5selection P5SEL 0x0033\nPort P5direction P5DIR 0x0032\nPort P5output P5OUT 0x0031\nPort P5input P5IN 0x0030\nPort P4 Port P4selection P4SEL 0x001F\nPort P4resistor enable P4REN 0x0011\nPort P4direction P4DIR 0x001E\nPort P4output P4OUT 0x001D\nPort P4input P4IN 0x001C\n77MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDetailed Description Copyright ©2010 –2016, Texas Instruments IncorporatedPort P3 Port P3resistor enable P3REN 0x0010\nPort P3selection P3SEL 0x001B\nPort P3direction P3DIR 0x001A\nPort P3output P3OUT 0x0019\nPort P3input P3IN 0x0018\nPort P2 Port P2resistor enable P2REN 0x002F\nPort P2selection P2SEL 0x002E\nPort P2interrupt enable P2IE 0x002D\nPort P2interrupt-edge select P2IES 0x002C\nPort P2interrupt flag P2IFG 0x002B\nPort P2direction P2DIR 0x002A\nPort P2output P2OUT 0x0029\nPort P2input P2IN 0x0028\nPort P1 Port P1resistor enable P1REN 0x0027\nPort P1selection P1SEL 0x0026\nPort P1interrupt enable P1IE 0x0025\nPort P1interrupt-edge select P1IES 0x0024\nPort P1interrupt flag P1IFG 0x0023\nPort P1direction P1DIR 0x0022\nPort P1output P1OUT 0x0021\nPort P1input P1IN 0x0020\nSpecial Functions SFR interrupt flag2 IFG2 0x0003\nSFR interrupt flag1 IFG1 0x0002\nSFR interrupt enable2 IE2 0x0001\nSFR interrupt enable1 IE1 0x0000\nDirection\n0: Input\n1: Output\nP1SEL.xP1DIR.x\nP1IN.x\nP1IRQ.xDEN\nModule X INModule X OUTP1OUT.x\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xP1.0/TACLK/CAOUT\nP1.1/TA0\nP1.2/TA1\nP1.3/TA2\nP1.4/SMCLK\nP1.5/TA0\nP1.6/TA1\nP1.7/TA2DVSS\nDVCCPad Logic\n1\n10\n1010P1REN.x\n78MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated6Applications, Implementation, andLayout\n6.1 P1.0 toP1.7, Input/Output With Schmitt Trigger\nFigure 6-1.Port P1(P1.0 toP1.7) PinSchematic\nTable 6-1.Port P1(P1.0 toP1.7) PinFunctions\nPINNAME (P1.X) X FUNCTIONCONTROL BITS/SIGNALS\nP1DIR.x P1SEL.x\nP1.0/TACLK/ADC10CLK 0P1.0 I:0;O:1 0\nTimer_A3.TACLK 0 1\nADC10CLK 1 1\nP1.1/TA0 1P1.1 (I/O) I:0;O:1 0\nTimer_A3.CCI0A 0 1\nTimer_A3.TA0 1 1\nP1.2/TA1 2P1.2 (I/O) I:0;O:1 0\nTimer_A3.CCI0A 0 1\nTimer_A3.TA0 1 1\nP1.3/TA2 3P1.3 I/O I:0;O:1 0\nTimer_A3.CCI0A 0 1\nTimer_A3.TA0 1 1\nP1.4/SMCLK 4P1.4 (I/O) I:0;O:1 0\nSMCLK 1 1\nP1.5/TA0 5P1.5 (I/O) I:0;O:1 0\nTimer_A3.TA0 1 1\nP1.6/TA1 6P1.6 (I/O) I:0;O:1 0\nTimer_A3.TA1 1 1\nP1.7/TA2 7P1.7 (I/O) I:0;O:1 0\nTimer_A3.TA2 1 1\nP2.0/ACLK/CA2\nP2.1/TAINCLK/CA3\nP2.2/CAOUT/TA0/CA4\nP2.3/CA0/TA1\nP2.4/CA1/TA2\nP2.6/ADC12CLK/\nDMAE0/CA6\nP2.7/TA0/CA7Direction\n0: Input\n1: Output\nP2SEL.xP2DIR.x\nP2IN.x\nP2IRQ.xDEN\nModule X INModule X OUTP2OUT.x\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.x\nP2IES.xP2IFG.xP2IE.xDVSS\nDVCCP2REN.xPad Logic\n1\n10\n1010\nBus\nKeeper\nENCAPD.xFrom\nComparator_ATo\nComparator_A\n79MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated6.2 P2.0 toP2.4, P2.6, andP2.7, Input/Output With Schmitt Trigger\nFigure 6-2.Port P2.0, P2.3, P2.4, P2.6 andP2.7 PinSchematic\n80MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) X:Don\'tcareTable 6-2.Port P2.0, P2.3, P2.4, P2.6 andP2.7 PinFunctions\nPinName (P2.X) X FUNCTIONCONTROL BITS/SIGNALS(1)\nCAPD.x P2DIR.x P2SEL.x\nP2.0/ACLK/CA2 0P2.0 (I/O) 0 I:0;O:1 0\nACLK 0 1 1\nCA2 1 X X\nP2.1/TAINCLK/CA3 1P2.2 (I/O) 0 I:0;O:1 0\nTimer_A3.INCLK 0 0 1\nDVSS 0 1 1\nCA3 1 X X\nP2.2/CAOUT/TA0/CA4 2P2.2 (I/O) 0 I:0;O:1 0\nCAOUT 0 1 1\nTimer_A3.CCI0B 0 0 1\nCA4 1 X X\nP2.3/CA0/TA1 3P2.3 (I/O) 0 I:0;O:1 0\nTimer_A3.TA1 0 1 1\nCA0 1 X X\nP2.4/CA1/TA2 4P2.4 (I/O) 0 I:0;O:1 0\nTimer_A3.TA2 0 1 X\nCA1 1 X 1\nP2.6/ADC12CLK/\nDMAE0/CA66P2.6 (I/O) 0 I:0;O:1 0\nADC12CLK 0 1 1\nDMAE0 0 0 1\nCA6 1 X X\nP2.7/TA0/CA7 7P2.7 (I/O) 0 I:0;O:1 0\nTimer_A3.TA0 0 1 1\nCA7 1 X X\nDirection\n0: Input\n1: Output\nP2SEL.xP2DIR.5\nP2IN.5\nP2IRQ.5DEN\nModule X INModule X OUTP2OUT.5\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.5\nP2IES.5P2IFG.5P2IE.5P2.5/ROSC/CA5DVSS\nDVCC 1\n10\n1010\nBus\nKeeper\nENDCORTo DCOPad Logic\nFrom ComparatorTo Comparator\nCAPD.5\nin DCO\nP2REN.5\n81MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) X:Don\'tcare\n(2) IfROSCisused itisconnected toanexternal resistor.6.3 P2.5, Input/Output With Schmitt Trigger andExternal ROSCforDCO\nFigure 6-3.Port P2(P2.5) PinSchematic\nTable 6-3.Port P2(P2.5) PinFunctions\nPINNAME (P2.X) X FUNCTIONCONTROL BITS/SIGNALS(1)\nCAPD DCOR P2DIR.5 P2SEL.5\nP2.5/R OSC/CA5 5P2.5 (I/O) 0 0 I:0;O:1 0\nROSC(2)0 1 X X\nDVSS 0 0 1 1\nROSC 1orselected 0 X X\nDirection\n0: Input\n1: Output\nP3SEL.xP3DIR.x\nP3IN.x\nDEN\nModule X INModule X OUTP3OUT.xDVSS\nDVCCPad Logic\n1\n10\n1010\nP3.0/UCB0STE/UCA0CLK\nP3.1/UCB0SIMO/UCB0SDA\nP3.2/UCB0SOMI/UCB0SCL\nP3.3/UCB0CLK/UCA0STE\nP3.4/UCA0TXD/UCA0SIMO\nP3.5/UCA0RXD/UCA0SOMI\nP3.6/UCA1TXD/UCA1SIMO\nP3.7/UCA1RXD/UCA1SOMIP3REN.x\nModule\ndirection\n82MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) X:Don’tcare\n(2) Thepindirection iscontrolled bytheUSCI module.\n(3) UCA0CLK function takes precedence over UCB0STE function. Ifthepinisrequired asUCA0CLK input oroutput, USCI A0/B0 isforced\nto3-wire SPImode if4-wire SPImode isselected.\n(4) Incase theI2Cfunctionality isselected theoutput drives only thelogical 0toVSSlevel.6.4 Port P3PinSchematic: P3.0 toP3.7, Input/Output With Schmitt Trigger\nFigure 6-4.Port P3(P3.0) PinSchematic\nTable 6-4.Port P3(P3.0) PinFunctions\nPINNAME (P3.X) X FUNCTIONCONTROL BITS/SIGNALS(1)\nP3DIR.x P3SEL.x\nP3.0/UCB0STE/UCA0CLK 0P3.0 (I/O) I:0;O:1 0\nUCB0STE/UCA0CLK(2)(3)X 1\nP3.1/UCB0SIMO/UCB0SDA 1P3.1 (I/O) I:0;O:1 0\nUCB0SIMO/UCB0SDA(2)(4)X 1\nP3.2/UCB0SOMI/UCB0SCL 2P3.2 (I/O I:0;O:1 0\nUCB0SOMI/UCB0SCL(2)(4)X 1\nP3.3/UCB0CLK/UCA0STE 3P3.3 (I/O) I:0;O:1 0\nUCB0CLK/UCA0STE(2)X 1\nP3.4/UCA0TXD/UCA0SIMO 4P3.4 (I/O) I:0;O:1 0\nUCA0TXD/UCA0SIMO(2)X 1\nP3.5/UCA0RXD/UCA0SOMI 5P3.5 (I/O) I:0;O:1 0\nUCA0RXD/UCA0SOMI(2)X 1\nP3.6/UCA1TXD/UCA1SIMO 6P3.6 (I/O) I:0;O:1 0\nUCA1TXD/UCA1SIMO(2)X 1\nP3.7/UCA1RXD/UCA1SOMI 7P3.7 (I/O) I:0;O:1 0\nUCA1RXD/UCA1SOMI(2)X 1\nP4.0/TB0\nP4.1/TB1\nP4.2/TB2\nP4.3/TB3\nP4.4/TB4\nP4.5/TB5\nP4.6/TB6\nP4.7/TBCLKP4SEL.xP4DIR.x\nP4IN.x\nModule X INModule X OUTP4OUT.xP4REN.x\nDirection\n0: Input\n1: Output\nDENDVSS\nDVCCPad Logic\n1\n10\n1010\n83MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated6.5 Port P4PinSchematic: P4.0 toP4.7, Input/Output With Schmitt Trigger\nFigure 6-5.Port P4(P4.0 toP4.7) PinSchematic\nTable 6-5.Port P4(P4.0 toP4.7) PinFunctions\nPINNAME (P4.X) X FUNCTIONCONTROL BITS/SIGNALS\nP4DIR.x P4SEL.x\nP4.0/TB0 0P4.0 (I/O) I:0;O:1 0\nTimer_B7.CCI0A andTimer_B7.CCI0B 0 1\nTimer_B7.TB0 1 1\nP4.1/TB1 1P4.1 (I/O) I:0;O:1 0\nTimer_B7.CCI1A andTimer_B7.CCI1B 0 1\nTimer_B7.TB1 1 1\nP4.2/TB2 2P4.2 (I/O) I:0;O:1 0\nTimer_B7.CCI2A andTimer_B7.CCI2B 0 1\nTimer_B7.TB2 1 1\nP4.3/TB3 3P4.3 (I/O) I:0;O:1 0\nTimer_B7.CCI3A andTimer_B7.CCI3B 0 1\nTimer_B7.TB3 1 1\nP4.4/TB4 4P4.4 (I/O) I:0;O:1 0\nTimer_B7.CCI4A andTimer_B7.CCI4B 0 1\nTimer_B7.TB4 1 1\nP4.5/TB5 5P4.5 (I/O) I:0;O:1 0\nTimer_B7.CCI5A andTimer_B7.CCI5B 0 1\nTimer_B7.TB5 1 1\nP4.6/TB6 6P4.6 (I/O) I:0;O:1 0\nTimer_B7.CCI6A andTimer_B7.CCI6B 0 1\nTimer_B7.TB6 1 1\nP4.7/TBCLK 7P4.7 (I/O) I:0;O:1 0\nTimer_B7.TBCLK 1 1\nP5SEL.xP5DIR.x\nP5IN.x\nModule X INModule X OUTP5OUT.xP5REN.x\nP5.0/UCB1STE/UCA1CLK\nP5.1/UCB1SIMO/UCB1SDA\nP5.2/UCB1SOMI/UCB1SCL\nP5.3/UCB1CLK/UCA1STE\nP5.4/MCLK\nP5.5/SMCLK\nP5.6/ACLK\nP5.7/TBOUTH/SVSOUTModule\nDirectionDirection\n0: Input\n1: Output\nDENDVSS\nDVCCPad Logic\n1\n10\n1010\n84MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) X:Don’tcare\n(2) Thepindirection iscontrolled bytheUSCI module.\n(3) UCA1CLK function takes precedence over UCB1STE function. Ifthepinisrequired asUCA1CLK input oroutput USCI A1/B1 willbe\nforced to3-wire SPImode if4-wire SPImode isselected.\n(4) Incase theI2Cfunctionality isselected theoutput drives only thelogical 0toVSSlevel.6.6 Port P5PinSchematic: P5.0 toP5.7, Input/Output With Schmitt Trigger\nFigure 6-6.Port P5(P5.0 toP5.7) PinSchematics\nTable 6-6.Port P5(P5.0 toP5.7) PinFunctions\nPINNAME (P5.X) X FUNCTIONCONTROL BITS/SIGNALS(1)\nP5DIR.x P5SEL.x\nP5.0/UCB1STE/UCA1CLK 0P5.0 (I/O) I:0;O:1 0\nUCB1STE/UCA1CLK(2)(3)X 1\nP5.1/UCB1SIMO/UCB1SDA 1P5.1 (I/O) I:0;O:1 0\nUCB1SIMO/UCB1SDA(2)(4)X 1\nP5.2/UCB1SOMI/UCB1SCL 2P5.2 (I/O) I:0;O:1 0\nUCB1SOMI/UCB1SCL(2)(4)X 1\nP5.3/UCB1CLK/UCA1STE 3P5.3 (I/O) I:0;O:1 0\nUCB1CLK/UCA1STE(2)X 1\nP5.4/MCLK 4P5.0 (I/O) I:0;O:1 0\nMCLK 1 1\nP5.5/SMCLK 5P5.1 (I/O) I:0;O:1 0\nSMCLK 1 1\nP5.6/ACLK 6P5.2 (I/O) I:0;O:1 0\nACLK 1 1\nP5.7/TBOUTH/SVSOUT 7P5.7 (I/O) I:0;O:1 0\nTBOUTH 0 1\nSVSOUT 1 1\nDirection\n0: Input\n1: Output\nP6SEL.xP6DIR.x\nP6IN.x\nDEN\nModule X INModule X OUTP6OUT.x\nP6.0/A0\nP6.1/A1\nP6.2/A2\nP6.3/A3\nP6.4/A4DVSS\nDVCCPad Logic\n1\n10\n1010\nBus\nKeeper\nENADC12 Ax\nP6REN.x\n85MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) X:Don’tcare\n(2) TheADC12 channel Axisconnected toAVss internally ifnotselected.6.7 Port P6PinSchematic: P6.0 toP6.4, Input/Output With Schmitt Trigger\nFigure 6-7.Port P6(P6.0 toP6.4) PinSchematic\nTable 6-7.Port P6(P6.0 toP6.4) PinFunctions\nPINNAME (P6.X) X FUNCTIONCONTROL BITS/SIGNALS(1)\nP6DIR.x P6SEL.x\nP6.0/A0 0P6.0 (I/O) I:0;O:1 0\nA0(2)X X\nP6.1/A1 1P6.1 (I/O) I:0;O:1 0\nA1(2)X X\nP6.2/A2 2P6.2 (I/O) I:0;O:1 0\nA2(2)X X\nP6.3/A3 3P6.3(I/O) I:0;O:1 0\nA3(2)X X\nP6.4/A4 4P6.3 (I/O) I:0;O:1 0\nA4(2)X X\nP6.5/A5/DAC1\nP6.6/A6/DAC0Direction\n0: Input\n1: Output\nP6SEL.xP6DIR.x\nP6IN.x\nDEN\nModule X INModule X OUTP6OUT.xDVSS\nDVCCP6REN.xPad Logic\n1\n10\n1010\nBus\nKeeper\nENADC12 AxDAC12AMP > 0DAC12_0OUT\nADC12 Ax\n86MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) X:Don’tcare\n(2) TheADC12 channel Axisconnected toAVss internally ifnotselected.\n(3) TheDAC outputs arefloating ifnotselected.6.8 Port P6PinSchematic: P6.5 andP6.6, Input/Output With Schmitt Trigger\nFigure 6-8.Port P6(P6.5 toP6.6) PinSchematic\nTable 6-8.Port P6(P6.5 toP6.6) PinFunctions\nPINNAME (P6.X) X FUNCTIONCONTROL BITS/SIGNALS(1)\nP6DIR.x P6SEL.xCAPD.x or\nDAC12AMP >0\nP6.5/A5/DAC1 5P6.5 (I/O) I:0;O:1 0 0\nDVSS 1 1 0\nA5(2)X X 1\nDAC1 (DA12OPS =1)(3)X X 1\nP6.6/A6/DAC0 6P6.6 (I/O) I:0;O:1 0 0\nDVSS 1 1 0\nA6(2)X X 1\nDAC1 (DA12OPS =0)(3)X X 1\nDirection\n0: Input\n1: Output\nP6SEL.7P6DIR.7\nP6IN.7\nDEN\nModule X INModule X OUTP6OUT.7\nP6.7/A7/DAC1/SVSINDVSS\nDVCCP6REN.7Pad Logic\n1\n10\n1010\nBus\nKeeper\nENADC12 A7DAC12AMP > 0DAC12_0OUTVLD = 15to SVS Mux\nfrom ADC12\n87MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) X:Don’tcare\n(2) TheADC12 channel Axisconnected toAVss internally ifnotselected.\n(3) TheDAC outputs arefloating ifnotselected.6.9 Port P6PinSchematic: P6.7, Input/Output With Schmitt Trigger\nFigure 6-9.Port P6(P6.7) PinSchematic\nTable 6-9.Port P6(P6.7) PinFunctions\nPINNAME (P6.X) X FUNCTIONCONTROL BITS/SIGNALS(1)\nP6DIR.x P6SEL.x\nP6.7/A7/DAC1/SVSIN 7P6.7 (I/O) I:0;O:1 0\nDVSS 1 1\nA7(2)X X\nDAC1 (DA12OPS =0)(3)X X\nSVSIN (VLD =15) X X\nDirection\n0: Input\n1: Output\nP7SEL.xP7DIR.x\nP7IN.x\nDEN\nModule X INVSSP7OUT.x\nP7.xDVSS\nDVCCP7REN.xPad Logic\n1\n10\n1010\n0\n88MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) 80-pin KGD only.6.10 Port P7PinSchematic: P7.0 toP7.7, Input/Output With Schmitt Trigger\nFigure 6-10. Port P7(P7.0 toP7.7) PinSchematic\nTable 6-10. Port P7(P7.0 toP7.7) PinFunctions(1)\nPINNAME (P7.X) X FUNCTIONCONTROL BITS/SIGNALS\nP7DIR.x P7SEL.x\nP7.0 0P7.0 (I/O) I:0;O:1 0\nInput X 1\nP7.1 1P7.1 (I/O) I:0;O:1 0\nInput X 1\nP7.2 2P7.2 (I/O) I:0;O:1 0\nInput X 1\nP7.3 3P7.3 (I/O) I:0;O:1 0\nInput X 1\nP7.4 4P7.4 (I/O) I:0;O:1 0\nInput X 1\nP7.5 5P7.5 (I/O) I:0;O:1 0\nInput X 1\nP7.6 6P7.6 (I/O) I:0;O:1 0\nInput X 1\nP7.7 7P7.7 (I/O) I:0;O:1 0\nInput X 1\nDirection\n0: Input\n1: Output\nP8SEL.xP8DIR.x\nP8IN.x\nDEN\nModule X INVSSP8OUT.x\nP8.0\nP8.1\nP8.2\nP8.3\nP8.4\nP8.5DVSS\nDVCCP8REN.xPad Logic\n1\n10\n1010\n0\n89MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) 80-pin KGD only.6.11 Port P8PinSchematic: P8.0 toP8.5, Input/Output With Schmitt Trigger\nFigure 6-11. Port P8(P8.0 toP8.5) PinSchematic\nTable 6-11. Port P8(P8.0 toP8.5) PinFunctions(1)\nPINNAME (P8.X) X FUNCTIONCONTROL BITS/SIGNALS\nP8DIR.x P8SEL.x\nP8.0 0P8.0 (I/O) I:0;O:1 0\nInput X 1\nP8.1 1P8.1 (I/O) I:0;O:1 0\nInput X 1\nP8.2 2P8.2 (I/O) I:0;O:1 0\nInput X 1\nP8.3 3P8.3 (I/O) I:0;O:1 0\nInput X 1\nP8.4 4P8.4 (I/O) I:0;O:1 0\nInput X 1\nP8.5 5P8.5 (I/O) I:0;O:1 0\nInput X 1\nDirection\n0: Input\n1: Output\nP8SEL.6P8DIR.6\nP8IN.6\nDEN\nModule X INModule X OUTP8OUT.6DVSS\nDVCCPad Logic\n1\n10\n1010\nBus\nKeeper\nENP8.6/XOUTP8.7/XIN\nP8SEL.7\nP8REN.610\nXT2CLK\nXT2 offBCSCTL3.XT2Sx = 11\nFrom\nP8.7/XIN\n90MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) 80-pin KGD only.6.12 Port P8PinSchematic: P8.6, Input/Output With Schmitt Trigger\nFigure 6-12. Port P8(P8.6) PinSchematic\nTable 6-12. Port P8(P8.6) PinFunctions(1)\nPINNAME (P8.X) X FUNCTIONCONTROL BITS/SIGNALS\nP8DIR.x P8SEL.x\nP8.6/XOUT 6P8.6 (I/O) I:0;O:1 0\nXOUT (default) 0 1\nDVSS 1 1\nDirection\n0: Input\n1: Output\nP8SEL.7P8DIR.7\nP8IN.7\nDEN\nModule X INModule X OUTP8OUT.7DVSS\nDVCCPad Logic\n1\n10\n1010\nBus\nKeeper\nENP8SEL.6\nP8.7/XIN10\nXT2CLK\n0P8.6/XOUT XT2 offBCSCTL3.XT2Sx = 11\nP8REN.7\n91MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated(1) 80-pin KGD only.6.13 Port P8PinSchematic: P8.7, Input/Output With Schmitt Trigger\nFigure 6-13. Port P8(P8.7) PinSchematic\nTable 6-13. Port P8(P8.7) PinFunctions(1)\nPINNAME (P8.X) X FUNCTIONCONTROL BITS/SIGNALS\nP8DIR.x P8SEL.x\nP8.7/XIN 6P8.7 (I/O) I:0;O:1 0\nXIN(default) 0 1\nVSS 1 1\nTDITDO\nTMS\nTCKTestJTAG\nand\nEmulation\nModuleBurn and Test\nFuseControlled by JTAGControlled by JTAG\nControlled\nby JTAG\nDVCC\nDVCC\nDVCCTDO/TDI\nTDI/TCLK\nTMS\nTCKFuseDVCC\nDuring Programming Activity and\nDuring Blowing of the Fuse, Pin\nTDO/TDI is Used to Apply the Test\nInput Data for JTAG Circuitry\n92MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated6.14 JTAG Pins: TMS, TCK, TDI/TCLK, TDO/TDI, Input/Output With Schmitt Trigger\nFigure 6-14. JTAG Module\nTime TMS Goes Low After POR\nTMS\nITF\nITEST\n93MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTApplications, Implementation, andLayout Copyright ©2010 –2016, Texas Instruments Incorporated6.15 JTAG Fuse Check Mode\nMSP430 devices that have thefuse ontheTEST terminal have afuse check mode that tests the\ncontinuity ofthefuse thefirst time theJTAG port isaccessed after apower-on reset (POR). When\nactivated, afuse check current, ITF,of1mAat3V,2.5mAat5Vcanflow from theTEST pintoground if\nthefuse isnotburned. Care must betaken toavoid accidentally activating thefuse check mode and\nincreasing overall system power consumption.\nWhen theTEST pinisagain taken lowafter atest orprogramming session, thefuse check mode and\nsense currents areterminated.\nActivation ofthefuse check mode occurs with thefirstnegative edge ontheTMS pinafter power uporif\nTMS isbeing held lowduring power up.The second positive edge ontheTMS pindeactivates thefuse\ncheck mode. After deactivation, thefuse check mode remains inactive until another POR occurs. After\neach POR thefuse check mode hasthepotential tobeactivated.\nThe fuse check current flows only when thefuse check mode isactive and theTMS pinisinalowstate\n(see Figure 6-15).Therefore, theadditional current flow canbeprevented byholding theTMS pinhigh\n(default condition).\nFigure 6-15. Fuse Check Mode Current\n94MSP430F2619S-HT\nSLAS697E –MARCH 2010 –REVISED NOVEMBER 2016 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTDevice andDocumentation Support Copyright ©2010 –2016, Texas Instruments Incorporated7Device andDocumentation Support\n7.1 Development Tool Support\nAllMSP430 microcontrollers include anembedded emulation module (EEM) allowing advanced debugging\nandprogramming through easy-to-use development tools. Recommended hardware options include:\n•Debugging andprogramming interface\n–MSP-FET430UIF (USB)\n–MSP-FET430PIF (parallel port)\n•Debugging andprogramming interface with target board\n–MSP-FET430U64\n–MSP-FET430U80\n•Standalone target board\n–MSP-TS430PM64\n•Production programmer\n–MSP-GANG430\n7.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates —including silicon errata —gototheproduct folder for\nyour device onti.com (MSP430F2619S-HT). Intheupper right-hand corner, click the"Alert me" button.\nThis registers youtoreceive aweekly digest ofproduct information thathaschanged (ifany). Forchange\ndetails, check therevision history ofanyrevised document.\n7.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bythe\nrespective contributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews;\nseeTI\'sTerms ofUse.\nTIE2E™Online Community The TIengineer-ro-engineer (E2E) community was created tofoster\ncollaboration among engineers. Ate2e.ti.com ,you can ask questions, share knowledge,\nexplore ideas andhelp solve problems with fellow engineers.\nTIEmbedded Processors Wiki Established tohelp developers getstarted with Embedded Processors\nfrom Texas Instruments andtofoster innovation andgrowth ofgeneral knowledge about the\nhardware andsoftware surrounding these devices.\n7.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n7.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n7.6 Glossary\nTIGlossary This glossary listsandexplains terms, acronyms, anddefinitions.\n95MSP430F2619S-HT\nwww.ti.com SLAS697E –MARCH 2010 –REVISED NOVEMBER 2016\nSubmit Documentation Feedback\nProduct Folder Links: MSP430F2619S-HTMechanical, Packaging, andOrderable Information Copyright ©2010 –2016, Texas Instruments Incorporated8Mechanical, Packaging, andOrderable Information\n8.1 Packaging Information\nThe following pages include mechanical packaging andorderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and\nrevision ofthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430F2619S64KGD1 ACTIVE XCEPT KGD 036RoHS & Green Call TI N / A for Pkg Type -55 to 150\nMSP430F2619SKGD1 ACTIVE XCEPT KGD 036RoHS & Green Call TI N / A for Pkg Type -55 to 150\nMSP430F2619SPM ACTIVE LQFP PM64160RoHS & Green NIPDAU Level-3-260C-168 HR -55 to 150 M430F2619SPM\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTRAY\nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nMSP430F2619SPM PM LQFP 641608 X 20 150 315135.9762015.213.113PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\nwww.ti.comPACKAGE OUTLINE\nC64X 0.27\n0.17 60X 0.5PIN 1 ID\n0.05 MIN4X 7.5\n0.08 TYP12.211.8\n(0.13) TYP\n1.6 MAXB\nNOTE 310.29.8\nANOTE 310.29.8\n0.750.450.25\nGAGE PLANE\n-70(1.4)PLASTIC QUAD FLATPACKLQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MS-026. 1\n16\n17 32334849 64\n0.08 C A B\nSEE DETAIL A0.08SEATING PLANE\nDETAIL A\nSCALE: 14DETAIL  A\nTYPICALSCALE  1.400\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND64X (1.5)\n64X (0.3)\n(11.4)(11.4) 60X (0.5)\n(R0.05) TYPLQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\nSYMM64 49\n17 3233481\n16\nMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METAL\nSOLDER MASK METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n64X (1.5)\n64X (0.3)\n60X (0.5)\n(R0.05) TYP(11.4)\n(11.4)LQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM64 49\n17 3233481\n16\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:8X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: MSP430F2619SPM

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8V to 3.6V
  - Flash Memory Programming Voltage: 2.2V to 3.6V
- **Current Ratings**:
  - Active Mode: 365 μA at 1 MHz, 2.2V
  - Standby Mode (VLO): 0.5 μA
  - Off Mode (RAM Retention): 0.1 μA
- **Power Consumption**: 
  - Active Mode: 365 μA at 1 MHz
  - Low-Power Modes: Down to 0.1 μA
- **Operating Temperature Range**: -55°C to 150°C
- **Package Type**: 
  - Available in 64-Pin QFP (PM) and 64-Pin/80-Pin KGD options
- **Special Features**:
  - 16-Bit RISC Architecture
  - 12-Bit ADC and DAC
  - Multiple Timer Modules (Timer_A and Timer_B)
  - Four Universal Serial Communication Interfaces (USCIs)
  - On-chip Comparator
  - Integrated DMA Controller
  - Brownout Detector and Supply Voltage Supervisor
  - Bootstrap Loader for programming without external voltage
- **Moisture Sensitive Level**: MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The **MSP430F2619SPM** is a mixed-signal microcontroller from Texas Instruments, designed for ultra-low-power applications. It features a 16-bit RISC CPU architecture optimized for low power consumption, making it suitable for battery-operated devices. The microcontroller integrates a variety of peripherals, including a 12-bit analog-to-digital converter (ADC), dual 12-bit digital-to-analog converters (DACs), timers, and communication interfaces, which enhance its versatility in various applications.

#### Typical Applications:
The MSP430F2619SPM is commonly used in:
- **Sensor Systems**: Capturing analog signals, converting them to digital values, and processing data for display or transmission.
- **Portable Measurement Devices**: Applications requiring low power consumption and extended battery life.
- **Data Acquisition Systems**: Utilizing its ADC for precise measurements.
- **Wireless Sensor Networks**: Due to its low power and communication capabilities.
- **Industrial Automation**: For monitoring and control applications where power efficiency is critical.

This microcontroller is particularly well-suited for applications that require high performance in extreme temperature environments, making it ideal for industrial and automotive applications.