library ieee;
use ieee.std_logic_1164.all;

entity Shameem_03_06_22_Half_Adder is
	port (Shameem_03_06_22_A, Shameem_03_06_22_B: in STD_lOGIC;
	      Shameem_03_06_22_Sum, Shameem_03_06_22_Carry: out STD_lOGIC);
end Shameem_03_06_22_Half_Adder;

architecture arch of Shameem_03_06_22_Half_Adder is
begin
	P1: process (Shameem_03_06_22_A, Shameem_03_06_22_B)
	begin
		Sum <= Shameem_03_06_22_A XOR Shameem_03_06_22_B;
	end process;
	P2: process (A, Y) 
	begin
		Carry <= X AND Y;
	end process;
end arch;
