// Seed: 474586736
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input wand id_2#(
        .id_5 (1),
        .id_6 (1),
        .id_7 ((-1'h0)),
        .id_8 (1),
        .id_9 (1),
        .id_10(1),
        .id_11(1)
    ),
    output supply0 id_3[-1 : 1]
);
  parameter id_12 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd34,
    parameter id_2  = 32'd58
) (
    input wire id_0,
    output supply1 id_1[id_2 : id_10],
    output tri0 _id_2,
    output uwire id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6,
    output wor id_7,
    output tri0 id_8,
    output tri id_9,
    output tri _id_10
);
  wire id_12;
  assign id_6 = -1'd0;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_5,
      id_9
  );
  wire id_13;
  ;
  logic id_14;
endmodule
