Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 26 12:44:11 2019
| Host         : DESKTOP-FR9HHBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           14 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |              40 |           14 |
| Yes          | Yes                   | No                     |            1024 |          403 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------+---------------------------+------------------+----------------+
|         Clock Signal        |        Enable Signal        |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------+---------------------------+------------------+----------------+
|  cl/inst/clk_out1           |                             |                           |                2 |              2 |
| ~cl/inst/clk_out1           |                             |                           |                1 |              4 |
|  cl/inst/clk_out1           | ife/ledout_reg[16][1]       | rst_IBUF                  |                3 |              8 |
| ~cl/inst/clk_out1           |                             | rst_IBUF                  |                8 |             14 |
| ~cl/inst/clk_out1           | ife/opcplus4[14]_i_1_n_0    |                           |                6 |             15 |
|  ife/register_reg[1][15][0] |                             | rst_IBUF                  |                6 |             16 |
|  cl/inst/clk_out1           | ife/ledout_reg[16][0]       | rst_IBUF                  |                9 |             16 |
| ~cl/inst/clk_out1           | ife/switchrdata_reg[0][0]   | rst_IBUF                  |                2 |             16 |
|  cl/inst/clk_out1           | ife/register_reg[0][31]     | ife/register_reg[0][31]_0 |                6 |             32 |
|  cl/inst/clk_out1           | ife/E[0]                    | rst_IBUF                  |                9 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[3][31][0]  | rst_IBUF                  |               11 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[4][31][0]  | rst_IBUF                  |               21 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[21][31][0] | rst_IBUF                  |               13 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[13][31][0] | rst_IBUF                  |               11 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[10][31][0] | rst_IBUF                  |               11 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[2][31][0]  | rst_IBUF                  |               11 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[24][31][0] | rst_IBUF                  |               13 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[5][0][0]   | rst_IBUF                  |               10 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[6][31][0]  | rst_IBUF                  |               17 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[7][31][0]  | rst_IBUF                  |               13 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[8][31][0]  | rst_IBUF                  |               18 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[30][31][0] | rst_IBUF                  |               17 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[31][31][0] | rst_IBUF                  |               18 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[27][31][0] | rst_IBUF                  |               13 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[16][31][0] | rst_IBUF                  |               13 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[12][31][0] | rst_IBUF                  |               10 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[22][0][0]  | rst_IBUF                  |               16 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[14][31][0] | rst_IBUF                  |                8 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[23][0][0]  | rst_IBUF                  |               12 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[17][31][0] | rst_IBUF                  |               11 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[25][31][0] | rst_IBUF                  |               12 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[19][0][0]  | rst_IBUF                  |               11 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[26][0][0]  | rst_IBUF                  |               13 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[11][31][0] | rst_IBUF                  |                6 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[29][31][0] | rst_IBUF                  |               20 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[18][31][0] | rst_IBUF                  |               11 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[15][0][0]  | rst_IBUF                  |                6 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[9][31][0]  | rst_IBUF                  |               15 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[28][31][0] | rst_IBUF                  |               18 |             32 |
|  cl/inst/clk_out1           | ife/register_reg[20][0][0]  | rst_IBUF                  |                9 |             32 |
+-----------------------------+-----------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                    35 |
+--------+-----------------------+


