$date
	Sun Oct 23 09:49:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#699228
b11000 !
1"
#699230
b11000 &
b11000 %
1$
#699231
0"
#699234
b1100 &
b1100 %
#699238
b110 &
b110 %
#699242
b11 &
b11 %
#699246
b1010 &
b1010 %
#699250
b101 &
b101 %
#699254
b10000 &
b10000 %
#699258
b1000 &
b1000 %
#699262
b100 &
b100 %
#699266
b10 &
b10 %
#699270
b1 &
1#
b1 %
#699274
b0 &
b0 %
0#
0$
#1748431
b10101 !
1"
#1748434
b10101 &
b10101 %
1$
#1748435
0"
#1748438
b1000000 &
b1000000 %
#1748442
b100000 &
b100000 %
#1748446
b10000 &
b10000 %
#1748450
b1000 &
b1000 %
#1748454
b100 &
b100 %
#1748458
b10 &
b10 %
#1748462
b1 &
1#
b1 %
#1748466
b0 &
b0 %
0#
0$
#2713382
b11010 &
b11010 %
1$
b11010 !
1"
#2713383
0"
#2713386
b1101 &
b1101 %
#2713390
b101000 &
b101000 %
#2713394
b10100 &
b10100 %
#2713398
b1010 &
b1010 %
#2713402
b101 &
b101 %
#2713406
b10000 &
b10000 %
#2713410
b1000 &
b1000 %
#2713414
b100 &
b100 %
#2713418
b10 &
b10 %
#2713422
b1 &
1#
b1 %
#2713426
b0 &
b0 %
0#
0$
#4500012
