

================================================================
== Vivado HLS Report for 'huffman_encoding'
================================================================
* Date:           Wed Aug  4 18:02:13 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.333 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     5389|    22194| 53.890 us | 0.222 ms |  5389|  22194|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+-------+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+-------+---------+
        |grp_create_tree_fu_369         |create_tree         |        1|     1021| 10.000 ns | 10.210 us |     1|   1021|   none  |
        |grp_sort_fu_379                |sort                |      410|    15258|  4.100 us |  0.153 ms |   410|  15258|   none  |
        |grp_truncate_tree_fu_388       |truncate_tree       |     1339|     1447| 13.390 us | 14.470 us |  1339|   1447|   none  |
        |grp_compute_bit_length_fu_395  |compute_bit_length  |     1078|     1331| 10.780 us | 13.310 us |  1078|   1331|   none  |
        |grp_create_codeword_fu_404     |create_codeword     |      822|     1078|  8.220 us | 10.780 us |   822|   1078|   none  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+-------+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- filter_label3       |      768|      768|         3|          -|          -|    256|    no    |
        |- copy_sorted         |      512|      512|         2|          -|          -|    256|    no    |
        |- init_bits           |      256|      256|         1|          -|          -|    256|    no    |
        |- process_symbols     |      192|      512|   3 ~ 8  |          -|          -|     64|    no    |
        | + process_symbols.1  |        3|        5|         2|          -|          -| 1 ~ 2 |    no    |
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 13 14 
14 --> 18 16 15 
15 --> 16 
16 --> 15 17 
17 --> 14 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_V_4 = alloca i32"   --->   Operation 19 'alloca' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %symbol_histogram_value_V), !map !148"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %symbol_histogram_frequency_V), !map !154"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %encoding_V), !map !158"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %num_nonzero_symbols), !map !162"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @huffman_encoding_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%filtered_value_V = alloca [256 x i32], align 4" [./hls-src/huffman_encoding.cpp:22]   --->   Operation 25 'alloca' 'filtered_value_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%filtered_frequency_V = alloca [256 x i32], align 4" [./hls-src/huffman_encoding.cpp:22]   --->   Operation 26 'alloca' 'filtered_frequency_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%sorted_0 = alloca [256 x i32], align 4"   --->   Operation 27 'alloca' 'sorted_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%sorted_1 = alloca [256 x i32], align 4"   --->   Operation 28 'alloca' 'sorted_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%sorted_copy1_value_V = alloca [256 x i32], align 4" [./hls-src/huffman_encoding.cpp:24]   --->   Operation 29 'alloca' 'sorted_copy1_value_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%sorted_copy1_frequen = alloca [256 x i32], align 4" [./hls-src/huffman_encoding.cpp:24]   --->   Operation 30 'alloca' 'sorted_copy1_frequen' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%sorted_copy2_value_V = alloca [256 x i32], align 4" [./hls-src/huffman_encoding.cpp:25]   --->   Operation 31 'alloca' 'sorted_copy2_value_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%parent_V = alloca [255 x i31], align 4" [./hls-src/huffman_encoding.cpp:26]   --->   Operation 32 'alloca' 'parent_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%left_V = alloca [255 x i32], align 4" [./hls-src/huffman_encoding.cpp:27]   --->   Operation 33 'alloca' 'left_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%right_V = alloca [255 x i32], align 4" [./hls-src/huffman_encoding.cpp:28]   --->   Operation 34 'alloca' 'right_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%length_histogram_V = alloca [64 x i32], align 4" [./hls-src/huffman_encoding.cpp:34]   --->   Operation 35 'alloca' 'length_histogram_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%truncated_length_his = alloca [64 x i32], align 4"   --->   Operation 36 'alloca' 'truncated_length_his' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%truncated_length_his_1 = alloca [64 x i32], align 4" [./hls-src/huffman_encoding.cpp:36]   --->   Operation 37 'alloca' 'truncated_length_his_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%symbol_bits_V = alloca [256 x i5], align 1" [./hls-src/huffman_encoding.cpp:37]   --->   Operation 38 'alloca' 'symbol_bits_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "store i32 0, i32* %t_V_4" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:31]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %._crit_edge.i" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:31]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %arrayctor.loop1.preheader ], [ %i_4, %._crit_edge.i.backedge ]"   --->   Operation 41 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %i_0_i, -256" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:31]   --->   Operation 42 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 43 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%i_4 = add i9 %i_0_i, 1" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:31]   --->   Operation 44 'add' 'i_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %filter.exit, label %0" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:31]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_0_i to i64" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:31]   --->   Operation 46 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%symbol_histogram_fre = getelementptr [256 x i32]* %symbol_histogram_frequency_V, i64 0, i64 %zext_ln12" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:31]   --->   Operation 47 'getelementptr' 'symbol_histogram_fre' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%symbol_histogram_fre_1 = load i32* %symbol_histogram_fre, align 4" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:31]   --->   Operation 48 'load' 'symbol_histogram_fre_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%t_V_4_load_1 = load i32* %t_V_4" [./hls-src/huffman_encoding.cpp:32]   --->   Operation 49 'load' 't_V_4_load_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @sort([256 x i32]* %filtered_value_V, [256 x i32]* %filtered_frequency_V, i32 %t_V_4_load_1, [256 x i32]* %sorted_0, [256 x i32]* %sorted_1)" [./hls-src/huffman_encoding.cpp:32]   --->   Operation 50 'call' <Predicate = (icmp_ln10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str56) nounwind" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:31]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%symbol_histogram_fre_1 = load i32* %symbol_histogram_fre, align 4" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:31]   --->   Operation 52 'load' 'symbol_histogram_fre_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %symbol_histogram_fre_1, 0" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:31]   --->   Operation 53 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %._crit_edge.i.backedge, label %1" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:31]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%symbol_histogram_val = getelementptr [256 x i32]* %symbol_histogram_value_V, i64 0, i64 %zext_ln12" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:31]   --->   Operation 55 'getelementptr' 'symbol_histogram_val' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%symbol_histogram_val_1 = load i32* %symbol_histogram_val, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:31]   --->   Operation 56 'load' 'symbol_histogram_val_1' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%t_V_4_load = load i32* %t_V_4" [./hls-src/huffman_filter.cpp:15->./hls-src/huffman_encoding.cpp:31]   --->   Operation 57 'load' 't_V_4_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %t_V_4_load to i64" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:31]   --->   Operation 58 'zext' 'zext_ln544' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%filtered_frequency_V_1 = getelementptr [256 x i32]* %filtered_frequency_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:31]   --->   Operation 59 'getelementptr' 'filtered_frequency_V_1' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "store i32 %symbol_histogram_fre_1, i32* %filtered_frequency_V_1, align 4" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:31]   --->   Operation 60 'store' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%symbol_histogram_val_1 = load i32* %symbol_histogram_val, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:31]   --->   Operation 61 'load' 'symbol_histogram_val_1' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%filtered_value_V_add = getelementptr [256 x i32]* %filtered_value_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:31]   --->   Operation 62 'getelementptr' 'filtered_value_V_add' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "store i32 %symbol_histogram_val_1, i32* %filtered_value_V_add, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:31]   --->   Operation 63 'store' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_4 : Operation 64 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_4_load, 1" [./hls-src/huffman_filter.cpp:15->./hls-src/huffman_encoding.cpp:31]   --->   Operation 64 'add' 'j_V' <Predicate = (!icmp_ln883)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "store i32 %j_V, i32* %t_V_4" [./hls-src/huffman_filter.cpp:16->./hls-src/huffman_encoding.cpp:31]   --->   Operation 65 'store' <Predicate = (!icmp_ln883)> <Delay = 1.76>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.backedge" [./hls-src/huffman_filter.cpp:16->./hls-src/huffman_encoding.cpp:31]   --->   Operation 66 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge.i"   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.76>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @sort([256 x i32]* %filtered_value_V, [256 x i32]* %filtered_frequency_V, i32 %t_V_4_load_1, [256 x i32]* %sorted_0, [256 x i32]* %sorted_1)" [./hls-src/huffman_encoding.cpp:32]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 3.25>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ %i, %copy_sorted ], [ 0, %filter.exit ]"   --->   Operation 70 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%t_V_4_load_2 = load i32* %t_V_4" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 71 'load' 't_V_4_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i31 %i_0 to i32" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 72 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp slt i32 %zext_ln40, %t_V_4_load_2" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 73 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (2.52ns)   --->   "%i = add i31 %i_0, 1" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 74 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %copy_sorted, label %2" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %i_0 to i64" [./hls-src/huffman_encoding.cpp:41]   --->   Operation 76 'zext' 'zext_ln41' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sorted_0_addr = getelementptr [256 x i32]* %sorted_0, i64 0, i64 %zext_ln41" [./hls-src/huffman_encoding.cpp:41]   --->   Operation 77 'getelementptr' 'sorted_0_addr' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.25ns)   --->   "%sorted_0_load = load i32* %sorted_0_addr, align 8" [./hls-src/huffman_encoding.cpp:41]   --->   Operation 78 'load' 'sorted_0_load' <Predicate = (icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sorted_1_addr = getelementptr [256 x i32]* %sorted_1, i64 0, i64 %zext_ln41" [./hls-src/huffman_encoding.cpp:42]   --->   Operation 79 'getelementptr' 'sorted_1_addr' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (3.25ns)   --->   "%previous_frequency = load i32* %sorted_1_addr, align 4" [./hls-src/huffman_encoding.cpp:42]   --->   Operation 80 'load' 'previous_frequency' <Predicate = (icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_6 : Operation 81 [2/2] (2.55ns)   --->   "call fastcc void @create_tree([256 x i32]* %sorted_copy1_value_V, [256 x i32]* %sorted_copy1_frequen, i32 %t_V_4_load_2, [255 x i31]* %parent_V, [255 x i32]* %left_V, [255 x i32]* %right_V)" [./hls-src/huffman_encoding.cpp:50]   --->   Operation 81 'call' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str32) nounwind" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str32)" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 83 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 256, [1 x i8]* @p_str133) nounwind" [./hls-src/huffman_encoding.cpp:41]   --->   Operation 84 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/2] (3.25ns)   --->   "%sorted_0_load = load i32* %sorted_0_addr, align 8" [./hls-src/huffman_encoding.cpp:41]   --->   Operation 85 'load' 'sorted_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sorted_copy1_value_V_1 = getelementptr [256 x i32]* %sorted_copy1_value_V, i64 0, i64 %zext_ln41" [./hls-src/huffman_encoding.cpp:41]   --->   Operation 86 'getelementptr' 'sorted_copy1_value_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %sorted_0_load, i32* %sorted_copy1_value_V_1, align 8" [./hls-src/huffman_encoding.cpp:41]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_7 : Operation 88 [1/2] (3.25ns)   --->   "%previous_frequency = load i32* %sorted_1_addr, align 4" [./hls-src/huffman_encoding.cpp:42]   --->   Operation 88 'load' 'previous_frequency' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%sorted_copy1_frequen_1 = getelementptr [256 x i32]* %sorted_copy1_frequen, i64 0, i64 %zext_ln41" [./hls-src/huffman_encoding.cpp:42]   --->   Operation 89 'getelementptr' 'sorted_copy1_frequen_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %previous_frequency, i32* %sorted_copy1_frequen_1, align 4" [./hls-src/huffman_encoding.cpp:42]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sorted_copy2_value_V_1 = getelementptr [256 x i32]* %sorted_copy2_value_V, i64 0, i64 %zext_ln41" [./hls-src/huffman_encoding.cpp:43]   --->   Operation 91 'getelementptr' 'sorted_copy2_value_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %sorted_0_load, i32* %sorted_copy2_value_V_1, align 8" [./hls-src/huffman_encoding.cpp:43]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str32, i32 %tmp)" [./hls-src/huffman_encoding.cpp:48]   --->   Operation 93 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_encoding.cpp:40]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @create_tree([256 x i32]* %sorted_copy1_value_V, [256 x i32]* %sorted_copy1_frequen, i32 %t_V_4_load_2, [255 x i31]* %parent_V, [255 x i32]* %left_V, [255 x i32]* %right_V)" [./hls-src/huffman_encoding.cpp:50]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (0.00ns)   --->   "call fastcc void @compute_bit_length([255 x i31]* %parent_V, [255 x i32]* %left_V, [255 x i32]* %right_V, i32 %t_V_4_load_2, [64 x i32]* %length_histogram_V)" [./hls-src/huffman_encoding.cpp:51]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @compute_bit_length([255 x i31]* %parent_V, [255 x i32]* %left_V, [255 x i32]* %right_V, i32 %t_V_4_load_2, [64 x i32]* %length_histogram_V)" [./hls-src/huffman_encoding.cpp:51]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 98 [2/2] (0.00ns)   --->   "call fastcc void @truncate_tree([64 x i32]* %length_histogram_V, [64 x i32]* %truncated_length_his, [64 x i32]* %truncated_length_his_1)" [./hls-src/huffman_encoding.cpp:67]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 1.76>
ST_12 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @truncate_tree([64 x i32]* %length_histogram_V, [64 x i32]* %truncated_length_his, [64 x i32]* %truncated_length_his_1)" [./hls-src/huffman_encoding.cpp:67]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 100 [1/1] (1.76ns)   --->   "br label %._crit_edge.i2" [./hls-src/huffman_canonize_tree.cpp:10->./hls-src/huffman_encoding.cpp:68]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 9> <Delay = 3.25>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i9 [ %i_5, %3 ], [ 0, %2 ]"   --->   Operation 101 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %i_0_i1, -256" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:68]   --->   Operation 102 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 103 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.82ns)   --->   "%i_5 = add i9 %i_0_i1, 1" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:68]   --->   Operation 104 'add' 'i_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader124.i.preheader, label %3" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:68]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str279) nounwind" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:68]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %i_0_i1 to i64" [./hls-src/huffman_canonize_tree.cpp:14->./hls-src/huffman_encoding.cpp:68]   --->   Operation 107 'zext' 'zext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%symbol_bits_V_addr = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %zext_ln14" [./hls-src/huffman_canonize_tree.cpp:14->./hls-src/huffman_encoding.cpp:68]   --->   Operation 108 'getelementptr' 'symbol_bits_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (3.25ns)   --->   "store i5 0, i5* %symbol_bits_V_addr, align 1" [./hls-src/huffman_canonize_tree.cpp:14->./hls-src/huffman_encoding.cpp:68]   --->   Operation 109 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "br label %._crit_edge.i2" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:68]   --->   Operation 110 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%length_V_1 = alloca i32"   --->   Operation 111 'alloca' 'length_V_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.76ns)   --->   "store i32 64, i32* %length_V_1" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 112 'store' <Predicate = (icmp_ln13)> <Delay = 1.76>
ST_13 : Operation 113 [1/1] (1.76ns)   --->   "br label %.preheader124.i" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 113 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 14 <SV = 10> <Delay = 4.24>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p_066_0_i = phi i32 [ %count_V_1, %process_symbols_end ], [ 0, %.preheader124.i.preheader ]"   --->   Operation 114 'phi' 'p_066_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %k, %process_symbols_end ], [ 0, %.preheader124.i.preheader ]"   --->   Operation 115 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%t_V_4_load_3 = load i32* %t_V_4" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 116 'load' 't_V_4_load_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp eq i32 %i_op_assign, %t_V_4_load_3" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 117 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (2.55ns)   --->   "%k = add nsw i32 %i_op_assign, 1" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 118 'add' 'k' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %canonize_tree.exit, label %process_symbols_begin" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str380) nounwind" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str380)" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 121 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 64, i32 64, i32 64, [1 x i8]* @p_str481) nounwind" [./hls-src/huffman_canonize_tree.cpp:42->./hls-src/huffman_encoding.cpp:68]   --->   Operation 122 'speclooptripcount' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp eq i32 %p_066_0_i, 0" [./hls-src/huffman_canonize_tree.cpp:42->./hls-src/huffman_encoding.cpp:68]   --->   Operation 123 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln41)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (1.76ns)   --->   "br i1 %icmp_ln879, label %hls_label_0.preheader, label %process_symbols_end" [./hls-src/huffman_canonize_tree.cpp:42->./hls-src/huffman_encoding.cpp:68]   --->   Operation 124 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "br label %hls_label_0" [./hls-src/huffman_canonize_tree.cpp:46->./hls-src/huffman_encoding.cpp:68]   --->   Operation 125 'br' <Predicate = (!icmp_ln41 & icmp_ln879)> <Delay = 0.00>
ST_14 : Operation 126 [2/2] (0.00ns)   --->   "call fastcc void @create_codeword([256 x i5]* %symbol_bits_V, [64 x i32]* %truncated_length_his_1, [256 x i32]* %encoding_V)" [./hls-src/huffman_encoding.cpp:69]   --->   Operation 126 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %num_nonzero_symbols, i32 %t_V_4_load_3)" [./hls-src/huffman_encoding.cpp:71]   --->   Operation 127 'write' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 5.80>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%t_V = load i32* %length_V_1" [./hls-src/huffman_canonize_tree.cpp:46->./hls-src/huffman_encoding.cpp:68]   --->   Operation 128 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (2.55ns)   --->   "%length_V = add i32 %t_V, -1" [./hls-src/huffman_canonize_tree.cpp:46->./hls-src/huffman_encoding.cpp:68]   --->   Operation 129 'add' 'length_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i32 %length_V to i64" [./hls-src/huffman_canonize_tree.cpp:48->./hls-src/huffman_encoding.cpp:68]   --->   Operation 130 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%truncated_length_his_2 = getelementptr [64 x i32]* %truncated_length_his, i64 0, i64 %zext_ln544_5" [./hls-src/huffman_canonize_tree.cpp:48->./hls-src/huffman_encoding.cpp:68]   --->   Operation 131 'getelementptr' 'truncated_length_his_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [2/2] (3.25ns)   --->   "%count_V = load i32* %truncated_length_his_2, align 4" [./hls-src/huffman_canonize_tree.cpp:48->./hls-src/huffman_encoding.cpp:68]   --->   Operation 132 'load' 'count_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>

State 16 <SV = 12> <Delay = 5.72>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str582)" [./hls-src/huffman_canonize_tree.cpp:44->./hls-src/huffman_encoding.cpp:68]   --->   Operation 133 'specregionbegin' 'tmp_4_i' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2, i32 1, [1 x i8]* @p_str481) nounwind" [./hls-src/huffman_canonize_tree.cpp:45->./hls-src/huffman_encoding.cpp:68]   --->   Operation 134 'speclooptripcount' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_16 : Operation 135 [1/2] (3.25ns)   --->   "%count_V = load i32* %truncated_length_his_2, align 4" [./hls-src/huffman_canonize_tree.cpp:48->./hls-src/huffman_encoding.cpp:68]   --->   Operation 135 'load' 'count_V' <Predicate = (icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str582, i32 %tmp_4_i)" [./hls-src/huffman_canonize_tree.cpp:49->./hls-src/huffman_encoding.cpp:68]   --->   Operation 136 'specregionend' 'empty_7' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln879_2 = icmp eq i32 %count_V, 0" [./hls-src/huffman_canonize_tree.cpp:50->./hls-src/huffman_encoding.cpp:68]   --->   Operation 137 'icmp' 'icmp_ln879_2' <Predicate = (icmp_ln879)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_2, label %hls_label_0.hls_label_0_crit_edge, label %process_symbols_end.loopexit" [./hls-src/huffman_canonize_tree.cpp:50->./hls-src/huffman_encoding.cpp:68]   --->   Operation 138 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (1.76ns)   --->   "store i32 %length_V, i32* %length_V_1" [./hls-src/huffman_canonize_tree.cpp:50->./hls-src/huffman_encoding.cpp:68]   --->   Operation 139 'store' <Predicate = (icmp_ln879 & icmp_ln879_2)> <Delay = 1.76>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "br label %hls_label_0" [./hls-src/huffman_canonize_tree.cpp:50->./hls-src/huffman_encoding.cpp:68]   --->   Operation 140 'br' <Predicate = (icmp_ln879 & icmp_ln879_2)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (1.76ns)   --->   "store i32 %length_V, i32* %length_V_1" [./hls-src/huffman_canonize_tree.cpp:46->./hls-src/huffman_encoding.cpp:68]   --->   Operation 141 'store' <Predicate = (icmp_ln879 & !icmp_ln879_2)> <Delay = 1.76>
ST_16 : Operation 142 [1/1] (1.76ns)   --->   "br label %process_symbols_end"   --->   Operation 142 'br' <Predicate = (icmp_ln879 & !icmp_ln879_2)> <Delay = 1.76>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %i_op_assign to i64" [./hls-src/huffman_canonize_tree.cpp:53->./hls-src/huffman_encoding.cpp:68]   --->   Operation 143 'zext' 'zext_ln53' <Predicate = (!icmp_ln879_2) | (!icmp_ln879)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%sorted_copy2_value_V_2 = getelementptr [256 x i32]* %sorted_copy2_value_V, i64 0, i64 %zext_ln53" [./hls-src/huffman_canonize_tree.cpp:53->./hls-src/huffman_encoding.cpp:68]   --->   Operation 144 'getelementptr' 'sorted_copy2_value_V_2' <Predicate = (!icmp_ln879_2) | (!icmp_ln879)> <Delay = 0.00>
ST_16 : Operation 145 [2/2] (3.25ns)   --->   "%val = load i32* %sorted_copy2_value_V_2, align 4" [./hls-src/huffman_canonize_tree.cpp:53->./hls-src/huffman_encoding.cpp:68]   --->   Operation 145 'load' 'val' <Predicate = (!icmp_ln879_2) | (!icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>

State 17 <SV = 13> <Delay = 6.50>
ST_17 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node count_V_1)   --->   "%t_V_3 = phi i32 [ %p_066_0_i, %process_symbols_begin ], [ %count_V, %process_symbols_end.loopexit ]"   --->   Operation 146 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%length_V_1_load = load i32* %length_V_1" [./hls-src/huffman_canonize_tree.cpp:54->./hls-src/huffman_encoding.cpp:68]   --->   Operation 147 'load' 'length_V_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/2] (3.25ns)   --->   "%val = load i32* %sorted_copy2_value_V_2, align 4" [./hls-src/huffman_canonize_tree.cpp:53->./hls-src/huffman_encoding.cpp:68]   --->   Operation 148 'load' 'val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i32 %val to i64" [./hls-src/huffman_canonize_tree.cpp:54->./hls-src/huffman_encoding.cpp:68]   --->   Operation 149 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %length_V_1_load to i5" [./hls-src/huffman_canonize_tree.cpp:54->./hls-src/huffman_encoding.cpp:68]   --->   Operation 150 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%symbol_bits_V_addr_1 = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %sext_ln54" [./hls-src/huffman_canonize_tree.cpp:54->./hls-src/huffman_encoding.cpp:68]   --->   Operation 151 'getelementptr' 'symbol_bits_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (3.25ns)   --->   "store i5 %trunc_ln209, i5* %symbol_bits_V_addr_1, align 1" [./hls-src/huffman_canonize_tree.cpp:54->./hls-src/huffman_encoding.cpp:68]   --->   Operation 152 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 256> <RAM>
ST_17 : Operation 153 [1/1] (2.55ns) (out node of the LUT)   --->   "%count_V_1 = add i32 -1, %t_V_3" [./hls-src/huffman_canonize_tree.cpp:55->./hls-src/huffman_encoding.cpp:68]   --->   Operation 153 'add' 'count_V_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str380, i32 %tmp_i)" [./hls-src/huffman_canonize_tree.cpp:56->./hls-src/huffman_encoding.cpp:68]   --->   Operation 154 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader124.i" [./hls-src/huffman_canonize_tree.cpp:41->./hls-src/huffman_encoding.cpp:68]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 11> <Delay = 0.00>
ST_18 : Operation 156 [1/2] (0.00ns)   --->   "call fastcc void @create_codeword([256 x i5]* %symbol_bits_V, [64 x i32]* %truncated_length_his_1, [256 x i32]* %encoding_V)" [./hls-src/huffman_encoding.cpp:69]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_encoding.cpp:72]   --->   Operation 157 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ symbol_histogram_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ symbol_histogram_frequency_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ encoding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ num_nonzero_symbols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_V_4                  (alloca           ) [ 0111111111111111110]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000]
filtered_value_V       (alloca           ) [ 0011110000000000000]
filtered_frequency_V   (alloca           ) [ 0011110000000000000]
sorted_0               (alloca           ) [ 0011111100000000000]
sorted_1               (alloca           ) [ 0011111100000000000]
sorted_copy1_value_V   (alloca           ) [ 0011111110000000000]
sorted_copy1_frequen   (alloca           ) [ 0011111110000000000]
sorted_copy2_value_V   (alloca           ) [ 0011111111111111110]
parent_V               (alloca           ) [ 0011111111100000000]
left_V                 (alloca           ) [ 0011111111100000000]
right_V                (alloca           ) [ 0011111111100000000]
length_histogram_V     (alloca           ) [ 0011111111111000000]
truncated_length_his   (alloca           ) [ 0011111111111111110]
truncated_length_his_1 (alloca           ) [ 0011111111111111111]
symbol_bits_V          (alloca           ) [ 0011111111111111111]
store_ln10             (store            ) [ 0000000000000000000]
br_ln10                (br               ) [ 0111100000000000000]
i_0_i                  (phi              ) [ 0010000000000000000]
icmp_ln10              (icmp             ) [ 0011100000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000]
i_4                    (add              ) [ 0111100000000000000]
br_ln10                (br               ) [ 0000000000000000000]
zext_ln12              (zext             ) [ 0001000000000000000]
symbol_histogram_fre   (getelementptr    ) [ 0001000000000000000]
t_V_4_load_1           (load             ) [ 0000010000000000000]
specloopname_ln10      (specloopname     ) [ 0000000000000000000]
symbol_histogram_fre_1 (load             ) [ 0000100000000000000]
icmp_ln883             (icmp             ) [ 0011100000000000000]
br_ln12                (br               ) [ 0000000000000000000]
symbol_histogram_val   (getelementptr    ) [ 0000100000000000000]
t_V_4_load             (load             ) [ 0000000000000000000]
zext_ln544             (zext             ) [ 0000000000000000000]
filtered_frequency_V_1 (getelementptr    ) [ 0000000000000000000]
store_ln13             (store            ) [ 0000000000000000000]
symbol_histogram_val_1 (load             ) [ 0000000000000000000]
filtered_value_V_add   (getelementptr    ) [ 0000000000000000000]
store_ln14             (store            ) [ 0000000000000000000]
j_V                    (add              ) [ 0000000000000000000]
store_ln16             (store            ) [ 0000000000000000000]
br_ln16                (br               ) [ 0000000000000000000]
br_ln0                 (br               ) [ 0111100000000000000]
call_ln32              (call             ) [ 0000000000000000000]
br_ln40                (br               ) [ 0000011100000000000]
i_0                    (phi              ) [ 0000001000000000000]
t_V_4_load_2           (load             ) [ 0000000011100000000]
zext_ln40              (zext             ) [ 0000000000000000000]
icmp_ln40              (icmp             ) [ 0000001100000000000]
i                      (add              ) [ 0000011100000000000]
br_ln40                (br               ) [ 0000000000000000000]
zext_ln41              (zext             ) [ 0000000100000000000]
sorted_0_addr          (getelementptr    ) [ 0000000100000000000]
sorted_1_addr          (getelementptr    ) [ 0000000100000000000]
specloopname_ln40      (specloopname     ) [ 0000000000000000000]
tmp                    (specregionbegin  ) [ 0000000000000000000]
speclooptripcount_ln41 (speclooptripcount) [ 0000000000000000000]
sorted_0_load          (load             ) [ 0000000000000000000]
sorted_copy1_value_V_1 (getelementptr    ) [ 0000000000000000000]
store_ln41             (store            ) [ 0000000000000000000]
previous_frequency     (load             ) [ 0000000000000000000]
sorted_copy1_frequen_1 (getelementptr    ) [ 0000000000000000000]
store_ln42             (store            ) [ 0000000000000000000]
sorted_copy2_value_V_1 (getelementptr    ) [ 0000000000000000000]
store_ln43             (store            ) [ 0000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000]
br_ln40                (br               ) [ 0000011100000000000]
call_ln50              (call             ) [ 0000000000000000000]
call_ln51              (call             ) [ 0000000000000000000]
call_ln67              (call             ) [ 0000000000000000000]
br_ln10                (br               ) [ 0000000000001100000]
i_0_i1                 (phi              ) [ 0000000000000100000]
icmp_ln13              (icmp             ) [ 0000000000000100000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000]
i_5                    (add              ) [ 0000000000001100000]
br_ln13                (br               ) [ 0000000000000000000]
specloopname_ln13      (specloopname     ) [ 0000000000000000000]
zext_ln14              (zext             ) [ 0000000000000000000]
symbol_bits_V_addr     (getelementptr    ) [ 0000000000000000000]
store_ln14             (store            ) [ 0000000000000000000]
br_ln13                (br               ) [ 0000000000001100000]
length_V_1             (alloca           ) [ 0000000000000111110]
store_ln41             (store            ) [ 0000000000000000000]
br_ln41                (br               ) [ 0000000000000111110]
p_066_0_i              (phi              ) [ 0000000000000011110]
i_op_assign            (phi              ) [ 0000000000000011100]
t_V_4_load_3           (load             ) [ 0000000000000000000]
icmp_ln41              (icmp             ) [ 0000000000000011110]
k                      (add              ) [ 0000000000000111110]
br_ln41                (br               ) [ 0000000000000000000]
specloopname_ln41      (specloopname     ) [ 0000000000000000000]
tmp_i                  (specregionbegin  ) [ 0000000000000001110]
speclooptripcount_ln42 (speclooptripcount) [ 0000000000000000000]
icmp_ln879             (icmp             ) [ 0000000000000011110]
br_ln42                (br               ) [ 0000000000000011110]
br_ln46                (br               ) [ 0000000000000000000]
write_ln71             (write            ) [ 0000000000000000000]
t_V                    (load             ) [ 0000000000000000000]
length_V               (add              ) [ 0000000000000010110]
zext_ln544_5           (zext             ) [ 0000000000000000000]
truncated_length_his_2 (getelementptr    ) [ 0000000000000010110]
tmp_4_i                (specregionbegin  ) [ 0000000000000000000]
speclooptripcount_ln45 (speclooptripcount) [ 0000000000000000000]
count_V                (load             ) [ 0000000000000011110]
empty_7                (specregionend    ) [ 0000000000000000000]
icmp_ln879_2           (icmp             ) [ 0000000000000011110]
br_ln50                (br               ) [ 0000000000000000000]
store_ln50             (store            ) [ 0000000000000000000]
br_ln50                (br               ) [ 0000000000000000000]
store_ln46             (store            ) [ 0000000000000000000]
br_ln0                 (br               ) [ 0000000000000011110]
zext_ln53              (zext             ) [ 0000000000000000000]
sorted_copy2_value_V_2 (getelementptr    ) [ 0000000000000000010]
t_V_3                  (phi              ) [ 0000000000000000010]
length_V_1_load        (load             ) [ 0000000000000000000]
val                    (load             ) [ 0000000000000000000]
sext_ln54              (sext             ) [ 0000000000000000000]
trunc_ln209            (trunc            ) [ 0000000000000000000]
symbol_bits_V_addr_1   (getelementptr    ) [ 0000000000000000000]
store_ln54             (store            ) [ 0000000000000000000]
count_V_1              (add              ) [ 0000000000000111110]
empty_8                (specregionend    ) [ 0000000000000000000]
br_ln41                (br               ) [ 0000000000000111110]
call_ln69              (call             ) [ 0000000000000000000]
ret_ln72               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="symbol_histogram_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbol_histogram_value_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="symbol_histogram_frequency_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbol_histogram_frequency_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="encoding_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoding_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_nonzero_symbols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_nonzero_symbols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_encoding_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="create_tree"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_bit_length"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="truncate_tree"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str380"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str481"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="create_codeword"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str582"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="t_V_4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="filtered_value_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filtered_value_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="filtered_frequency_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filtered_frequency_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sorted_0_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sorted_1_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sorted_copy1_value_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_copy1_value_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sorted_copy1_frequen_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_copy1_frequen/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sorted_copy2_value_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_copy2_value_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="parent_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="parent_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="left_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="right_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="length_histogram_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="length_histogram_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="truncated_length_his_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="truncated_length_his/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="truncated_length_his_1_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="truncated_length_his_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="symbol_bits_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="symbol_bits_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="length_V_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="length_V_1/13 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln71_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/14 "/>
</bind>
</comp>

<comp id="149" class="1004" name="symbol_histogram_fre_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symbol_histogram_fre/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="symbol_histogram_fre_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="symbol_histogram_val_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="9" slack="1"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symbol_histogram_val/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="symbol_histogram_val_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="filtered_frequency_V_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtered_frequency_V_1/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln13_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="filtered_value_V_add_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtered_value_V_add/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln14_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sorted_0_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="31" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_0_addr/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sorted_0_load/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sorted_1_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="31" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_1_addr/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="previous_frequency/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sorted_copy1_value_V_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="31" slack="1"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_copy1_value_V_1/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln41_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sorted_copy1_frequen_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="31" slack="1"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_copy1_frequen_1/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln42_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sorted_copy2_value_V_1_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="31" slack="1"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_copy2_value_V_1/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln43/7 val/16 "/>
</bind>
</comp>

<comp id="263" class="1004" name="symbol_bits_V_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="9" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symbol_bits_V_addr/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/13 store_ln54/17 "/>
</bind>
</comp>

<comp id="276" class="1004" name="truncated_length_his_2_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="truncated_length_his_2/15 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_V/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sorted_copy2_value_V_2_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_copy2_value_V_2/16 "/>
</bind>
</comp>

<comp id="295" class="1004" name="symbol_bits_V_addr_1_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symbol_bits_V_addr_1/17 "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_0_i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_0_i_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="9" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="1"/>
<pin id="315" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_0_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="31" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_0_i1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_0_i1_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/13 "/>
</bind>
</comp>

<comp id="335" class="1005" name="p_066_0_i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_066_0_i (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_066_0_i_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_066_0_i/14 "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_op_assign_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_op_assign_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/14 "/>
</bind>
</comp>

<comp id="359" class="1005" name="t_V_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="t_V_3_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="3"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="32" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/17 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_create_tree_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="0" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="3" bw="32" slack="0"/>
<pin id="374" dir="0" index="4" bw="31" slack="2147483647"/>
<pin id="375" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="377" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_sort_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="3" bw="32" slack="0"/>
<pin id="384" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="386" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_truncate_tree_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/11 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_compute_bit_length_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="4" bw="32" slack="2"/>
<pin id="401" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="402" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_create_codeword_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="3" bw="32" slack="0"/>
<pin id="409" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/14 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_4_load_1/2 t_V_4_load/4 t_V_4_load_2/6 t_V_4_load_3/14 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/15 length_V_1_load/17 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="3"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/16 store_ln46/16 "/>
</bind>
</comp>

<comp id="425" class="1005" name="reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4_load_1 t_V_4_load_2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln10_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln10_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="i_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln12_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln883_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln544_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="j_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln16_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="3"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln40_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="31" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln40_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="i_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="31" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln41_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="31" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln13_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/13 "/>
</bind>
</comp>

<comp id="505" class="1004" name="i_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/13 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln14_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln41_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln41_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/14 "/>
</bind>
</comp>

<comp id="527" class="1004" name="k_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln879_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/14 "/>
</bind>
</comp>

<comp id="539" class="1004" name="length_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length_V/15 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln544_5_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/15 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln879_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/16 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln53_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="2"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/16 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln54_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/17 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln209_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/17 "/>
</bind>
</comp>

<comp id="571" class="1004" name="count_V_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_V_1/17 "/>
</bind>
</comp>

<comp id="577" class="1005" name="t_V_4_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t_V_4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="i_4_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="592" class="1005" name="zext_ln12_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="597" class="1005" name="symbol_histogram_fre_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="symbol_histogram_fre "/>
</bind>
</comp>

<comp id="602" class="1005" name="symbol_histogram_fre_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="symbol_histogram_fre_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln883_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln883 "/>
</bind>
</comp>

<comp id="611" class="1005" name="symbol_histogram_val_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="symbol_histogram_val "/>
</bind>
</comp>

<comp id="619" class="1005" name="i_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="31" slack="0"/>
<pin id="621" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="624" class="1005" name="zext_ln41_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="631" class="1005" name="sorted_0_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sorted_0_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="sorted_1_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sorted_1_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="i_5_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="9" slack="0"/>
<pin id="646" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="649" class="1005" name="length_V_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="length_V_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="k_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="664" class="1005" name="icmp_ln879_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="2"/>
<pin id="666" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="668" class="1005" name="length_V_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_V "/>
</bind>
</comp>

<comp id="673" class="1005" name="truncated_length_his_2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="1"/>
<pin id="675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="truncated_length_his_2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="count_V_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_V "/>
</bind>
</comp>

<comp id="686" class="1005" name="sorted_copy2_value_V_2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sorted_copy2_value_V_2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="count_V_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="169" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="206" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="218" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="206" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="295" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="305"><net_src comp="20" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="18" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="368"><net_src comp="335" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="403"><net_src comp="54" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="4" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="369" pin=3"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="428"><net_src comp="412" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="369" pin=3"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="395" pin=4"/></net>

<net id="436"><net_src comp="18" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="306" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="306" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="28" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="306" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="458"><net_src comp="156" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="18" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="412" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="470"><net_src comp="412" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="8" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="317" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="412" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="317" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="317" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="503"><net_src comp="328" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="22" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="328" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="28" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="328" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="520"><net_src comp="62" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="351" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="412" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="351" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="8" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="339" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="18" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="418" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="554"><net_src comp="282" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="18" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="347" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="564"><net_src comp="256" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="569"><net_src comp="418" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="575"><net_src comp="72" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="362" pin="4"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="78" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="590"><net_src comp="443" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="595"><net_src comp="449" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="600"><net_src comp="149" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="605"><net_src comp="156" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="610"><net_src comp="454" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="162" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="622"><net_src comp="487" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="627"><net_src comp="493" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="634"><net_src comp="200" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="639"><net_src comp="212" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="647"><net_src comp="505" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="652"><net_src comp="138" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="662"><net_src comp="527" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="667"><net_src comp="533" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="539" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="676"><net_src comp="276" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="681"><net_src comp="282" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="689"><net_src comp="288" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="694"><net_src comp="571" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="339" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encoding_V | {14 18 }
	Port: num_nonzero_symbols | {14 }
 - Input state : 
	Port: huffman_encoding : symbol_histogram_value_V | {3 4 }
	Port: huffman_encoding : symbol_histogram_frequency_V | {2 3 }
  - Chain level:
	State 1
		store_ln10 : 1
	State 2
		icmp_ln10 : 1
		i_4 : 1
		br_ln10 : 2
		zext_ln12 : 1
		symbol_histogram_fre : 2
		symbol_histogram_fre_1 : 3
		call_ln32 : 1
	State 3
		icmp_ln883 : 1
		br_ln12 : 2
		symbol_histogram_val_1 : 1
	State 4
		zext_ln544 : 1
		filtered_frequency_V_1 : 2
		store_ln13 : 3
		filtered_value_V_add : 2
		store_ln14 : 3
		j_V : 1
		store_ln16 : 2
	State 5
	State 6
		zext_ln40 : 1
		icmp_ln40 : 2
		i : 1
		br_ln40 : 3
		zext_ln41 : 1
		sorted_0_addr : 2
		sorted_0_load : 3
		sorted_1_addr : 2
		previous_frequency : 3
		call_ln50 : 1
	State 7
		store_ln41 : 1
		store_ln42 : 1
		store_ln43 : 1
		empty : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln13 : 1
		i_5 : 1
		br_ln13 : 2
		zext_ln14 : 1
		symbol_bits_V_addr : 2
		store_ln14 : 3
		store_ln41 : 1
	State 14
		icmp_ln41 : 1
		k : 1
		br_ln41 : 2
		icmp_ln879 : 1
		br_ln42 : 2
		write_ln71 : 1
	State 15
		length_V : 1
		zext_ln544_5 : 2
		truncated_length_his_2 : 3
		count_V : 4
	State 16
		empty_7 : 1
		icmp_ln879_2 : 1
		br_ln50 : 2
		sorted_copy2_value_V_2 : 1
		val : 2
	State 17
		sext_ln54 : 1
		trunc_ln209 : 1
		symbol_bits_V_addr_1 : 2
		store_ln54 : 3
		count_V_1 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |     grp_create_tree_fu_369    |    1    | 23.4087 |   721   |   630   |    0    |
|          |        grp_sort_fu_379        |    5    | 27.2212 |   688   |   712   |    0    |
|   call   |    grp_truncate_tree_fu_388   |    0    | 12.8194 |   371   |   509   |    0    |
|          | grp_compute_bit_length_fu_395 |    2    | 14.2893 |   344   |   314   |    0    |
|          |   grp_create_codeword_fu_404  |    0    | 12.6118 |   198   |   466   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           i_4_fu_443          |    0    |    0    |    0    |    15   |    0    |
|          |           j_V_fu_466          |    0    |    0    |    0    |    39   |    0    |
|          |            i_fu_487           |    0    |    0    |    0    |    38   |    0    |
|    add   |           i_5_fu_505          |    0    |    0    |    0    |    15   |    0    |
|          |            k_fu_527           |    0    |    0    |    0    |    39   |    0    |
|          |        length_V_fu_539        |    0    |    0    |    0    |    39   |    0    |
|          |        count_V_1_fu_571       |    0    |    0    |    0    |    39   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln10_fu_437       |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln883_fu_454       |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln40_fu_481       |    0    |    0    |    0    |    18   |    0    |
|   icmp   |        icmp_ln13_fu_499       |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln41_fu_521       |    0    |    0    |    0    |    18   |    0    |
|          |       icmp_ln879_fu_533       |    0    |    0    |    0    |    18   |    0    |
|          |      icmp_ln879_2_fu_550      |    0    |    0    |    0    |    18   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   write  |    write_ln71_write_fu_142    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        zext_ln12_fu_449       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_fu_460       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln40_fu_477       |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln41_fu_493       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln14_fu_511       |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_5_fu_545      |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln53_fu_556       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   sext   |        sext_ln54_fu_561       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   trunc  |       trunc_ln209_fu_566      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    8    | 90.3504 |   2322  |   2971  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
| filtered_frequency_V |    1   |    0   |    0   |    0   |
|   filtered_value_V   |    1   |    0   |    0   |    0   |
|        left_V        |    1   |    0   |    0   |    0   |
|  length_histogram_V  |    1   |    0   |    0   |    0   |
|       parent_V       |    1   |    0   |    0   |    0   |
|        right_V       |    1   |    0   |    0   |    0   |
|       sorted_0       |    1   |    0   |    0   |    0   |
|       sorted_1       |    1   |    0   |    0   |    0   |
| sorted_copy1_frequen |    1   |    0   |    0   |    0   |
| sorted_copy1_value_V |    1   |    0   |    0   |    0   |
| sorted_copy2_value_V |    1   |    0   |    0   |    0   |
|     symbol_bits_V    |    1   |    0   |    0   |    0   |
| truncated_length_his |    2   |    0   |    0   |    0   |
|truncated_length_his_1|    1   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |   15   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       count_V_1_reg_691      |   32   |
|        count_V_reg_678       |   32   |
|        i_0_i1_reg_324        |    9   |
|         i_0_i_reg_302        |    9   |
|          i_0_reg_313         |   31   |
|          i_4_reg_587         |    9   |
|          i_5_reg_644         |    9   |
|      i_op_assign_reg_347     |   32   |
|           i_reg_619          |   31   |
|      icmp_ln879_reg_664      |    1   |
|      icmp_ln883_reg_607      |    1   |
|           k_reg_659          |   32   |
|      length_V_1_reg_649      |   32   |
|       length_V_reg_668       |   32   |
|       p_066_0_i_reg_335      |   32   |
|            reg_425           |   32   |
|     sorted_0_addr_reg_631    |    8   |
|     sorted_1_addr_reg_636    |    8   |
|sorted_copy2_value_V_2_reg_686|    8   |
|symbol_histogram_fre_1_reg_602|   32   |
| symbol_histogram_fre_reg_597 |    8   |
| symbol_histogram_val_reg_611 |    8   |
|         t_V_3_reg_359        |   32   |
|         t_V_4_reg_577        |   32   |
|truncated_length_his_2_reg_673|    6   |
|       zext_ln12_reg_592      |   64   |
|       zext_ln41_reg_624      |   64   |
+------------------------------+--------+
|             Total            |   626  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_156   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_169   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_206   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_218   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_256   |  p0  |   3  |   8  |   24   ||    15   |
|    grp_access_fu_269   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_269   |  p1  |   2  |   5  |   10   ||    9    |
|    grp_access_fu_282   |  p0  |   2  |   6  |   12   ||    9    |
|    p_066_0_i_reg_335   |  p0  |   2  |  32  |   64   ||    9    |
|   i_op_assign_reg_347  |  p0  |   2  |  32  |   64   ||    9    |
| grp_create_tree_fu_369 |  p3  |   2  |  32  |   64   ||    9    |
|     grp_sort_fu_379    |  p3  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   382  || 21.2737 ||   114   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   90   |  2322  |  2971  |    0   |
|   Memory  |   15   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   21   |    -   |   114  |    -   |
|  Register |    -   |    -   |   626  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   23   |   111  |  2948  |  3085  |    0   |
+-----------+--------+--------+--------+--------+--------+
