static inline void F_1 ( unsigned int V_1 )\r\n{\r\nif ( V_1 & V_2 )\r\nF_2 ( L_1 ) ;\r\nif ( V_1 & V_3 )\r\nF_2 ( L_2 ) ;\r\nif ( V_1 & V_4 )\r\nF_2 ( L_3 ) ;\r\nif ( V_1 & V_5 )\r\nF_2 ( L_4 ) ;\r\nF_2 ( L_5 ) ;\r\n}\r\nstatic inline void F_3 ( unsigned int V_1 )\r\n{\r\nif ( V_1 & V_6 )\r\nF_2 ( L_6 ) ;\r\nif ( V_1 & V_7 )\r\nF_2 ( L_7 ) ;\r\nif ( V_1 & V_8 )\r\nF_2 ( L_8 ) ;\r\nF_2 ( L_5 ) ;\r\n}\r\nstatic inline void F_4 ( unsigned int V_1 )\r\n{\r\nswitch ( V_1 & V_9 ) {\r\ncase V_10 :\r\nF_2 ( L_9 ) ;\r\nbreak;\r\ncase V_11 :\r\nF_2 ( L_10 ) ;\r\nbreak;\r\ncase V_12 :\r\nF_2 ( L_11 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_2 ( L_12 ) ;\r\nbreak;\r\ncase V_14 :\r\nF_2 ( L_13 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( L_14 ) ;\r\nbreak;\r\n}\r\nif ( ! ( V_1 & V_15 ) )\r\nF_2 ( L_15 ) ;\r\nelse {\r\nif ( V_1 & V_16 )\r\nF_2 ( L_16 ) ;\r\nif ( V_1 & V_17 )\r\nF_2 ( L_17 ) ;\r\nif ( V_1 & V_18 )\r\nF_2 ( L_18 ) ;\r\nif ( V_1 & V_19 )\r\nF_2 ( L_19 ) ;\r\nif ( V_1 & V_20 )\r\nF_2 ( L_20 ) ;\r\nif ( V_1 & V_21 )\r\nF_2 ( L_8 ) ;\r\n}\r\nF_2 ( L_5 ) ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nT_1 V_22 , V_23 , V_24 ;\r\n#ifdef F_6\r\nT_2 V_25 ;\r\n#endif\r\nV_22 = F_7 ( F_8 ( V_26 ) ) ;\r\nif ( V_22 & ~ ( 1UL << 31 ) ) {\r\nV_23 = F_7 ( F_8 ( V_27 ) ) ;\r\n#ifdef F_6\r\nV_25 = F_9 ( F_8 ( V_28 ) ) ;\r\n#endif\r\nV_24 = F_7 ( F_8 ( V_29 ) ) ;\r\nF_2 ( L_21 , V_23 , V_24 ) ;\r\nF_2 ( L_22 ) ;\r\nF_2 ( L_23 ,\r\n( unsigned int ) ( F_10 ( V_22 ) & 0x3f ) ,\r\n( int ) ( F_10 ( V_22 ) >> 6 ) ,\r\n( int ) F_11 ( V_22 ) ,\r\n( int ) F_12 ( V_22 ) ) ;\r\n#ifdef F_6\r\nF_2 ( L_24 , V_25 ) ;\r\n#endif\r\n} else {\r\nF_2 ( L_25 ) ;\r\n}\r\n}\r\nT_3 void F_13 ( void )\r\n{\r\nT_1 V_30 , V_31 , V_32 , V_33 , V_34 , V_35 , V_36 ;\r\nunsigned long long V_37 ;\r\n#ifdef F_14\r\nF_15 ( V_38 , F_8 ( V_39 ) ) ;\r\nF_2 ( L_26 ) ;\r\n#endif\r\nF_2 ( L_27 ,\r\n( F_16 () >> 25 ) & 0x7 ) ;\r\n__asm__ __volatile__ (\r\n" .set push\n\t"\r\n" .set mips64\n\t"\r\n" .set noat\n\t"\r\n" mfc0 %0, $26\n\t"\r\n" mfc0 %1, $27\n\t"\r\n" mfc0 %2, $27, 1\n\t"\r\n" dmfc0 $1, $27, 3\n\t"\r\n" dsrl32 %3, $1, 0 \n\t"\r\n" sll %4, $1, 0 \n\t"\r\n" mfc0 %5, $30\n\t"\r\n" .set pop"\r\n: "=r" (errctl), "=r" (cerr_i), "=r" (cerr_d),\r\n"=r" (dpahi), "=r" (dpalo), "=r" (eepc));\r\nV_37 = ( ( ( T_2 ) V_34 ) << 32 ) | V_33 ;\r\nF_2 ( L_28 , V_35 ) ;\r\nF_2 ( L_29 , V_30 ) ;\r\nF_1 ( V_30 ) ;\r\nif ( V_30 & V_4 ) {\r\nF_2 ( L_30 , V_31 ) ;\r\nF_3 ( V_31 ) ;\r\nif ( F_17 ( V_31 ) ) {\r\nif ( ( ( V_35 & V_40 ) != ( V_31 & V_40 ) ) &&\r\n( ( V_35 & V_40 ) != ( ( V_31 & V_40 ) - 4 ) ) )\r\nF_2 ( L_31 ) ;\r\nelse {\r\nV_36 = F_18 ( V_31 & V_40 ,\r\n( V_31 & V_41 ) != 0 ) ;\r\nif ( ! ( V_36 & V_31 ) )\r\nF_2 ( L_32 ) ;\r\n}\r\n}\r\n}\r\nif ( V_30 & V_3 ) {\r\nF_2 ( L_33 , V_32 ) ;\r\nF_4 ( V_32 ) ;\r\nif ( F_19 ( V_32 ) ) {\r\nF_2 ( L_34 , V_37 ) ;\r\nif ( ! F_20 ( V_32 ) ) {\r\nV_36 = F_21 ( V_37 & V_40 ,\r\n( V_32 & V_42 ) != 0 ) ;\r\nif ( ! ( V_36 & V_32 ) )\r\nF_2 ( L_35 ) ;\r\n} else {\r\nif ( ( V_37 & V_40 ) != ( V_32 & V_40 ) )\r\nF_2 ( L_36 ) ;\r\nelse {\r\nV_36 = F_21 ( V_32 & V_40 ,\r\n( V_32 & V_42 ) != 0 ) ;\r\nif ( ! ( V_36 & V_32 ) )\r\nF_2 ( L_37 ) ;\r\n}\r\n}\r\n}\r\n}\r\nF_5 () ;\r\n#ifdef F_22\r\nwhile ( 1 )\r\n;\r\n#else\r\nF_23 ( L_38 ) ;\r\n#endif\r\n}\r\nstatic char F_24 ( T_2 V_43 , int V_44 , int V_45 )\r\n{\r\nchar V_46 = 0 ;\r\nint V_47 ;\r\nV_43 >>= V_45 ;\r\nfor ( V_47 = V_44 - V_45 ; V_47 >= 0 ; V_47 -- ) {\r\nif ( V_43 & 0x1 )\r\nV_46 = ! V_46 ;\r\nV_43 >>= 1 ;\r\n}\r\nreturn V_46 ;\r\n}\r\nstatic unsigned char F_25 ( T_1 V_48 )\r\n{\r\nint V_47 , V_49 ;\r\nchar V_46 = 0 ;\r\nfor ( V_49 = 0 ; V_49 < 4 ; V_49 ++ ) {\r\nchar V_50 = 0 ;\r\nfor ( V_47 = 0 ; V_47 < 8 ; V_47 ++ ) {\r\nif ( V_48 & 0x80000000 )\r\nV_50 = ! V_50 ;\r\nV_48 <<= 1 ;\r\n}\r\nV_46 <<= 1 ;\r\nV_46 |= V_50 ;\r\n}\r\nreturn V_46 ;\r\n}\r\nstatic T_1 F_18 ( unsigned short V_51 , int V_52 )\r\n{\r\nunsigned short V_53 ;\r\nint V_54 ;\r\nT_1 V_55 , V_56 , V_57 ;\r\nunsigned long long V_58 , V_59 ;\r\nT_2 V_60 ;\r\nT_4 V_61 ;\r\nint V_36 = 0 ;\r\nF_2 ( L_39 , V_51 ) ;\r\nfor ( V_53 = 0 ; V_53 < 4 ; V_53 ++ ) {\r\n__asm__ __volatile__ (\r\n" .set push \n\t"\r\n" .set noreorder \n\t"\r\n" .set mips64 \n\t"\r\n" .set noat \n\t"\r\n" cache 4, 0(%3) \n\t"\r\n" mfc0 %0, $29 \n\t"\r\n" dmfc0 $1, $28 \n\t"\r\n" dsrl32 %1, $1, 0 \n\t"\r\n" sll %2, $1, 0 \n\t"\r\n" .set pop"\r\n: "=r" (taghi), "=r" (taglohi), "=r" (taglolo)\r\n: "r" ((way << 13) | addr));\r\nV_58 = ( ( unsigned long long ) V_57 << 32 ) | V_56 ;\r\nif ( V_53 == 0 ) {\r\nV_61 = ( V_55 >> 14 ) & 0xff ;\r\nF_2 ( L_40 ,\r\n( ( V_51 >> 5 ) & 0x3 ) ,\r\n( ( V_51 >> 7 ) & 0x3f ) ,\r\n( V_61 & 0x3 ) ,\r\n( ( V_61 >> 2 ) & 0x3 ) ,\r\n( ( V_61 >> 4 ) & 0x3 ) ,\r\n( ( V_61 >> 6 ) & 0x3 ) ) ;\r\n}\r\nV_59 = ( V_58 & 0xC0000FFFFFFFE000ULL ) | V_51 ;\r\nif ( ( V_58 & ( 1 << 31 ) ) && ( ( ( V_58 >> 62 ) & 0x3 ) == 3 ) )\r\nV_59 |= 0x3FFFF00000000000ULL ;\r\nV_54 = ( ( V_55 >> 29 ) & 1 ) ;\r\nif ( V_54 ) {\r\nV_60 = V_58 & 0xfff3ff ;\r\nif ( ( ( V_58 >> 10 ) & 1 ) ^ F_24 ( V_60 , 23 , 0 ) ) {\r\nF_2 ( L_41 ) ;\r\nV_36 |= V_6 ;\r\n}\r\nif ( ( ( V_58 >> 11 ) & 1 ) ^ F_24 ( V_58 , 63 , 24 ) ) {\r\nF_2 ( L_42 ) ;\r\nV_36 |= V_6 ;\r\n}\r\n}\r\nif ( V_54 ^ ( ( V_55 >> 27 ) & 1 ) ) {\r\nF_2 ( L_43 ) ;\r\nV_36 |= V_6 ;\r\n}\r\nF_2 ( L_44 ,\r\nV_53 , V_59 , V_54 , V_55 , V_58 ) ;\r\nif ( V_52 ) {\r\nT_1 V_62 , V_63 , V_64 ;\r\nT_4 V_65 ;\r\nint V_66 ;\r\nfor ( V_66 = 0 ; V_66 < 4 ; V_66 ++ ) {\r\n__asm__ __volatile__ (\r\n" .set push\n\t"\r\n" .set noreorder\n\t"\r\n" .set mips64\n\t"\r\n" .set noat\n\t"\r\n" cache 6, 0(%3) \n\t"\r\n" mfc0 %0, $29, 1\n\t"\r\n" dmfc0 $1, $28, 1\n\t"\r\n" dsrl32 %1, $1, 0 \n\t"\r\n" sll %2, $1, 0 \n\t"\r\n" .set pop \n"\r\n: "=r" (datahi), "=r" (insta), "=r" (instb)\r\n: "r" ((way << 13) | addr | (offset << 3)));\r\nV_65 = ( V_62 >> 8 ) & 0xff ;\r\nif ( ( ( V_62 >> 16 ) & 1 ) != ( T_1 ) F_24 ( V_65 , 7 , 0 ) ) {\r\nF_2 ( L_45 ) ;\r\nV_36 |= V_7 ;\r\n}\r\nif ( ( ( V_62 >> 4 ) & 0xf ) ^ F_25 ( V_63 ) ) {\r\nF_2 ( L_46 ) ;\r\nV_36 |= V_7 ;\r\n}\r\nif ( ( V_62 & 0xf ) ^ F_25 ( V_64 ) ) {\r\nF_2 ( L_47 ) ;\r\nV_36 |= V_7 ;\r\n}\r\nF_2 ( L_48 , V_62 , V_63 , V_64 ) ;\r\n}\r\nF_2 ( L_5 ) ;\r\n}\r\n}\r\nreturn V_36 ;\r\n}\r\nstatic T_4 F_26 ( T_2 V_43 )\r\n{\r\nT_2 V_67 ;\r\nT_1 V_68 ;\r\nT_4 V_69 ;\r\nint V_47 ;\r\nV_69 = 0 ;\r\nfor ( V_47 = 7 ; V_47 >= 0 ; V_47 -- )\r\n{\r\nV_69 <<= 1 ;\r\nV_67 = V_43 & V_70 [ V_47 ] ;\r\nV_68 = ( T_1 ) ( V_67 >> 32 ) ;\r\nV_69 ^= ( V_46 [ V_68 >> 24 ] ^ V_46 [ ( V_68 >> 16 ) & 0xFF ]\r\n^ V_46 [ ( V_68 >> 8 ) & 0xFF ] ^ V_46 [ V_68 & 0xFF ] ) ;\r\nV_68 = ( T_1 ) ( V_67 & 0xFFFFFFFF ) ;\r\nV_69 ^= ( V_46 [ V_68 >> 24 ] ^ V_46 [ ( V_68 >> 16 ) & 0xFF ]\r\n^ V_46 [ ( V_68 >> 8 ) & 0xFF ] ^ V_46 [ V_68 & 0xFF ] ) ;\r\n}\r\nreturn V_69 ;\r\n}\r\nstatic char * F_27 ( unsigned char V_71 )\r\n{\r\nstruct V_72 * V_73 = V_74 ;\r\nwhile ( V_73 -> V_1 != 0xff ) {\r\nif ( V_73 -> V_1 == V_71 )\r\nbreak;\r\nV_73 ++ ;\r\n}\r\nreturn V_73 -> V_75 ;\r\n}\r\nstatic T_1 F_21 ( unsigned short V_51 , int V_52 )\r\n{\r\nint V_54 , V_53 ;\r\nunsigned char V_71 ;\r\nT_1 V_55 , V_56 , V_57 ;\r\nunsigned long long V_58 , V_76 ;\r\nT_4 V_77 , V_61 ;\r\nint V_36 = 0 ;\r\nF_2 ( L_49 , V_51 ) ;\r\nfor ( V_53 = 0 ; V_53 < 4 ; V_53 ++ ) {\r\n__asm__ __volatile__ (\r\n" .set push\n\t"\r\n" .set noreorder\n\t"\r\n" .set mips64\n\t"\r\n" .set noat\n\t"\r\n" cache 5, 0(%3)\n\t"\r\n" mfc0 %0, $29, 2\n\t"\r\n" dmfc0 $1, $28, 2\n\t"\r\n" dsrl32 %1, $1, 0\n\t"\r\n" sll %2, $1, 0\n\t"\r\n" .set pop"\r\n: "=r" (taghi), "=r" (taglohi), "=r" (taglolo)\r\n: "r" ((way << 13) | addr));\r\nV_58 = ( ( unsigned long long ) V_57 << 32 ) | V_56 ;\r\nV_76 = ( V_58 & 0xFFFFFFE000ULL ) | V_51 ;\r\nif ( V_53 == 0 ) {\r\nV_61 = ( V_55 >> 14 ) & 0xff ;\r\nF_2 ( L_40 ,\r\n( ( V_51 >> 11 ) & 0x2 ) | ( ( V_51 >> 5 ) & 1 ) ,\r\n( ( V_51 >> 6 ) & 0x3f ) ,\r\n( V_61 & 0x3 ) ,\r\n( ( V_61 >> 2 ) & 0x3 ) ,\r\n( ( V_61 >> 4 ) & 0x3 ) ,\r\n( ( V_61 >> 6 ) & 0x3 ) ) ;\r\n}\r\nV_71 = ( V_55 >> 25 ) & 0x1f ;\r\nV_54 = F_28 ( V_71 ) ;\r\nF_2 ( L_50 ,\r\nV_53 , V_76 , F_27 ( V_71 ) , V_71 , V_55 , V_58 ) ;\r\nif ( V_54 ) {\r\nif ( ( ( V_58 >> 11 ) & 1 ) ^ F_24 ( V_58 , 39 , 26 ) ) {\r\nF_2 ( L_51 ) ;\r\nV_36 |= V_18 ;\r\n}\r\nif ( ( ( V_58 >> 10 ) & 1 ) ^ F_24 ( V_58 , 25 , 13 ) ) {\r\nF_2 ( L_52 ) ;\r\nV_36 |= V_18 ;\r\n}\r\n} else {\r\nV_36 |= V_17 ;\r\n}\r\nif ( V_52 ) {\r\nT_1 V_78 , V_79 , V_62 ;\r\nunsigned long long V_80 ;\r\nint V_66 ;\r\nchar V_81 = 0 ;\r\nfor ( V_66 = 0 ; V_66 < 4 ; V_66 ++ ) {\r\n__asm__ __volatile__ (\r\n" .set push\n\t"\r\n" .set noreorder\n\t"\r\n" .set mips64\n\t"\r\n" .set noat\n\t"\r\n" cache 7, 0(%3)\n\t"\r\n" mfc0 %0, $29, 3\n\t"\r\n" dmfc0 $1, $28, 3\n\t"\r\n" dsrl32 %1, $1, 0 \n\t"\r\n" sll %2, $1, 0 \n\t"\r\n" .set pop"\r\n: "=r" (datahi), "=r" (datalohi), "=r" (datalolo)\r\n: "r" ((way << 13) | addr | (offset << 3)));\r\nV_80 = ( ( unsigned long long ) V_78 << 32 ) | V_79 ;\r\nV_77 = F_26 ( V_80 ) ;\r\nif ( V_77 != V_62 ) {\r\nint V_82 ;\r\nV_81 |= 1 << ( 3 - V_66 ) ;\r\nV_77 ^= V_62 ;\r\nV_82 = F_29 ( V_77 ) ;\r\nV_36 |= ( V_82 == 1 ) ? V_19 : V_20 ;\r\n}\r\nF_2 ( L_53 , V_62 , V_80 ) ;\r\n}\r\nF_2 ( L_5 ) ;\r\nif ( V_81 )\r\nF_2 ( L_54 ,\r\n! ! ( V_81 & 8 ) , ! ! ( V_81 & 4 ) ,\r\n! ! ( V_81 & 2 ) , ! ! ( V_81 & 1 ) ) ;\r\n}\r\n}\r\nreturn V_36 ;\r\n}
