<stg><name>fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv19"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvars_iv25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv25"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i5 0, i5 %indvars_iv25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i5 0, i5 %indvars_iv19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body7:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body7:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body7:2 %exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body7:3 %indvar_flatten_next = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7:4 %br_ln0 = br i1 %exitcond_flatten, void %for.inc27, void %for.body38.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc27:0 %indvars_iv19_load = load i5 %indvars_iv19

]]></Node>
<StgValue><ssdm name="indvars_iv19_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc27:1 %indvars_iv25_load = load i5 %indvars_iv25

]]></Node>
<StgValue><ssdm name="indvars_iv25_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:4 %exitcond24441 = icmp_eq  i5 %indvars_iv19_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond24441"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc27:5 %indvars_iv19_mid2 = select i1 %exitcond24441, i5 0, i5 %indvars_iv19_load

]]></Node>
<StgValue><ssdm name="indvars_iv19_mid2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:6 %indvars_iv_next26_dup39 = add i5 %indvars_iv25_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next26_dup39"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc27:7 %indvars_iv25_cast2_mid2_v = select i1 %exitcond24441, i5 %indvars_iv_next26_dup39, i5 %indvars_iv25_load

]]></Node>
<StgValue><ssdm name="indvars_iv25_cast2_mid2_v"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="5">
<![CDATA[
for.inc27:8 %indvars_iv25_cast2_mid2 = zext i5 %indvars_iv25_cast2_mid2_v

]]></Node>
<StgValue><ssdm name="indvars_iv25_cast2_mid2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="5">
<![CDATA[
for.inc27:9 %empty_15 = trunc i5 %indvars_iv25_cast2_mid2_v

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc27:10 %p_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_15, i4 0

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="4">
<![CDATA[
for.inc27:11 %indvars_iv25_cast1_cast_mid2 = zext i4 %empty_15

]]></Node>
<StgValue><ssdm name="indvars_iv25_cast1_cast_mid2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="5">
<![CDATA[
for.inc27:13 %indvars_iv19_cast3 = zext i5 %indvars_iv19_mid2

]]></Node>
<StgValue><ssdm name="indvars_iv19_cast3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:15 %empty_16 = mul i8 %indvars_iv19_cast3, i8 %indvars_iv25_cast2_mid2

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:22 %empty_18 = add i8 %indvars_iv19_cast3, i8 %p_mid2

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="5">
<![CDATA[
for.inc27:25 %empty_19 = trunc i5 %indvars_iv19_mid2

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="4">
<![CDATA[
for.inc27:26 %indvars_iv19_cast4_cast = zext i4 %empty_19

]]></Node>
<StgValue><ssdm name="indvars_iv19_cast4_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:27 %empty_20 = add i5 %indvars_iv19_cast4_cast, i5 %indvars_iv25_cast1_cast_mid2

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:43 %indvars_iv_next20 = add i5 %indvars_iv19_mid2, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next20"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27:44 %store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27:45 %store_ln0 = store i5 %indvars_iv25_cast2_mid2_v, i5 %indvars_iv25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27:46 %store_ln0 = store i5 %indvars_iv_next20, i5 %indvars_iv19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="55" st_id="3" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="67" st_id="6" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="71" st_id="7" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="75" st_id="8" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="79" st_id="9" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:28 %rem11_urem = urem i5 %empty_20, i5 13

]]></Node>
<StgValue><ssdm name="rem11_urem"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4">
<![CDATA[
for.inc27:29 %empty_21 = trunc i4 %rem11_urem

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc27:30 %cmp12 = icmp_eq  i4 %empty_21, i4 0

]]></Node>
<StgValue><ssdm name="cmp12"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:31 %rem15_urem = urem i5 %empty_20, i5 7

]]></Node>
<StgValue><ssdm name="rem15_urem"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3">
<![CDATA[
for.inc27:32 %empty_22 = trunc i3 %rem15_urem

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27:33 %cmp16 = icmp_eq  i3 %empty_22, i3 0

]]></Node>
<StgValue><ssdm name="cmp16"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27:34 %rem20_urem = urem i5 %empty_20, i5 11

]]></Node>
<StgValue><ssdm name="rem20_urem"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4">
<![CDATA[
for.inc27:35 %empty_23 = trunc i4 %rem20_urem

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc27:36 %cmp21 = icmp_eq  i4 %empty_23, i4 0

]]></Node>
<StgValue><ssdm name="cmp21"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="89" st_id="10" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="90" st_id="11" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
for.body38.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc27:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc27:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:16 %rem_urem = urem i8 %empty_16, i8 7

]]></Node>
<StgValue><ssdm name="rem_urem"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3">
<![CDATA[
for.inc27:17 %empty_17 = trunc i3 %rem_urem

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="3" op_2_bw="27">
<![CDATA[
for.inc27:18 %add = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i3.i27, i3 %empty_17, i27 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc27:19 %conv_s5_27fixp = add i30 %add, i30 134217728

]]></Node>
<StgValue><ssdm name="conv_s5_27fixp"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="23" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc27:20 %tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i30.i32.i32, i30 %conv_s5_27fixp, i32 7, i32 29

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="23">
<![CDATA[
for.inc27:21 %p_cast15 = zext i23 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
for.inc27:23 %p_cast5 = zext i8 %empty_18

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27:24 %path_s12_20fixp_addr = getelementptr i32 %path_s12_20fixp, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="path_s12_20fixp_addr"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc27:37 %tmp = or i1 %cmp16, i1 %cmp21

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc27:38 %or_cond7 = or i1 %tmp, i1 %cmp12

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.inc27:39 %p_s = select i1 %or_cond7, i26 40894464, i26 %p_cast15

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="26">
<![CDATA[
for.inc27:40 %p_cast_cast_cast = sext i26 %p_s

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="30">
<![CDATA[
for.inc27:41 %p_cast_cast_cast_cast = zext i30 %p_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc27:42 %store_ln0 = store i32 %p_cast_cast_cast_cast, i8 %path_s12_20fixp_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc27:47 %br_ln0 = br void %for.body7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
