Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
G. Balakrishnan and T. W. Reps. 2004. Analyzing memory accesses in x86 executables. In Compiler Construction (CC). Lecture Notes in Computer Science, vol. 2985, Springer, pp. 5--23.
C. Berg. 2006. PLRU cache domino effects. In Proceedings of the International Workshop on Worst-Case Execution Time (WCET) Analysis.
S. Chattopadhyay, L. K. Chong, A. Roychoudhury, T. Kelter, P. Marwedel, and H. Falk. 2011. Chronos for multi-cores: A WCET analysis tool for multi-cores. http://www.comp.nus.edu.sg/∼rpembed/chronos/publication/chronos-multi-core.pdf.
Sudipta Chattopadhyay , Abhik Roychoudhury, Unified Cache Modeling for WCET Analysis and Layout Optimizations, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.47-56, December 01-04, 2009[doi>10.1109/RTSS.2009.20]
Sudipta Chattopadhyay , Abhik Roychoudhury, Scalable and Precise Refinement of Cache Timing Analysis via Model Checking, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium, p.193-203, November 29-December 02, 2011[doi>10.1109/RTSS.2011.25]
Sudipta Chattopadhyay , Abhik Roychoudhury , Tulika Mitra, Modeling shared cache and bus in multi-cores for timing analysis, Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, June 28-29, 2010, St. Goar, Germany[doi>10.1145/1811212.1811220]
Kees Goossens , Andreas Hansson, The aethereal network on chip after ten years: goals, evolution, lessons, and future, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837353]
Daniel Grund , Jan Reineke, Abstract Interpretation of FIFO Replacement, Proceedings of the 16th International Symposium on Static Analysis, August 09-11, 2009, Los Angeles, CA[doi>10.1007/978-3-642-03237-0_10]
Daniel Grund , Jan Reineke, Precise and Efficient FIFO-Replacement Analysis Based on Static Phase Detection, Proceedings of the 2010 22nd Euromicro Conference on Real-Time Systems, p.155-164, July 06-09, 2010[doi>10.1109/ECRTS.2010.8]
D. Grund and J. Reineke. 2010b. Toward precise PLRU cache analysis. In Proceedings of the International Workshop on Worst-Case Execution Time (WCET) Analysis.
Daniel Grund , Jan Reineke , Gernot Gebhard, Branch target buffers: WCET analysis framework and timing predictability, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.6, p.625-637, June, 2011[doi>10.1016/j.sysarc.2010.05.013]
J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. 2010. The Mälardalen WCET benchmarks -- Past, present and future. In Proceedings of the International Workshop on Worst-Case Execution Time (WCET) Analysis. http://www.mrtc.mdh.se/projects/wcet/benchmarks.html.
Damien Hardy , Thomas Piquet , Isabelle Puaut, Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.68-77, December 01-04, 2009[doi>10.1109/RTSS.2009.34]
Damien Hardy , Isabelle Puaut, WCET analysis of instruction cache hierarchies, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.7, p.677-694, August, 2011[doi>10.1016/j.sysarc.2010.08.007]
Bach Khoa Huynh , Lei Ju , Abhik Roychoudhury, Scope-Aware Data Cache Analysis for WCET Estimation, Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.203-212, April 11-14, 2011[doi>10.1109/RTAS.2011.27]
Timon Kelter , Heiko Falk , Peter Marwedel , Sudipta Chattopadhyay , Abhik Roychoudhury, Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds, Proceedings of the 2011 23rd Euromicro Conference on Real-Time Systems, p.3-12, July 05-08, 2011[doi>10.1109/ECRTS.2011.9]
Xianfeng Li , Yun Liang , Tulika Mitra , Abhik Roychoudhury, Chronos: A timing analyzer for embedded software, Science of Computer Programming, v.69 n.1-3, p.56-67, December, 2007[doi>10.1016/j.scico.2007.01.014]
Xianfeng Li , Tulika Mitra , Abhik Roychoudhury, Modeling control speculation for timing analysis, Real-Time Systems, v.29 n.1, p.27-58, January 2005[doi>10.1023/B:TIME.0000048933.15922.f9]
Xianfeng Li , Abhik Roychoudhury , Tulika Mitra, Modeling out-of-order processors for WCET analysis, Real-Time Systems, v.34 n.3, p.195-227, November  2006[doi>10.1007/s11241-006-9205-5]
Yan Li , Vivy Suhendra , Yun Liang , Tulika Mitra , Abhik Roychoudhury, Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.57-67, December 01-04, 2009[doi>10.1109/RTSS.2009.32]
Yau-Tsun Steven Li , Sharad Malik , Andrew Wolfe, Performance estimation of embedded software with instruction cache modeling, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.3, p.257-279, July 1999[doi>10.1145/315773.315778]
Thomas Lundqvist , Per Stenström, Timing Anomalies in Dynamically Scheduled Microprocessors, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.12, December 01-03, 1999
Mingsong Lv , Wang Yi , Nan Guan , Ge Yu, Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software, Proceedings of the 2010 31st IEEE Real-Time Systems Symposium, p.339-349, November 30-December 03, 2010[doi>10.1109/RTSS.2010.30]
C. Maiza and C. Rochange. 2011. A framework for the timing analysis of dynamic branch predictors. In Proceedings of the 19<sup>th</sup> International Conference on Real-Time and Network Systems (RTNS 2011). 65--74.
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555764]
Rodolfo Pellizzoni , Emiliano Betti , Stanley Bak , Gang Yao , John Criswell , Marco Caccamo , Russell Kegley, A Predictable Execution Model for COTS-Based Embedded Systems, Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.269-279, April 11-14, 2011[doi>10.1109/RTAS.2011.33]
Jan Reineke , Daniel Grund , Christoph Berg , Reinhard Wilhelm, Timing predictability of cache replacement policies, Real-Time Systems, v.37 n.2, p.99-122, November  2007[doi>10.1007/s11241-007-9032-3]
Christine Rochange , Pascal Sainrat, A Context-Parameterized Model for Static Analysis of Execution Times, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009[doi>10.1007/978-3-642-00904-4_12]
Jakob Rosen , Alexandru Andrei , Petru Eles , Zebo Peng, Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.49-60, December 03-06, 2007[doi>10.1109/RTSS.2007.13]
Rathijit Sen , Y. N. Srikant, WCET estimation for executables in the presence of data caches, Proceedings of the 7th ACM & IEEE international conference on Embedded software, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289927.1289960]
Henrik Theiling , Christian Ferdinand , Reinhard Wilhelm, Fast and Precise WCET Prediction by Separated Cache andPath Analyses, Real-Time Systems, v.18 n.2/3, p.157-179, May 2000[doi>10.1023/A:1008141130870]
Reinhard Wilhelm , Daniel Grund , Jan Reineke , Marc Schlickling , Markus Pister , Christian Ferdinand, Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.966-978, July 2009[doi>10.1109/TCAD.2009.2013287]
Jun Yan , Wei Zhang, WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.80-89, April 22-24, 2008[doi>10.1109/RTAS.2008.6]
M. M. Zahran, K. Albayraktaroglu, and M. Franklin. 2007. Non-inclusion property in multi-level caches revisited. Int. J. Comput. Appl. 14, 2.
