Summary report for UART_APB_Interface
Sat Sep  6 16:17:46 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sat Sep  6 16:05:04 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; UART_APB_Interface                              ;
; Top-level Entity Name           ; UART_APB_Interface                              ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CEBA2F17A7                                     ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 126 / 9,430 ( 1 % )                             ;
; Total registers                 ; 199                                             ;
; Total pins                      ; 104 / 128 ( 81 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0 / 1,802,240 ( 0 % )                           ;
; Total RAM Blocks                ; 0 / 176 ( 0 % )                                 ;
; Total DSP Blocks                ; 0 / 25 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 4 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


