/*
 * Copyright (c) 2014 Samsung Electronics Co., Ltd. All rights reserved.
 *		http://www.samsung.com/
 *
 * Chip Abstraction Layer for System power down support
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __PMU_CAL_SYS_EXYNOS7420_H__
#define __PMU_CAL_SYS_EXYNOS7420_H__

#ifdef CONFIG_CAL_SYS_PWRDOWN
/* for OS */
#define PMU_BASE_ADDR			S5P_VA_PMU
#define PMU_LPI_ATLAS_BASE_ADDR		EXYNOS7420_VA_PMU_LPI_ATLAS
#else
/* firmware only */
#include "Types.h"
#define PMU_BASE_ADDR			0x105C0000
#define PMU_LPI_ATLAS_BASE_ADDR		0x11820000
enum sys_powerdown {
	SYS_AFTR,
	SYS_STOP,
	SYS_DSTOP,
	SYS_DSTOP_PSR,
	SYS_LPD,
	SYS_LPA,
	SYS_ALPA,
	SYS_SLEEP,
	NUM_SYS_POWERDOWN,
};

/* CAL 1.0 API */
void pmu_cal_sys_init(void);
void pmu_cal_sys_prepare(enum sys_powerdown mode);
void pmu_cal_sys_post(enum sys_powerdown mode);
void pmu_cal_sys_earlywake(enum sys_powerdown mode);
#endif

#define LPI_MASK_ATLAS_ASYNCBRIDGE				(PMU_LPI_ATLAS_BASE_ADDR + 0x0020)

#define OM_STAT							(PMU_BASE_ADDR + 0x00000000)
#define RTC_CLKO_SEL						(PMU_BASE_ADDR + 0x0000001C)
#define PMU_SYNC_CTRL						(PMU_BASE_ADDR + 0x00000020)
#define SFR_ACCESS_CONTROL_REG					(PMU_BASE_ADDR + 0x00000024)
#define ATLAS_INTR_SPREAD_ENABLE				(PMU_BASE_ADDR + 0x00000100)
#define ATLAS_INTR_SPREAD_USE_STANDBYWFI			(PMU_BASE_ADDR + 0x00000104)
#define ATLAS_INTR_SPREAD_BLOCKING_DURATION			(PMU_BASE_ADDR + 0x00000108)
#define APOLLO_INTR_SPREAD_ENABLE				(PMU_BASE_ADDR + 0x00000110)
#define APOLLO_INTR_SPREAD_USE_STANDBYWFI			(PMU_BASE_ADDR + 0x00000114)
#define APOLLO_INTR_SPREAD_BLOCKING_DURATION			(PMU_BASE_ADDR + 0x00000118)
#define UP_SCHEDULER						(PMU_BASE_ADDR + 0x00000120)
#define CENTRAL_SEQ_CONFIGURATION				(PMU_BASE_ADDR + 0x00000200)
#define CENTRAL_SEQ_STATUS					(PMU_BASE_ADDR + 0x00000204)
#define CENTRAL_SEQ_OPTION					(PMU_BASE_ADDR + 0x00000208)
#define CENTRAL_SEQ_DURATION0					(PMU_BASE_ADDR + 0x00000210)
#define CENTRAL_SEQ_DURATION1					(PMU_BASE_ADDR + 0x00000214)
#define CENTRAL_SEQ_DURATION2					(PMU_BASE_ADDR + 0x00000218)
#define CENTRAL_SEQ_DURATION3					(PMU_BASE_ADDR + 0x0000021C)
#define SEQ_TRANSITION0						(PMU_BASE_ADDR + 0x00000220)
#define SEQ_TRANSITION1						(PMU_BASE_ADDR + 0x00000224)
#define SEQ_TRANSITION2						(PMU_BASE_ADDR + 0x00000228)
#define SEQ_TRANSITION3						(PMU_BASE_ADDR + 0x0000022C)
#define SEQ_TRANSITION4						(PMU_BASE_ADDR + 0x00000230)
#define SEQ_TRANSITION5						(PMU_BASE_ADDR + 0x00000234)
#define SEQ_TRANSITION6						(PMU_BASE_ADDR + 0x00000238)
#define SEQ_TRANSITION7						(PMU_BASE_ADDR + 0x0000023C)
#define CENTRAL_SEQ_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00000240)
#define CENTRAL_SEQ_MIF_STATUS					(PMU_BASE_ADDR + 0x00000244)
#define CENTRAL_SEQ_MIF_OPTION					(PMU_BASE_ADDR + 0x00000248)
#define CENTRAL_SEQ_MIF_DURATION0				(PMU_BASE_ADDR + 0x00000250)
#define CENTRAL_SEQ_MIF_DURATION1				(PMU_BASE_ADDR + 0x00000254)
#define CENTRAL_SEQ_MIF_DURATION2				(PMU_BASE_ADDR + 0x00000258)
#define CENTRAL_SEQ_MIF_DURATION3				(PMU_BASE_ADDR + 0x0000025C)
#define SEQ_MIF_TRANSITION0					(PMU_BASE_ADDR + 0x00000260)
#define SEQ_MIF_TRANSITION1					(PMU_BASE_ADDR + 0x00000264)
#define SEQ_MIF_TRANSITION2					(PMU_BASE_ADDR + 0x00000268)
#define SEQ_MIF_TRANSITION3					(PMU_BASE_ADDR + 0x0000026C)
#define SEQ_MIF_TRANSITION4					(PMU_BASE_ADDR + 0x00000270)
#define SEQ_MIF_TRANSITION5					(PMU_BASE_ADDR + 0x00000274)
#define SEQ_MIF_TRANSITION6					(PMU_BASE_ADDR + 0x00000278)
#define SEQ_MIF_TRANSITION7					(PMU_BASE_ADDR + 0x0000027C)
#define SWRESET							(PMU_BASE_ADDR + 0x00000400)
#define RST_STAT						(PMU_BASE_ADDR + 0x00000404)
#define AUTOMATIC_DISABLE_WDT					(PMU_BASE_ADDR + 0x00000408)
#define MASK_WDT_RESET_REQUEST					(PMU_BASE_ADDR + 0x0000040C)
#define MASK_WRESET_REQUEST					(PMU_BASE_ADDR + 0x00000410)
#define CPU_RESET_DISABLE_FROM_WDTRESET				(PMU_BASE_ADDR + 0x00000414)
#define RESET_SEQUENCER_CONFIGURATION				(PMU_BASE_ADDR + 0x00000500)
#define RESET_SEQUENCER_STATUS					(PMU_BASE_ADDR + 0x00000504)
#define RESET_SEQUENCER_OPTION					(PMU_BASE_ADDR + 0x00000508)
#define RESET_SEQUENCER_DURATION0				(PMU_BASE_ADDR + 0x00000510)
#define RESET_SEQUENCER_DURATION1				(PMU_BASE_ADDR + 0x00000514)
#define RESET_SEQUENCER_DURATION2				(PMU_BASE_ADDR + 0x00000518)
#define RESET_SEQUENCER_DURATION3				(PMU_BASE_ADDR + 0x0000051C)
#define WAKEUP_STAT						(PMU_BASE_ADDR + 0x00000600)
#define WAKEUP_STAT2						(PMU_BASE_ADDR + 0x00000604)
#define WAKEUP_STAT3						(PMU_BASE_ADDR + 0x00000608)
#define EINT_WAKEUP_MASK					(PMU_BASE_ADDR + 0x0000060C)
#define WAKEUP_MASK						(PMU_BASE_ADDR + 0x00000610)
#define WAKEUP_MASK2						(PMU_BASE_ADDR + 0x00000614)
#define WAKEUP_MASK3						(PMU_BASE_ADDR + 0x00000618)
#define WAKEUP_INTERRUPT					(PMU_BASE_ADDR + 0x0000061C)
#define WAKEUP_STAT_MIF						(PMU_BASE_ADDR + 0x00000620)
#define EINT_WAKEUP_MASK_MIF					(PMU_BASE_ADDR + 0x00000624)
#define WAKEUP_MASK_MIF						(PMU_BASE_ADDR + 0x00000628)
#define CONWKUP_CTRL						(PMU_BASE_ADDR + 0x0000062C)
#define HDMI_PHY_CONTROL					(PMU_BASE_ADDR + 0x00000700)
#define USBDEV_PHY_CONTROL					(PMU_BASE_ADDR + 0x00000704)
#define MIPI_PHY_M4S4_CONTROL					(PMU_BASE_ADDR + 0x0000070C)
#define MIPI_PHY_M4S0_CONTROL					(PMU_BASE_ADDR + 0x00000710)
#define MIPI_PHY_M0S2_CONTROL					(PMU_BASE_ADDR + 0x00000714)
#define MIPI_PHY_M0S1_CONTROL					(PMU_BASE_ADDR + 0x00000718)
#define WIFI_COMBO_PHY_CONTROL					(PMU_BASE_ADDR + 0x0000071C)
#define EMBEDDED_COMBO_PHY_CONTROL				(PMU_BASE_ADDR + 0x00000720)
#define MODEM_COMBO_PHY_CONTROL					(PMU_BASE_ADDR + 0x00000724)
#define SDCARD_COMBO_PHY_CONTROL				(PMU_BASE_ADDR + 0x00000728)
#define INFORM0							(PMU_BASE_ADDR + 0x00000800)
#define INFORM1							(PMU_BASE_ADDR + 0x00000804)
#define INFORM2							(PMU_BASE_ADDR + 0x00000808)
#define INFORM3							(PMU_BASE_ADDR + 0x0000080C)
#define SYSIP_DAT0						(PMU_BASE_ADDR + 0x00000810)
#define SYSIP_DAT1						(PMU_BASE_ADDR + 0x00000814)
#define SYSIP_DAT2						(PMU_BASE_ADDR + 0x00000818)
#define SYSIP_DAT3						(PMU_BASE_ADDR + 0x0000081C)
#define PMU_SPARE0						(PMU_BASE_ADDR + 0x00000900)
#define PMU_SPARE1						(PMU_BASE_ADDR + 0x00000904)
#define PMU_SPARE2						(PMU_BASE_ADDR + 0x00000908)
#define PMU_SPARE3						(PMU_BASE_ADDR + 0x0000090C)
#define IROM_DATA_REG0						(PMU_BASE_ADDR + 0x00000980)
#define IROM_DATA_REG1						(PMU_BASE_ADDR + 0x00000984)
#define IROM_DATA_REG2						(PMU_BASE_ADDR + 0x00000988)
#define IROM_DATA_REG3						(PMU_BASE_ADDR + 0x0000098C)
#define DREX_CALIBRATION0					(PMU_BASE_ADDR + 0x000009A0)
#define DREX_CALIBRATION1					(PMU_BASE_ADDR + 0x000009A4)
#define DREX_CALIBRATION2					(PMU_BASE_ADDR + 0x000009A8)
#define DREX_CALIBRATION3					(PMU_BASE_ADDR + 0x000009AC)
#define DREX_CALIBRATION4					(PMU_BASE_ADDR + 0x000009B0)
#define DREX_CALIBRATION5					(PMU_BASE_ADDR + 0x000009B4)
#define DREX_CALIBRATION6					(PMU_BASE_ADDR + 0x000009B8)
#define DREX_CALIBRATION7					(PMU_BASE_ADDR + 0x000009BC)
#define PMU_DEBUG						(PMU_BASE_ADDR + 0x00000A00)
#define ARM_CONTROL_OPTION					(PMU_BASE_ADDR + 0x00000A04)
#define ATLAS_CPU0_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001000)
#define DIS_IRQ_ATLAS_CPU0_LOCAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001004)
#define DIS_IRQ_ATLAS_CPU0_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001008)
#define DIS_IRQ_ATLAS_CPU0_CPUSEQUENCER_SYS_PWR_REG		(PMU_BASE_ADDR + 0x0000100C)
#define ATLAS_CPU1_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001010)
#define DIS_IRQ_ATLAS_CPU1_LOCAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001014)
#define DIS_IRQ_ATLAS_CPU1_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001018)
#define DIS_IRQ_ATLAS_CPU1_CPUSEQUENCER_SYS_PWR_REG		(PMU_BASE_ADDR + 0x0000101C)
#define ATLAS_CPU2_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001020)
#define DIS_IRQ_ATLAS_CPU2_LOCAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001024)
#define DIS_IRQ_ATLAS_CPU2_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001028)
#define DIS_IRQ_ATLAS_CPU2_CPUSEQUENCER_SYS_PWR_REG		(PMU_BASE_ADDR + 0x0000102C)
#define ATLAS_CPU3_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001030)
#define DIS_IRQ_ATLAS_CPU3_LOCAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001034)
#define DIS_IRQ_ATLAS_CPU3_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001038)
#define DIS_IRQ_ATLAS_CPU3_CPUSEQUENCER_SYS_PWR_REG		(PMU_BASE_ADDR + 0x0000103C)
#define APOLLO_CPU0_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001040)
#define DIS_IRQ_APOLLO_CPU0_LOCAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001044)
#define DIS_IRQ_APOLLO_CPU0_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001048)
#define DIS_IRQ_APOLLO_CPU0_CPUSEQUENCER_SYS_PWR_REG		(PMU_BASE_ADDR + 0x0000104C)
#define APOLLO_CPU1_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001050)
#define DIS_IRQ_APOLLO_CPU1_LOCAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001054)
#define DIS_IRQ_APOLLO_CPU1_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001058)
#define DIS_IRQ_APOLLO_CPU1_CPUSEQUENCER_SYS_PWR_REG		(PMU_BASE_ADDR + 0x0000105C)
#define APOLLO_CPU2_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001060)
#define DIS_IRQ_APOLLO_CPU2_LOCAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001064)
#define DIS_IRQ_APOLLO_CPU2_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001068)
#define DIS_IRQ_APOLLO_CPU2_CPUSEQUENCER_SYS_PWR_REG		(PMU_BASE_ADDR + 0x0000106C)
#define APOLLO_CPU3_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001070)
#define DIS_IRQ_APOLLO_CPU3_LOCAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001074)
#define DIS_IRQ_APOLLO_CPU3_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001078)
#define DIS_IRQ_APOLLO_CPU3_CPUSEQUENCER_SYS_PWR_REG		(PMU_BASE_ADDR + 0x0000107C)
#define ATLAS_NONCPU_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001080)
#define APOLLO_NONCPU_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001084)
#define ATLAS_DBG_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001088)
#define CORTEXM3_APM_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000010A0)
#define A7IS_SYS_PWR_REG					(PMU_BASE_ADDR + 0x000010B0)
#define DIS_IRQ_A7IS_LOCAL_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000010B4)
#define DIS_IRQ_A7IS_CENTRAL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000010B8)
#define ATLAS_L2_SYS_PWR_REG					(PMU_BASE_ADDR + 0x000010C0)
#define APOLLO_L2_SYS_PWR_REG					(PMU_BASE_ADDR + 0x000010C4)
#define CLKSTOP_CMU_TOP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001100)
#define CLKRUN_CMU_TOP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001104)
#define RESET_CMU_TOP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000110C)
#define RESET_CPUCLKSTOP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000111C)
#define CLKSTOP_CMU_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001120)
#define CLKRUN_CMU_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001124)
#define RESET_CMU_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000112C)
#define DDRPHY_DLLLOCK_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001138)
#define DISABLE_PLL_CMU_TOP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001140)
#define DISABLE_PLL_CMU_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001160)
#define TOP_BUS_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001180)
#define TOP_RETENTION_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001184)
#define TOP_PWR_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001188)
#define TOP_BUS_MIF_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001190)
#define TOP_RETENTION_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001194)
#define TOP_PWR_MIF_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001198)
#define RET_OSCCLK_GATE_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000119C)
#define LOGIC_RESET_SYS_PWR_REG					(PMU_BASE_ADDR + 0x000011A0)
#define OSCCLK_GATE_SYS_PWR_REG					(PMU_BASE_ADDR + 0x000011A4)
#define SLEEP_RESET_SYS_PWR_REG					(PMU_BASE_ADDR + 0x000011A8)
#define LOGIC_RESET_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000011B0)
#define OSCCLK_GATE_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000011B4)
#define SLEEP_RESET_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000011B8)
#define RET_OSCCLK_GATE_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000011BC)
#define MEMORY_TOP_SYS_PWR_REG					(PMU_BASE_ADDR + 0x000011C0)
#define MEMORY_TOP_ALV_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000011C4)
#define PAD_RETENTION_LPDDR4_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001200)
#define PAD_RETENTION_AUD_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001204)
#define PAD_RETENTION_JTAG_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001208)
#define PAD_RETENTION_BUS0_TOP_SYS_PWR_REG			(PMU_BASE_ADDR + 0x0000120C)
#define PAD_RETENTION_MMC2_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001218)
#define PAD_RETENTION_TOP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001220)
#define PAD_RETENTION_UART_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001224)
#define PAD_RETENTION_MMC0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001228)
#define PAD_RETENTION_MMC1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000122C)
#define PAD_RETENTION_EBIA_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001230)
#define PAD_RETENTION_EBIB_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001234)
#define PAD_RETENTION_SPI_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001238)
#define PAD_RETENTION_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000123C)
#define PAD_ISOLATION_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001240)
#define PAD_RETENTION_LLI_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001244)
#define PAD_RETENTION_UFS_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001248)
#define PAD_ISOLATION_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001250)
#define PAD_RETENTION_FSYSGENIO_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001254)
#define PAD_RETENTION_BOOTLDO_0_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001258)
#define PAD_RETENTION_BOOTLDO_1_SYS_PWR_REG			(PMU_BASE_ADDR + 0x0000125C)
#define PAD_ALV_SEL_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001260)
#define XXTI_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001284)
#define XXTI26_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001288)
#define EXT_REGULATOR_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000012C0)
#define GPIO_MODE_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001300)
#define GPIO_MODE_FSYS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001304)
#define GPIO_MODE_FSYS1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001308)
#define GPIO_MODE_BUS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000130C)
#define GPIO_MODE_MIF_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001320)
#define GPIO_MODE_AUD_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001340)
#define ATLAS_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001350)
#define APOLLO_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001354)
#define CLKRUN_CMU_ATLAS_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001358)
#define CLKRUN_CMU_APOLLO_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000135C)
#define CLKSTOP_CMU_ATLAS_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001360)
#define CLKSTOP_CMU_APOLLO_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001364)
#define DISABLE_PLL_CMU_ATLAS_SYS_PWR_REG			(PMU_BASE_ADDR + 0x00001368)
#define DISABLE_PLL_CMU_APOLLO_SYS_PWR_REG			(PMU_BASE_ADDR + 0x0000136C)
#define RESET_LOGIC_ATLAS_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001370)
#define RESET_LOGIC_APOLLO_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001374)
#define MEMORY_ATLAS_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001378)
#define RESET_CMU_ATLAS_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000137C)
#define RESET_CMU_APOLLO_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001380)
#define RESET_SLEEP_ATLAS_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001384)
#define RESET_SLEEP_APOLLO_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001388)
#define AUD_SYS_PWR_REG						(PMU_BASE_ADDR + 0x00001400)
#define BUS0_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001404)
#define CAM0_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001408)
#define CAM1_SYS_PWR_REG					(PMU_BASE_ADDR + 0x0000140C)
#define DISP_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001410)
#define FSYS0_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001414)
#define FSYS1_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001418)
#define G3D_SYS_PWR_REG						(PMU_BASE_ADDR + 0x00001420)
#define ISP0_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001428)
#define ISP1_SYS_PWR_REG					(PMU_BASE_ADDR + 0x0000142C)
#define MFC_SYS_PWR_REG						(PMU_BASE_ADDR + 0x00001430)
#define MSCL_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001434)
#define VPP_SYS_PWR_REG						(PMU_BASE_ADDR + 0x00001438)
#define CLKRUN_CMU_AUD_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001440)
#define CLKRUN_CMU_BUS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001444)
#define CLKRUN_CMU_CAM0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001448)
#define CLKRUN_CMU_CAM1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000144C)
#define CLKRUN_CMU_DISP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001450)
#define CLKRUN_CMU_FSYS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001454)
#define CLKRUN_CMU_FSYS1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001458)
#define CLKRUN_CMU_G3D_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001460)
#define CLKRUN_CMU_ISP0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001468)
#define CLKRUN_CMU_ISP1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000146C)
#define CLKRUN_CMU_MFC_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001470)
#define CLKRUN_CMU_MSCL_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001474)
#define CLKRUN_CMU_VPP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001478)
#define CLKSTOP_CMU_AUD_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001480)
#define CLKSTOP_CMU_BUS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001484)
#define CLKSTOP_CMU_CAM0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001488)
#define CLKSTOP_CMU_CAM1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000148C)
#define CLKSTOP_CMU_DISP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001490)
#define CLKSTOP_CMU_FSYS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001494)
#define CLKSTOP_CMU_FSYS1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001498)
#define CLKSTOP_CMU_G3D_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014A0)
#define CLKSTOP_CMU_ISP0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014A8)
#define CLKSTOP_CMU_ISP1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014AC)
#define CLKSTOP_CMU_MFC_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014B0)
#define CLKSTOP_CMU_MSCL_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014B4)
#define CLKSTOP_CMU_VPP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014B8)
#define DISABLE_PLL_CMU_AUD_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014C0)
#define DISABLE_PLL_CMU_BUS0_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014C4)
#define DISABLE_PLL_CMU_CAM0_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014C8)
#define DISABLE_PLL_CMU_CAM1_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014CC)
#define DISABLE_PLL_CMU_DISP_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014D0)
#define DISABLE_PLL_CMU_FSYS0_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014D4)
#define DISABLE_PLL_CMU_FSYS1_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014D8)
#define DISABLE_PLL_CMU_G3D_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014E0)
#define DISABLE_PLL_CMU_ISP0_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014E8)
#define DISABLE_PLL_CMU_ISP1_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014EC)
#define DISABLE_PLL_CMU_MFC_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014F0)
#define DISABLE_PLL_CMU_MSCL_SYS_PWR_REG			(PMU_BASE_ADDR + 0x000014F4)
#define DISABLE_PLL_CMU_VPP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000014F8)
#define RESET_LOGIC_AUD_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001500)
#define RESET_LOGIC_BUS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001504)
#define RESET_LOGIC_CAM0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001508)
#define RESET_LOGIC_CAM1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000150C)
#define RESET_LOGIC_DISP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001510)
#define RESET_LOGIC_FSYS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001514)
#define RESET_LOGIC_FSYS1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001518)
#define RESET_LOGIC_G3D_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001520)
#define RESET_LOGIC_ISP0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001528)
#define RESET_LOGIC_ISP1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000152C)
#define RESET_LOGIC_MFC_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001530)
#define RESET_LOGIC_MSCL_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001534)
#define RESET_LOGIC_VPP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001538)
#define MEMORY_AUD_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001540)
#define MEMORY_CAM0_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001548)
#define MEMORY_CAM1_SYS_PWR_REG					(PMU_BASE_ADDR + 0x0000154C)
#define MEMORY_DISP_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001550)
#define MEMORY_FSYS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001554)
#define MEMORY_FSYS1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001558)
#define MEMORY_G3D_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001560)
#define MEMORY_ISP0_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001568)
#define MEMORY_ISP1_SYS_PWR_REG					(PMU_BASE_ADDR + 0x0000156C)
#define MEMORY_MFC_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001570)
#define MEMORY_MSCL_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001574)
#define MEMORY_VPP_SYS_PWR_REG					(PMU_BASE_ADDR + 0x00001578)
#define RESET_CMU_AUD_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001580)
#define RESET_CMU_BUS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001584)
#define RESET_CMU_CAM0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001588)
#define RESET_CMU_CAM1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x0000158C)
#define RESET_CMU_DISP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001590)
#define RESET_CMU_FSYS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001594)
#define RESET_CMU_FSYS1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x00001598)
#define RESET_CMU_G3D_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015A0)
#define RESET_CMU_ISP0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015A8)
#define RESET_CMU_ISP1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015AC)
#define RESET_CMU_MFC_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015B0)
#define RESET_CMU_MSCL_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015B4)
#define RESET_CMU_VPP_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015B8)
#define RESET_SLEEP_BUS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015C4)
#define RESET_SLEEP_FSYS0_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015D4)
#define RESET_SLEEP_FSYS1_SYS_PWR_REG				(PMU_BASE_ADDR + 0x000015D8)
#define ATLAS_CPU0_CONFIGURATION				(PMU_BASE_ADDR + 0x00002000)
#define ATLAS_CPU0_STATUS					(PMU_BASE_ADDR + 0x00002004)
#define ATLAS_CPU0_OPTION					(PMU_BASE_ADDR + 0x00002008)
#define ATLAS_CPU0_RESET					(PMU_BASE_ADDR + 0x0000200C)
#define ATLAS_CPU0_DURATION0					(PMU_BASE_ADDR + 0x00002010)
#define ATLAS_CPU0_DURATION1					(PMU_BASE_ADDR + 0x00002014)
#define ATLAS_CPU0_DURATION2					(PMU_BASE_ADDR + 0x00002018)
#define ATLAS_CPU0_DURATION3					(PMU_BASE_ADDR + 0x0000201C)
#define DIS_IRQ_ATLAS_CPU0_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x00002020)
#define DIS_IRQ_ATLAS_CPU0_LOCAL_STATUS				(PMU_BASE_ADDR + 0x00002024)
#define DIS_IRQ_ATLAS_CPU0_LOCAL_OPTION				(PMU_BASE_ADDR + 0x00002028)
#define DIS_IRQ_ATLAS_CPU0_LOCAL_DURATION0			(PMU_BASE_ADDR + 0x00002030)
#define DIS_IRQ_ATLAS_CPU0_LOCAL_DURATION1			(PMU_BASE_ADDR + 0x00002034)
#define DIS_IRQ_ATLAS_CPU0_LOCAL_DURATION2			(PMU_BASE_ADDR + 0x00002038)
#define DIS_IRQ_ATLAS_CPU0_LOCAL_DURATION3			(PMU_BASE_ADDR + 0x0000203C)
#define DIS_IRQ_ATLAS_CPU0_CENTRAL_CONFIGURATION		(PMU_BASE_ADDR + 0x00002040)
#define DIS_IRQ_ATLAS_CPU0_CENTRAL_STATUS			(PMU_BASE_ADDR + 0x00002044)
#define DIS_IRQ_ATLAS_CPU0_CENTRAL_OPTION			(PMU_BASE_ADDR + 0x00002048)
#define DIS_IRQ_ATLAS_CPU0_CENTRAL_DURATION0			(PMU_BASE_ADDR + 0x00002050)
#define DIS_IRQ_ATLAS_CPU0_CENTRAL_DURATION1			(PMU_BASE_ADDR + 0x00002054)
#define DIS_IRQ_ATLAS_CPU0_CENTRAL_DURATION2			(PMU_BASE_ADDR + 0x00002058)
#define DIS_IRQ_ATLAS_CPU0_CENTRAL_DURATION3			(PMU_BASE_ADDR + 0x0000205C)
#define DIS_IRQ_ATLAS_CPU0_CPUSEQUENCER_CONFIGURATION		(PMU_BASE_ADDR + 0x00002060)
#define DIS_IRQ_ATLAS_CPU0_CPUSEQUENCER_STATUS			(PMU_BASE_ADDR + 0x00002064)
#define DIS_IRQ_ATLAS_CPU0_CPUSEQUENCER_OPTION			(PMU_BASE_ADDR + 0x00002068)
#define DIS_IRQ_ATLAS_CPU0_CPUSEQUENCER_DURATION0		(PMU_BASE_ADDR + 0x00002070)
#define DIS_IRQ_ATLAS_CPU0_CPUSEQUENCER_DURATION1		(PMU_BASE_ADDR + 0x00002074)
#define DIS_IRQ_ATLAS_CPU0_CPUSEQUENCER_DURATION2		(PMU_BASE_ADDR + 0x00002078)
#define DIS_IRQ_ATLAS_CPU0_CPUSEQUENCER_DURATION3		(PMU_BASE_ADDR + 0x0000207C)
#define ATLAS_CPU1_CONFIGURATION				(PMU_BASE_ADDR + 0x00002080)
#define ATLAS_CPU1_STATUS					(PMU_BASE_ADDR + 0x00002084)
#define ATLAS_CPU1_OPTION					(PMU_BASE_ADDR + 0x00002088)
#define ATLAS_CPU1_RESET					(PMU_BASE_ADDR + 0x0000208C)
#define ATLAS_CPU1_DURATION0					(PMU_BASE_ADDR + 0x00002090)
#define ATLAS_CPU1_DURATION1					(PMU_BASE_ADDR + 0x00002094)
#define ATLAS_CPU1_DURATION2					(PMU_BASE_ADDR + 0x00002098)
#define ATLAS_CPU1_DURATION3					(PMU_BASE_ADDR + 0x0000209C)
#define DIS_IRQ_ATLAS_CPU1_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x000020A0)
#define DIS_IRQ_ATLAS_CPU1_LOCAL_STATUS				(PMU_BASE_ADDR + 0x000020A4)
#define DIS_IRQ_ATLAS_CPU1_LOCAL_OPTION				(PMU_BASE_ADDR + 0x000020A8)
#define DIS_IRQ_ATLAS_CPU1_LOCAL_DURATION0			(PMU_BASE_ADDR + 0x000020B0)
#define DIS_IRQ_ATLAS_CPU1_LOCAL_DURATION1			(PMU_BASE_ADDR + 0x000020B4)
#define DIS_IRQ_ATLAS_CPU1_LOCAL_DURATION2			(PMU_BASE_ADDR + 0x000020B8)
#define DIS_IRQ_ATLAS_CPU1_LOCAL_DURATION3			(PMU_BASE_ADDR + 0x000020BC)
#define DIS_IRQ_ATLAS_CPU1_CENTRAL_CONFIGURATION		(PMU_BASE_ADDR + 0x000020C0)
#define DIS_IRQ_ATLAS_CPU1_CENTRAL_STATUS			(PMU_BASE_ADDR + 0x000020C4)
#define DIS_IRQ_ATLAS_CPU1_CENTRAL_OPTION			(PMU_BASE_ADDR + 0x000020C8)
#define DIS_IRQ_ATLAS_CPU1_CENTRAL_DURATION0			(PMU_BASE_ADDR + 0x000020D0)
#define DIS_IRQ_ATLAS_CPU1_CENTRAL_DURATION1			(PMU_BASE_ADDR + 0x000020D4)
#define DIS_IRQ_ATLAS_CPU1_CENTRAL_DURATION2			(PMU_BASE_ADDR + 0x000020D8)
#define DIS_IRQ_ATLAS_CPU1_CENTRAL_DURATION3			(PMU_BASE_ADDR + 0x000020DC)
#define DIS_IRQ_ATLAS_CPU1_CPUSEQUENCER_CONFIGURATION		(PMU_BASE_ADDR + 0x000020E0)
#define DIS_IRQ_ATLAS_CPU1_CPUSEQUENCER_STATUS			(PMU_BASE_ADDR + 0x000020E4)
#define DIS_IRQ_ATLAS_CPU1_CPUSEQUENCER_OPTION			(PMU_BASE_ADDR + 0x000020E8)
#define DIS_IRQ_ATLAS_CPU1_CPUSEQUENCER_DURATION0		(PMU_BASE_ADDR + 0x000020F0)
#define DIS_IRQ_ATLAS_CPU1_CPUSEQUENCER_DURATION1		(PMU_BASE_ADDR + 0x000020F4)
#define DIS_IRQ_ATLAS_CPU1_CPUSEQUENCER_DURATION2		(PMU_BASE_ADDR + 0x000020F8)
#define DIS_IRQ_ATLAS_CPU1_CPUSEQUENCER_DURATION3		(PMU_BASE_ADDR + 0x000020FC)
#define ATLAS_CPU2_CONFIGURATION				(PMU_BASE_ADDR + 0x00002100)
#define ATLAS_CPU2_STATUS					(PMU_BASE_ADDR + 0x00002104)
#define ATLAS_CPU2_OPTION					(PMU_BASE_ADDR + 0x00002108)
#define ATLAS_CPU2_RESET					(PMU_BASE_ADDR + 0x0000210C)
#define ATLAS_CPU2_DURATION0					(PMU_BASE_ADDR + 0x00002110)
#define ATLAS_CPU2_DURATION1					(PMU_BASE_ADDR + 0x00002114)
#define ATLAS_CPU2_DURATION2					(PMU_BASE_ADDR + 0x00002118)
#define ATLAS_CPU2_DURATION3					(PMU_BASE_ADDR + 0x0000211C)
#define DIS_IRQ_ATLAS_CPU2_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x00002120)
#define DIS_IRQ_ATLAS_CPU2_LOCAL_STATUS				(PMU_BASE_ADDR + 0x00002124)
#define DIS_IRQ_ATLAS_CPU2_LOCAL_OPTION				(PMU_BASE_ADDR + 0x00002128)
#define DIS_IRQ_ATLAS_CPU2_LOCAL_DURATION0			(PMU_BASE_ADDR + 0x00002130)
#define DIS_IRQ_ATLAS_CPU2_LOCAL_DURATION1			(PMU_BASE_ADDR + 0x00002134)
#define DIS_IRQ_ATLAS_CPU2_LOCAL_DURATION2			(PMU_BASE_ADDR + 0x00002138)
#define DIS_IRQ_ATLAS_CPU2_LOCAL_DURATION3			(PMU_BASE_ADDR + 0x0000213C)
#define DIS_IRQ_ATLAS_CPU2_CENTRAL_CONFIGURATION		(PMU_BASE_ADDR + 0x00002140)
#define DIS_IRQ_ATLAS_CPU2_CENTRAL_STATUS			(PMU_BASE_ADDR + 0x00002144)
#define DIS_IRQ_ATLAS_CPU2_CENTRAL_OPTION			(PMU_BASE_ADDR + 0x00002148)
#define DIS_IRQ_ATLAS_CPU2_CENTRAL_DURATION0			(PMU_BASE_ADDR + 0x00002150)
#define DIS_IRQ_ATLAS_CPU2_CENTRAL_DURATION1			(PMU_BASE_ADDR + 0x00002154)
#define DIS_IRQ_ATLAS_CPU2_CENTRAL_DURATION2			(PMU_BASE_ADDR + 0x00002158)
#define DIS_IRQ_ATLAS_CPU2_CENTRAL_DURATION3			(PMU_BASE_ADDR + 0x0000215C)
#define DIS_IRQ_ATLAS_CPU2_CPUSEQUENCER_CONFIGURATION		(PMU_BASE_ADDR + 0x00002160)
#define DIS_IRQ_ATLAS_CPU2_CPUSEQUENCER_STATUS			(PMU_BASE_ADDR + 0x00002164)
#define DIS_IRQ_ATLAS_CPU2_CPUSEQUENCER_OPTION			(PMU_BASE_ADDR + 0x00002168)
#define DIS_IRQ_ATLAS_CPU2_CPUSEQUENCER_DURATION0		(PMU_BASE_ADDR + 0x00002170)
#define DIS_IRQ_ATLAS_CPU2_CPUSEQUENCER_DURATION1		(PMU_BASE_ADDR + 0x00002174)
#define DIS_IRQ_ATLAS_CPU2_CPUSEQUENCER_DURATION2		(PMU_BASE_ADDR + 0x00002178)
#define DIS_IRQ_ATLAS_CPU2_CPUSEQUENCER_DURATION3		(PMU_BASE_ADDR + 0x0000217C)
#define ATLAS_CPU3_CONFIGURATION				(PMU_BASE_ADDR + 0x00002180)
#define ATLAS_CPU3_STATUS					(PMU_BASE_ADDR + 0x00002184)
#define ATLAS_CPU3_OPTION					(PMU_BASE_ADDR + 0x00002188)
#define ATLAS_CPU3_RESET					(PMU_BASE_ADDR + 0x0000218C)
#define ATLAS_CPU3_DURATION0					(PMU_BASE_ADDR + 0x00002190)
#define ATLAS_CPU3_DURATION1					(PMU_BASE_ADDR + 0x00002194)
#define ATLAS_CPU3_DURATION2					(PMU_BASE_ADDR + 0x00002198)
#define ATLAS_CPU3_DURATION3					(PMU_BASE_ADDR + 0x0000219C)
#define DIS_IRQ_ATLAS_CPU3_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x000021A0)
#define DIS_IRQ_ATLAS_CPU3_LOCAL_STATUS				(PMU_BASE_ADDR + 0x000021A4)
#define DIS_IRQ_ATLAS_CPU3_LOCAL_OPTION				(PMU_BASE_ADDR + 0x000021A8)
#define DIS_IRQ_ATLAS_CPU3_LOCAL_DURATION0			(PMU_BASE_ADDR + 0x000021B0)
#define DIS_IRQ_ATLAS_CPU3_LOCAL_DURATION1			(PMU_BASE_ADDR + 0x000021B4)
#define DIS_IRQ_ATLAS_CPU3_LOCAL_DURATION2			(PMU_BASE_ADDR + 0x000021B8)
#define DIS_IRQ_ATLAS_CPU3_LOCAL_DURATION3			(PMU_BASE_ADDR + 0x000021BC)
#define DIS_IRQ_ATLAS_CPU3_CENTRAL_CONFIGURATION		(PMU_BASE_ADDR + 0x000021C0)
#define DIS_IRQ_ATLAS_CPU3_CENTRAL_STATUS			(PMU_BASE_ADDR + 0x000021C4)
#define DIS_IRQ_ATLAS_CPU3_CENTRAL_OPTION			(PMU_BASE_ADDR + 0x000021C8)
#define DIS_IRQ_ATLAS_CPU3_CENTRAL_DURATION0			(PMU_BASE_ADDR + 0x000021D0)
#define DIS_IRQ_ATLAS_CPU3_CENTRAL_DURATION1			(PMU_BASE_ADDR + 0x000021D4)
#define DIS_IRQ_ATLAS_CPU3_CENTRAL_DURATION2			(PMU_BASE_ADDR + 0x000021D8)
#define DIS_IRQ_ATLAS_CPU3_CENTRAL_DURATION3			(PMU_BASE_ADDR + 0x000021DC)
#define DIS_IRQ_ATLAS_CPU3_CPUSEQUENCER_CONFIGURATION		(PMU_BASE_ADDR + 0x000021E0)
#define DIS_IRQ_ATLAS_CPU3_CPUSEQUENCER_STATUS			(PMU_BASE_ADDR + 0x000021E4)
#define DIS_IRQ_ATLAS_CPU3_CPUSEQUENCER_OPTION			(PMU_BASE_ADDR + 0x000021E8)
#define DIS_IRQ_ATLAS_CPU3_CPUSEQUENCER_DURATION0		(PMU_BASE_ADDR + 0x000021F0)
#define DIS_IRQ_ATLAS_CPU3_CPUSEQUENCER_DURATION1		(PMU_BASE_ADDR + 0x000021F4)
#define DIS_IRQ_ATLAS_CPU3_CPUSEQUENCER_DURATION2		(PMU_BASE_ADDR + 0x000021F8)
#define DIS_IRQ_ATLAS_CPU3_CPUSEQUENCER_DURATION3		(PMU_BASE_ADDR + 0x000021FC)
#define APOLLO_CPU0_CONFIGURATION				(PMU_BASE_ADDR + 0x00002200)
#define APOLLO_CPU0_STATUS					(PMU_BASE_ADDR + 0x00002204)
#define APOLLO_CPU0_OPTION					(PMU_BASE_ADDR + 0x00002208)
#define APOLLO_CPU0_RESET					(PMU_BASE_ADDR + 0x0000220C)
#define APOLLO_CPU0_DURATION0					(PMU_BASE_ADDR + 0x00002210)
#define APOLLO_CPU0_DURATION1					(PMU_BASE_ADDR + 0x00002214)
#define APOLLO_CPU0_DURATION2					(PMU_BASE_ADDR + 0x00002218)
#define APOLLO_CPU0_DURATION3					(PMU_BASE_ADDR + 0x0000221C)
#define DIS_IRQ_APOLLO_CPU0_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x00002220)
#define DIS_IRQ_APOLLO_CPU0_LOCAL_STATUS			(PMU_BASE_ADDR + 0x00002224)
#define DIS_IRQ_APOLLO_CPU0_LOCAL_OPTION			(PMU_BASE_ADDR + 0x00002228)
#define DIS_IRQ_APOLLO_CPU0_LOCAL_DURATION0			(PMU_BASE_ADDR + 0x00002230)
#define DIS_IRQ_APOLLO_CPU0_LOCAL_DURATION1			(PMU_BASE_ADDR + 0x00002234)
#define DIS_IRQ_APOLLO_CPU0_LOCAL_DURATION2			(PMU_BASE_ADDR + 0x00002238)
#define DIS_IRQ_APOLLO_CPU0_LOCAL_DURATION3			(PMU_BASE_ADDR + 0x0000223C)
#define DIS_IRQ_APOLLO_CPU0_CENTRAL_CONFIGURATION		(PMU_BASE_ADDR + 0x00002240)
#define DIS_IRQ_APOLLO_CPU0_CENTRAL_STATUS			(PMU_BASE_ADDR + 0x00002244)
#define DIS_IRQ_APOLLO_CPU0_CENTRAL_OPTION			(PMU_BASE_ADDR + 0x00002248)
#define DIS_IRQ_APOLLO_CPU0_CENTRAL_DURATION0			(PMU_BASE_ADDR + 0x00002250)
#define DIS_IRQ_APOLLO_CPU0_CENTRAL_DURATION1			(PMU_BASE_ADDR + 0x00002254)
#define DIS_IRQ_APOLLO_CPU0_CENTRAL_DURATION2			(PMU_BASE_ADDR + 0x00002258)
#define DIS_IRQ_APOLLO_CPU0_CENTRAL_DURATION3			(PMU_BASE_ADDR + 0x0000225C)
#define DIS_IRQ_APOLLO_CPU0_CPUSEQUENCER_CONFIGURATION		(PMU_BASE_ADDR + 0x00002260)
#define DIS_IRQ_APOLLO_CPU0_CPUSEQUENCER_STATUS			(PMU_BASE_ADDR + 0x00002264)
#define DIS_IRQ_APOLLO_CPU0_CPUSEQUENCER_OPTION			(PMU_BASE_ADDR + 0x00002268)
#define DIS_IRQ_APOLLO_CPU0_CPUSEQUENCER_DURATION0		(PMU_BASE_ADDR + 0x00002270)
#define DIS_IRQ_APOLLO_CPU0_CPUSEQUENCER_DURATION1		(PMU_BASE_ADDR + 0x00002274)
#define DIS_IRQ_APOLLO_CPU0_CPUSEQUENCER_DURATION2		(PMU_BASE_ADDR + 0x00002278)
#define DIS_IRQ_APOLLO_CPU0_CPUSEQUENCER_DURATION3		(PMU_BASE_ADDR + 0x0000227C)
#define APOLLO_CPU1_CONFIGURATION				(PMU_BASE_ADDR + 0x00002280)
#define APOLLO_CPU1_STATUS					(PMU_BASE_ADDR + 0x00002284)
#define APOLLO_CPU1_OPTION					(PMU_BASE_ADDR + 0x00002288)
#define APOLLO_CPU1_RESET					(PMU_BASE_ADDR + 0x0000228C)
#define APOLLO_CPU1_DURATION0					(PMU_BASE_ADDR + 0x00002290)
#define APOLLO_CPU1_DURATION1					(PMU_BASE_ADDR + 0x00002294)
#define APOLLO_CPU1_DURATION2					(PMU_BASE_ADDR + 0x00002298)
#define APOLLO_CPU1_DURATION3					(PMU_BASE_ADDR + 0x0000229C)
#define DIS_IRQ_APOLLO_CPU1_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x000022A0)
#define DIS_IRQ_APOLLO_CPU1_LOCAL_STATUS			(PMU_BASE_ADDR + 0x000022A4)
#define DIS_IRQ_APOLLO_CPU1_LOCAL_OPTION			(PMU_BASE_ADDR + 0x000022A8)
#define DIS_IRQ_APOLLO_CPU1_LOCAL_DURATION0			(PMU_BASE_ADDR + 0x000022B0)
#define DIS_IRQ_APOLLO_CPU1_LOCAL_DURATION1			(PMU_BASE_ADDR + 0x000022B4)
#define DIS_IRQ_APOLLO_CPU1_LOCAL_DURATION2			(PMU_BASE_ADDR + 0x000022B8)
#define DIS_IRQ_APOLLO_CPU1_LOCAL_DURATION3			(PMU_BASE_ADDR + 0x000022BC)
#define DIS_IRQ_APOLLO_CPU1_CENTRAL_CONFIGURATION		(PMU_BASE_ADDR + 0x000022C0)
#define DIS_IRQ_APOLLO_CPU1_CENTRAL_STATUS			(PMU_BASE_ADDR + 0x000022C4)
#define DIS_IRQ_APOLLO_CPU1_CENTRAL_OPTION			(PMU_BASE_ADDR + 0x000022C8)
#define DIS_IRQ_APOLLO_CPU1_CENTRAL_DURATION0			(PMU_BASE_ADDR + 0x000022D0)
#define DIS_IRQ_APOLLO_CPU1_CENTRAL_DURATION1			(PMU_BASE_ADDR + 0x000022D4)
#define DIS_IRQ_APOLLO_CPU1_CENTRAL_DURATION2			(PMU_BASE_ADDR + 0x000022D8)
#define DIS_IRQ_APOLLO_CPU1_CENTRAL_DURATION3			(PMU_BASE_ADDR + 0x000022DC)
#define DIS_IRQ_APOLLO_CPU1_CPUSEQUENCER_CONFIGURATION		(PMU_BASE_ADDR + 0x000022E0)
#define DIS_IRQ_APOLLO_CPU1_CPUSEQUENCER_STATUS			(PMU_BASE_ADDR + 0x000022E4)
#define DIS_IRQ_APOLLO_CPU1_CPUSEQUENCER_OPTION			(PMU_BASE_ADDR + 0x000022E8)
#define DIS_IRQ_APOLLO_CPU1_CPUSEQUENCER_DURATION0		(PMU_BASE_ADDR + 0x000022F0)
#define DIS_IRQ_APOLLO_CPU1_CPUSEQUENCER_DURATION1		(PMU_BASE_ADDR + 0x000022F4)
#define DIS_IRQ_APOLLO_CPU1_CPUSEQUENCER_DURATION2		(PMU_BASE_ADDR + 0x000022F8)
#define DIS_IRQ_APOLLO_CPU1_CPUSEQUENCER_DURATION3		(PMU_BASE_ADDR + 0x000022FC)
#define APOLLO_CPU2_CONFIGURATION				(PMU_BASE_ADDR + 0x00002300)
#define APOLLO_CPU2_STATUS					(PMU_BASE_ADDR + 0x00002304)
#define APOLLO_CPU2_OPTION					(PMU_BASE_ADDR + 0x00002308)
#define APOLLO_CPU2_RESET					(PMU_BASE_ADDR + 0x0000230C)
#define APOLLO_CPU2_DURATION0					(PMU_BASE_ADDR + 0x00002310)
#define APOLLO_CPU2_DURATION1					(PMU_BASE_ADDR + 0x00002314)
#define APOLLO_CPU2_DURATION2					(PMU_BASE_ADDR + 0x00002318)
#define APOLLO_CPU2_DURATION3					(PMU_BASE_ADDR + 0x0000231C)
#define DIS_IRQ_APOLLO_CPU2_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x00002320)
#define DIS_IRQ_APOLLO_CPU2_LOCAL_STATUS			(PMU_BASE_ADDR + 0x00002324)
#define DIS_IRQ_APOLLO_CPU2_LOCAL_OPTION			(PMU_BASE_ADDR + 0x00002328)
#define DIS_IRQ_APOLLO_CPU2_LOCAL_DURATION0			(PMU_BASE_ADDR + 0x00002330)
#define DIS_IRQ_APOLLO_CPU2_LOCAL_DURATION1			(PMU_BASE_ADDR + 0x00002334)
#define DIS_IRQ_APOLLO_CPU2_LOCAL_DURATION2			(PMU_BASE_ADDR + 0x00002338)
#define DIS_IRQ_APOLLO_CPU2_LOCAL_DURATION3			(PMU_BASE_ADDR + 0x0000233C)
#define DIS_IRQ_APOLLO_CPU2_CENTRAL_CONFIGURATION		(PMU_BASE_ADDR + 0x00002340)
#define DIS_IRQ_APOLLO_CPU2_CENTRAL_STATUS			(PMU_BASE_ADDR + 0x00002344)
#define DIS_IRQ_APOLLO_CPU2_CENTRAL_OPTION			(PMU_BASE_ADDR + 0x00002348)
#define DIS_IRQ_APOLLO_CPU2_CENTRAL_DURATION0			(PMU_BASE_ADDR + 0x00002350)
#define DIS_IRQ_APOLLO_CPU2_CENTRAL_DURATION1			(PMU_BASE_ADDR + 0x00002354)
#define DIS_IRQ_APOLLO_CPU2_CENTRAL_DURATION2			(PMU_BASE_ADDR + 0x00002358)
#define DIS_IRQ_APOLLO_CPU2_CENTRAL_DURATION3			(PMU_BASE_ADDR + 0x0000235C)
#define DIS_IRQ_APOLLO_CPU2_CPUSEQUENCER_CONFIGURATION		(PMU_BASE_ADDR + 0x00002360)
#define DIS_IRQ_APOLLO_CPU2_CPUSEQUENCER_STATUS			(PMU_BASE_ADDR + 0x00002364)
#define DIS_IRQ_APOLLO_CPU2_CPUSEQUENCER_OPTION			(PMU_BASE_ADDR + 0x00002368)
#define DIS_IRQ_APOLLO_CPU2_CPUSEQUENCER_DURATION0		(PMU_BASE_ADDR + 0x00002370)
#define DIS_IRQ_APOLLO_CPU2_CPUSEQUENCER_DURATION1		(PMU_BASE_ADDR + 0x00002374)
#define DIS_IRQ_APOLLO_CPU2_CPUSEQUENCER_DURATION2		(PMU_BASE_ADDR + 0x00002378)
#define DIS_IRQ_APOLLO_CPU2_CPUSEQUENCER_DURATION3		(PMU_BASE_ADDR + 0x0000237C)
#define APOLLO_CPU3_CONFIGURATION				(PMU_BASE_ADDR + 0x00002380)
#define APOLLO_CPU3_STATUS					(PMU_BASE_ADDR + 0x00002384)
#define APOLLO_CPU3_OPTION					(PMU_BASE_ADDR + 0x00002388)
#define APOLLO_CPU3_RESET					(PMU_BASE_ADDR + 0x0000238C)
#define APOLLO_CPU3_DURATION0					(PMU_BASE_ADDR + 0x00002390)
#define APOLLO_CPU3_DURATION1					(PMU_BASE_ADDR + 0x00002394)
#define APOLLO_CPU3_DURATION2					(PMU_BASE_ADDR + 0x00002398)
#define APOLLO_CPU3_DURATION3					(PMU_BASE_ADDR + 0x0000239C)
#define DIS_IRQ_APOLLO_CPU3_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x000023A0)
#define DIS_IRQ_APOLLO_CPU3_LOCAL_STATUS			(PMU_BASE_ADDR + 0x000023A4)
#define DIS_IRQ_APOLLO_CPU3_LOCAL_OPTION			(PMU_BASE_ADDR + 0x000023A8)
#define DIS_IRQ_APOLLO_CPU3_LOCAL_DURATION0			(PMU_BASE_ADDR + 0x000023B0)
#define DIS_IRQ_APOLLO_CPU3_LOCAL_DURATION1			(PMU_BASE_ADDR + 0x000023B4)
#define DIS_IRQ_APOLLO_CPU3_LOCAL_DURATION2			(PMU_BASE_ADDR + 0x000023B8)
#define DIS_IRQ_APOLLO_CPU3_LOCAL_DURATION3			(PMU_BASE_ADDR + 0x000023BC)
#define DIS_IRQ_APOLLO_CPU3_CENTRAL_CONFIGURATION		(PMU_BASE_ADDR + 0x000023C0)
#define DIS_IRQ_APOLLO_CPU3_CENTRAL_STATUS			(PMU_BASE_ADDR + 0x000023C4)
#define DIS_IRQ_APOLLO_CPU3_CENTRAL_OPTION			(PMU_BASE_ADDR + 0x000023C8)
#define DIS_IRQ_APOLLO_CPU3_CENTRAL_DURATION0			(PMU_BASE_ADDR + 0x000023D0)
#define DIS_IRQ_APOLLO_CPU3_CENTRAL_DURATION1			(PMU_BASE_ADDR + 0x000023D4)
#define DIS_IRQ_APOLLO_CPU3_CENTRAL_DURATION2			(PMU_BASE_ADDR + 0x000023D8)
#define DIS_IRQ_APOLLO_CPU3_CENTRAL_DURATION3			(PMU_BASE_ADDR + 0x000023DC)
#define DIS_IRQ_APOLLO_CPU3_CPUSEQUENCER_CONFIGURATION		(PMU_BASE_ADDR + 0x000023E0)
#define DIS_IRQ_APOLLO_CPU3_CPUSEQUENCER_STATUS			(PMU_BASE_ADDR + 0x000023E4)
#define DIS_IRQ_APOLLO_CPU3_CPUSEQUENCER_OPTION			(PMU_BASE_ADDR + 0x000023E8)
#define DIS_IRQ_APOLLO_CPU3_CPUSEQUENCER_DURATION0		(PMU_BASE_ADDR + 0x000023F0)
#define DIS_IRQ_APOLLO_CPU3_CPUSEQUENCER_DURATION1		(PMU_BASE_ADDR + 0x000023F4)
#define DIS_IRQ_APOLLO_CPU3_CPUSEQUENCER_DURATION2		(PMU_BASE_ADDR + 0x000023F8)
#define DIS_IRQ_APOLLO_CPU3_CPUSEQUENCER_DURATION3		(PMU_BASE_ADDR + 0x000023FC)
#define ATLAS_NONCPU_CONFIGURATION				(PMU_BASE_ADDR + 0x00002400)
#define ATLAS_NONCPU_STATUS					(PMU_BASE_ADDR + 0x00002404)
#define ATLAS_NONCPU_OPTION					(PMU_BASE_ADDR + 0x00002408)
#define ATLAS_NONCPU_RESET					(PMU_BASE_ADDR + 0x0000240C)
#define ATLAS_NONCPU_DURATION0					(PMU_BASE_ADDR + 0x00002410)
#define ATLAS_NONCPU_DURATION1					(PMU_BASE_ADDR + 0x00002414)
#define ATLAS_NONCPU_DURATION2					(PMU_BASE_ADDR + 0x00002418)
#define ATLAS_NONCPU_DURATION3					(PMU_BASE_ADDR + 0x0000241C)
#define APOLLO_NONCPU_CONFIGURATION				(PMU_BASE_ADDR + 0x00002420)
#define APOLLO_NONCPU_STATUS					(PMU_BASE_ADDR + 0x00002424)
#define APOLLO_NONCPU_OPTION					(PMU_BASE_ADDR + 0x00002428)
#define APOLLO_NONCPU_RESET					(PMU_BASE_ADDR + 0x0000242C)
#define APOLLO_NONCPU_DURATION0					(PMU_BASE_ADDR + 0x00002430)
#define APOLLO_NONCPU_DURATION1					(PMU_BASE_ADDR + 0x00002434)
#define APOLLO_NONCPU_DURATION2					(PMU_BASE_ADDR + 0x00002438)
#define APOLLO_NONCPU_DURATION3					(PMU_BASE_ADDR + 0x0000243C)
#define ATLAS_DBG_CONFIGURATION					(PMU_BASE_ADDR + 0x00002440)
#define ATLAS_DBG_STATUS					(PMU_BASE_ADDR + 0x00002444)
#define ATLAS_DBG_OPTION					(PMU_BASE_ADDR + 0x00002448)
#define ATLAS_DBG_RESET						(PMU_BASE_ADDR + 0x0000244C)
#define ATLAS_DBG_DURATION0					(PMU_BASE_ADDR + 0x00002450)
#define ATLAS_DBG_DURATION1					(PMU_BASE_ADDR + 0x00002454)
#define ATLAS_DBG_DURATION2					(PMU_BASE_ADDR + 0x00002458)
#define ATLAS_DBG_DURATION3					(PMU_BASE_ADDR + 0x0000245C)
#define ATLAS_CPUSEQUENCER_CONFIGURATION			(PMU_BASE_ADDR + 0x00002480)
#define ATLAS_CPUSEQUENCER_STATUS				(PMU_BASE_ADDR + 0x00002484)
#define ATLAS_CPUSEQUENCER_OPTION				(PMU_BASE_ADDR + 0x00002488)
#define ATLAS_CPUSEQUENCER_RESET				(PMU_BASE_ADDR + 0x0000248C)
#define ATLAS_CPUSEQUENCER_DURATION0				(PMU_BASE_ADDR + 0x00002490)
#define ATLAS_CPUSEQUENCER_DURATION1				(PMU_BASE_ADDR + 0x00002494)
#define ATLAS_CPUSEQUENCER_DURATION2				(PMU_BASE_ADDR + 0x00002498)
#define ATLAS_CPUSEQUENCER_DURATION3				(PMU_BASE_ADDR + 0x0000249C)
#define APOLLO_CPUSEQUENCER_CONFIGURATION			(PMU_BASE_ADDR + 0x000024A0)
#define APOLLO_CPUSEQUENCER_STATUS				(PMU_BASE_ADDR + 0x000024A4)
#define APOLLO_CPUSEQUENCER_OPTION				(PMU_BASE_ADDR + 0x000024A8)
#define APOLLO_CPUSEQUENCER_RESET				(PMU_BASE_ADDR + 0x000024AC)
#define APOLLO_CPUSEQUENCER_DURATION0				(PMU_BASE_ADDR + 0x000024B0)
#define APOLLO_CPUSEQUENCER_DURATION1				(PMU_BASE_ADDR + 0x000024B4)
#define APOLLO_CPUSEQUENCER_DURATION2				(PMU_BASE_ADDR + 0x000024B8)
#define APOLLO_CPUSEQUENCER_DURATION3				(PMU_BASE_ADDR + 0x000024BC)
#define CORTEXM3_APM_CONFIGURATION				(PMU_BASE_ADDR + 0x00002500)
#define CORTEXM3_APM_STATUS					(PMU_BASE_ADDR + 0x00002504)
#define CORTEXM3_APM_OPTION					(PMU_BASE_ADDR + 0x00002508)
#define CORTEXM3_APM_DURATION0					(PMU_BASE_ADDR + 0x00002510)
#define CORTEXM3_APM_DURATION1					(PMU_BASE_ADDR + 0x00002514)
#define CORTEXM3_APM_DURATION2					(PMU_BASE_ADDR + 0x00002518)
#define CORTEXM3_APM_DURATION3					(PMU_BASE_ADDR + 0x0000251C)
#define A7IS_CONFIGURATION					(PMU_BASE_ADDR + 0x00002580)
#define A7IS_STATUS						(PMU_BASE_ADDR + 0x00002584)
#define A7IS_OPTION						(PMU_BASE_ADDR + 0x00002588)
#define A7IS_DURATION0						(PMU_BASE_ADDR + 0x00002590)
#define A7IS_DURATION1						(PMU_BASE_ADDR + 0x00002594)
#define A7IS_DURATION2						(PMU_BASE_ADDR + 0x00002598)
#define A7IS_DURATION3						(PMU_BASE_ADDR + 0x0000259C)
#define DIS_IRQ_A7IS_LOCAL_CONFIGURATION			(PMU_BASE_ADDR + 0x000025A0)
#define DIS_IRQ_A7IS_LOCAL_STATUS				(PMU_BASE_ADDR + 0x000025A4)
#define DIS_IRQ_A7IS_LOCAL_OPTION				(PMU_BASE_ADDR + 0x000025A8)
#define DIS_IRQ_A7IS_LOCAL_DURATION0				(PMU_BASE_ADDR + 0x000025B0)
#define DIS_IRQ_A7IS_LOCAL_DURATION1				(PMU_BASE_ADDR + 0x000025B4)
#define DIS_IRQ_A7IS_LOCAL_DURATION2				(PMU_BASE_ADDR + 0x000025B8)
#define DIS_IRQ_A7IS_LOCAL_DURATION3				(PMU_BASE_ADDR + 0x000025BC)
#define DIS_IRQ_A7IS_CENTRAL_CONFIGURATION			(PMU_BASE_ADDR + 0x000025C0)
#define DIS_IRQ_A7IS_CENTRAL_STATUS				(PMU_BASE_ADDR + 0x000025C4)
#define DIS_IRQ_A7IS_CENTRAL_OPTION				(PMU_BASE_ADDR + 0x000025C8)
#define DIS_IRQ_A7IS_CENTRAL_DURATION0				(PMU_BASE_ADDR + 0x000025D0)
#define DIS_IRQ_A7IS_CENTRAL_DURATION1				(PMU_BASE_ADDR + 0x000025D4)
#define DIS_IRQ_A7IS_CENTRAL_DURATION2				(PMU_BASE_ADDR + 0x000025D8)
#define DIS_IRQ_A7IS_CENTRAL_DURATION3				(PMU_BASE_ADDR + 0x000025DC)
#define ATLAS_L2_CONFIGURATION					(PMU_BASE_ADDR + 0x00002600)
#define ATLAS_L2_STATUS						(PMU_BASE_ADDR + 0x00002604)
#define ATLAS_L2_OPTION						(PMU_BASE_ADDR + 0x00002608)
#define ATLAS_L2_DURATION0					(PMU_BASE_ADDR + 0x00002610)
#define ATLAS_L2_DURATION1					(PMU_BASE_ADDR + 0x00002614)
#define ATLAS_L2_DURATION2					(PMU_BASE_ADDR + 0x00002618)
#define ATLAS_L2_DURATION3					(PMU_BASE_ADDR + 0x0000261C)
#define APOLLO_L2_CONFIGURATION					(PMU_BASE_ADDR + 0x00002620)
#define APOLLO_L2_STATUS					(PMU_BASE_ADDR + 0x00002624)
#define APOLLO_L2_OPTION					(PMU_BASE_ADDR + 0x00002628)
#define APOLLO_L2_DURATION0					(PMU_BASE_ADDR + 0x00002630)
#define APOLLO_L2_DURATION1					(PMU_BASE_ADDR + 0x00002634)
#define APOLLO_L2_DURATION2					(PMU_BASE_ADDR + 0x00002638)
#define APOLLO_L2_DURATION3					(PMU_BASE_ADDR + 0x0000263C)
#define CLKSTOP_CMU_TOP_CONFIGURATION				(PMU_BASE_ADDR + 0x00002800)
#define CLKSTOP_CMU_TOP_STATUS					(PMU_BASE_ADDR + 0x00002804)
#define CLKSTOP_CMU_TOP_OPTION					(PMU_BASE_ADDR + 0x00002808)
#define CLKSTOP_CMU_TOP_DURATION0				(PMU_BASE_ADDR + 0x00002810)
#define CLKSTOP_CMU_TOP_DURATION1				(PMU_BASE_ADDR + 0x00002814)
#define CLKSTOP_CMU_TOP_DURATION2				(PMU_BASE_ADDR + 0x00002818)
#define CLKSTOP_CMU_TOP_DURATION3				(PMU_BASE_ADDR + 0x0000281C)
#define CLKRUN_CMU_TOP_CONFIGURATION				(PMU_BASE_ADDR + 0x00002820)
#define CLKRUN_CMU_TOP_STATUS					(PMU_BASE_ADDR + 0x00002824)
#define CLKRUN_CMU_TOP_OPTION					(PMU_BASE_ADDR + 0x00002828)
#define CLKRUN_CMU_TOP_DURATION0				(PMU_BASE_ADDR + 0x00002830)
#define CLKRUN_CMU_TOP_DURATION1				(PMU_BASE_ADDR + 0x00002834)
#define CLKRUN_CMU_TOP_DURATION2				(PMU_BASE_ADDR + 0x00002838)
#define CLKRUN_CMU_TOP_DURATION3				(PMU_BASE_ADDR + 0x0000283C)
#define RESET_CMU_TOP_CONFIGURATION				(PMU_BASE_ADDR + 0x00002860)
#define RESET_CMU_TOP_STATUS					(PMU_BASE_ADDR + 0x00002864)
#define RESET_CMU_TOP_OPTION					(PMU_BASE_ADDR + 0x00002868)
#define RESET_CMU_TOP_DURATION0					(PMU_BASE_ADDR + 0x00002870)
#define RESET_CMU_TOP_DURATION1					(PMU_BASE_ADDR + 0x00002874)
#define RESET_CMU_TOP_DURATION2					(PMU_BASE_ADDR + 0x00002878)
#define RESET_CMU_TOP_DURATION3					(PMU_BASE_ADDR + 0x0000287C)
#define RESET_CPUCLKSTOP_CONFIGURATION				(PMU_BASE_ADDR + 0x000028E0)
#define RESET_CPUCLKSTOP_STATUS					(PMU_BASE_ADDR + 0x000028E4)
#define RESET_CPUCLKSTOP_OPTION					(PMU_BASE_ADDR + 0x000028E8)
#define RESET_CPUCLKSTOP_DURATION0				(PMU_BASE_ADDR + 0x000028F0)
#define RESET_CPUCLKSTOP_DURATION1				(PMU_BASE_ADDR + 0x000028F4)
#define RESET_CPUCLKSTOP_DURATION2				(PMU_BASE_ADDR + 0x000028F8)
#define RESET_CPUCLKSTOP_DURATION3				(PMU_BASE_ADDR + 0x000028FC)
#define CLKSTOP_CMU_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002900)
#define CLKSTOP_CMU_MIF_STATUS					(PMU_BASE_ADDR + 0x00002904)
#define CLKSTOP_CMU_MIF_OPTION					(PMU_BASE_ADDR + 0x00002908)
#define CLKSTOP_CMU_MIF_DURATION0				(PMU_BASE_ADDR + 0x00002910)
#define CLKSTOP_CMU_MIF_DURATION1				(PMU_BASE_ADDR + 0x00002914)
#define CLKSTOP_CMU_MIF_DURATION2				(PMU_BASE_ADDR + 0x00002918)
#define CLKSTOP_CMU_MIF_DURATION3				(PMU_BASE_ADDR + 0x0000291C)
#define CLKRUN_CMU_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002920)
#define CLKRUN_CMU_MIF_STATUS					(PMU_BASE_ADDR + 0x00002924)
#define CLKRUN_CMU_MIF_OPTION					(PMU_BASE_ADDR + 0x00002928)
#define CLKRUN_CMU_MIF_DURATION0				(PMU_BASE_ADDR + 0x00002930)
#define CLKRUN_CMU_MIF_DURATION1				(PMU_BASE_ADDR + 0x00002934)
#define CLKRUN_CMU_MIF_DURATION2				(PMU_BASE_ADDR + 0x00002938)
#define CLKRUN_CMU_MIF_DURATION3				(PMU_BASE_ADDR + 0x0000293C)
#define RESET_CMU_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002960)
#define RESET_CMU_MIF_STATUS					(PMU_BASE_ADDR + 0x00002964)
#define RESET_CMU_MIF_OPTION					(PMU_BASE_ADDR + 0x00002968)
#define RESET_CMU_MIF_DURATION0					(PMU_BASE_ADDR + 0x00002970)
#define RESET_CMU_MIF_DURATION1					(PMU_BASE_ADDR + 0x00002974)
#define RESET_CMU_MIF_DURATION2					(PMU_BASE_ADDR + 0x00002978)
#define RESET_CMU_MIF_DURATION3					(PMU_BASE_ADDR + 0x0000297C)
#define DDRPHY_DLLLOCK_CONFIGURATION				(PMU_BASE_ADDR + 0x000029C0)
#define DDRPHY_DLLLOCK_STATUS					(PMU_BASE_ADDR + 0x000029C4)
#define DDRPHY_DLLLOCK_OPTION					(PMU_BASE_ADDR + 0x000029C8)
#define DDRPHY_DLLLOCK_DURATION0				(PMU_BASE_ADDR + 0x000029D0)
#define DDRPHY_DLLLOCK_DURATION1				(PMU_BASE_ADDR + 0x000029D4)
#define DDRPHY_DLLLOCK_DURATION2				(PMU_BASE_ADDR + 0x000029D8)
#define DDRPHY_DLLLOCK_DURATION3				(PMU_BASE_ADDR + 0x000029DC)
#define DISABLE_PLL_CMU_TOP_CONFIGURATION			(PMU_BASE_ADDR + 0x00002A00)
#define DISABLE_PLL_CMU_TOP_STATUS				(PMU_BASE_ADDR + 0x00002A04)
#define DISABLE_PLL_CMU_TOP_OPTION				(PMU_BASE_ADDR + 0x00002A08)
#define DISABLE_PLL_CMU_TOP_DURATION0				(PMU_BASE_ADDR + 0x00002A10)
#define DISABLE_PLL_CMU_TOP_DURATION1				(PMU_BASE_ADDR + 0x00002A14)
#define DISABLE_PLL_CMU_TOP_DURATION2				(PMU_BASE_ADDR + 0x00002A18)
#define DISABLE_PLL_CMU_MIF_CONFIGURATION			(PMU_BASE_ADDR + 0x00002B00)
#define DISABLE_PLL_CMU_MIF_STATUS				(PMU_BASE_ADDR + 0x00002B04)
#define DISABLE_PLL_CMU_MIF_OPTION				(PMU_BASE_ADDR + 0x00002B08)
#define DISABLE_PLL_CMU_MIF_DURATION0				(PMU_BASE_ADDR + 0x00002B10)
#define DISABLE_PLL_CMU_MIF_DURATION1				(PMU_BASE_ADDR + 0x00002B14)
#define DISABLE_PLL_CMU_MIF_DURATION2				(PMU_BASE_ADDR + 0x00002B18)
#define DISABLE_PLL_CMU_MIF_DURATION3				(PMU_BASE_ADDR + 0x00002B1C)
#define TOP_BUS_CONFIGURATION					(PMU_BASE_ADDR + 0x00002C00)
#define TOP_BUS_STATUS						(PMU_BASE_ADDR + 0x00002C04)
#define TOP_BUS_OPTION						(PMU_BASE_ADDR + 0x00002C08)
#define TOP_BUS_DURATION0					(PMU_BASE_ADDR + 0x00002C10)
#define TOP_BUS_DURATION1					(PMU_BASE_ADDR + 0x00002C14)
#define TOP_BUS_DURATION2					(PMU_BASE_ADDR + 0x00002C18)
#define TOP_BUS_DURATION3					(PMU_BASE_ADDR + 0x00002C1C)
#define TOP_RETENTION_CONFIGURATION				(PMU_BASE_ADDR + 0x00002C20)
#define TOP_RETENTION_STATUS					(PMU_BASE_ADDR + 0x00002C24)
#define TOP_RETENTION_OPTION					(PMU_BASE_ADDR + 0x00002C28)
#define TOP_RETENTION_DURATION0					(PMU_BASE_ADDR + 0x00002C30)
#define TOP_RETENTION_DURATION1					(PMU_BASE_ADDR + 0x00002C34)
#define TOP_RETENTION_DURATION2					(PMU_BASE_ADDR + 0x00002C38)
#define TOP_RETENTION_DURATION3					(PMU_BASE_ADDR + 0x00002C3C)
#define TOP_PWR_CONFIGURATION					(PMU_BASE_ADDR + 0x00002C40)
#define TOP_PWR_STATUS						(PMU_BASE_ADDR + 0x00002C44)
#define TOP_PWR_OPTION						(PMU_BASE_ADDR + 0x00002C48)
#define TOP_PWR_DURATION0					(PMU_BASE_ADDR + 0x00002C50)
#define TOP_PWR_DURATION1					(PMU_BASE_ADDR + 0x00002C54)
#define TOP_PWR_DURATION2					(PMU_BASE_ADDR + 0x00002C58)
#define TOP_PWR_DURATION3					(PMU_BASE_ADDR + 0x00002C5C)
#define TOP_BUS_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002C80)
#define TOP_BUS_MIF_STATUS					(PMU_BASE_ADDR + 0x00002C84)
#define TOP_BUS_MIF_OPTION					(PMU_BASE_ADDR + 0x00002C88)
#define TOP_BUS_MIF_DURATION0					(PMU_BASE_ADDR + 0x00002C90)
#define TOP_BUS_MIF_DURATION1					(PMU_BASE_ADDR + 0x00002C94)
#define TOP_BUS_MIF_DURATION2					(PMU_BASE_ADDR + 0x00002C98)
#define TOP_BUS_MIF_DURATION3					(PMU_BASE_ADDR + 0x00002C9C)
#define TOP_RETENTION_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002CA0)
#define TOP_RETENTION_MIF_STATUS				(PMU_BASE_ADDR + 0x00002CA4)
#define TOP_RETENTION_MIF_OPTION				(PMU_BASE_ADDR + 0x00002CA8)
#define TOP_RETENTION_MIF_DURATION0				(PMU_BASE_ADDR + 0x00002CB0)
#define TOP_RETENTION_MIF_DURATION1				(PMU_BASE_ADDR + 0x00002CB4)
#define TOP_RETENTION_MIF_DURATION2				(PMU_BASE_ADDR + 0x00002CB8)
#define TOP_RETENTION_MIF_DURATION3				(PMU_BASE_ADDR + 0x00002CBC)
#define TOP_PWR_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002CC0)
#define TOP_PWR_MIF_STATUS					(PMU_BASE_ADDR + 0x00002CC4)
#define TOP_PWR_MIF_OPTION					(PMU_BASE_ADDR + 0x00002CC8)
#define TOP_PWR_MIF_DURATION0					(PMU_BASE_ADDR + 0x00002CD0)
#define TOP_PWR_MIF_DURATION1					(PMU_BASE_ADDR + 0x00002CD4)
#define TOP_PWR_MIF_DURATION2					(PMU_BASE_ADDR + 0x00002CD8)
#define TOP_PWR_MIF_DURATION3					(PMU_BASE_ADDR + 0x00002CDC)
#define LOGIC_RESET_CONFIGURATION				(PMU_BASE_ADDR + 0x00002D00)
#define LOGIC_RESET_STATUS					(PMU_BASE_ADDR + 0x00002D04)
#define LOGIC_RESET_OPTION					(PMU_BASE_ADDR + 0x00002D08)
#define LOGIC_RESET_DURATION0					(PMU_BASE_ADDR + 0x00002D10)
#define LOGIC_RESET_DURATION1					(PMU_BASE_ADDR + 0x00002D14)
#define LOGIC_RESET_DURATION2					(PMU_BASE_ADDR + 0x00002D18)
#define LOGIC_RESET_DURATION3					(PMU_BASE_ADDR + 0x00002D1C)
#define OSCCLK_GATE_CONFIGURATION				(PMU_BASE_ADDR + 0x00002D20)
#define OSCCLK_GATE_STATUS					(PMU_BASE_ADDR + 0x00002D24)
#define OSCCLK_GATE_OPTION					(PMU_BASE_ADDR + 0x00002D28)
#define OSCCLK_GATE_DURATION0					(PMU_BASE_ADDR + 0x00002D30)
#define OSCCLK_GATE_DURATION1					(PMU_BASE_ADDR + 0x00002D34)
#define OSCCLK_GATE_DURATION2					(PMU_BASE_ADDR + 0x00002D38)
#define OSCCLK_GATE_DURATION3					(PMU_BASE_ADDR + 0x00002D3C)
#define SLEEP_RESET_CONFIGURATION				(PMU_BASE_ADDR + 0x00002D40)
#define SLEEP_RESET_STATUS					(PMU_BASE_ADDR + 0x00002D44)
#define SLEEP_RESET_OPTION					(PMU_BASE_ADDR + 0x00002D48)
#define SLEEP_RESET_DURATION0					(PMU_BASE_ADDR + 0x00002D50)
#define SLEEP_RESET_DURATION1					(PMU_BASE_ADDR + 0x00002D54)
#define SLEEP_RESET_DURATION2					(PMU_BASE_ADDR + 0x00002D58)
#define SLEEP_RESET_DURATION3					(PMU_BASE_ADDR + 0x00002D5C)
#define RET_OSCCLK_GATE_CONFIGURATION				(PMU_BASE_ADDR + 0x00002D60)
#define RET_OSCCLK_GATE_STATUS					(PMU_BASE_ADDR + 0x00002D64)
#define RET_OSCCLK_GATE_OPTION					(PMU_BASE_ADDR + 0x00002D68)
#define RET_OSCCLK_GATE_DURATION0				(PMU_BASE_ADDR + 0x00002D70)
#define RET_OSCCLK_GATE_DURATION1				(PMU_BASE_ADDR + 0x00002D74)
#define RET_OSCCLK_GATE_DURATION2				(PMU_BASE_ADDR + 0x00002D78)
#define RET_OSCCLK_GATE_DURATION3				(PMU_BASE_ADDR + 0x00002D7C)
#define LOGIC_RESET_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002D80)
#define LOGIC_RESET_MIF_STATUS					(PMU_BASE_ADDR + 0x00002D84)
#define LOGIC_RESET_MIF_OPTION					(PMU_BASE_ADDR + 0x00002D88)
#define LOGIC_RESET_MIF_DURATION0				(PMU_BASE_ADDR + 0x00002D90)
#define LOGIC_RESET_MIF_DURATION1				(PMU_BASE_ADDR + 0x00002D94)
#define LOGIC_RESET_MIF_DURATION2				(PMU_BASE_ADDR + 0x00002D98)
#define LOGIC_RESET_MIF_DURATION3				(PMU_BASE_ADDR + 0x00002D9C)
#define OSCCLK_GATE_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002DA0)
#define OSCCLK_GATE_MIF_STATUS					(PMU_BASE_ADDR + 0x00002DA4)
#define OSCCLK_GATE_MIF_OPTION					(PMU_BASE_ADDR + 0x00002DA8)
#define OSCCLK_GATE_MIF_DURATION0				(PMU_BASE_ADDR + 0x00002DB0)
#define OSCCLK_GATE_MIF_DURATION1				(PMU_BASE_ADDR + 0x00002DB4)
#define OSCCLK_GATE_MIF_DURATION2				(PMU_BASE_ADDR + 0x00002DB8)
#define OSCCLK_GATE_MIF_DURATION3				(PMU_BASE_ADDR + 0x00002DBC)
#define SLEEP_RESET_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00002DC0)
#define SLEEP_RESET_MIF_STATUS					(PMU_BASE_ADDR + 0x00002DC4)
#define SLEEP_RESET_MIF_OPTION					(PMU_BASE_ADDR + 0x00002DC8)
#define SLEEP_RESET_MIF_DURATION0				(PMU_BASE_ADDR + 0x00002DD0)
#define SLEEP_RESET_MIF_DURATION1				(PMU_BASE_ADDR + 0x00002DD4)
#define SLEEP_RESET_MIF_DURATION2				(PMU_BASE_ADDR + 0x00002DD8)
#define SLEEP_RESET_MIF_DURATION3				(PMU_BASE_ADDR + 0x00002DDC)
#define RET_OSCCLK_GATE_MIF_CONFIGURATION			(PMU_BASE_ADDR + 0x00002DE0)
#define RET_OSCCLK_GATE_MIF_STATUS				(PMU_BASE_ADDR + 0x00002DE4)
#define RET_OSCCLK_GATE_MIF_OPTION				(PMU_BASE_ADDR + 0x00002DE8)
#define RET_OSCCLK_GATE_MIF_DURATION0				(PMU_BASE_ADDR + 0x00002DF0)
#define RET_OSCCLK_GATE_MIF_DURATION1				(PMU_BASE_ADDR + 0x00002DF4)
#define RET_OSCCLK_GATE_MIF_DURATION2				(PMU_BASE_ADDR + 0x00002DF8)
#define RET_OSCCLK_GATE_MIF_DURATION3				(PMU_BASE_ADDR + 0x00002DFC)
#define MEMORY_TOP_CONFIGURATION				(PMU_BASE_ADDR + 0x00002E00)
#define MEMORY_TOP_STATUS					(PMU_BASE_ADDR + 0x00002E04)
#define MEMORY_TOP_OPTION					(PMU_BASE_ADDR + 0x00002E08)
#define MEMORY_TOP_DURATION0					(PMU_BASE_ADDR + 0x00002E10)
#define MEMORY_TOP_DURATION1					(PMU_BASE_ADDR + 0x00002E14)
#define MEMORY_TOP_DURATION2					(PMU_BASE_ADDR + 0x00002E18)
#define MEMORY_TOP_DURATION3					(PMU_BASE_ADDR + 0x00002E1C)
#define MEMORY_TOP_ALV_CONFIGURATION				(PMU_BASE_ADDR + 0x00002E20)
#define MEMORY_TOP_ALV_STATUS					(PMU_BASE_ADDR + 0x00002E24)
#define MEMORY_TOP_ALV_OPTION					(PMU_BASE_ADDR + 0x00002E28)
#define MEMORY_TOP_ALV_DURATION0				(PMU_BASE_ADDR + 0x00002E30)
#define MEMORY_TOP_ALV_DURATION1				(PMU_BASE_ADDR + 0x00002E34)
#define MEMORY_TOP_ALV_DURATION2				(PMU_BASE_ADDR + 0x00002E38)
#define MEMORY_TOP_ALV_DURATION3				(PMU_BASE_ADDR + 0x00002E3C)
#define PAD_RETENTION_LPDDR4_CONFIGURATION			(PMU_BASE_ADDR + 0x00003000)
#define PAD_RETENTION_LPDDR4_STATUS				(PMU_BASE_ADDR + 0x00003004)
#define PAD_RETENTION_LPDDR4_OPTION				(PMU_BASE_ADDR + 0x00003008)
#define PAD_RETENTION_LPDDR4_DURATION0				(PMU_BASE_ADDR + 0x00003010)
#define PAD_RETENTION_LPDDR4_DURATION1				(PMU_BASE_ADDR + 0x00003014)
#define PAD_RETENTION_LPDDR4_DURATION2				(PMU_BASE_ADDR + 0x00003018)
#define PAD_RETENTION_LPDDR4_DURATION3				(PMU_BASE_ADDR + 0x0000301C)
#define PAD_RETENTION_AUD_CONFIGURATION				(PMU_BASE_ADDR + 0x00003020)
#define PAD_RETENTION_AUD_STATUS				(PMU_BASE_ADDR + 0x00003024)
#define PAD_RETENTION_AUD_OPTION				(PMU_BASE_ADDR + 0x00003028)
#define PAD_RETENTION_AUD_DURATION0				(PMU_BASE_ADDR + 0x00003030)
#define PAD_RETENTION_AUD_DURATION1				(PMU_BASE_ADDR + 0x00003034)
#define PAD_RETENTION_AUD_DURATION2				(PMU_BASE_ADDR + 0x00003038)
#define PAD_RETENTION_AUD_DURATION3				(PMU_BASE_ADDR + 0x0000303C)
#define PAD_RETENTION_JTAG_CONFIGURATION			(PMU_BASE_ADDR + 0x00003040)
#define PAD_RETENTION_JTAG_STATUS				(PMU_BASE_ADDR + 0x00003044)
#define PAD_RETENTION_JTAG_OPTION				(PMU_BASE_ADDR + 0x00003048)
#define PAD_RETENTION_JTAG_DURATION0				(PMU_BASE_ADDR + 0x00003050)
#define PAD_RETENTION_JTAG_DURATION1				(PMU_BASE_ADDR + 0x00003054)
#define PAD_RETENTION_JTAG_DURATION2				(PMU_BASE_ADDR + 0x00003058)
#define PAD_RETENTION_JTAG_DURATION3				(PMU_BASE_ADDR + 0x0000305C)
#define PAD_RETENTION_BUS0_TOP_CONFIGURATION			(PMU_BASE_ADDR + 0x00003060)
#define PAD_RETENTION_BUS0_TOP_STATUS				(PMU_BASE_ADDR + 0x00003064)
#define PAD_RETENTION_BUS0_TOP_OPTION				(PMU_BASE_ADDR + 0x00003068)
#define PAD_RETENTION_BUS0_TOP_DURATION0			(PMU_BASE_ADDR + 0x00003070)
#define PAD_RETENTION_BUS0_TOP_DURATION1			(PMU_BASE_ADDR + 0x00003074)
#define PAD_RETENTION_BUS0_TOP_DURATION2			(PMU_BASE_ADDR + 0x00003078)
#define PAD_RETENTION_BUS0_TOP_DURATION3			(PMU_BASE_ADDR + 0x0000307C)
#define PAD_RETENTION_MMC2_CONFIGURATION			(PMU_BASE_ADDR + 0x000030C0)
#define PAD_RETENTION_MMC2_STATUS				(PMU_BASE_ADDR + 0x000030C4)
#define PAD_RETENTION_MMC2_OPTION				(PMU_BASE_ADDR + 0x000030C8)
#define PAD_RETENTION_MMC2_DURATION0				(PMU_BASE_ADDR + 0x000030D0)
#define PAD_RETENTION_MMC2_DURATION1				(PMU_BASE_ADDR + 0x000030D4)
#define PAD_RETENTION_MMC2_DURATION2				(PMU_BASE_ADDR + 0x000030D8)
#define PAD_RETENTION_MMC2_DURATION3				(PMU_BASE_ADDR + 0x000030DC)
#define PAD_RETENTION_TOP_CONFIGURATION				(PMU_BASE_ADDR + 0x00003100)
#define PAD_RETENTION_TOP_STATUS				(PMU_BASE_ADDR + 0x00003104)
#define PAD_RETENTION_TOP_OPTION				(PMU_BASE_ADDR + 0x00003108)
#define PAD_RETENTION_TOP_DURATION0				(PMU_BASE_ADDR + 0x00003110)
#define PAD_RETENTION_TOP_DURATION1				(PMU_BASE_ADDR + 0x00003114)
#define PAD_RETENTION_TOP_DURATION2				(PMU_BASE_ADDR + 0x00003118)
#define PAD_RETENTION_TOP_DURATION3				(PMU_BASE_ADDR + 0x0000311C)
#define PAD_RETENTION_UART_CONFIGURATION			(PMU_BASE_ADDR + 0x00003120)
#define PAD_RETENTION_UART_STATUS				(PMU_BASE_ADDR + 0x00003124)
#define PAD_RETENTION_UART_OPTION				(PMU_BASE_ADDR + 0x00003128)
#define PAD_RETENTION_UART_DURATION0				(PMU_BASE_ADDR + 0x00003130)
#define PAD_RETENTION_UART_DURATION1				(PMU_BASE_ADDR + 0x00003134)
#define PAD_RETENTION_UART_DURATION2				(PMU_BASE_ADDR + 0x00003138)
#define PAD_RETENTION_UART_DURATION3				(PMU_BASE_ADDR + 0x0000313C)
#define PAD_RETENTION_MMC0_CONFIGURATION			(PMU_BASE_ADDR + 0x00003140)
#define PAD_RETENTION_MMC0_STATUS				(PMU_BASE_ADDR + 0x00003144)
#define PAD_RETENTION_MMC0_OPTION				(PMU_BASE_ADDR + 0x00003148)
#define PAD_RETENTION_MMC0_DURATION0				(PMU_BASE_ADDR + 0x00003150)
#define PAD_RETENTION_MMC0_DURATION1				(PMU_BASE_ADDR + 0x00003154)
#define PAD_RETENTION_MMC0_DURATION2				(PMU_BASE_ADDR + 0x00003158)
#define PAD_RETENTION_MMC0_DURATION3				(PMU_BASE_ADDR + 0x0000315C)
#define PAD_RETENTION_MMC1_CONFIGURATION			(PMU_BASE_ADDR + 0x00003160)
#define PAD_RETENTION_MMC1_STATUS				(PMU_BASE_ADDR + 0x00003164)
#define PAD_RETENTION_MMC1_OPTION				(PMU_BASE_ADDR + 0x00003168)
#define PAD_RETENTION_MMC1_DURATION0				(PMU_BASE_ADDR + 0x00003170)
#define PAD_RETENTION_MMC1_DURATION1				(PMU_BASE_ADDR + 0x00003174)
#define PAD_RETENTION_MMC1_DURATION2				(PMU_BASE_ADDR + 0x00003178)
#define PAD_RETENTION_MMC1_DURATION3				(PMU_BASE_ADDR + 0x0000317C)
#define PAD_RETENTION_EBIA_CONFIGURATION			(PMU_BASE_ADDR + 0x00003180)
#define PAD_RETENTION_EBIA_STATUS				(PMU_BASE_ADDR + 0x00003184)
#define PAD_RETENTION_EBIA_OPTION				(PMU_BASE_ADDR + 0x00003188)
#define PAD_RETENTION_EBIA_DURATION0				(PMU_BASE_ADDR + 0x00003190)
#define PAD_RETENTION_EBIA_DURATION1				(PMU_BASE_ADDR + 0x00003194)
#define PAD_RETENTION_EBIA_DURATION2				(PMU_BASE_ADDR + 0x00003198)
#define PAD_RETENTION_EBIA_DURATION3				(PMU_BASE_ADDR + 0x0000319C)
#define PAD_RETENTION_EBIB_CONFIGURATION			(PMU_BASE_ADDR + 0x000031A0)
#define PAD_RETENTION_EBIB_STATUS				(PMU_BASE_ADDR + 0x000031A4)
#define PAD_RETENTION_EBIB_OPTION				(PMU_BASE_ADDR + 0x000031A8)
#define PAD_RETENTION_EBIB_DURATION0				(PMU_BASE_ADDR + 0x000031B0)
#define PAD_RETENTION_EBIB_DURATION1				(PMU_BASE_ADDR + 0x000031B4)
#define PAD_RETENTION_EBIB_DURATION2				(PMU_BASE_ADDR + 0x000031B8)
#define PAD_RETENTION_EBIB_DURATION3				(PMU_BASE_ADDR + 0x000031BC)
#define PAD_RETENTION_SPI_CONFIGURATION				(PMU_BASE_ADDR + 0x000031C0)
#define PAD_RETENTION_SPI_STATUS				(PMU_BASE_ADDR + 0x000031C4)
#define PAD_RETENTION_SPI_OPTION				(PMU_BASE_ADDR + 0x000031C8)
#define PAD_RETENTION_SPI_DURATION0				(PMU_BASE_ADDR + 0x000031D0)
#define PAD_RETENTION_SPI_DURATION1				(PMU_BASE_ADDR + 0x000031D4)
#define PAD_RETENTION_SPI_DURATION2				(PMU_BASE_ADDR + 0x000031D8)
#define PAD_RETENTION_SPI_DURATION3				(PMU_BASE_ADDR + 0x000031DC)
#define PAD_RETENTION_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x000031E0)
#define PAD_RETENTION_MIF_STATUS				(PMU_BASE_ADDR + 0x000031E4)
#define PAD_RETENTION_MIF_OPTION				(PMU_BASE_ADDR + 0x000031E8)
#define PAD_RETENTION_MIF_DURATION0				(PMU_BASE_ADDR + 0x000031F0)
#define PAD_RETENTION_MIF_DURATION1				(PMU_BASE_ADDR + 0x000031F4)
#define PAD_RETENTION_MIF_DURATION2				(PMU_BASE_ADDR + 0x000031F8)
#define PAD_RETENTION_MIF_DURATION3				(PMU_BASE_ADDR + 0x000031FC)
#define PAD_ISOLATION_CONFIGURATION				(PMU_BASE_ADDR + 0x00003200)
#define PAD_ISOLATION_STATUS					(PMU_BASE_ADDR + 0x00003204)
#define PAD_ISOLATION_OPTION					(PMU_BASE_ADDR + 0x00003208)
#define PAD_ISOLATION_DURATION0					(PMU_BASE_ADDR + 0x00003210)
#define PAD_ISOLATION_DURATION1					(PMU_BASE_ADDR + 0x00003214)
#define PAD_ISOLATION_DURATION2					(PMU_BASE_ADDR + 0x00003218)
#define PAD_ISOLATION_DURATION3					(PMU_BASE_ADDR + 0x0000321C)
#define PAD_RETENTION_LLI_CONFIGURATION				(PMU_BASE_ADDR + 0x00003220)
#define PAD_RETENTION_LLI_STATUS				(PMU_BASE_ADDR + 0x00003224)
#define PAD_RETENTION_LLI_OPTION				(PMU_BASE_ADDR + 0x00003228)
#define PAD_RETENTION_LLI_DURATION0				(PMU_BASE_ADDR + 0x00003230)
#define PAD_RETENTION_LLI_DURATION1				(PMU_BASE_ADDR + 0x00003234)
#define PAD_RETENTION_LLI_DURATION2				(PMU_BASE_ADDR + 0x00003238)
#define PAD_RETENTION_LLI_DURATION3				(PMU_BASE_ADDR + 0x0000323C)
#define PAD_RETENTION_UFS_CONFIGURATION				(PMU_BASE_ADDR + 0x00003260)
#define PAD_RETENTION_UFS_STATUS				(PMU_BASE_ADDR + 0x00003264)
#define PAD_RETENTION_UFS_OPTION				(PMU_BASE_ADDR + 0x00003268)
#define PAD_RETENTION_UFS_DURATION0				(PMU_BASE_ADDR + 0x00003270)
#define PAD_RETENTION_UFS_DURATION1				(PMU_BASE_ADDR + 0x00003274)
#define PAD_RETENTION_UFS_DURATION2				(PMU_BASE_ADDR + 0x00003278)
#define PAD_RETENTION_UFS_DURATION3				(PMU_BASE_ADDR + 0x0000327C)
#define PAD_ISOLATION_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00003280)
#define PAD_ISOLATION_MIF_STATUS				(PMU_BASE_ADDR + 0x00003284)
#define PAD_ISOLATION_MIF_OPTION				(PMU_BASE_ADDR + 0x00003288)
#define PAD_ISOLATION_MIF_DURATION0				(PMU_BASE_ADDR + 0x00003290)
#define PAD_ISOLATION_MIF_DURATION1				(PMU_BASE_ADDR + 0x00003294)
#define PAD_ISOLATION_MIF_DURATION2				(PMU_BASE_ADDR + 0x00003298)
#define PAD_ISOLATION_MIF_DURATION3				(PMU_BASE_ADDR + 0x0000329C)
#define PAD_RETENTION_FSYSGENIO_CONFIGURATION			(PMU_BASE_ADDR + 0x000032A0)
#define PAD_RETENTION_FSYSGENIO_STATUS				(PMU_BASE_ADDR + 0x000032A4)
#define PAD_RETENTION_FSYSGENIO_OPTION				(PMU_BASE_ADDR + 0x000032A8)
#define PAD_RETENTION_FSYSGENIO_DURATION0			(PMU_BASE_ADDR + 0x000032B0)
#define PAD_RETENTION_FSYSGENIO_DURATION1			(PMU_BASE_ADDR + 0x000032B4)
#define PAD_RETENTION_FSYSGENIO_DURATION2			(PMU_BASE_ADDR + 0x000032B8)
#define PAD_RETENTION_FSYSGENIO_DURATION3			(PMU_BASE_ADDR + 0x000032BC)
#define PAD_RETENTION_BOOTLDO_0_CONFIGURATION			(PMU_BASE_ADDR + 0x000032C0)
#define PAD_RETENTION_BOOTLDO_0_STATUS				(PMU_BASE_ADDR + 0x000032C4)
#define PAD_RETENTION_BOOTLDO_0_OPTION				(PMU_BASE_ADDR + 0x000032C8)
#define PAD_RETENTION_BOOTLDO_0_DURATION0			(PMU_BASE_ADDR + 0x000032D0)
#define PAD_RETENTION_BOOTLDO_0_DURATION1			(PMU_BASE_ADDR + 0x000032D4)
#define PAD_RETENTION_BOOTLDO_0_DURATION2			(PMU_BASE_ADDR + 0x000032D8)
#define PAD_RETENTION_BOOTLDO_0_DURATION3			(PMU_BASE_ADDR + 0x000032DC)
#define PAD_RETENTION_BOOTLDO_1_CONFIGURATION			(PMU_BASE_ADDR + 0x000032E0)
#define PAD_RETENTION_BOOTLDO_1_STATUS				(PMU_BASE_ADDR + 0x000032E4)
#define PAD_RETENTION_BOOTLDO_1_OPTION				(PMU_BASE_ADDR + 0x000032E8)
#define PAD_RETENTION_BOOTLDO_1_DURATION0			(PMU_BASE_ADDR + 0x000032F0)
#define PAD_RETENTION_BOOTLDO_1_DURATION1			(PMU_BASE_ADDR + 0x000032F4)
#define PAD_RETENTION_BOOTLDO_1_DURATION2			(PMU_BASE_ADDR + 0x000032F8)
#define PAD_RETENTION_BOOTLDO_1_DURATION3			(PMU_BASE_ADDR + 0x000032FC)
#define PAD_ALV_SEL_CONFIGURATION				(PMU_BASE_ADDR + 0x00003300)
#define PAD_ALV_SEL_STATUS					(PMU_BASE_ADDR + 0x00003304)
#define PAD_ALV_SEL_OPTION0					(PMU_BASE_ADDR + 0x00003308)
#define PS_HOLD_CONTROL						(PMU_BASE_ADDR + 0x0000330C)
#define PAD_ALV_SEL_DURATION0					(PMU_BASE_ADDR + 0x00003310)
#define PAD_ALV_SEL_DURATION1					(PMU_BASE_ADDR + 0x00003314)
#define PAD_ALV_SEL_DURATION2					(PMU_BASE_ADDR + 0x00003318)
#define PAD_ALV_SEL_DURATION3					(PMU_BASE_ADDR + 0x0000331C)
#define XXTI_CONFIGURATION					(PMU_BASE_ADDR + 0x00003420)
#define XXTI_STATUS						(PMU_BASE_ADDR + 0x00003424)
#define XXTI_OPTION						(PMU_BASE_ADDR + 0x00003428)
#define XXTI_DURATION0						(PMU_BASE_ADDR + 0x00003430)
#define XXTI_DURATION1						(PMU_BASE_ADDR + 0x00003434)
#define XXTI_DURATION2						(PMU_BASE_ADDR + 0x00003438)
#define XXTI_DURATION3						(PMU_BASE_ADDR + 0x0000343C)
#define XXTI26_CONFIGURATION					(PMU_BASE_ADDR + 0x00003440)
#define XXTI26_STATUS						(PMU_BASE_ADDR + 0x00003444)
#define XXTI26_OPTION						(PMU_BASE_ADDR + 0x00003448)
#define XXTI26_DURATION0					(PMU_BASE_ADDR + 0x00003450)
#define XXTI26_DURATION1					(PMU_BASE_ADDR + 0x00003454)
#define XXTI26_DURATION2					(PMU_BASE_ADDR + 0x00003458)
#define XXTI26_DURATION3					(PMU_BASE_ADDR + 0x0000345C)
#define EXT_REGULATOR_CONFIGURATION				(PMU_BASE_ADDR + 0x00003600)
#define EXT_REGULATOR_STATUS					(PMU_BASE_ADDR + 0x00003604)
#define EXT_REGULATOR_OPTION					(PMU_BASE_ADDR + 0x00003608)
#define EXT_REGULATOR_DURATION0					(PMU_BASE_ADDR + 0x00003610)
#define EXT_REGULATOR_DURATION1					(PMU_BASE_ADDR + 0x00003614)
#define EXT_REGULATOR_DURATION2					(PMU_BASE_ADDR + 0x00003618)
#define EXT_REGULATOR_DURATION3					(PMU_BASE_ADDR + 0x0000361C)
#define GPIO_MODE_CONFIGURATION					(PMU_BASE_ADDR + 0x00003800)
#define GPIO_MODE_STATUS					(PMU_BASE_ADDR + 0x00003804)
#define GPIO_MODE_OPTION					(PMU_BASE_ADDR + 0x00003808)
#define GPIO_MODE_DURATION0					(PMU_BASE_ADDR + 0x00003810)
#define GPIO_MODE_DURATION1					(PMU_BASE_ADDR + 0x00003814)
#define GPIO_MODE_DURATION2					(PMU_BASE_ADDR + 0x00003818)
#define GPIO_MODE_DURATION3					(PMU_BASE_ADDR + 0x0000381C)
#define GPIO_MODE_FSYS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00003820)
#define GPIO_MODE_FSYS0_STATUS					(PMU_BASE_ADDR + 0x00003824)
#define GPIO_MODE_FSYS0_OPTION					(PMU_BASE_ADDR + 0x00003828)
#define GPIO_MODE_FSYS0_DURATION0				(PMU_BASE_ADDR + 0x00003830)
#define GPIO_MODE_FSYS0_DURATION1				(PMU_BASE_ADDR + 0x00003834)
#define GPIO_MODE_FSYS0_DURATION2				(PMU_BASE_ADDR + 0x00003838)
#define GPIO_MODE_FSYS0_DURATION3				(PMU_BASE_ADDR + 0x0000383C)
#define GPIO_MODE_FSYS1_CONFIGURATION				(PMU_BASE_ADDR + 0x00003840)
#define GPIO_MODE_FSYS1_STATUS					(PMU_BASE_ADDR + 0x00003844)
#define GPIO_MODE_FSYS1_OPTION					(PMU_BASE_ADDR + 0x00003848)
#define GPIO_MODE_FSYS1_DURATION0				(PMU_BASE_ADDR + 0x00003850)
#define GPIO_MODE_FSYS1_DURATION1				(PMU_BASE_ADDR + 0x00003854)
#define GPIO_MODE_FSYS1_DURATION2				(PMU_BASE_ADDR + 0x00003858)
#define GPIO_MODE_FSYS1_DURATION3				(PMU_BASE_ADDR + 0x0000385C)
#define GPIO_MODE_BUS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00003860)
#define GPIO_MODE_BUS0_STATUS					(PMU_BASE_ADDR + 0x00003864)
#define GPIO_MODE_BUS0_OPTION					(PMU_BASE_ADDR + 0x00003868)
#define GPIO_MODE_BUS0_DURATION0				(PMU_BASE_ADDR + 0x00003870)
#define GPIO_MODE_BUS0_DURATION1				(PMU_BASE_ADDR + 0x00003874)
#define GPIO_MODE_BUS0_DURATION2				(PMU_BASE_ADDR + 0x00003878)
#define GPIO_MODE_BUS0_DURATION3				(PMU_BASE_ADDR + 0x0000387C)
#define GPIO_MODE_MIF_CONFIGURATION				(PMU_BASE_ADDR + 0x00003900)
#define GPIO_MODE_MIF_STATUS					(PMU_BASE_ADDR + 0x00003904)
#define GPIO_MODE_MIF_OPTION					(PMU_BASE_ADDR + 0x00003908)
#define GPIO_MODE_MIF_DURATION0					(PMU_BASE_ADDR + 0x00003910)
#define GPIO_MODE_MIF_DURATION1					(PMU_BASE_ADDR + 0x00003914)
#define GPIO_MODE_MIF_DURATION2					(PMU_BASE_ADDR + 0x00003918)
#define GPIO_MODE_MIF_DURATION3					(PMU_BASE_ADDR + 0x0000391C)
#define GPIO_MODE_AUD_CONFIGURATION				(PMU_BASE_ADDR + 0x000039E0)
#define GPIO_MODE_AUD_STATUS					(PMU_BASE_ADDR + 0x000039E4)
#define GPIO_MODE_AUD_OPTION					(PMU_BASE_ADDR + 0x000039E8)
#define GPIO_MODE_AUD_DURATION0					(PMU_BASE_ADDR + 0x000039F0)
#define GPIO_MODE_AUD_DURATION1					(PMU_BASE_ADDR + 0x000039F4)
#define GPIO_MODE_AUD_DURATION2					(PMU_BASE_ADDR + 0x000039F8)
#define GPIO_MODE_AUD_DURATION3					(PMU_BASE_ADDR + 0x000039FC)
#define ATLAS_CONFIGURATION					(PMU_BASE_ADDR + 0x00003A00)
#define ATLAS_STATUS						(PMU_BASE_ADDR + 0x00003A04)
#define ATLAS_OPTION						(PMU_BASE_ADDR + 0x00003A08)
#define ATLAS_DURATION0						(PMU_BASE_ADDR + 0x00003A10)
#define ATLAS_DURATION1						(PMU_BASE_ADDR + 0x00003A14)
#define ATLAS_DURATION2						(PMU_BASE_ADDR + 0x00003A18)
#define ATLAS_DURATION3						(PMU_BASE_ADDR + 0x00003A1C)
#define APOLLO_CONFIGURATION					(PMU_BASE_ADDR + 0x00003A20)
#define APOLLO_STATUS						(PMU_BASE_ADDR + 0x00003A24)
#define APOLLO_OPTION						(PMU_BASE_ADDR + 0x00003A28)
#define APOLLO_DURATION0					(PMU_BASE_ADDR + 0x00003A30)
#define APOLLO_DURATION1					(PMU_BASE_ADDR + 0x00003A34)
#define APOLLO_DURATION2					(PMU_BASE_ADDR + 0x00003A38)
#define APOLLO_DURATION3					(PMU_BASE_ADDR + 0x00003A3C)
#define CLKRUN_CMU_ATLAS_CONFIGURATION				(PMU_BASE_ADDR + 0x00003A40)
#define CLKRUN_CMU_ATLAS_STATUS					(PMU_BASE_ADDR + 0x00003A44)
#define CLKRUN_CMU_ATLAS_OPTION					(PMU_BASE_ADDR + 0x00003A48)
#define CLKRUN_CMU_ATLAS_DURATION0				(PMU_BASE_ADDR + 0x00003A50)
#define CLKRUN_CMU_ATLAS_DURATION1				(PMU_BASE_ADDR + 0x00003A54)
#define CLKRUN_CMU_ATLAS_DURATION2				(PMU_BASE_ADDR + 0x00003A58)
#define CLKRUN_CMU_ATLAS_DURATION3				(PMU_BASE_ADDR + 0x00003A5C)
#define CLKRUN_CMU_APOLLO_CONFIGURATION				(PMU_BASE_ADDR + 0x00003A60)
#define CLKRUN_CMU_APOLLO_STATUS				(PMU_BASE_ADDR + 0x00003A64)
#define CLKRUN_CMU_APOLLO_OPTION				(PMU_BASE_ADDR + 0x00003A68)
#define CLKRUN_CMU_APOLLO_DURATION0				(PMU_BASE_ADDR + 0x00003A70)
#define CLKRUN_CMU_APOLLO_DURATION1				(PMU_BASE_ADDR + 0x00003A74)
#define CLKRUN_CMU_APOLLO_DURATION2				(PMU_BASE_ADDR + 0x00003A78)
#define CLKRUN_CMU_APOLLO_DURATION3				(PMU_BASE_ADDR + 0x00003A7C)
#define CLKSTOP_CMU_ATLAS_CONFIGURATION				(PMU_BASE_ADDR + 0x00003A80)
#define CLKSTOP_CMU_ATLAS_STATUS				(PMU_BASE_ADDR + 0x00003A84)
#define CLKSTOP_CMU_ATLAS_OPTION				(PMU_BASE_ADDR + 0x00003A88)
#define CLKSTOP_CMU_ATLAS_DURATION0				(PMU_BASE_ADDR + 0x00003A90)
#define CLKSTOP_CMU_ATLAS_DURATION1				(PMU_BASE_ADDR + 0x00003A94)
#define CLKSTOP_CMU_ATLAS_DURATION2				(PMU_BASE_ADDR + 0x00003A98)
#define CLKSTOP_CMU_ATLAS_DURATION3				(PMU_BASE_ADDR + 0x00003A9C)
#define CLKSTOP_CMU_APOLLO_CONFIGURATION			(PMU_BASE_ADDR + 0x00003AA0)
#define CLKSTOP_CMU_APOLLO_STATUS				(PMU_BASE_ADDR + 0x00003AA4)
#define CLKSTOP_CMU_APOLLO_OPTION				(PMU_BASE_ADDR + 0x00003AA8)
#define CLKSTOP_CMU_APOLLO_DURATION0				(PMU_BASE_ADDR + 0x00003AB0)
#define CLKSTOP_CMU_APOLLO_DURATION1				(PMU_BASE_ADDR + 0x00003AB4)
#define CLKSTOP_CMU_APOLLO_DURATION2				(PMU_BASE_ADDR + 0x00003AB8)
#define CLKSTOP_CMU_APOLLO_DURATION3				(PMU_BASE_ADDR + 0x00003ABC)
#define DISABLE_PLL_CMU_ATLAS_CONFIGURATION			(PMU_BASE_ADDR + 0x00003AC0)
#define DISABLE_PLL_CMU_ATLAS_STATUS				(PMU_BASE_ADDR + 0x00003AC4)
#define DISABLE_PLL_CMU_ATLAS_OPTION				(PMU_BASE_ADDR + 0x00003AC8)
#define DISABLE_PLL_CMU_ATLAS_DURATION0				(PMU_BASE_ADDR + 0x00003AD0)
#define DISABLE_PLL_CMU_ATLAS_DURATION1				(PMU_BASE_ADDR + 0x00003AD4)
#define DISABLE_PLL_CMU_ATLAS_DURATION2				(PMU_BASE_ADDR + 0x00003AD8)
#define DISABLE_PLL_CMU_ATLAS_DURATION3				(PMU_BASE_ADDR + 0x00003ADC)
#define DISABLE_PLL_CMU_APOLLO_CONFIGURATION			(PMU_BASE_ADDR + 0x00003AE0)
#define DISABLE_PLL_CMU_APOLLO_STATUS				(PMU_BASE_ADDR + 0x00003AE4)
#define DISABLE_PLL_CMU_APOLLO_OPTION				(PMU_BASE_ADDR + 0x00003AE8)
#define DISABLE_PLL_CMU_APOLLO_DURATION0			(PMU_BASE_ADDR + 0x00003AF0)
#define DISABLE_PLL_CMU_APOLLO_DURATION1			(PMU_BASE_ADDR + 0x00003AF4)
#define DISABLE_PLL_CMU_APOLLO_DURATION2			(PMU_BASE_ADDR + 0x00003AF8)
#define DISABLE_PLL_CMU_APOLLO_DURATION3			(PMU_BASE_ADDR + 0x00003AFC)
#define RESET_LOGIC_ATLAS_CONFIGURATION				(PMU_BASE_ADDR + 0x00003B00)
#define RESET_LOGIC_ATLAS_STATUS				(PMU_BASE_ADDR + 0x00003B04)
#define RESET_LOGIC_ATLAS_OPTION				(PMU_BASE_ADDR + 0x00003B08)
#define RESET_LOGIC_ATLAS_DURATION0				(PMU_BASE_ADDR + 0x00003B10)
#define RESET_LOGIC_ATLAS_DURATION1				(PMU_BASE_ADDR + 0x00003B14)
#define RESET_LOGIC_ATLAS_DURATION2				(PMU_BASE_ADDR + 0x00003B18)
#define RESET_LOGIC_ATLAS_DURATION3				(PMU_BASE_ADDR + 0x00003B1C)
#define RESET_LOGIC_APOLLO_CONFIGURATION			(PMU_BASE_ADDR + 0x00003B20)
#define RESET_LOGIC_APOLLO_STATUS				(PMU_BASE_ADDR + 0x00003B24)
#define RESET_LOGIC_APOLLO_OPTION				(PMU_BASE_ADDR + 0x00003B28)
#define RESET_LOGIC_APOLLO_DURATION0				(PMU_BASE_ADDR + 0x00003B30)
#define RESET_LOGIC_APOLLO_DURATION1				(PMU_BASE_ADDR + 0x00003B34)
#define RESET_LOGIC_APOLLO_DURATION2				(PMU_BASE_ADDR + 0x00003B38)
#define RESET_LOGIC_APOLLO_DURATION3				(PMU_BASE_ADDR + 0x00003B3C)
#define MEMORY_ATLAS_CONFIGURATION				(PMU_BASE_ADDR + 0x00003B40)
#define MEMORY_ATLAS_STATUS					(PMU_BASE_ADDR + 0x00003B44)
#define MEMORY_ATLAS_OPTION					(PMU_BASE_ADDR + 0x00003B48)
#define MEMORY_ATLAS_DURATION0					(PMU_BASE_ADDR + 0x00003B50)
#define MEMORY_ATLAS_DURATION1					(PMU_BASE_ADDR + 0x00003B54)
#define MEMORY_ATLAS_DURATION2					(PMU_BASE_ADDR + 0x00003B58)
#define MEMORY_ATLAS_DURATION3					(PMU_BASE_ADDR + 0x00003B5C)
#define RESET_CMU_ATLAS_CONFIGURATION				(PMU_BASE_ADDR + 0x00003B60)
#define RESET_CMU_ATLAS_STATUS					(PMU_BASE_ADDR + 0x00003B64)
#define RESET_CMU_ATLAS_OPTION					(PMU_BASE_ADDR + 0x00003B68)
#define RESET_CMU_ATLAS_DURATION0				(PMU_BASE_ADDR + 0x00003B70)
#define RESET_CMU_ATLAS_DURATION1				(PMU_BASE_ADDR + 0x00003B74)
#define RESET_CMU_ATLAS_DURATION2				(PMU_BASE_ADDR + 0x00003B78)
#define RESET_CMU_ATLAS_DURATION3				(PMU_BASE_ADDR + 0x00003B7C)
#define RESET_CMU_APOLLO_CONFIGURATION				(PMU_BASE_ADDR + 0x00003B80)
#define RESET_CMU_APOLLO_STATUS					(PMU_BASE_ADDR + 0x00003B84)
#define RESET_CMU_APOLLO_OPTION					(PMU_BASE_ADDR + 0x00003B88)
#define RESET_CMU_APOLLO_DURATION0				(PMU_BASE_ADDR + 0x00003B90)
#define RESET_CMU_APOLLO_DURATION1				(PMU_BASE_ADDR + 0x00003B94)
#define RESET_CMU_APOLLO_DURATION2				(PMU_BASE_ADDR + 0x00003B98)
#define RESET_CMU_APOLLO_DURATION3				(PMU_BASE_ADDR + 0x00003B9C)
#define RESET_SLEEP_ATLAS_CONFIGURATION				(PMU_BASE_ADDR + 0x00003BA0)
#define RESET_SLEEP_ATLAS_STATUS				(PMU_BASE_ADDR + 0x00003BA4)
#define RESET_SLEEP_ATLAS_OPTION				(PMU_BASE_ADDR + 0x00003BA8)
#define RESET_SLEEP_ATLAS_DURATION0				(PMU_BASE_ADDR + 0x00003BB0)
#define RESET_SLEEP_ATLAS_DURATION1				(PMU_BASE_ADDR + 0x00003BB4)
#define RESET_SLEEP_ATLAS_DURATION2				(PMU_BASE_ADDR + 0x00003BB8)
#define RESET_SLEEP_ATLAS_DURATION3				(PMU_BASE_ADDR + 0x00003BBC)
#define RESET_SLEEP_APOLLO_CONFIGURATION			(PMU_BASE_ADDR + 0x00003BC0)
#define RESET_SLEEP_APOLLO_STATUS				(PMU_BASE_ADDR + 0x00003BC4)
#define RESET_SLEEP_APOLLO_OPTION				(PMU_BASE_ADDR + 0x00003BC8)
#define RESET_SLEEP_APOLLO_DURATION0				(PMU_BASE_ADDR + 0x00003BD0)
#define RESET_SLEEP_APOLLO_DURATION1				(PMU_BASE_ADDR + 0x00003BD4)
#define RESET_SLEEP_APOLLO_DURATION2				(PMU_BASE_ADDR + 0x00003BD8)
#define RESET_SLEEP_APOLLO_DURATION3				(PMU_BASE_ADDR + 0x00003BDC)
#define AUD_CONFIGURATION					(PMU_BASE_ADDR + 0x00004000)
#define AUD_STATUS						(PMU_BASE_ADDR + 0x00004004)
#define AUD_OPTION						(PMU_BASE_ADDR + 0x00004008)
#define AUD_DURATION0						(PMU_BASE_ADDR + 0x00004010)
#define AUD_DURATION1						(PMU_BASE_ADDR + 0x00004014)
#define AUD_DURATION2						(PMU_BASE_ADDR + 0x00004018)
#define AUD_DURATION3						(PMU_BASE_ADDR + 0x0000401C)
#define BUS0_CONFIGURATION					(PMU_BASE_ADDR + 0x00004020)
#define BUS0_STATUS						(PMU_BASE_ADDR + 0x00004024)
#define BUS0_OPTION						(PMU_BASE_ADDR + 0x00004028)
#define BUS0_DURATION0						(PMU_BASE_ADDR + 0x00004030)
#define BUS0_DURATION1						(PMU_BASE_ADDR + 0x00004034)
#define BUS0_DURATION2						(PMU_BASE_ADDR + 0x00004038)
#define BUS0_DURATION3						(PMU_BASE_ADDR + 0x0000403C)
#define CAM0_CONFIGURATION					(PMU_BASE_ADDR + 0x00004040)
#define CAM0_STATUS						(PMU_BASE_ADDR + 0x00004044)
#define CAM0_OPTION						(PMU_BASE_ADDR + 0x00004048)
#define CAM0_DURATION0						(PMU_BASE_ADDR + 0x00004050)
#define CAM0_DURATION1						(PMU_BASE_ADDR + 0x00004054)
#define CAM0_DURATION2						(PMU_BASE_ADDR + 0x00004058)
#define CAM0_DURATION3						(PMU_BASE_ADDR + 0x0000405C)
#define CAM1_CONFIGURATION					(PMU_BASE_ADDR + 0x00004060)
#define CAM1_STATUS						(PMU_BASE_ADDR + 0x00004064)
#define CAM1_OPTION						(PMU_BASE_ADDR + 0x00004068)
#define CAM1_DURATION0						(PMU_BASE_ADDR + 0x00004070)
#define CAM1_DURATION1						(PMU_BASE_ADDR + 0x00004074)
#define CAM1_DURATION2						(PMU_BASE_ADDR + 0x00004078)
#define CAM1_DURATION3						(PMU_BASE_ADDR + 0x0000407C)
#define DISP_CONFIGURATION					(PMU_BASE_ADDR + 0x00004080)
#define DISP_STATUS						(PMU_BASE_ADDR + 0x00004084)
#define DISP_OPTION						(PMU_BASE_ADDR + 0x00004088)
#define DISP_DURATION0						(PMU_BASE_ADDR + 0x00004090)
#define DISP_DURATION1						(PMU_BASE_ADDR + 0x00004094)
#define DISP_DURATION2						(PMU_BASE_ADDR + 0x00004098)
#define DISP_DURATION3						(PMU_BASE_ADDR + 0x0000409C)
#define FSYS0_CONFIGURATION					(PMU_BASE_ADDR + 0x000040A0)
#define FSYS0_STATUS						(PMU_BASE_ADDR + 0x000040A4)
#define FSYS0_OPTION						(PMU_BASE_ADDR + 0x000040A8)
#define FSYS0_DURATION0						(PMU_BASE_ADDR + 0x000040B0)
#define FSYS0_DURATION1						(PMU_BASE_ADDR + 0x000040B4)
#define FSYS0_DURATION2						(PMU_BASE_ADDR + 0x000040B8)
#define FSYS0_DURATION3						(PMU_BASE_ADDR + 0x000040BC)
#define FSYS1_CONFIGURATION					(PMU_BASE_ADDR + 0x000040C0)
#define FSYS1_STATUS						(PMU_BASE_ADDR + 0x000040C4)
#define FSYS1_OPTION						(PMU_BASE_ADDR + 0x000040C8)
#define FSYS1_DURATION0						(PMU_BASE_ADDR + 0x000040D0)
#define FSYS1_DURATION1						(PMU_BASE_ADDR + 0x000040D4)
#define FSYS1_DURATION2						(PMU_BASE_ADDR + 0x000040D8)
#define FSYS1_DURATION3						(PMU_BASE_ADDR + 0x000040DC)
#define G3D_CONFIGURATION					(PMU_BASE_ADDR + 0x00004100)
#define G3D_STATUS						(PMU_BASE_ADDR + 0x00004104)
#define G3D_OPTION						(PMU_BASE_ADDR + 0x00004108)
#define G3D_DURATION0						(PMU_BASE_ADDR + 0x00004110)
#define G3D_DURATION1						(PMU_BASE_ADDR + 0x00004114)
#define G3D_DURATION2						(PMU_BASE_ADDR + 0x00004118)
#define G3D_DURATION3						(PMU_BASE_ADDR + 0x0000411C)
#define ISP0_CONFIGURATION					(PMU_BASE_ADDR + 0x00004140)
#define ISP0_STATUS						(PMU_BASE_ADDR + 0x00004144)
#define ISP0_OPTION						(PMU_BASE_ADDR + 0x00004148)
#define ISP0_DURATION0						(PMU_BASE_ADDR + 0x00004150)
#define ISP0_DURATION1						(PMU_BASE_ADDR + 0x00004154)
#define ISP0_DURATION2						(PMU_BASE_ADDR + 0x00004158)
#define ISP0_DURATION3						(PMU_BASE_ADDR + 0x0000415C)
#define ISP1_CONFIGURATION					(PMU_BASE_ADDR + 0x00004180)
#define ISP1_STATUS						(PMU_BASE_ADDR + 0x00004184)
#define ISP1_OPTION						(PMU_BASE_ADDR + 0x00004188)
#define ISP1_DURATION0						(PMU_BASE_ADDR + 0x00004190)
#define ISP1_DURATION1						(PMU_BASE_ADDR + 0x00004194)
#define ISP1_DURATION2						(PMU_BASE_ADDR + 0x00004198)
#define ISP1_DURATION3						(PMU_BASE_ADDR + 0x0000419C)
#define MFC_CONFIGURATION					(PMU_BASE_ADDR + 0x000041A0)
#define MFC_STATUS						(PMU_BASE_ADDR + 0x000041A4)
#define MFC_OPTION						(PMU_BASE_ADDR + 0x000041A8)
#define MFC_DURATION0						(PMU_BASE_ADDR + 0x000041B0)
#define MFC_DURATION1						(PMU_BASE_ADDR + 0x000041B4)
#define MFC_DURATION2						(PMU_BASE_ADDR + 0x000041B8)
#define MFC_DURATION3						(PMU_BASE_ADDR + 0x000041BC)
#define MSCL_CONFIGURATION					(PMU_BASE_ADDR + 0x000041C0)
#define MSCL_STATUS						(PMU_BASE_ADDR + 0x000041C4)
#define MSCL_OPTION						(PMU_BASE_ADDR + 0x000041C8)
#define MSCL_DURATION0						(PMU_BASE_ADDR + 0x000041D0)
#define MSCL_DURATION1						(PMU_BASE_ADDR + 0x000041D4)
#define MSCL_DURATION2						(PMU_BASE_ADDR + 0x000041D8)
#define MSCL_DURATION3						(PMU_BASE_ADDR + 0x000041DC)
#define VPP_CONFIGURATION					(PMU_BASE_ADDR + 0x000041E0)
#define VPP_STATUS						(PMU_BASE_ADDR + 0x000041E4)
#define VPP_OPTION						(PMU_BASE_ADDR + 0x000041E8)
#define VPP_DURATION0						(PMU_BASE_ADDR + 0x000041F0)
#define VPP_DURATION1						(PMU_BASE_ADDR + 0x000041F4)
#define VPP_DURATION2						(PMU_BASE_ADDR + 0x000041F8)
#define VPP_DURATION3						(PMU_BASE_ADDR + 0x000041FC)
#define CLKRUN_CMU_AUD_CONFIGURATION				(PMU_BASE_ADDR + 0x00004200)
#define CLKRUN_CMU_AUD_STATUS					(PMU_BASE_ADDR + 0x00004204)
#define CLKRUN_CMU_AUD_OPTION					(PMU_BASE_ADDR + 0x00004208)
#define CLKRUN_CMU_AUD_DURATION0				(PMU_BASE_ADDR + 0x00004210)
#define CLKRUN_CMU_AUD_DURATION1				(PMU_BASE_ADDR + 0x00004214)
#define CLKRUN_CMU_AUD_DURATION2				(PMU_BASE_ADDR + 0x00004218)
#define CLKRUN_CMU_AUD_DURATION3				(PMU_BASE_ADDR + 0x0000421C)
#define CLKRUN_CMU_BUS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004220)
#define CLKRUN_CMU_BUS0_STATUS					(PMU_BASE_ADDR + 0x00004224)
#define CLKRUN_CMU_BUS0_OPTION					(PMU_BASE_ADDR + 0x00004228)
#define CLKRUN_CMU_BUS0_DURATION0				(PMU_BASE_ADDR + 0x00004230)
#define CLKRUN_CMU_BUS0_DURATION1				(PMU_BASE_ADDR + 0x00004234)
#define CLKRUN_CMU_BUS0_DURATION2				(PMU_BASE_ADDR + 0x00004238)
#define CLKRUN_CMU_BUS0_DURATION3				(PMU_BASE_ADDR + 0x0000423C)
#define CLKRUN_CMU_CAM0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004240)
#define CLKRUN_CMU_CAM0_STATUS					(PMU_BASE_ADDR + 0x00004244)
#define CLKRUN_CMU_CAM0_OPTION					(PMU_BASE_ADDR + 0x00004248)
#define CLKRUN_CMU_CAM0_DURATION0				(PMU_BASE_ADDR + 0x00004250)
#define CLKRUN_CMU_CAM0_DURATION1				(PMU_BASE_ADDR + 0x00004254)
#define CLKRUN_CMU_CAM0_DURATION2				(PMU_BASE_ADDR + 0x00004258)
#define CLKRUN_CMU_CAM0_DURATION3				(PMU_BASE_ADDR + 0x0000425C)
#define CLKRUN_CMU_CAM1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004260)
#define CLKRUN_CMU_CAM1_STATUS					(PMU_BASE_ADDR + 0x00004264)
#define CLKRUN_CMU_CAM1_OPTION					(PMU_BASE_ADDR + 0x00004268)
#define CLKRUN_CMU_CAM1_DURATION0				(PMU_BASE_ADDR + 0x00004270)
#define CLKRUN_CMU_CAM1_DURATION1				(PMU_BASE_ADDR + 0x00004274)
#define CLKRUN_CMU_CAM1_DURATION2				(PMU_BASE_ADDR + 0x00004278)
#define CLKRUN_CMU_CAM1_DURATION3				(PMU_BASE_ADDR + 0x0000427C)
#define CLKRUN_CMU_DISP_CONFIGURATION				(PMU_BASE_ADDR + 0x00004280)
#define CLKRUN_CMU_DISP_STATUS					(PMU_BASE_ADDR + 0x00004284)
#define CLKRUN_CMU_DISP_OPTION					(PMU_BASE_ADDR + 0x00004288)
#define CLKRUN_CMU_DISP_DURATION0				(PMU_BASE_ADDR + 0x00004290)
#define CLKRUN_CMU_DISP_DURATION1				(PMU_BASE_ADDR + 0x00004294)
#define CLKRUN_CMU_DISP_DURATION2				(PMU_BASE_ADDR + 0x00004298)
#define CLKRUN_CMU_DISP_DURATION3				(PMU_BASE_ADDR + 0x0000429C)
#define CLKRUN_CMU_FSYS0_CONFIGURATION				(PMU_BASE_ADDR + 0x000042A0)
#define CLKRUN_CMU_FSYS0_STATUS					(PMU_BASE_ADDR + 0x000042A4)
#define CLKRUN_CMU_FSYS0_OPTION					(PMU_BASE_ADDR + 0x000042A8)
#define CLKRUN_CMU_FSYS0_DURATION0				(PMU_BASE_ADDR + 0x000042B0)
#define CLKRUN_CMU_FSYS0_DURATION1				(PMU_BASE_ADDR + 0x000042B4)
#define CLKRUN_CMU_FSYS0_DURATION2				(PMU_BASE_ADDR + 0x000042B8)
#define CLKRUN_CMU_FSYS0_DURATION3				(PMU_BASE_ADDR + 0x000042BC)
#define CLKRUN_CMU_FSYS1_CONFIGURATION				(PMU_BASE_ADDR + 0x000042C0)
#define CLKRUN_CMU_FSYS1_STATUS					(PMU_BASE_ADDR + 0x000042C4)
#define CLKRUN_CMU_FSYS1_OPTION					(PMU_BASE_ADDR + 0x000042C8)
#define CLKRUN_CMU_FSYS1_DURATION0				(PMU_BASE_ADDR + 0x000042D0)
#define CLKRUN_CMU_FSYS1_DURATION1				(PMU_BASE_ADDR + 0x000042D4)
#define CLKRUN_CMU_FSYS1_DURATION2				(PMU_BASE_ADDR + 0x000042D8)
#define CLKRUN_CMU_FSYS1_DURATION3				(PMU_BASE_ADDR + 0x000042DC)
#define CLKRUN_CMU_G3D_CONFIGURATION				(PMU_BASE_ADDR + 0x00004300)
#define CLKRUN_CMU_G3D_STATUS					(PMU_BASE_ADDR + 0x00004304)
#define CLKRUN_CMU_G3D_OPTION					(PMU_BASE_ADDR + 0x00004308)
#define CLKRUN_CMU_G3D_DURATION0				(PMU_BASE_ADDR + 0x00004310)
#define CLKRUN_CMU_G3D_DURATION1				(PMU_BASE_ADDR + 0x00004314)
#define CLKRUN_CMU_G3D_DURATION2				(PMU_BASE_ADDR + 0x00004318)
#define CLKRUN_CMU_G3D_DURATION3				(PMU_BASE_ADDR + 0x0000431C)
#define CLKRUN_CMU_ISP0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004340)
#define CLKRUN_CMU_ISP0_STATUS					(PMU_BASE_ADDR + 0x00004344)
#define CLKRUN_CMU_ISP0_OPTION					(PMU_BASE_ADDR + 0x00004348)
#define CLKRUN_CMU_ISP0_DURATION0				(PMU_BASE_ADDR + 0x00004350)
#define CLKRUN_CMU_ISP0_DURATION1				(PMU_BASE_ADDR + 0x00004354)
#define CLKRUN_CMU_ISP0_DURATION2				(PMU_BASE_ADDR + 0x00004358)
#define CLKRUN_CMU_ISP0_DURATION3				(PMU_BASE_ADDR + 0x0000435C)
#define CLKRUN_CMU_ISP1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004380)
#define CLKRUN_CMU_ISP1_STATUS					(PMU_BASE_ADDR + 0x00004384)
#define CLKRUN_CMU_ISP1_OPTION					(PMU_BASE_ADDR + 0x00004388)
#define CLKRUN_CMU_ISP1_DURATION0				(PMU_BASE_ADDR + 0x00004390)
#define CLKRUN_CMU_ISP1_DURATION1				(PMU_BASE_ADDR + 0x00004394)
#define CLKRUN_CMU_ISP1_DURATION2				(PMU_BASE_ADDR + 0x00004398)
#define CLKRUN_CMU_ISP1_DURATION3				(PMU_BASE_ADDR + 0x0000439C)
#define CLKRUN_CMU_MFC_CONFIGURATION				(PMU_BASE_ADDR + 0x000043A0)
#define CLKRUN_CMU_MFC_STATUS					(PMU_BASE_ADDR + 0x000043A4)
#define CLKRUN_CMU_MFC_OPTION					(PMU_BASE_ADDR + 0x000043A8)
#define CLKRUN_CMU_MFC_DURATION0				(PMU_BASE_ADDR + 0x000043B0)
#define CLKRUN_CMU_MFC_DURATION1				(PMU_BASE_ADDR + 0x000043B4)
#define CLKRUN_CMU_MFC_DURATION2				(PMU_BASE_ADDR + 0x000043B8)
#define CLKRUN_CMU_MFC_DURATION3				(PMU_BASE_ADDR + 0x000043BC)
#define CLKRUN_CMU_MSCL_CONFIGURATION				(PMU_BASE_ADDR + 0x000043C0)
#define CLKRUN_CMU_MSCL_STATUS					(PMU_BASE_ADDR + 0x000043C4)
#define CLKRUN_CMU_MSCL_OPTION					(PMU_BASE_ADDR + 0x000043C8)
#define CLKRUN_CMU_MSCL_DURATION0				(PMU_BASE_ADDR + 0x000043D0)
#define CLKRUN_CMU_MSCL_DURATION1				(PMU_BASE_ADDR + 0x000043D4)
#define CLKRUN_CMU_MSCL_DURATION2				(PMU_BASE_ADDR + 0x000043D8)
#define CLKRUN_CMU_MSCL_DURATION3				(PMU_BASE_ADDR + 0x000043DC)
#define CLKRUN_CMU_VPP_CONFIGURATION				(PMU_BASE_ADDR + 0x000043E0)
#define CLKRUN_CMU_VPP_STATUS					(PMU_BASE_ADDR + 0x000043E4)
#define CLKRUN_CMU_VPP_OPTION					(PMU_BASE_ADDR + 0x000043E8)
#define CLKRUN_CMU_VPP_DURATION0				(PMU_BASE_ADDR + 0x000043F0)
#define CLKRUN_CMU_VPP_DURATION1				(PMU_BASE_ADDR + 0x000043F4)
#define CLKRUN_CMU_VPP_DURATION2				(PMU_BASE_ADDR + 0x000043F8)
#define CLKRUN_CMU_VPP_DURATION3				(PMU_BASE_ADDR + 0x000043FC)
#define CLKSTOP_CMU_AUD_CONFIGURATION				(PMU_BASE_ADDR + 0x00004400)
#define CLKSTOP_CMU_AUD_STATUS					(PMU_BASE_ADDR + 0x00004404)
#define CLKSTOP_CMU_AUD_OPTION					(PMU_BASE_ADDR + 0x00004408)
#define CLKSTOP_CMU_AUD_DURATION0				(PMU_BASE_ADDR + 0x00004410)
#define CLKSTOP_CMU_AUD_DURATION1				(PMU_BASE_ADDR + 0x00004414)
#define CLKSTOP_CMU_AUD_DURATION2				(PMU_BASE_ADDR + 0x00004418)
#define CLKSTOP_CMU_AUD_DURATION3				(PMU_BASE_ADDR + 0x0000441C)
#define CLKSTOP_CMU_BUS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004420)
#define CLKSTOP_CMU_BUS0_STATUS					(PMU_BASE_ADDR + 0x00004424)
#define CLKSTOP_CMU_BUS0_OPTION					(PMU_BASE_ADDR + 0x00004428)
#define CLKSTOP_CMU_BUS0_DURATION0				(PMU_BASE_ADDR + 0x00004430)
#define CLKSTOP_CMU_BUS0_DURATION1				(PMU_BASE_ADDR + 0x00004434)
#define CLKSTOP_CMU_BUS0_DURATION2				(PMU_BASE_ADDR + 0x00004438)
#define CLKSTOP_CMU_BUS0_DURATION3				(PMU_BASE_ADDR + 0x0000443C)
#define CLKSTOP_CMU_CAM0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004440)
#define CLKSTOP_CMU_CAM0_STATUS					(PMU_BASE_ADDR + 0x00004444)
#define CLKSTOP_CMU_CAM0_OPTION					(PMU_BASE_ADDR + 0x00004448)
#define CLKSTOP_CMU_CAM0_DURATION0				(PMU_BASE_ADDR + 0x00004450)
#define CLKSTOP_CMU_CAM0_DURATION1				(PMU_BASE_ADDR + 0x00004454)
#define CLKSTOP_CMU_CAM0_DURATION2				(PMU_BASE_ADDR + 0x00004458)
#define CLKSTOP_CMU_CAM0_DURATION3				(PMU_BASE_ADDR + 0x0000445C)
#define CLKSTOP_CMU_CAM1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004460)
#define CLKSTOP_CMU_CAM1_STATUS					(PMU_BASE_ADDR + 0x00004464)
#define CLKSTOP_CMU_CAM1_OPTION					(PMU_BASE_ADDR + 0x00004468)
#define CLKSTOP_CMU_CAM1_DURATION0				(PMU_BASE_ADDR + 0x00004470)
#define CLKSTOP_CMU_CAM1_DURATION1				(PMU_BASE_ADDR + 0x00004474)
#define CLKSTOP_CMU_CAM1_DURATION2				(PMU_BASE_ADDR + 0x00004478)
#define CLKSTOP_CMU_CAM1_DURATION3				(PMU_BASE_ADDR + 0x0000447C)
#define CLKSTOP_CMU_DISP_CONFIGURATION				(PMU_BASE_ADDR + 0x00004480)
#define CLKSTOP_CMU_DISP_STATUS					(PMU_BASE_ADDR + 0x00004484)
#define CLKSTOP_CMU_DISP_OPTION					(PMU_BASE_ADDR + 0x00004488)
#define CLKSTOP_CMU_DISP_DURATION0				(PMU_BASE_ADDR + 0x00004490)
#define CLKSTOP_CMU_DISP_DURATION1				(PMU_BASE_ADDR + 0x00004494)
#define CLKSTOP_CMU_DISP_DURATION2				(PMU_BASE_ADDR + 0x00004498)
#define CLKSTOP_CMU_DISP_DURATION3				(PMU_BASE_ADDR + 0x0000449C)
#define CLKSTOP_CMU_FSYS0_CONFIGURATION				(PMU_BASE_ADDR + 0x000044A0)
#define CLKSTOP_CMU_FSYS0_STATUS				(PMU_BASE_ADDR + 0x000044A4)
#define CLKSTOP_CMU_FSYS0_OPTION				(PMU_BASE_ADDR + 0x000044A8)
#define CLKSTOP_CMU_FSYS0_DURATION0				(PMU_BASE_ADDR + 0x000044B0)
#define CLKSTOP_CMU_FSYS0_DURATION1				(PMU_BASE_ADDR + 0x000044B4)
#define CLKSTOP_CMU_FSYS0_DURATION2				(PMU_BASE_ADDR + 0x000044B8)
#define CLKSTOP_CMU_FSYS0_DURATION3				(PMU_BASE_ADDR + 0x000044BC)
#define CLKSTOP_CMU_FSYS1_CONFIGURATION				(PMU_BASE_ADDR + 0x000044C0)
#define CLKSTOP_CMU_FSYS1_STATUS				(PMU_BASE_ADDR + 0x000044C4)
#define CLKSTOP_CMU_FSYS1_OPTION				(PMU_BASE_ADDR + 0x000044C8)
#define CLKSTOP_CMU_FSYS1_DURATION0				(PMU_BASE_ADDR + 0x000044D0)
#define CLKSTOP_CMU_FSYS1_DURATION1				(PMU_BASE_ADDR + 0x000044D4)
#define CLKSTOP_CMU_FSYS1_DURATION2				(PMU_BASE_ADDR + 0x000044D8)
#define CLKSTOP_CMU_FSYS1_DURATION3				(PMU_BASE_ADDR + 0x000044DC)
#define CLKSTOP_CMU_G3D_CONFIGURATION				(PMU_BASE_ADDR + 0x00004500)
#define CLKSTOP_CMU_G3D_STATUS					(PMU_BASE_ADDR + 0x00004504)
#define CLKSTOP_CMU_G3D_OPTION					(PMU_BASE_ADDR + 0x00004508)
#define CLKSTOP_CMU_G3D_DURATION0				(PMU_BASE_ADDR + 0x00004510)
#define CLKSTOP_CMU_G3D_DURATION1				(PMU_BASE_ADDR + 0x00004514)
#define CLKSTOP_CMU_G3D_DURATION2				(PMU_BASE_ADDR + 0x00004518)
#define CLKSTOP_CMU_G3D_DURATION3				(PMU_BASE_ADDR + 0x0000451C)
#define CLKSTOP_CMU_ISP0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004540)
#define CLKSTOP_CMU_ISP0_STATUS					(PMU_BASE_ADDR + 0x00004544)
#define CLKSTOP_CMU_ISP0_OPTION					(PMU_BASE_ADDR + 0x00004548)
#define CLKSTOP_CMU_ISP0_DURATION0				(PMU_BASE_ADDR + 0x00004550)
#define CLKSTOP_CMU_ISP0_DURATION1				(PMU_BASE_ADDR + 0x00004554)
#define CLKSTOP_CMU_ISP0_DURATION2				(PMU_BASE_ADDR + 0x00004558)
#define CLKSTOP_CMU_ISP0_DURATION3				(PMU_BASE_ADDR + 0x0000455C)
#define CLKSTOP_CMU_ISP1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004580)
#define CLKSTOP_CMU_ISP1_STATUS					(PMU_BASE_ADDR + 0x00004584)
#define CLKSTOP_CMU_ISP1_OPTION					(PMU_BASE_ADDR + 0x00004588)
#define CLKSTOP_CMU_ISP1_DURATION0				(PMU_BASE_ADDR + 0x00004590)
#define CLKSTOP_CMU_ISP1_DURATION1				(PMU_BASE_ADDR + 0x00004594)
#define CLKSTOP_CMU_ISP1_DURATION2				(PMU_BASE_ADDR + 0x00004598)
#define CLKSTOP_CMU_ISP1_DURATION3				(PMU_BASE_ADDR + 0x0000459C)
#define CLKSTOP_CMU_MFC_CONFIGURATION				(PMU_BASE_ADDR + 0x000045A0)
#define CLKSTOP_CMU_MFC_STATUS					(PMU_BASE_ADDR + 0x000045A4)
#define CLKSTOP_CMU_MFC_OPTION					(PMU_BASE_ADDR + 0x000045A8)
#define CLKSTOP_CMU_MFC_DURATION0				(PMU_BASE_ADDR + 0x000045B0)
#define CLKSTOP_CMU_MFC_DURATION1				(PMU_BASE_ADDR + 0x000045B4)
#define CLKSTOP_CMU_MFC_DURATION2				(PMU_BASE_ADDR + 0x000045B8)
#define CLKSTOP_CMU_MFC_DURATION3				(PMU_BASE_ADDR + 0x000045BC)
#define CLKSTOP_CMU_MSCL_CONFIGURATION				(PMU_BASE_ADDR + 0x000045C0)
#define CLKSTOP_CMU_MSCL_STATUS					(PMU_BASE_ADDR + 0x000045C4)
#define CLKSTOP_CMU_MSCL_OPTION					(PMU_BASE_ADDR + 0x000045C8)
#define CLKSTOP_CMU_MSCL_DURATION0				(PMU_BASE_ADDR + 0x000045D0)
#define CLKSTOP_CMU_MSCL_DURATION1				(PMU_BASE_ADDR + 0x000045D4)
#define CLKSTOP_CMU_MSCL_DURATION2				(PMU_BASE_ADDR + 0x000045D8)
#define CLKSTOP_CMU_MSCL_DURATION3				(PMU_BASE_ADDR + 0x000045DC)
#define CLKSTOP_CMU_VPP_CONFIGURATION				(PMU_BASE_ADDR + 0x000045E0)
#define CLKSTOP_CMU_VPP_STATUS					(PMU_BASE_ADDR + 0x000045E4)
#define CLKSTOP_CMU_VPP_OPTION					(PMU_BASE_ADDR + 0x000045E8)
#define CLKSTOP_CMU_VPP_DURATION0				(PMU_BASE_ADDR + 0x000045F0)
#define CLKSTOP_CMU_VPP_DURATION1				(PMU_BASE_ADDR + 0x000045F4)
#define CLKSTOP_CMU_VPP_DURATION2				(PMU_BASE_ADDR + 0x000045F8)
#define CLKSTOP_CMU_VPP_DURATION3				(PMU_BASE_ADDR + 0x000045FC)
#define DISABLE_PLL_CMU_AUD_CONFIGURATION			(PMU_BASE_ADDR + 0x00004600)
#define DISABLE_PLL_CMU_AUD_STATUS				(PMU_BASE_ADDR + 0x00004604)
#define DISABLE_PLL_CMU_AUD_OPTION				(PMU_BASE_ADDR + 0x00004608)
#define DISABLE_PLL_CMU_AUD_DURATION0				(PMU_BASE_ADDR + 0x00004610)
#define DISABLE_PLL_CMU_AUD_DURATION1				(PMU_BASE_ADDR + 0x00004614)
#define DISABLE_PLL_CMU_AUD_DURATION2				(PMU_BASE_ADDR + 0x00004618)
#define DISABLE_PLL_CMU_AUD_DURATION3				(PMU_BASE_ADDR + 0x0000461C)
#define DISABLE_PLL_CMU_BUS0_CONFIGURATION			(PMU_BASE_ADDR + 0x00004620)
#define DISABLE_PLL_CMU_BUS0_STATUS				(PMU_BASE_ADDR + 0x00004624)
#define DISABLE_PLL_CMU_BUS0_OPTION				(PMU_BASE_ADDR + 0x00004628)
#define DISABLE_PLL_CMU_BUS0_DURATION0				(PMU_BASE_ADDR + 0x00004630)
#define DISABLE_PLL_CMU_BUS0_DURATION1				(PMU_BASE_ADDR + 0x00004634)
#define DISABLE_PLL_CMU_BUS0_DURATION2				(PMU_BASE_ADDR + 0x00004638)
#define DISABLE_PLL_CMU_BUS0_DURATION3				(PMU_BASE_ADDR + 0x0000463C)
#define DISABLE_PLL_CMU_CAM0_CONFIGURATION			(PMU_BASE_ADDR + 0x00004640)
#define DISABLE_PLL_CMU_CAM0_STATUS				(PMU_BASE_ADDR + 0x00004644)
#define DISABLE_PLL_CMU_CAM0_OPTION				(PMU_BASE_ADDR + 0x00004648)
#define DISABLE_PLL_CMU_CAM0_DURATION0				(PMU_BASE_ADDR + 0x00004650)
#define DISABLE_PLL_CMU_CAM0_DURATION1				(PMU_BASE_ADDR + 0x00004654)
#define DISABLE_PLL_CMU_CAM0_DURATION2				(PMU_BASE_ADDR + 0x00004658)
#define DISABLE_PLL_CMU_CAM0_DURATION3				(PMU_BASE_ADDR + 0x0000465C)
#define DISABLE_PLL_CMU_CAM1_CONFIGURATION			(PMU_BASE_ADDR + 0x00004660)
#define DISABLE_PLL_CMU_CAM1_STATUS				(PMU_BASE_ADDR + 0x00004664)
#define DISABLE_PLL_CMU_CAM1_OPTION				(PMU_BASE_ADDR + 0x00004668)
#define DISABLE_PLL_CMU_CAM1_DURATION0				(PMU_BASE_ADDR + 0x00004670)
#define DISABLE_PLL_CMU_CAM1_DURATION1				(PMU_BASE_ADDR + 0x00004674)
#define DISABLE_PLL_CMU_CAM1_DURATION2				(PMU_BASE_ADDR + 0x00004678)
#define DISABLE_PLL_CMU_CAM1_DURATION3				(PMU_BASE_ADDR + 0x0000467C)
#define DISABLE_PLL_CMU_DISP_CONFIGURATION			(PMU_BASE_ADDR + 0x00004680)
#define DISABLE_PLL_CMU_DISP_STATUS				(PMU_BASE_ADDR + 0x00004684)
#define DISABLE_PLL_CMU_DISP_OPTION				(PMU_BASE_ADDR + 0x00004688)
#define DISABLE_PLL_CMU_DISP_DURATION0				(PMU_BASE_ADDR + 0x00004690)
#define DISABLE_PLL_CMU_DISP_DURATION1				(PMU_BASE_ADDR + 0x00004694)
#define DISABLE_PLL_CMU_DISP_DURATION2				(PMU_BASE_ADDR + 0x00004698)
#define DISABLE_PLL_CMU_DISP_DURATION3				(PMU_BASE_ADDR + 0x0000469C)
#define DISABLE_PLL_CMU_FSYS0_CONFIGURATION			(PMU_BASE_ADDR + 0x000046A0)
#define DISABLE_PLL_CMU_FSYS0_STATUS				(PMU_BASE_ADDR + 0x000046A4)
#define DISABLE_PLL_CMU_FSYS0_OPTION				(PMU_BASE_ADDR + 0x000046A8)
#define DISABLE_PLL_CMU_FSYS0_DURATION0				(PMU_BASE_ADDR + 0x000046B0)
#define DISABLE_PLL_CMU_FSYS0_DURATION1				(PMU_BASE_ADDR + 0x000046B4)
#define DISABLE_PLL_CMU_FSYS0_DURATION2				(PMU_BASE_ADDR + 0x000046B8)
#define DISABLE_PLL_CMU_FSYS0_DURATION3				(PMU_BASE_ADDR + 0x000046BC)
#define DISABLE_PLL_CMU_FSYS1_CONFIGURATION			(PMU_BASE_ADDR + 0x000046C0)
#define DISABLE_PLL_CMU_FSYS1_STATUS				(PMU_BASE_ADDR + 0x000046C4)
#define DISABLE_PLL_CMU_FSYS1_OPTION				(PMU_BASE_ADDR + 0x000046C8)
#define DISABLE_PLL_CMU_FSYS1_DURATION0				(PMU_BASE_ADDR + 0x000046D0)
#define DISABLE_PLL_CMU_FSYS1_DURATION1				(PMU_BASE_ADDR + 0x000046D4)
#define DISABLE_PLL_CMU_FSYS1_DURATION2				(PMU_BASE_ADDR + 0x000046D8)
#define DISABLE_PLL_CMU_FSYS1_DURATION3				(PMU_BASE_ADDR + 0x000046DC)
#define DISABLE_PLL_CMU_G3D_CONFIGURATION			(PMU_BASE_ADDR + 0x00004700)
#define DISABLE_PLL_CMU_G3D_STATUS				(PMU_BASE_ADDR + 0x00004704)
#define DISABLE_PLL_CMU_G3D_OPTION				(PMU_BASE_ADDR + 0x00004708)
#define DISABLE_PLL_CMU_G3D_DURATION0				(PMU_BASE_ADDR + 0x00004710)
#define DISABLE_PLL_CMU_G3D_DURATION1				(PMU_BASE_ADDR + 0x00004714)
#define DISABLE_PLL_CMU_G3D_DURATION2				(PMU_BASE_ADDR + 0x00004718)
#define DISABLE_PLL_CMU_G3D_DURATION3				(PMU_BASE_ADDR + 0x0000471C)
#define DISABLE_PLL_CMU_ISP0_CONFIGURATION			(PMU_BASE_ADDR + 0x00004740)
#define DISABLE_PLL_CMU_ISP0_STATUS				(PMU_BASE_ADDR + 0x00004744)
#define DISABLE_PLL_CMU_ISP0_OPTION				(PMU_BASE_ADDR + 0x00004748)
#define DISABLE_PLL_CMU_ISP0_DURATION0				(PMU_BASE_ADDR + 0x00004750)
#define DISABLE_PLL_CMU_ISP0_DURATION1				(PMU_BASE_ADDR + 0x00004754)
#define DISABLE_PLL_CMU_ISP0_DURATION2				(PMU_BASE_ADDR + 0x00004758)
#define DISABLE_PLL_CMU_ISP0_DURATION3				(PMU_BASE_ADDR + 0x0000475C)
#define DISABLE_PLL_CMU_ISP1_CONFIGURATION			(PMU_BASE_ADDR + 0x00004780)
#define DISABLE_PLL_CMU_ISP1_STATUS				(PMU_BASE_ADDR + 0x00004784)
#define DISABLE_PLL_CMU_ISP1_OPTION				(PMU_BASE_ADDR + 0x00004788)
#define DISABLE_PLL_CMU_ISP1_DURATION0				(PMU_BASE_ADDR + 0x00004790)
#define DISABLE_PLL_CMU_ISP1_DURATION1				(PMU_BASE_ADDR + 0x00004794)
#define DISABLE_PLL_CMU_ISP1_DURATION2				(PMU_BASE_ADDR + 0x00004798)
#define DISABLE_PLL_CMU_ISP1_DURATION3				(PMU_BASE_ADDR + 0x0000479C)
#define DISABLE_PLL_CMU_MFC_CONFIGURATION			(PMU_BASE_ADDR + 0x000047A0)
#define DISABLE_PLL_CMU_MFC_STATUS				(PMU_BASE_ADDR + 0x000047A4)
#define DISABLE_PLL_CMU_MFC_OPTION				(PMU_BASE_ADDR + 0x000047A8)
#define DISABLE_PLL_CMU_MFC_DURATION0				(PMU_BASE_ADDR + 0x000047B0)
#define DISABLE_PLL_CMU_MFC_DURATION1				(PMU_BASE_ADDR + 0x000047B4)
#define DISABLE_PLL_CMU_MFC_DURATION2				(PMU_BASE_ADDR + 0x000047B8)
#define DISABLE_PLL_CMU_MFC_DURATION3				(PMU_BASE_ADDR + 0x000047BC)
#define DISABLE_PLL_CMU_MSCL_CONFIGURATION			(PMU_BASE_ADDR + 0x000047C0)
#define DISABLE_PLL_CMU_MSCL_STATUS				(PMU_BASE_ADDR + 0x000047C4)
#define DISABLE_PLL_CMU_MSCL_OPTION				(PMU_BASE_ADDR + 0x000047C8)
#define DISABLE_PLL_CMU_MSCL_DURATION0				(PMU_BASE_ADDR + 0x000047D0)
#define DISABLE_PLL_CMU_MSCL_DURATION1				(PMU_BASE_ADDR + 0x000047D4)
#define DISABLE_PLL_CMU_MSCL_DURATION2				(PMU_BASE_ADDR + 0x000047D8)
#define DISABLE_PLL_CMU_MSCL_DURATION3				(PMU_BASE_ADDR + 0x000047DC)
#define DISABLE_PLL_CMU_VPP_CONFIGURATION			(PMU_BASE_ADDR + 0x000047E0)
#define DISABLE_PLL_CMU_VPP_STATUS				(PMU_BASE_ADDR + 0x000047E4)
#define DISABLE_PLL_CMU_VPP_OPTION				(PMU_BASE_ADDR + 0x000047E8)
#define DISABLE_PLL_CMU_VPP_DURATION0				(PMU_BASE_ADDR + 0x000047F0)
#define DISABLE_PLL_CMU_VPP_DURATION1				(PMU_BASE_ADDR + 0x000047F4)
#define DISABLE_PLL_CMU_VPP_DURATION2				(PMU_BASE_ADDR + 0x000047F8)
#define DISABLE_PLL_CMU_VPP_DURATION3				(PMU_BASE_ADDR + 0x000047FC)
#define RESET_LOGIC_AUD_CONFIGURATION				(PMU_BASE_ADDR + 0x00004800)
#define RESET_LOGIC_AUD_STATUS					(PMU_BASE_ADDR + 0x00004804)
#define RESET_LOGIC_AUD_OPTION					(PMU_BASE_ADDR + 0x00004808)
#define RESET_LOGIC_AUD_DURATION0				(PMU_BASE_ADDR + 0x00004810)
#define RESET_LOGIC_AUD_DURATION1				(PMU_BASE_ADDR + 0x00004814)
#define RESET_LOGIC_AUD_DURATION2				(PMU_BASE_ADDR + 0x00004818)
#define RESET_LOGIC_AUD_DURATION3				(PMU_BASE_ADDR + 0x0000481C)
#define RESET_LOGIC_BUS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004820)
#define RESET_LOGIC_BUS0_STATUS					(PMU_BASE_ADDR + 0x00004824)
#define RESET_LOGIC_BUS0_OPTION					(PMU_BASE_ADDR + 0x00004828)
#define RESET_LOGIC_BUS0_DURATION0				(PMU_BASE_ADDR + 0x00004830)
#define RESET_LOGIC_BUS0_DURATION1				(PMU_BASE_ADDR + 0x00004834)
#define RESET_LOGIC_BUS0_DURATION2				(PMU_BASE_ADDR + 0x00004838)
#define RESET_LOGIC_BUS0_DURATION3				(PMU_BASE_ADDR + 0x0000483C)
#define RESET_LOGIC_CAM0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004840)
#define RESET_LOGIC_CAM0_STATUS					(PMU_BASE_ADDR + 0x00004844)
#define RESET_LOGIC_CAM0_OPTION					(PMU_BASE_ADDR + 0x00004848)
#define RESET_LOGIC_CAM0_DURATION0				(PMU_BASE_ADDR + 0x00004850)
#define RESET_LOGIC_CAM0_DURATION1				(PMU_BASE_ADDR + 0x00004854)
#define RESET_LOGIC_CAM0_DURATION2				(PMU_BASE_ADDR + 0x00004858)
#define RESET_LOGIC_CAM0_DURATION3				(PMU_BASE_ADDR + 0x0000485C)
#define RESET_LOGIC_CAM1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004860)
#define RESET_LOGIC_CAM1_STATUS					(PMU_BASE_ADDR + 0x00004864)
#define RESET_LOGIC_CAM1_OPTION					(PMU_BASE_ADDR + 0x00004868)
#define RESET_LOGIC_CAM1_DURATION0				(PMU_BASE_ADDR + 0x00004870)
#define RESET_LOGIC_CAM1_DURATION1				(PMU_BASE_ADDR + 0x00004874)
#define RESET_LOGIC_CAM1_DURATION2				(PMU_BASE_ADDR + 0x00004878)
#define RESET_LOGIC_CAM1_DURATION3				(PMU_BASE_ADDR + 0x0000487C)
#define RESET_LOGIC_DISP_CONFIGURATION				(PMU_BASE_ADDR + 0x00004880)
#define RESET_LOGIC_DISP_STATUS					(PMU_BASE_ADDR + 0x00004884)
#define RESET_LOGIC_DISP_OPTION					(PMU_BASE_ADDR + 0x00004888)
#define RESET_LOGIC_DISP_DURATION0				(PMU_BASE_ADDR + 0x00004890)
#define RESET_LOGIC_DISP_DURATION1				(PMU_BASE_ADDR + 0x00004894)
#define RESET_LOGIC_DISP_DURATION2				(PMU_BASE_ADDR + 0x00004898)
#define RESET_LOGIC_DISP_DURATION3				(PMU_BASE_ADDR + 0x0000489C)
#define RESET_LOGIC_FSYS0_CONFIGURATION				(PMU_BASE_ADDR + 0x000048A0)
#define RESET_LOGIC_FSYS0_STATUS				(PMU_BASE_ADDR + 0x000048A4)
#define RESET_LOGIC_FSYS0_OPTION				(PMU_BASE_ADDR + 0x000048A8)
#define RESET_LOGIC_FSYS0_DURATION0				(PMU_BASE_ADDR + 0x000048B0)
#define RESET_LOGIC_FSYS0_DURATION1				(PMU_BASE_ADDR + 0x000048B4)
#define RESET_LOGIC_FSYS0_DURATION2				(PMU_BASE_ADDR + 0x000048B8)
#define RESET_LOGIC_FSYS0_DURATION3				(PMU_BASE_ADDR + 0x000048BC)
#define RESET_LOGIC_FSYS1_CONFIGURATION				(PMU_BASE_ADDR + 0x000048C0)
#define RESET_LOGIC_FSYS1_STATUS				(PMU_BASE_ADDR + 0x000048C4)
#define RESET_LOGIC_FSYS1_OPTION				(PMU_BASE_ADDR + 0x000048C8)
#define RESET_LOGIC_FSYS1_DURATION0				(PMU_BASE_ADDR + 0x000048D0)
#define RESET_LOGIC_FSYS1_DURATION1				(PMU_BASE_ADDR + 0x000048D4)
#define RESET_LOGIC_FSYS1_DURATION2				(PMU_BASE_ADDR + 0x000048D8)
#define RESET_LOGIC_FSYS1_DURATION3				(PMU_BASE_ADDR + 0x000048DC)
#define RESET_LOGIC_G3D_CONFIGURATION				(PMU_BASE_ADDR + 0x00004900)
#define RESET_LOGIC_G3D_STATUS					(PMU_BASE_ADDR + 0x00004904)
#define RESET_LOGIC_G3D_OPTION					(PMU_BASE_ADDR + 0x00004908)
#define RESET_LOGIC_G3D_DURATION0				(PMU_BASE_ADDR + 0x00004910)
#define RESET_LOGIC_G3D_DURATION1				(PMU_BASE_ADDR + 0x00004914)
#define RESET_LOGIC_G3D_DURATION2				(PMU_BASE_ADDR + 0x00004918)
#define RESET_LOGIC_G3D_DURATION3				(PMU_BASE_ADDR + 0x0000491C)
#define RESET_LOGIC_ISP0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004940)
#define RESET_LOGIC_ISP0_STATUS					(PMU_BASE_ADDR + 0x00004944)
#define RESET_LOGIC_ISP0_OPTION					(PMU_BASE_ADDR + 0x00004948)
#define RESET_LOGIC_ISP0_DURATION0				(PMU_BASE_ADDR + 0x00004950)
#define RESET_LOGIC_ISP0_DURATION1				(PMU_BASE_ADDR + 0x00004954)
#define RESET_LOGIC_ISP0_DURATION2				(PMU_BASE_ADDR + 0x00004958)
#define RESET_LOGIC_ISP0_DURATION3				(PMU_BASE_ADDR + 0x0000495C)
#define RESET_LOGIC_ISP1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004980)
#define RESET_LOGIC_ISP1_STATUS					(PMU_BASE_ADDR + 0x00004984)
#define RESET_LOGIC_ISP1_OPTION					(PMU_BASE_ADDR + 0x00004988)
#define RESET_LOGIC_ISP1_DURATION0				(PMU_BASE_ADDR + 0x00004990)
#define RESET_LOGIC_ISP1_DURATION1				(PMU_BASE_ADDR + 0x00004994)
#define RESET_LOGIC_ISP1_DURATION2				(PMU_BASE_ADDR + 0x00004998)
#define RESET_LOGIC_ISP1_DURATION3				(PMU_BASE_ADDR + 0x0000499C)
#define RESET_LOGIC_MFC_CONFIGURATION				(PMU_BASE_ADDR + 0x000049A0)
#define RESET_LOGIC_MFC_STATUS					(PMU_BASE_ADDR + 0x000049A4)
#define RESET_LOGIC_MFC_OPTION					(PMU_BASE_ADDR + 0x000049A8)
#define RESET_LOGIC_MFC_DURATION0				(PMU_BASE_ADDR + 0x000049B0)
#define RESET_LOGIC_MFC_DURATION1				(PMU_BASE_ADDR + 0x000049B4)
#define RESET_LOGIC_MFC_DURATION2				(PMU_BASE_ADDR + 0x000049B8)
#define RESET_LOGIC_MFC_DURATION3				(PMU_BASE_ADDR + 0x000049BC)
#define RESET_LOGIC_MSCL_CONFIGURATION				(PMU_BASE_ADDR + 0x000049C0)
#define RESET_LOGIC_MSCL_STATUS					(PMU_BASE_ADDR + 0x000049C4)
#define RESET_LOGIC_MSCL_OPTION					(PMU_BASE_ADDR + 0x000049C8)
#define RESET_LOGIC_MSCL_DURATION0				(PMU_BASE_ADDR + 0x000049D0)
#define RESET_LOGIC_MSCL_DURATION1				(PMU_BASE_ADDR + 0x000049D4)
#define RESET_LOGIC_MSCL_DURATION2				(PMU_BASE_ADDR + 0x000049D8)
#define RESET_LOGIC_MSCL_DURATION3				(PMU_BASE_ADDR + 0x000049DC)
#define RESET_LOGIC_VPP_CONFIGURATION				(PMU_BASE_ADDR + 0x000049E0)
#define RESET_LOGIC_VPP_STATUS					(PMU_BASE_ADDR + 0x000049E4)
#define RESET_LOGIC_VPP_OPTION					(PMU_BASE_ADDR + 0x000049E8)
#define RESET_LOGIC_VPP_DURATION0				(PMU_BASE_ADDR + 0x000049F0)
#define RESET_LOGIC_VPP_DURATION1				(PMU_BASE_ADDR + 0x000049F4)
#define RESET_LOGIC_VPP_DURATION2				(PMU_BASE_ADDR + 0x000049F8)
#define RESET_LOGIC_VPP_DURATION3				(PMU_BASE_ADDR + 0x000049FC)
#define MEMORY_AUD_CONFIGURATION				(PMU_BASE_ADDR + 0x00004A00)
#define MEMORY_AUD_STATUS					(PMU_BASE_ADDR + 0x00004A04)
#define MEMORY_AUD_OPTION					(PMU_BASE_ADDR + 0x00004A08)
#define MEMORY_AUD_DURATION0					(PMU_BASE_ADDR + 0x00004A10)
#define MEMORY_AUD_DURATION1					(PMU_BASE_ADDR + 0x00004A14)
#define MEMORY_AUD_DURATION2					(PMU_BASE_ADDR + 0x00004A18)
#define MEMORY_AUD_DURATION3					(PMU_BASE_ADDR + 0x00004A1C)
#define MEMORY_CAM0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004A40)
#define MEMORY_CAM0_STATUS					(PMU_BASE_ADDR + 0x00004A44)
#define MEMORY_CAM0_OPTION					(PMU_BASE_ADDR + 0x00004A48)
#define MEMORY_CAM0_DURATION0					(PMU_BASE_ADDR + 0x00004A50)
#define MEMORY_CAM0_DURATION1					(PMU_BASE_ADDR + 0x00004A54)
#define MEMORY_CAM0_DURATION2					(PMU_BASE_ADDR + 0x00004A58)
#define MEMORY_CAM0_DURATION3					(PMU_BASE_ADDR + 0x00004A5C)
#define MEMORY_CAM1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004A60)
#define MEMORY_CAM1_STATUS					(PMU_BASE_ADDR + 0x00004A64)
#define MEMORY_CAM1_OPTION					(PMU_BASE_ADDR + 0x00004A68)
#define MEMORY_CAM1_DURATION0					(PMU_BASE_ADDR + 0x00004A70)
#define MEMORY_CAM1_DURATION1					(PMU_BASE_ADDR + 0x00004A74)
#define MEMORY_CAM1_DURATION2					(PMU_BASE_ADDR + 0x00004A78)
#define MEMORY_CAM1_DURATION3					(PMU_BASE_ADDR + 0x00004A7C)
#define MEMORY_DISP_CONFIGURATION				(PMU_BASE_ADDR + 0x00004A80)
#define MEMORY_DISP_STATUS					(PMU_BASE_ADDR + 0x00004A84)
#define MEMORY_DISP_OPTION					(PMU_BASE_ADDR + 0x00004A88)
#define MEMORY_DISP_DURATION0					(PMU_BASE_ADDR + 0x00004A90)
#define MEMORY_DISP_DURATION1					(PMU_BASE_ADDR + 0x00004A94)
#define MEMORY_DISP_DURATION2					(PMU_BASE_ADDR + 0x00004A98)
#define MEMORY_DISP_DURATION3					(PMU_BASE_ADDR + 0x00004A9C)
#define MEMORY_FSYS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004AA0)
#define MEMORY_FSYS0_STATUS					(PMU_BASE_ADDR + 0x00004AA4)
#define MEMORY_FSYS0_OPTION					(PMU_BASE_ADDR + 0x00004AA8)
#define MEMORY_FSYS0_DURATION0					(PMU_BASE_ADDR + 0x00004AB0)
#define MEMORY_FSYS0_DURATION1					(PMU_BASE_ADDR + 0x00004AB4)
#define MEMORY_FSYS0_DURATION2					(PMU_BASE_ADDR + 0x00004AB8)
#define MEMORY_FSYS0_DURATION3					(PMU_BASE_ADDR + 0x00004ABC)
#define MEMORY_FSYS1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004AC0)
#define MEMORY_FSYS1_STATUS					(PMU_BASE_ADDR + 0x00004AC4)
#define MEMORY_FSYS1_OPTION					(PMU_BASE_ADDR + 0x00004AC8)
#define MEMORY_FSYS1_DURATION0					(PMU_BASE_ADDR + 0x00004AD0)
#define MEMORY_FSYS1_DURATION1					(PMU_BASE_ADDR + 0x00004AD4)
#define MEMORY_FSYS1_DURATION2					(PMU_BASE_ADDR + 0x00004AD8)
#define MEMORY_FSYS1_DURATION3					(PMU_BASE_ADDR + 0x00004ADC)
#define MEMORY_G3D_CONFIGURATION				(PMU_BASE_ADDR + 0x00004B00)
#define MEMORY_G3D_STATUS					(PMU_BASE_ADDR + 0x00004B04)
#define MEMORY_G3D_OPTION					(PMU_BASE_ADDR + 0x00004B08)
#define MEMORY_G3D_DURATION0					(PMU_BASE_ADDR + 0x00004B10)
#define MEMORY_G3D_DURATION1					(PMU_BASE_ADDR + 0x00004B14)
#define MEMORY_G3D_DURATION2					(PMU_BASE_ADDR + 0x00004B18)
#define MEMORY_G3D_DURATION3					(PMU_BASE_ADDR + 0x00004B1C)
#define MEMORY_ISP0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004B40)
#define MEMORY_ISP0_STATUS					(PMU_BASE_ADDR + 0x00004B44)
#define MEMORY_ISP0_OPTION					(PMU_BASE_ADDR + 0x00004B48)
#define MEMORY_ISP0_DURATION0					(PMU_BASE_ADDR + 0x00004B50)
#define MEMORY_ISP0_DURATION1					(PMU_BASE_ADDR + 0x00004B54)
#define MEMORY_ISP0_DURATION2					(PMU_BASE_ADDR + 0x00004B58)
#define MEMORY_ISP0_DURATION3					(PMU_BASE_ADDR + 0x00004B5C)
#define MEMORY_ISP1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004B80)
#define MEMORY_ISP1_STATUS					(PMU_BASE_ADDR + 0x00004B84)
#define MEMORY_ISP1_OPTION					(PMU_BASE_ADDR + 0x00004B88)
#define MEMORY_ISP1_DURATION0					(PMU_BASE_ADDR + 0x00004B90)
#define MEMORY_ISP1_DURATION1					(PMU_BASE_ADDR + 0x00004B94)
#define MEMORY_ISP1_DURATION2					(PMU_BASE_ADDR + 0x00004B98)
#define MEMORY_ISP1_DURATION3					(PMU_BASE_ADDR + 0x00004B9C)
#define MEMORY_MFC_CONFIGURATION				(PMU_BASE_ADDR + 0x00004BA0)
#define MEMORY_MFC_STATUS					(PMU_BASE_ADDR + 0x00004BA4)
#define MEMORY_MFC_OPTION					(PMU_BASE_ADDR + 0x00004BA8)
#define MEMORY_MFC_DURATION0					(PMU_BASE_ADDR + 0x00004BB0)
#define MEMORY_MFC_DURATION1					(PMU_BASE_ADDR + 0x00004BB4)
#define MEMORY_MFC_DURATION2					(PMU_BASE_ADDR + 0x00004BB8)
#define MEMORY_MFC_DURATION3					(PMU_BASE_ADDR + 0x00004BBC)
#define MEMORY_MSCL_CONFIGURATION				(PMU_BASE_ADDR + 0x00004BC0)
#define MEMORY_MSCL_STATUS					(PMU_BASE_ADDR + 0x00004BC4)
#define MEMORY_MSCL_OPTION					(PMU_BASE_ADDR + 0x00004BC8)
#define MEMORY_MSCL_DURATION0					(PMU_BASE_ADDR + 0x00004BD0)
#define MEMORY_MSCL_DURATION1					(PMU_BASE_ADDR + 0x00004BD4)
#define MEMORY_MSCL_DURATION2					(PMU_BASE_ADDR + 0x00004BD8)
#define MEMORY_MSCL_DURATION3					(PMU_BASE_ADDR + 0x00004BDC)
#define MEMORY_VPP_CONFIGURATION				(PMU_BASE_ADDR + 0x00004BE0)
#define MEMORY_VPP_STATUS					(PMU_BASE_ADDR + 0x00004BE4)
#define MEMORY_VPP_OPTION					(PMU_BASE_ADDR + 0x00004BE8)
#define MEMORY_VPP_DURATION0					(PMU_BASE_ADDR + 0x00004BF0)
#define MEMORY_VPP_DURATION1					(PMU_BASE_ADDR + 0x00004BF4)
#define MEMORY_VPP_DURATION2					(PMU_BASE_ADDR + 0x00004BF8)
#define MEMORY_VPP_DURATION3					(PMU_BASE_ADDR + 0x00004BFC)
#define RESET_CMU_AUD_CONFIGURATION				(PMU_BASE_ADDR + 0x00004C00)
#define RESET_CMU_AUD_STATUS					(PMU_BASE_ADDR + 0x00004C04)
#define RESET_CMU_AUD_OPTION					(PMU_BASE_ADDR + 0x00004C08)
#define RESET_CMU_AUD_DURATION0					(PMU_BASE_ADDR + 0x00004C10)
#define RESET_CMU_AUD_DURATION1					(PMU_BASE_ADDR + 0x00004C14)
#define RESET_CMU_AUD_DURATION2					(PMU_BASE_ADDR + 0x00004C18)
#define RESET_CMU_AUD_DURATION3					(PMU_BASE_ADDR + 0x00004C1C)
#define RESET_CMU_BUS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004C20)
#define RESET_CMU_BUS0_STATUS					(PMU_BASE_ADDR + 0x00004C24)
#define RESET_CMU_BUS0_OPTION					(PMU_BASE_ADDR + 0x00004C28)
#define RESET_CMU_BUS0_DURATION0				(PMU_BASE_ADDR + 0x00004C30)
#define RESET_CMU_BUS0_DURATION1				(PMU_BASE_ADDR + 0x00004C34)
#define RESET_CMU_BUS0_DURATION2				(PMU_BASE_ADDR + 0x00004C38)
#define RESET_CMU_BUS0_DURATION3				(PMU_BASE_ADDR + 0x00004C3C)
#define RESET_CMU_CAM0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004C40)
#define RESET_CMU_CAM0_STATUS					(PMU_BASE_ADDR + 0x00004C44)
#define RESET_CMU_CAM0_OPTION					(PMU_BASE_ADDR + 0x00004C48)
#define RESET_CMU_CAM0_DURATION0				(PMU_BASE_ADDR + 0x00004C50)
#define RESET_CMU_CAM0_DURATION1				(PMU_BASE_ADDR + 0x00004C54)
#define RESET_CMU_CAM0_DURATION2				(PMU_BASE_ADDR + 0x00004C58)
#define RESET_CMU_CAM0_DURATION3				(PMU_BASE_ADDR + 0x00004C5C)
#define RESET_CMU_CAM1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004C60)
#define RESET_CMU_CAM1_STATUS					(PMU_BASE_ADDR + 0x00004C64)
#define RESET_CMU_CAM1_OPTION					(PMU_BASE_ADDR + 0x00004C68)
#define RESET_CMU_CAM1_DURATION0				(PMU_BASE_ADDR + 0x00004C70)
#define RESET_CMU_CAM1_DURATION1				(PMU_BASE_ADDR + 0x00004C74)
#define RESET_CMU_CAM1_DURATION2				(PMU_BASE_ADDR + 0x00004C78)
#define RESET_CMU_CAM1_DURATION3				(PMU_BASE_ADDR + 0x00004C7C)
#define RESET_CMU_DISP_CONFIGURATION				(PMU_BASE_ADDR + 0x00004C80)
#define RESET_CMU_DISP_STATUS					(PMU_BASE_ADDR + 0x00004C84)
#define RESET_CMU_DISP_OPTION					(PMU_BASE_ADDR + 0x00004C88)
#define RESET_CMU_DISP_DURATION0				(PMU_BASE_ADDR + 0x00004C90)
#define RESET_CMU_DISP_DURATION1				(PMU_BASE_ADDR + 0x00004C94)
#define RESET_CMU_DISP_DURATION2				(PMU_BASE_ADDR + 0x00004C98)
#define RESET_CMU_DISP_DURATION3				(PMU_BASE_ADDR + 0x00004C9C)
#define RESET_CMU_FSYS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004CA0)
#define RESET_CMU_FSYS0_STATUS					(PMU_BASE_ADDR + 0x00004CA4)
#define RESET_CMU_FSYS0_OPTION					(PMU_BASE_ADDR + 0x00004CA8)
#define RESET_CMU_FSYS0_DURATION0				(PMU_BASE_ADDR + 0x00004CB0)
#define RESET_CMU_FSYS0_DURATION1				(PMU_BASE_ADDR + 0x00004CB4)
#define RESET_CMU_FSYS0_DURATION2				(PMU_BASE_ADDR + 0x00004CB8)
#define RESET_CMU_FSYS0_DURATION3				(PMU_BASE_ADDR + 0x00004CBC)
#define RESET_CMU_FSYS1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004CC0)
#define RESET_CMU_FSYS1_STATUS					(PMU_BASE_ADDR + 0x00004CC4)
#define RESET_CMU_FSYS1_OPTION					(PMU_BASE_ADDR + 0x00004CC8)
#define RESET_CMU_FSYS1_DURATION0				(PMU_BASE_ADDR + 0x00004CD0)
#define RESET_CMU_FSYS1_DURATION1				(PMU_BASE_ADDR + 0x00004CD4)
#define RESET_CMU_FSYS1_DURATION2				(PMU_BASE_ADDR + 0x00004CD8)
#define RESET_CMU_FSYS1_DURATION3				(PMU_BASE_ADDR + 0x00004CDC)
#define RESET_CMU_G3D_CONFIGURATION				(PMU_BASE_ADDR + 0x00004D00)
#define RESET_CMU_G3D_STATUS					(PMU_BASE_ADDR + 0x00004D04)
#define RESET_CMU_G3D_OPTION					(PMU_BASE_ADDR + 0x00004D08)
#define RESET_CMU_G3D_DURATION0					(PMU_BASE_ADDR + 0x00004D10)
#define RESET_CMU_G3D_DURATION1					(PMU_BASE_ADDR + 0x00004D14)
#define RESET_CMU_G3D_DURATION2					(PMU_BASE_ADDR + 0x00004D18)
#define RESET_CMU_G3D_DURATION3					(PMU_BASE_ADDR + 0x00004D1C)
#define RESET_CMU_ISP0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004D40)
#define RESET_CMU_ISP0_STATUS					(PMU_BASE_ADDR + 0x00004D44)
#define RESET_CMU_ISP0_OPTION					(PMU_BASE_ADDR + 0x00004D48)
#define RESET_CMU_ISP0_DURATION0				(PMU_BASE_ADDR + 0x00004D50)
#define RESET_CMU_ISP0_DURATION1				(PMU_BASE_ADDR + 0x00004D54)
#define RESET_CMU_ISP0_DURATION2				(PMU_BASE_ADDR + 0x00004D58)
#define RESET_CMU_ISP0_DURATION3				(PMU_BASE_ADDR + 0x00004D5C)
#define RESET_CMU_ISP1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004D80)
#define RESET_CMU_ISP1_STATUS					(PMU_BASE_ADDR + 0x00004D84)
#define RESET_CMU_ISP1_OPTION					(PMU_BASE_ADDR + 0x00004D88)
#define RESET_CMU_ISP1_DURATION0				(PMU_BASE_ADDR + 0x00004D90)
#define RESET_CMU_ISP1_DURATION1				(PMU_BASE_ADDR + 0x00004D94)
#define RESET_CMU_ISP1_DURATION2				(PMU_BASE_ADDR + 0x00004D98)
#define RESET_CMU_ISP1_DURATION3				(PMU_BASE_ADDR + 0x00004D9C)
#define RESET_CMU_MFC_CONFIGURATION				(PMU_BASE_ADDR + 0x00004DA0)
#define RESET_CMU_MFC_STATUS					(PMU_BASE_ADDR + 0x00004DA4)
#define RESET_CMU_MFC_OPTION					(PMU_BASE_ADDR + 0x00004DA8)
#define RESET_CMU_MFC_DURATION0					(PMU_BASE_ADDR + 0x00004DB0)
#define RESET_CMU_MFC_DURATION1					(PMU_BASE_ADDR + 0x00004DB4)
#define RESET_CMU_MFC_DURATION2					(PMU_BASE_ADDR + 0x00004DB8)
#define RESET_CMU_MFC_DURATION3					(PMU_BASE_ADDR + 0x00004DBC)
#define RESET_CMU_MSCL_CONFIGURATION				(PMU_BASE_ADDR + 0x00004DC0)
#define RESET_CMU_MSCL_STATUS					(PMU_BASE_ADDR + 0x00004DC4)
#define RESET_CMU_MSCL_OPTION					(PMU_BASE_ADDR + 0x00004DC8)
#define RESET_CMU_MSCL_DURATION0				(PMU_BASE_ADDR + 0x00004DD0)
#define RESET_CMU_MSCL_DURATION1				(PMU_BASE_ADDR + 0x00004DD4)
#define RESET_CMU_MSCL_DURATION2				(PMU_BASE_ADDR + 0x00004DD8)
#define RESET_CMU_MSCL_DURATION3				(PMU_BASE_ADDR + 0x00004DDC)
#define RESET_CMU_VPP_CONFIGURATION				(PMU_BASE_ADDR + 0x00004DE0)
#define RESET_CMU_VPP_STATUS					(PMU_BASE_ADDR + 0x00004DE4)
#define RESET_CMU_VPP_OPTION					(PMU_BASE_ADDR + 0x00004DE8)
#define RESET_CMU_VPP_DURATION0					(PMU_BASE_ADDR + 0x00004DF0)
#define RESET_CMU_VPP_DURATION1					(PMU_BASE_ADDR + 0x00004DF4)
#define RESET_CMU_VPP_DURATION2					(PMU_BASE_ADDR + 0x00004DF8)
#define RESET_CMU_VPP_DURATION3					(PMU_BASE_ADDR + 0x00004DFC)
#define RESET_SLEEP_BUS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004E20)
#define RESET_SLEEP_BUS0_STATUS					(PMU_BASE_ADDR + 0x00004E24)
#define RESET_SLEEP_BUS0_OPTION					(PMU_BASE_ADDR + 0x00004E28)
#define RESET_SLEEP_BUS0_DURATION0				(PMU_BASE_ADDR + 0x00004E30)
#define RESET_SLEEP_BUS0_DURATION1				(PMU_BASE_ADDR + 0x00004E34)
#define RESET_SLEEP_BUS0_DURATION2				(PMU_BASE_ADDR + 0x00004E38)
#define RESET_SLEEP_BUS0_DURATION3				(PMU_BASE_ADDR + 0x00004E3C)
#define RESET_SLEEP_FSYS0_CONFIGURATION				(PMU_BASE_ADDR + 0x00004EA0)
#define RESET_SLEEP_FSYS0_STATUS				(PMU_BASE_ADDR + 0x00004EA4)
#define RESET_SLEEP_FSYS0_OPTION				(PMU_BASE_ADDR + 0x00004EA8)
#define RESET_SLEEP_FSYS0_DURATION0				(PMU_BASE_ADDR + 0x00004EB0)
#define RESET_SLEEP_FSYS0_DURATION1				(PMU_BASE_ADDR + 0x00004EB4)
#define RESET_SLEEP_FSYS0_DURATION2				(PMU_BASE_ADDR + 0x00004EB8)
#define RESET_SLEEP_FSYS0_DURATION3				(PMU_BASE_ADDR + 0x00004EBC)
#define RESET_SLEEP_FSYS1_CONFIGURATION				(PMU_BASE_ADDR + 0x00004EC0)
#define RESET_SLEEP_FSYS1_STATUS				(PMU_BASE_ADDR + 0x00004EC4)
#define RESET_SLEEP_FSYS1_OPTION				(PMU_BASE_ADDR + 0x00004EC8)
#define RESET_SLEEP_FSYS1_DURATION0				(PMU_BASE_ADDR + 0x00004ED0)
#define RESET_SLEEP_FSYS1_DURATION1				(PMU_BASE_ADDR + 0x00004ED4)
#define RESET_SLEEP_FSYS1_DURATION2				(PMU_BASE_ADDR + 0x00004ED8)
#define RESET_SLEEP_FSYS1_DURATION3				(PMU_BASE_ADDR + 0x00004EDC)
#define SW_MTDN00						(PMU_BASE_ADDR + 0x00005000)
#define SW_MTDN01						(PMU_BASE_ADDR + 0x00005004)
#define SW_MTDN02						(PMU_BASE_ADDR + 0x00005008)
#define SW_MTDN03						(PMU_BASE_ADDR + 0x0000500C)
#define SW_MTDN04						(PMU_BASE_ADDR + 0x00005010)
#define SW_MTDN05						(PMU_BASE_ADDR + 0x00005014)
#define SW_MTDN06						(PMU_BASE_ADDR + 0x00005018)
#define SW_MTDN07						(PMU_BASE_ADDR + 0x0000501C)
#define SW_MTDN08						(PMU_BASE_ADDR + 0x00005020)
#define SW_MTDN09						(PMU_BASE_ADDR + 0x00005024)
#define SW_MTDN0A						(PMU_BASE_ADDR + 0x00005028)
#define SW_MTDN0B						(PMU_BASE_ADDR + 0x0000502C)
#define SW_MTDN0C						(PMU_BASE_ADDR + 0x00005030)
#define SW_MTDN0D						(PMU_BASE_ADDR + 0x00005034)
#define SW_MTDN0F						(PMU_BASE_ADDR + 0x00005038)
#define SW_MTDN10						(PMU_BASE_ADDR + 0x0000503C)
#define SW_MTDN11						(PMU_BASE_ADDR + 0x00005040)
#define SW_MTDN12						(PMU_BASE_ADDR + 0x00005044)
#define SW_MTDN13						(PMU_BASE_ADDR + 0x00005048)
#define SW_MTDN14						(PMU_BASE_ADDR + 0x0000504C)
#define SW_MTDN15						(PMU_BASE_ADDR + 0x00005050)
#define SW_MTDN16						(PMU_BASE_ADDR + 0x00005054)
#define SW_MTDN17						(PMU_BASE_ADDR + 0x00005058)
#define SW_MTDN18						(PMU_BASE_ADDR + 0x0000505C)
#define SW_MTDN19						(PMU_BASE_ADDR + 0x00005060)
#define SW_MTUP00						(PMU_BASE_ADDR + 0x00005100)
#define SW_MTUP01						(PMU_BASE_ADDR + 0x00005104)
#define SW_MTUP02						(PMU_BASE_ADDR + 0x00005108)
#define SW_MTUP03						(PMU_BASE_ADDR + 0x0000510C)
#define SW_MTUP04						(PMU_BASE_ADDR + 0x00005110)
#define SW_MTUP05						(PMU_BASE_ADDR + 0x00005114)
#define SW_MTUP06						(PMU_BASE_ADDR + 0x00005118)
#define SW_MTUP07						(PMU_BASE_ADDR + 0x0000511C)
#define SW_MTUP08						(PMU_BASE_ADDR + 0x00005120)
#define SW_MTUP09						(PMU_BASE_ADDR + 0x00005124)
#define SW_MTUP0A						(PMU_BASE_ADDR + 0x00005128)
#define SW_MTUP0B						(PMU_BASE_ADDR + 0x0000512C)
#define SW_MTUP0C						(PMU_BASE_ADDR + 0x00005130)
#define SW_MTUP0D						(PMU_BASE_ADDR + 0x00005134)
#define SW_MTUP0F						(PMU_BASE_ADDR + 0x00005138)
#define SW_MTUP10						(PMU_BASE_ADDR + 0x0000513C)
#define SW_MTUP11						(PMU_BASE_ADDR + 0x00005140)
#define SW_MTUP12						(PMU_BASE_ADDR + 0x00005144)
#define SW_MTUP13						(PMU_BASE_ADDR + 0x00005148)
#define SW_MTUP14						(PMU_BASE_ADDR + 0x0000514C)
#define SW_MTUP15						(PMU_BASE_ADDR + 0x00005150)
#define SW_MTUP16						(PMU_BASE_ADDR + 0x00005154)
#define SW_MTUP17						(PMU_BASE_ADDR + 0x00005158)
#define SW_MTUP18						(PMU_BASE_ADDR + 0x0000515C)
#define SW_MTUP19						(PMU_BASE_ADDR + 0x00005160)
#define SW_MT_DUMMY						(PMU_BASE_ADDR + 0x00005164)
#define SW_MTDN_MIF00						(PMU_BASE_ADDR + 0x00005200)
#define SW_MTDN_MIF01						(PMU_BASE_ADDR + 0x00005204)
#define SW_MTDN_MIF02						(PMU_BASE_ADDR + 0x00005208)
#define SW_MTDN_MIF03						(PMU_BASE_ADDR + 0x0000520C)
#define SW_MTDN_MIF04						(PMU_BASE_ADDR + 0x00005210)
#define SW_MTDN_MIF05						(PMU_BASE_ADDR + 0x00005214)
#define SW_MTDN_MIF06						(PMU_BASE_ADDR + 0x00005218)
#define SW_MTDN_MIF07						(PMU_BASE_ADDR + 0x0000521C)
#define SW_MTDN_MIF08						(PMU_BASE_ADDR + 0x00005220)
#define SW_MTDN_MIF09						(PMU_BASE_ADDR + 0x00005224)
#define SW_MTDN_MIF0A						(PMU_BASE_ADDR + 0x00005228)
#define SW_MTDN_MIF0B						(PMU_BASE_ADDR + 0x0000522C)
#define SW_MTDN_MIF0C						(PMU_BASE_ADDR + 0x00005230)
#define SW_MTDN_MIF0D						(PMU_BASE_ADDR + 0x00005234)
#define SW_MTDN_MIF0F						(PMU_BASE_ADDR + 0x00005238)
#define SW_MTDN_MIF10						(PMU_BASE_ADDR + 0x0000523C)
#define SW_MTDN_MIF11						(PMU_BASE_ADDR + 0x00005240)
#define SW_MTDN_MIF12						(PMU_BASE_ADDR + 0x00005244)
#define SW_MTDN_MIF13						(PMU_BASE_ADDR + 0x00005248)
#define SW_MTDN_MIF14						(PMU_BASE_ADDR + 0x0000524C)
#define SW_MTDN_MIF15						(PMU_BASE_ADDR + 0x00005250)
#define SW_MTDN_MIF16						(PMU_BASE_ADDR + 0x00005254)
#define SW_MTDN_MIF17						(PMU_BASE_ADDR + 0x00005258)
#define SW_MTDN_MIF18						(PMU_BASE_ADDR + 0x0000525C)
#define SW_MTDN_MIF19						(PMU_BASE_ADDR + 0x00005260)
#define SW_MTUP_MIF00						(PMU_BASE_ADDR + 0x00005300)
#define SW_MTUP_MIF01						(PMU_BASE_ADDR + 0x00005304)
#define SW_MTUP_MIF02						(PMU_BASE_ADDR + 0x00005308)
#define SW_MTUP_MIF03						(PMU_BASE_ADDR + 0x0000530C)
#define SW_MTUP_MIF04						(PMU_BASE_ADDR + 0x00005310)
#define SW_MTUP_MIF05						(PMU_BASE_ADDR + 0x00005314)
#define SW_MTUP_MIF06						(PMU_BASE_ADDR + 0x00005318)
#define SW_MTUP_MIF07						(PMU_BASE_ADDR + 0x0000531C)
#define SW_MTUP_MIF08						(PMU_BASE_ADDR + 0x00005320)
#define SW_MTUP_MIF09						(PMU_BASE_ADDR + 0x00005324)
#define SW_MTUP_MIF0A						(PMU_BASE_ADDR + 0x00005328)
#define SW_MTUP_MIF0B						(PMU_BASE_ADDR + 0x0000532C)
#define SW_MTUP_MIF0C						(PMU_BASE_ADDR + 0x00005330)
#define SW_MTUP_MIF0D						(PMU_BASE_ADDR + 0x00005334)
#define SW_MTUP_MIF0F						(PMU_BASE_ADDR + 0x00005338)
#define SW_MTUP_MIF10						(PMU_BASE_ADDR + 0x0000533C)
#define SW_MTUP_MIF11						(PMU_BASE_ADDR + 0x00005340)
#define SW_MTUP_MIF12						(PMU_BASE_ADDR + 0x00005344)
#define SW_MTUP_MIF13						(PMU_BASE_ADDR + 0x00005348)
#define SW_MTUP_MIF14						(PMU_BASE_ADDR + 0x0000534C)
#define SW_MTUP_MIF15						(PMU_BASE_ADDR + 0x00005350)
#define SW_MTUP_MIF16						(PMU_BASE_ADDR + 0x00005354)
#define SW_MTUP_MIF17						(PMU_BASE_ADDR + 0x00005358)
#define SW_MTUP_MIF18						(PMU_BASE_ADDR + 0x0000535C)
#define SW_MTUP_MIF19						(PMU_BASE_ADDR + 0x00005360)
#define SW_MT_DUMMY_MIF						(PMU_BASE_ADDR + 0x00005364)
#define ATLAS_MTDN00						(PMU_BASE_ADDR + 0x00005400)
#define ATLAS_MTDN01						(PMU_BASE_ADDR + 0x00005404)
#define ATLAS_MTDN02						(PMU_BASE_ADDR + 0x00005408)
#define ATLAS_MTDN03						(PMU_BASE_ADDR + 0x0000540C)
#define ATLAS_MTUP00						(PMU_BASE_ADDR + 0x00005410)
#define ATLAS_MTUP01						(PMU_BASE_ADDR + 0x00005414)
#define ATLAS_MTUP02						(PMU_BASE_ADDR + 0x00005418)
#define ATLAS_MTUP03						(PMU_BASE_ADDR + 0x0000541C)
#define ATLAS_MTUP04						(PMU_BASE_ADDR + 0x00005420)
#define APOLLO_MTDN00						(PMU_BASE_ADDR + 0x00005500)
#define APOLLO_MTDN01						(PMU_BASE_ADDR + 0x00005504)
#define APOLLO_MTDN02						(PMU_BASE_ADDR + 0x00005508)
#define APOLLO_MTDN03						(PMU_BASE_ADDR + 0x0000550C)
#define APOLLO_MTUP00						(PMU_BASE_ADDR + 0x00005510)
#define APOLLO_MTUP01						(PMU_BASE_ADDR + 0x00005514)
#define APOLLO_MTUP02						(PMU_BASE_ADDR + 0x00005518)
#define APOLLO_MTUP03						(PMU_BASE_ADDR + 0x0000551C)
#define APOLLO_MTUP04						(PMU_BASE_ADDR + 0x00005520)
#define FSYS0_MTDN00						(PMU_BASE_ADDR + 0x00005600)
#define FSYS0_MTDN01						(PMU_BASE_ADDR + 0x00005604)
#define FSYS0_MTDN02						(PMU_BASE_ADDR + 0x00005608)
#define FSYS0_MTDN03						(PMU_BASE_ADDR + 0x0000560C)
#define FSYS0_MTUP00						(PMU_BASE_ADDR + 0x00005610)
#define FSYS0_MTUP01						(PMU_BASE_ADDR + 0x00005614)
#define FSYS0_MTUP02						(PMU_BASE_ADDR + 0x00005618)
#define FSYS0_MTUP03						(PMU_BASE_ADDR + 0x0000561C)
#define FSYS0_MTUP04						(PMU_BASE_ADDR + 0x00005620)
#define FSYS1_MTDN00						(PMU_BASE_ADDR + 0x00005700)
#define FSYS1_MTDN01						(PMU_BASE_ADDR + 0x00005704)
#define FSYS1_MTDN02						(PMU_BASE_ADDR + 0x00005708)
#define FSYS1_MTDN03						(PMU_BASE_ADDR + 0x0000570C)
#define FSYS1_MTUP00						(PMU_BASE_ADDR + 0x00005710)
#define FSYS1_MTUP01						(PMU_BASE_ADDR + 0x00005714)
#define FSYS1_MTUP02						(PMU_BASE_ADDR + 0x00005718)
#define FSYS1_MTUP03						(PMU_BASE_ADDR + 0x0000571C)
#define FSYS1_MTUP04						(PMU_BASE_ADDR + 0x00005720)
#define BUS0_MTDN00						(PMU_BASE_ADDR + 0x00005800)
#define BUS0_MTDN01						(PMU_BASE_ADDR + 0x00005804)
#define BUS0_MTDN02						(PMU_BASE_ADDR + 0x00005808)
#define BUS0_MTDN03						(PMU_BASE_ADDR + 0x0000580C)
#define BUS0_MTUP00						(PMU_BASE_ADDR + 0x00005810)
#define BUS0_MTUP01						(PMU_BASE_ADDR + 0x00005814)
#define BUS0_MTUP02						(PMU_BASE_ADDR + 0x00005818)
#define BUS0_MTUP03						(PMU_BASE_ADDR + 0x0000581C)
#define BUS0_MTUP04						(PMU_BASE_ADDR + 0x00005820)
#define JTAG_DBG_DET						(PMU_BASE_ADDR + 0x00006000)
#define ATLAS_CORERST_LOCK					(PMU_BASE_ADDR + 0x00006004)
#define APOLLO_CORERST_LOCK					(PMU_BASE_ADDR + 0x00006008)
#define CLK_MUX_SEL_AUD						(PMU_BASE_ADDR + 0x0000600C)
#define CLK_MUX_STAT_AUD					(PMU_BASE_ADDR + 0x00006010)
#define SYSTEM_INFO						(PMU_BASE_ADDR + 0x00006014)
#define VERSION_INFO						(PMU_BASE_ADDR + 0x00006018)
#define DEK0							(PMU_BASE_ADDR + 0x00007000)
#define DEK1							(PMU_BASE_ADDR + 0x00007004)
#define DEK2							(PMU_BASE_ADDR + 0x00007008)
#define DEK3							(PMU_BASE_ADDR + 0x0000700C)
#define DEK4							(PMU_BASE_ADDR + 0x00007010)
#define DEK5							(PMU_BASE_ADDR + 0x00007014)
#define DEK6							(PMU_BASE_ADDR + 0x00007018)
#define DEK7							(PMU_BASE_ADDR + 0x0000701C)
#define DEK8							(PMU_BASE_ADDR + 0x00007020)
#define DEK9							(PMU_BASE_ADDR + 0x00007024)
#define DEK10							(PMU_BASE_ADDR + 0x00007028)
#define DEK11							(PMU_BASE_ADDR + 0x0000702C)
#define DEK12							(PMU_BASE_ADDR + 0x00007030)
#define DEK13							(PMU_BASE_ADDR + 0x00007034)
#define DEK14							(PMU_BASE_ADDR + 0x00007038)
#define DEK15							(PMU_BASE_ADDR + 0x0000703C)

#endif /* __PMU_CAL_SYS_EXYNOS7420_H__ */
