DECL|COMP_LPCOMP_IRQHandler|macro|COMP_LPCOMP_IRQHandler
DECL|COMP_LPCOMP_IRQn|macro|COMP_LPCOMP_IRQn
DECL|I2S_CONFIG_ALIGN_ALIGN_LEFT|macro|I2S_CONFIG_ALIGN_ALIGN_LEFT
DECL|I2S_CONFIG_ALIGN_ALIGN_RIGHT|macro|I2S_CONFIG_ALIGN_ALIGN_RIGHT
DECL|I2S_CONFIG_CHANNELS_CHANNELS_LEFT|macro|I2S_CONFIG_CHANNELS_CHANNELS_LEFT
DECL|I2S_CONFIG_CHANNELS_CHANNELS_RIGHT|macro|I2S_CONFIG_CHANNELS_CHANNELS_RIGHT
DECL|I2S_CONFIG_CHANNELS_CHANNELS_STEREO|macro|I2S_CONFIG_CHANNELS_CHANNELS_STEREO
DECL|I2S_CONFIG_FORMAT_FORMAT_ALIGNED|macro|I2S_CONFIG_FORMAT_FORMAT_ALIGNED
DECL|I2S_CONFIG_MCKEN_MCKEN_DISABLE|macro|I2S_CONFIG_MCKEN_MCKEN_DISABLE
DECL|I2S_CONFIG_MCKEN_MCKEN_ENABLE|macro|I2S_CONFIG_MCKEN_MCKEN_ENABLE
DECL|I2S_CONFIG_MODE_MODE_MASTER|macro|I2S_CONFIG_MODE_MODE_MASTER
DECL|I2S_CONFIG_MODE_MODE_SLAVE|macro|I2S_CONFIG_MODE_MODE_SLAVE
DECL|I2S_CONFIG_RXEN_RXEN_DISABLE|macro|I2S_CONFIG_RXEN_RXEN_DISABLE
DECL|I2S_CONFIG_RXEN_RXEN_ENABLE|macro|I2S_CONFIG_RXEN_RXEN_ENABLE
DECL|I2S_CONFIG_SWIDTH_SWIDTH_16BIT|macro|I2S_CONFIG_SWIDTH_SWIDTH_16BIT
DECL|I2S_CONFIG_SWIDTH_SWIDTH_24BIT|macro|I2S_CONFIG_SWIDTH_SWIDTH_24BIT
DECL|I2S_CONFIG_SWIDTH_SWIDTH_8BIT|macro|I2S_CONFIG_SWIDTH_SWIDTH_8BIT
DECL|I2S_CONFIG_TXEN_TXEN_DISABLE|macro|I2S_CONFIG_TXEN_TXEN_DISABLE
DECL|I2S_CONFIG_TXEN_TXEN_ENABLE|macro|I2S_CONFIG_TXEN_TXEN_ENABLE
DECL|I2S_ENABLE_ENABLE_DISABLE|macro|I2S_ENABLE_ENABLE_DISABLE
DECL|I2S_ENABLE_ENABLE_ENABLE|macro|I2S_ENABLE_ENABLE_ENABLE
DECL|LPCOMP_RESULT_RESULT_Bellow|macro|LPCOMP_RESULT_RESULT_Bellow
DECL|NRF52_TO_NRF52810_H|macro|NRF52_TO_NRF52810_H
DECL|SWI2_EGU2_IRQHandler|macro|SWI2_EGU2_IRQHandler
DECL|SWI2_EGU2_IRQn|macro|SWI2_EGU2_IRQn
DECL|SWI3_EGU3_IRQHandler|macro|SWI3_EGU3_IRQHandler
DECL|SWI3_EGU3_IRQn|macro|SWI3_EGU3_IRQn
DECL|SWI4_EGU4_IRQHandler|macro|SWI4_EGU4_IRQHandler
DECL|SWI4_EGU4_IRQn|macro|SWI4_EGU4_IRQn
DECL|SWI5_EGU5_IRQHandler|macro|SWI5_EGU5_IRQHandler
DECL|SWI5_EGU5_IRQn|macro|SWI5_EGU5_IRQn
DECL|UARTE0_UART0_IRQHandler|macro|UARTE0_UART0_IRQHandler
DECL|UARTE0_UART0_IRQn|macro|UARTE0_UART0_IRQn
