Netlist file: reports/fpga/EPFL/sa/net/ctrl_k6_3.net Architecture file: arch/k6-n1.xml
Array size: 8 x 8 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
0	1	7	0	#0
1	2	6	0	#1
2	3	8	0	#2
3	3	6	0	#3
4	7	8	0	#4
5	0	5	0	#5
6	8	8	0	#6
7	5	6	0	#7
8	2	9	0	#8
9	5	9	0	#9
10	6	7	0	#10
11	4	8	0	#11
12	2	5	0	#12
13	1	8	0	#13
14	4	7	0	#14
15	5	7	0	#15
16	3	9	0	#16
17	2	4	0	#17
18	4	6	0	#18
19	4	9	0	#19
20	3	7	0	#20
21	2	7	0	#21
22	3	5	0	#22
23	5	8	0	#23
24	1	5	0	#24
25	1	6	0	#25
out_26:5	0	2	0	#26
27	0	6	0	#27
28	2	8	0	#28
out_29:17	2	0	0	#29
30	6	6	0	#30
31	6	8	0	#31
32	4	5	0	#32
out_33:0	0	4	0	#33
out_34:1	1	0	0	#34
out_35:2	1	9	0	#35
out_36:4	7	9	0	#36
out_37:6	9	8	0	#37
out_38:7	6	0	0	#38
out_39:10	9	7	0	#39
out_40:11	5	0	0	#40
out_41:12	0	1	0	#41
out_42:13	0	8	0	#42
out_43:14	9	5	0	#43
out_44:15	9	2	0	#44
out_45:18	9	6	0	#45
out_46:20	3	0	0	#46
out_47:21	0	7	0	#47
out_48:22	4	0	0	#48
out_49:23	8	9	0	#49
out_50:24	0	3	0	#50
out_51:30	9	4	0	#51
out_52:31	6	9	0	#52
out_53:32	9	3	0	#53
