// Genesis Kernel - Entry Point
// Microkernel for Genesis OS
// Phase 4: Processes

// ============================================================
// Constants
// ============================================================

const VGA_BUFFER: i64 = 0xB8000;
const VGA_WIDTH: i64 = 80;
const VGA_HEIGHT: i64 = 25;

// VGA colors
const COLOR_BLACK: i64 = 0;
const COLOR_RED: i64 = 4;
const COLOR_GREEN: i64 = 10;
const COLOR_YELLOW: i64 = 14;
const COLOR_WHITE: i64 = 15;

// Memory constants (all as i64 to work with pointer arithmetic)
const PAGE_SIZE: i64 = 4096;
const PMM_BITMAP_ADDR: i64 = 0x400000;    // 4MB - Bitmap storage (32KB)
const PMM_STATE_ADDR: i64 = 0x408000;     // 4MB + 32KB - PMM state
const MULTIBOOT_PTR_ADDR: i64 = 0x500;    // Multiboot info pointer (set by boot.asm)

// Multiboot flags
const MB_FLAG_MMAP: i64 = 64;

// Interrupt constants
const IDT_ENTRIES: i64 = 256;
const IDT_ENTRY_SIZE: i64 = 16;
const IDT_ADDR: i64 = 0x410000;           // IDT table
const IDTR_ADDR: i64 = 0x411000;          // IDTR structure
const TICK_COUNT_ADDR: i64 = 0x412000;    // Timer tick counter

// PIC ports
const PIC1_CMD: i64 = 0x20;
const PIC1_DATA: i64 = 0x21;
const PIC2_CMD: i64 = 0xA0;
const PIC2_DATA: i64 = 0xA1;
const PIC_EOI: i64 = 0x20;

// PIT ports
const PIT_CHANNEL0: i64 = 0x40;
const PIT_CMD: i64 = 0x43;
const PIT_DIVISOR: i64 = 11932;  // ~100 Hz

// Serial port
const COM1: i64 = 0x3F8;

// Gate types
const GATE_INTERRUPT: i64 = 0x8E;
const KERNEL_CS: i64 = 0x08;

// Process management
const MAX_PROCS: i64 = 8;
const PCB_SIZE: i64 = 64;
const PROC_TABLE_ADDR: i64 = 0x420000;    // PCB array
const CURRENT_PID_ADDR: i64 = 0x421000;   // Current process ID
const NUM_PROCS_ADDR: i64 = 0x421008;     // Number of active processes
const SCHED_ENABLED_ADDR: i64 = 0x421010; // Scheduler enabled flag
const PROC_STACK_BASE: i64 = 0x500000;    // Base for process stacks
const PROC_STACK_SIZE: i64 = 0x4000;      // 16KB per process

// PCB offsets
const PCB_PID: i64 = 0;
const PCB_STATE: i64 = 8;
const PCB_RSP: i64 = 16;
const PCB_STACK_BASE: i64 = 24;

// Process states
const PROC_UNUSED: i64 = 0;
const PROC_READY: i64 = 1;
const PROC_RUNNING: i64 = 2;

// Test process counters (persistent memory)
const PROC_A_COUNTER: i64 = 0x422000;
const PROC_B_COUNTER: i64 = 0x422008;

// Context switch RSP (set by isr_handler, read by isr.asm)
const SWITCH_RSP_ADDR: i64 = 0x422010;

// ============================================================
// Bitwise Operations Helper Functions
// ============================================================

fn shl_u64(value: u64, shift: u64) -> u64 {
    let mut result = value;
    result <<= shift;
    result
}

fn shr_u64(value: u64, shift: u64) -> u64 {
    let mut result = value;
    result >>= shift;
    result
}

fn bit_and(a: u64, b: u64) -> u64 {
    let mut result = a;
    result &= b;
    result
}

fn bit_or(a: u64, b: u64) -> u64 {
    let mut result = a;
    result |= b;
    result
}

fn bit_not(a: u64) -> u64 {
    let mut result = a;
    result ^= 0xFFFFFFFFFFFFFFFF;
    result
}

// ============================================================
// I/O Port Functions
// ============================================================

fn outb(port: i64, value: i64) {
    unsafe {
        asm!(
            "out %al, %dx",
            in("dx") port,
            in("al") value,
            options(nomem, nostack, att_syntax)
        );
    }
}

fn inb(port: i64) -> i64 {
    let mut result: i64 = 0;
    unsafe {
        asm!(
            "in %dx, %al",
            in("dx") port,
            lateout("al") result,
            options(nomem, nostack, att_syntax)
        );
    }
    result
}

fn io_wait() {
    outb(0x80, 0);
}

// ============================================================
// VGA Text Mode
// ============================================================

fn vga_color(fg: i64, bg: i64) -> u8 {
    let mut result: u8 = (bg * 16) as u8;
    result |= fg as u8;
    result
}

fn vga_write_char(x: i64, y: i64, ch: i64, color: u8) {
    let offset = (y * VGA_WIDTH + x) * 2;
    let addr = VGA_BUFFER + offset;
    let ptr = addr as *mut u8;

    unsafe {
        volatile_write_u8(ptr, ch as u8);
        let color_ptr = (addr + 1) as *mut u8;
        volatile_write_u8(color_ptr, color);
    }
}

fn vga_clear() {
    let color = vga_color(COLOR_WHITE, COLOR_BLACK);
    let mut i: i64 = 0;
    while i < VGA_WIDTH * VGA_HEIGHT {
        vga_write_char(i % VGA_WIDTH, i / VGA_WIDTH, 32, color);
        i = i + 1;
    }
}

fn hex_digit(n: u64) -> i64 {
    if n < 10 {
        (48 + n) as i64   // '0' - '9'
    } else {
        (65 + n - 10) as i64  // 'A' - 'F'
    }
}

fn vga_write_hex(x: i64, y: i64, value: u64, color: u8) {
    // "0x" prefix
    vga_write_char(x, y, 48, color);      // '0'
    vga_write_char(x + 1, y, 120, color); // 'x'

    // Write 16 hex digits
    let mut i: i64 = 0;
    while i < 16 {
        let shift = (60 - i * 4) as u64;
        let nibble = bit_and(shr_u64(value, shift), 0xF);
        vga_write_char(x + 2 + i, y, hex_digit(nibble), color);
        i = i + 1;
    }
}

fn vga_write_dec(x: i64, y: i64, value: u64, color: u8) -> i64 {
    if value == 0 {
        vga_write_char(x, y, 48, color);
        return 1;
    }

    // Count digits
    let mut temp = value;
    let mut count: i64 = 0;
    while temp > 0 {
        temp = temp / 10;
        count = count + 1;
    }

    // Write in reverse
    temp = value;
    let mut i: i64 = count - 1;
    while i >= 0 {
        let digit = (48 + (temp % 10)) as i64;
        vga_write_char(x + i, y, digit, color);
        temp = temp / 10;
        i = i - 1;
    }

    count
}

fn vga_write_char_color(x: i64, y: i64, ch: i64, color: i64) {
    let offset = (y * VGA_WIDTH + x) * 2;
    let addr = VGA_BUFFER + offset;
    unsafe {
        let ptr = addr as *mut u8;
        volatile_write_u8(ptr, ch as u8);
        let color_ptr = (addr + 1) as *mut u8;
        volatile_write_u8(color_ptr, color as u8);
    }
}

fn vga_write_hex_byte(x: i64, y: i64, value: u64, color: i64) {
    let high = bit_and(shr_u64(value, 4), 0xF);
    let low = bit_and(value, 0xF);

    let ch_high: i64 = if high < 10 { 48 + (high as i64) } else { 55 + (high as i64) };
    let ch_low: i64 = if low < 10 { 48 + (low as i64) } else { 55 + (low as i64) };

    vga_write_char_color(x, y, ch_high, color);
    vga_write_char_color(x + 1, y, ch_low, color);
}

// ============================================================
// Serial Port (COM1)
// ============================================================

fn serial_out(ch: i64) {
    outb(COM1, ch);
}

// Output 8 hex digits (32 bits)
fn serial_hex32(value: u64) {
    serial_out(48);  // '0'
    serial_out(120); // 'x'

    let mut val = value;

    let mut i: i64 = 0;
    while i < 8 {
        let mut nibble: u64 = 0;
        nibble = val / 0x10000000;

        let chr: i64 = if nibble < 10 {
            48 + (nibble as i64)
        } else {
            55 + (nibble as i64)
        };

        outb(COM1, chr);

        val = val * 16;
        val = val % 0x100000000;

        i = i + 1;
    }
}

fn serial_hex(value: u64) {
    serial_hex32(value % 0x100000000);
}

fn serial_hex64(value: u64) {
    serial_out(48);  // '0'
    serial_out(120); // 'x'

    let mut i: i64 = 60;
    while i >= 0 {
        let nibble = bit_and(shr_u64(value, i as u64), 0xF) as i64;
        let ch: i64 = if nibble < 10 { 48 + nibble } else { 55 + nibble };
        serial_out(ch);
        i = i - 4;
    }
}

fn serial_newline() {
    serial_out(10);
}

// ============================================================
// CPU Control
// ============================================================

fn cli() {
    unsafe { asm!("cli", options(nomem, nostack)); }
}

fn sti() {
    unsafe { asm!("sti", options(nomem, nostack)); }
}

fn hlt() {
    unsafe { asm!("hlt", options(nomem, nostack)); }
}

// ============================================================
// Memory Access Helpers
// ============================================================

fn read_u32_at(base: i64, offset: i64) -> u32 {
    let addr = base + offset;
    let mut result: u32 = 0;
    unsafe {
        asm!(
            "movl (%rcx), %eax",
            in("rcx") addr,
            lateout("eax") result,
            options(nostack, att_syntax)
        );
    }
    result
}

fn read_u64_at(base: i64, offset: i64) -> u32 {
    let addr = base + offset;
    let mut result: u32 = 0;
    unsafe {
        asm!(
            "movl (%rcx), %eax",
            in("rcx") addr,
            lateout("eax") result,
            options(nostack, att_syntax)
        );
    }
    result
}

fn write_u64_at(base: i64, offset: i64, value: u64) {
    let addr = base + offset;
    unsafe {
        asm!(
            "movq %rax, (%rcx)",
            in("rcx") addr,
            in("rax") value,
            options(nostack, att_syntax)
        );
    }
}

fn read_u64_addr(addr: i64) -> u64 {
    let mut result: u64 = 0;
    unsafe {
        asm!(
            "movq (%rcx), %rax",
            in("rcx") addr,
            lateout("rax") result,
            options(nostack, att_syntax)
        );
    }
    result
}

fn write_u64_addr(addr: i64, value: u64) {
    unsafe {
        asm!(
            "movq %rax, (%rcx)",
            in("rcx") addr,
            in("rax") value,
            options(nostack, att_syntax)
        );
    }
}

fn write_u16_addr(addr: i64, value: i64) {
    unsafe {
        asm!(
            "movw %ax, (%rcx)",
            in("rcx") addr,
            in("ax") value,
            options(nostack, att_syntax)
        );
    }
}

fn write_u32_addr(addr: i64, value: i64) {
    unsafe {
        asm!(
            "movl %eax, (%rcx)",
            in("rcx") addr,
            in("eax") value,
            options(nostack, att_syntax)
        );
    }
}

// ============================================================
// Physical Memory Manager
// ============================================================

fn pmm_init_bitmap() {
    let mut offset: i64 = 0;
    while offset < 32768 {
        write_u64_at(PMM_BITMAP_ADDR, offset, 0xFFFFFFFFFFFFFFFF);
        offset = offset + 8;
    }
}

fn pmm_init(max_addr: u64) {
    pmm_init_bitmap();

    let max_pages = max_addr / (PAGE_SIZE as u64);
    write_u64_at(PMM_STATE_ADDR, 0, max_pages);
    write_u64_at(PMM_STATE_ADDR, 8, 0);
    write_u64_at(PMM_STATE_ADDR, 16, max_addr);
}

fn pmm_mark_free(base: u64, length: u64) {
    let page_size = PAGE_SIZE as u64;
    let start_page = (base + page_size - 1) / page_size;
    let end_page = (base + length) / page_size;

    if start_page >= end_page {
        return;
    }

    let mut free_count: u64 = 0;
    let mut page = start_page;

    while page < end_page {
        let page_addr = page * page_size;
        if page_addr >= 0x800000 {
            let idx = page / 64;
            let bit = page % 64;
            let bitmap_offset = (idx * 8) as i64;

            if idx < 4096 {
                let current = read_u64_at(PMM_BITMAP_ADDR, bitmap_offset) as u64;
                let mask = shl_u64(1, bit);

                if bit_and(current, mask) != 0 {
                    write_u64_at(PMM_BITMAP_ADDR, bitmap_offset, bit_and(current, bit_not(mask)));
                    free_count = free_count + 1;
                }
            }
        }
        page = page + 1;
    }

    let current_free = read_u64_at(PMM_STATE_ADDR, 8) as u64;
    write_u64_at(PMM_STATE_ADDR, 8, current_free + free_count);
}

fn pmm_alloc_page() -> u64 {
    let mut idx: u64 = 0;

    while idx < 4096 {
        let bitmap_offset = (idx * 8) as i64;
        let entry = read_u64_at(PMM_BITMAP_ADDR, bitmap_offset) as u64;

        if entry != 0xFFFFFFFFFFFFFFFF {
            let mut bit: u64 = 0;
            while bit < 64 {
                let mask = shl_u64(1, bit);
                if bit_and(entry, mask) == 0 {
                    write_u64_at(PMM_BITMAP_ADDR, bitmap_offset, bit_or(entry, mask));

                    let current_free = read_u64_at(PMM_STATE_ADDR, 8) as u64;
                    if current_free > 0 {
                        write_u64_at(PMM_STATE_ADDR, 8, current_free - 1);
                    }

                    let page = idx * 64 + bit;
                    return page * (PAGE_SIZE as u64);
                }
                bit = bit + 1;
            }
        }
        idx = idx + 1;
    }

    0
}

fn pmm_free_page(addr: u64) {
    if addr == 0 {
        return;
    }

    let page_size = PAGE_SIZE as u64;
    let page = addr / page_size;
    let idx = page / 64;
    let bit = page % 64;

    if idx >= 4096 {
        return;
    }

    let bitmap_offset = (idx * 8) as i64;
    let current = read_u64_at(PMM_BITMAP_ADDR, bitmap_offset) as u64;
    let mask = shl_u64(1, bit);

    if bit_and(current, mask) != 0 {
        write_u64_at(PMM_BITMAP_ADDR, bitmap_offset, bit_and(current, bit_not(mask)));

        let current_free = read_u64_at(PMM_STATE_ADDR, 8) as u64;
        write_u64_at(PMM_STATE_ADDR, 8, current_free + 1);
    }
}

fn pmm_get_free_pages() -> u64 {
    read_u64_at(PMM_STATE_ADDR, 8) as u64
}

// ============================================================
// Multiboot Parsing
// ============================================================

fn parse_multiboot(mb_info_addr: i64) -> u64 {
    let flags = read_u32_at(mb_info_addr, 0) as u64;
    let mmap_flag = MB_FLAG_MMAP as u64;

    if bit_and(flags, mmap_flag) == 0 {
        let mem_kb = read_u32_at(mb_info_addr, 8);
        return (mem_kb as u64 + 1024) * 1024;
    }

    let mmap_length = read_u32_at(mb_info_addr, 44);
    let mmap_addr = read_u32_at(mb_info_addr, 48) as i64;

    let mut highest: u64 = 0;
    let mut offset: i64 = 0;

    while offset < (mmap_length as i64) {
        let entry_ptr = mmap_addr + offset;
        let entry_size = read_u32_at(entry_ptr, 0);

        let entry_type = read_u32_at(entry_ptr, 20);

        if entry_type == 1 {
            let base_low = read_u32_at(entry_ptr, 4);
            let base_high = read_u32_at(entry_ptr, 8);
            let len_low = read_u32_at(entry_ptr, 12);
            let len_high = read_u32_at(entry_ptr, 16);

            let base = (base_high as u64) * 0x100000000 + (base_low as u64);
            let length = (len_high as u64) * 0x100000000 + (len_low as u64);

            let end = base + length;
            if end > highest {
                highest = end;
            }

            pmm_mark_free(base, length);
        }

        offset = offset + (entry_size as i64) + 4;
    }

    highest
}

// ============================================================
// Memory Management Initialization
// ============================================================

fn init_memory(mb_info_addr: i64) -> bool {
    let green = vga_color(COLOR_GREEN, COLOR_BLACK);
    let white = vga_color(COLOR_WHITE, COLOR_BLACK);
    let yellow = vga_color(COLOR_YELLOW, COLOR_BLACK);

    // Line 2: "PMM init..."
    vga_write_char(0, 2, 80, white);   // P
    vga_write_char(1, 2, 77, white);   // M
    vga_write_char(2, 2, 77, white);   // M
    vga_write_char(3, 2, 32, white);   // space
    vga_write_char(4, 2, 105, white);  // i
    vga_write_char(5, 2, 110, white);  // n
    vga_write_char(6, 2, 105, white);  // i
    vga_write_char(7, 2, 116, white);  // t

    pmm_init(0x40000000);

    let max_addr = parse_multiboot(mb_info_addr);

    // Line 3: "Max: 0x..."
    vga_write_char(0, 3, 77, white);   // M
    vga_write_char(1, 3, 97, white);   // a
    vga_write_char(2, 3, 120, white);  // x
    vga_write_char(3, 3, 58, white);   // :
    vga_write_char(4, 3, 32, white);   // space
    vga_write_hex(5, 3, max_addr, yellow);

    serial_out(77);  // M
    serial_out(97);  // a
    serial_out(120); // x
    serial_out(58);  // :
    serial_out(32);  // space
    serial_hex(max_addr);
    serial_newline();

    let free_pages = pmm_get_free_pages();
    let free_mb = (free_pages * (PAGE_SIZE as u64)) / (1024 * 1024);

    // Line 4: "Free: XXX MB"
    vga_write_char(0, 4, 70, white);   // F
    vga_write_char(1, 4, 114, white);  // r
    vga_write_char(2, 4, 101, white);  // e
    vga_write_char(3, 4, 101, white);  // e
    vga_write_char(4, 4, 58, white);   // :
    vga_write_char(5, 4, 32, white);   // space
    let d1 = vga_write_dec(6, 4, free_mb, green);
    vga_write_char(6 + d1, 4, 32, white);
    vga_write_char(7 + d1, 4, 77, white);  // M
    vga_write_char(8 + d1, 4, 66, white);  // B

    let test_page = pmm_alloc_page();

    // Line 5: "Alloc: 0x..."
    vga_write_char(0, 5, 65, white);   // A
    vga_write_char(1, 5, 108, white);  // l
    vga_write_char(2, 5, 108, white);  // l
    vga_write_char(3, 5, 111, white);  // o
    vga_write_char(4, 5, 99, white);   // c
    vga_write_char(5, 5, 58, white);   // :
    vga_write_char(6, 5, 32, white);   // space
    vga_write_hex(7, 5, test_page, green);

    pmm_free_page(test_page);

    let test_page2 = pmm_alloc_page();

    // Line 6: "Again: 0x..."
    vga_write_char(0, 6, 65, white);   // A
    vga_write_char(1, 6, 103, white);  // g
    vga_write_char(2, 6, 97, white);   // a
    vga_write_char(3, 6, 105, white);  // i
    vga_write_char(4, 6, 110, white);  // n
    vga_write_char(5, 6, 58, white);   // :
    vga_write_char(6, 6, 32, white);   // space
    vga_write_hex(7, 6, test_page2, green);

    let ok = test_page == test_page2;

    // Line 8: "MM OK" or "MM FAIL"
    if ok {
        vga_write_char(0, 8, 77, green);   // M
        vga_write_char(1, 8, 77, green);   // M
        vga_write_char(2, 8, 32, white);   // space
        vga_write_char(3, 8, 79, green);   // O
        vga_write_char(4, 8, 75, green);   // K

        serial_out(77);
        serial_out(77);
        serial_out(32);
        serial_out(79);
        serial_out(75);
        serial_newline();
    } else {
        let red = vga_color(COLOR_RED, COLOR_BLACK);
        vga_write_char(0, 8, 77, red);
        vga_write_char(1, 8, 77, red);
        vga_write_char(2, 8, 32, white);
        vga_write_char(3, 8, 70, red);
        vga_write_char(4, 8, 65, red);
        vga_write_char(5, 8, 73, red);
        vga_write_char(6, 8, 76, red);
    }

    ok
}

// ============================================================
// PIC (8259 Programmable Interrupt Controller)
// ============================================================

fn pic_init() {
    // Save masks
    let mask1 = inb(PIC1_DATA);
    let mask2 = inb(PIC2_DATA);

    // ICW1: init + ICW4 needed
    outb(PIC1_CMD, 0x11);
    io_wait();
    outb(PIC2_CMD, 0x11);
    io_wait();

    // ICW2: vector offsets
    outb(PIC1_DATA, 32);  // IRQ 0-7 -> INT 32-39
    io_wait();
    outb(PIC2_DATA, 40);  // IRQ 8-15 -> INT 40-47
    io_wait();

    // ICW3: cascading
    outb(PIC1_DATA, 4);   // Slave on IRQ2
    io_wait();
    outb(PIC2_DATA, 2);   // Cascade identity
    io_wait();

    // ICW4: 8086 mode
    outb(PIC1_DATA, 1);
    io_wait();
    outb(PIC2_DATA, 1);
    io_wait();

    // Enable only timer (IRQ0) and keyboard (IRQ1)
    outb(PIC1_DATA, 0xFC);
    outb(PIC2_DATA, 0xFF);
}

fn pic_send_eoi(irq: i64) {
    if irq >= 8 {
        outb(PIC2_CMD, PIC_EOI);
    }
    outb(PIC1_CMD, PIC_EOI);
}

// ============================================================
// PIT (Programmable Interval Timer)
// ============================================================

fn timer_init() {
    // Initialize tick counter
    write_u64_addr(TICK_COUNT_ADDR, 0);

    // PIT command: channel 0, lobyte/hibyte, mode 3 (square wave)
    outb(PIT_CMD, 0x36);

    // Send divisor (PIT_DIVISOR = 11932, low byte = 0x9C, high byte = 0x2E)
    let divisor_low = PIT_DIVISOR & 0xFF;
    let divisor_high = (PIT_DIVISOR / 256) & 0xFF;
    outb(PIT_CHANNEL0, divisor_low);
    outb(PIT_CHANNEL0, divisor_high);
}

fn timer_get_ticks() -> u64 {
    read_u64_addr(TICK_COUNT_ADDR)
}

// ============================================================
// IDT (Interrupt Descriptor Table)
// ============================================================

fn idt_set_gate(index: i64, handler: i64) {
    let entry_addr = IDT_ADDR + (index * IDT_ENTRY_SIZE);

    // Extract handler address parts using division/modulo
    // This avoids potential issues with bit operations
    let handler_u64 = handler as u64;
    let offset_low = (handler_u64 % 65536) as i64;        // bits 0-15
    let offset_mid = ((handler_u64 / 65536) % 65536) as i64;  // bits 16-31
    let offset_high = (handler_u64 / 0x100000000) as i64;     // bits 32-63

    // Type attributes byte: 0x8E = Present + DPL0 + IntGate
    // At byte 5, IST at byte 4 = 0
    // As u16 little-endian: 0x8E00 (byte4=0x00, byte5=0x8E)
    let type_attr: i64 = 0x8E00;

    // Write IDT entry (16 bytes)
    write_u16_addr(entry_addr + 0, offset_low);           // offset_low
    write_u16_addr(entry_addr + 2, KERNEL_CS);            // selector
    write_u16_addr(entry_addr + 4, type_attr);            // IST=0, type
    write_u16_addr(entry_addr + 6, offset_mid);           // offset_mid
    write_u32_addr(entry_addr + 8, offset_high);          // offset_high
    write_u32_addr(entry_addr + 12, 0);                   // reserved

}

fn idt_clear() {
    let mut i: i64 = 0;
    while i < IDT_ENTRIES * IDT_ENTRY_SIZE {
        write_u64_addr(IDT_ADDR + i, 0);
        i = i + 8;
    }
}

fn idt_init() {
    // Clear all entries
    idt_clear();

    // Get ISR stub table address
    let stub_table = get_isr_stub_ptr();

    // Set up all 48 handlers (32 exceptions + 16 IRQs)
    let mut i: i64 = 0;
    while i < 48 {
        let handler = read_u64_addr(stub_table + (i * 8));
        idt_set_gate(i, handler as i64);
        i = i + 1;
    }

    // Load IDT
    idt_load();
}

fn get_isr_stub_ptr() -> i64 {
    let mut result: i64 = 0;
    unsafe {
        asm!(
            "lea isr_stub_table(%rip), %rax",
            lateout("rax") result,
            options(nostack, att_syntax)
        );
    }
    result
}

fn idt_load() {
    // Set up IDTR at IDTR_ADDR
    let limit = (IDT_ENTRIES * IDT_ENTRY_SIZE - 1) as i64;
    write_u16_addr(IDTR_ADDR, limit);

    // Write base (64-bit)
    unsafe {
        asm!(
            "movq %rax, 2(%rcx)",
            in("rcx") IDTR_ADDR,
            in("rax") IDT_ADDR,
            options(nostack, att_syntax)
        );
    }

    // Load IDT
    unsafe {
        asm!(
            "lidt (%rax)",
            in("rax") IDTR_ADDR,
            options(nostack, att_syntax)
        );
    }
}

// ============================================================
// Interrupt Handler (called from assembly)
// ============================================================

fn read_stack_u64(base: i64, offset: i64) -> u64 {
    read_u64_addr(base + offset)
}

fn read_cr2() -> u64 {
    let mut result: u64 = 0;
    unsafe {
        asm!(
            "mov %cr2, %rax",
            lateout("rax") result,
            options(nomem, nostack, att_syntax)
        );
    }
    result
}

fn serial_print_hex64(value: u64) {
    serial_out(48);  // '0'
    serial_out(120); // 'x'

    let mut i: i64 = 60;
    while i >= 0 {
        let nibble = bit_and(shr_u64(value, i as u64), 0xF) as i64;
        let ch: i64 = if nibble < 10 { 48 + nibble } else { 55 + nibble };
        serial_out(ch);
        i = i - 4;
    }
}

// ISR handler - called from assembly (isr_common)
// Sets SWITCH_RSP_ADDR to new RSP if context switch needed, 0 otherwise
pub fn isr_handler(frame_ptr: i64) {
    // Clear switch RSP at start
    write_u64_addr(SWITCH_RSP_ADDR, 0);

    // Stack layout:
    //   [128] = interrupt number
    //   [136] = error code
    //   [144] = RIP

    let int_num = read_stack_u64(frame_ptr, 128) as i64;

    if int_num < 32 {
        // CPU Exception
        let error_code = read_stack_u64(frame_ptr, 136);
        let rip = read_stack_u64(frame_ptr, 144);
        handle_exception(int_num, error_code, rip);
    } else if int_num < 48 {
        // Hardware IRQ
        let irq = int_num - 32;
        handle_irq(irq);

        // On timer interrupt (IRQ 0), check for context switch
        if irq == 0 {
            let current = get_current_pid();

            // Only save RSP if process was RUNNING (was scheduled before)
            // This prevents overwriting initial RSP of idle process
            let current_state = pcb_get_state(current);
            if current_state == PROC_RUNNING {
                pcb_set_rsp(current, frame_ptr);
            }

            // Get next process RSP (scheduler updates current_pid)
            let new_rsp = schedule_pick_next();
            if new_rsp != 0 {
                write_u64_addr(SWITCH_RSP_ADDR, new_rsp as u64);
            }
        }
    }
}

fn handle_exception(num: i64, error_code: u64, rip: u64) {
    // Print to serial
    serial_out(69);  // E
    serial_out(88);  // X
    serial_out(67);  // C
    serial_out(58);  // :
    serial_out(48 + ((num / 10) % 10));
    serial_out(48 + (num % 10));
    serial_newline();

    // Print error code
    serial_out(69); serial_out(82); serial_out(82); serial_out(58); // ERR:
    serial_print_hex64(error_code);
    serial_newline();

    // Print RIP
    serial_out(82); serial_out(73); serial_out(80); serial_out(58); // RIP:
    serial_print_hex64(rip);
    serial_newline();

    // Page fault: print CR2
    if num == 14 {
        let cr2 = read_cr2();
        serial_out(67); serial_out(82); serial_out(50); serial_out(58); // CR2:
        serial_print_hex64(cr2);
        serial_newline();
    }

    // Display on VGA
    let red: i64 = 0x4F;
    vga_write_char_color(0, 20, 69, red);   // E
    vga_write_char_color(1, 20, 88, red);   // X
    vga_write_char_color(2, 20, 67, red);   // C
    vga_write_char_color(3, 20, 32, red);   // space
    vga_write_hex_byte(4, 20, num as u64, red);

    // Halt on fatal exceptions
    if num == 8 || num == 13 || num == 14 {
        serial_out(72); serial_out(65); serial_out(76); serial_out(84); // HALT
        serial_newline();
        loop {
            unsafe { asm!("cli; hlt", options(nomem, nostack)); }
        }
    }
}

fn handle_irq(irq: i64) {
    if irq == 0 {
        // Timer interrupt
        handle_timer();
    } else if irq == 1 {
        // Keyboard interrupt
        handle_keyboard();
    }

    // Send EOI
    pic_send_eoi(irq);
}

fn handle_timer() {
    let ticks = read_u64_addr(TICK_COUNT_ADDR);
    write_u64_addr(TICK_COUNT_ADDR, ticks + 1);

    // Every 100 ticks (~1 second), print TICK
    if (ticks + 1) % 100 == 0 {
        serial_out(84);  // T
        serial_out(73);  // I
        serial_out(67);  // C
        serial_out(75);  // K
        serial_newline();

        // Update VGA tick counter (row 10)
        let seconds = ((ticks + 1) / 100) as i64;
        let green: i64 = 0x0A;
        vga_write_char_color(0, 10, 84, green);  // T
        vga_write_char_color(1, 10, 58, green);  // :

        let d2 = (seconds / 100) % 10;
        let d1 = (seconds / 10) % 10;
        let d0 = seconds % 10;
        vga_write_char_color(2, 10, 48 + d2, green);
        vga_write_char_color(3, 10, 48 + d1, green);
        vga_write_char_color(4, 10, 48 + d0, green);
        vga_write_char_color(5, 10, 115, green); // s
    }
}

fn handle_keyboard() {
    let scancode = inb(0x60);

    serial_out(75);  // K
    serial_out(66);  // B
    serial_out(58);  // :
    serial_print_hex64(scancode as u64);
    serial_newline();
}

// ============================================================
// Interrupt Initialization
// ============================================================

fn init_interrupts() {
    let white = vga_color(COLOR_WHITE, COLOR_BLACK);
    let green = vga_color(COLOR_GREEN, COLOR_BLACK);

    // Line 9: "INT init..."
    vga_write_char(0, 9, 73, white);   // I
    vga_write_char(1, 9, 78, white);   // N
    vga_write_char(2, 9, 84, white);   // T
    vga_write_char(3, 9, 32, white);   // space
    vga_write_char(4, 9, 105, white);  // i
    vga_write_char(5, 9, 110, white);  // n
    vga_write_char(6, 9, 105, white);  // i
    vga_write_char(7, 9, 116, white);  // t

    // Initialize PIC (remap IRQs to 32-47)
    pic_init();

    // Initialize PIT timer (~100 Hz)
    timer_init();

    // Initialize IDT with ISR stubs
    idt_init();

    // Enable interrupts
    sti();

    // Update display: "INT OK"
    vga_write_char(9, 9, 79, green);   // O
    vga_write_char(10, 9, 75, green);  // K

    serial_out(73);  // I
    serial_out(78);  // N
    serial_out(84);  // T
    serial_out(32);  // space
    serial_out(79);  // O
    serial_out(75);  // K
    serial_newline();
}

// ============================================================
// Process Management
// ============================================================

// Assembly function wrappers

// Placeholder - context switch now done in isr.asm
fn do_context_switch(old_rsp_ptr: i64, new_rsp: i64) {
    // Not used anymore - switch done via return value in isr_handler
}

// Initialize process stack with fake interrupt frame
// Returns the initial RSP to store in PCB
fn init_process_stack(stack_top: i64, entry: i64) -> i64 {
    let mut ptr = stack_top;

    // Push SS (kernel data segment)
    ptr = ptr - 8;
    write_u64_addr(ptr, 0x10);

    // Push RSP (process stack pointer after iretq)
    ptr = ptr - 8;
    write_u64_addr(ptr, (stack_top - 8) as u64);

    // Push RFLAGS (IF=1 to enable interrupts)
    ptr = ptr - 8;
    write_u64_addr(ptr, 0x202);

    // Push CS (kernel code segment)
    ptr = ptr - 8;
    write_u64_addr(ptr, 0x08);

    // Push RIP (entry point)
    ptr = ptr - 8;
    write_u64_addr(ptr, entry as u64);

    // Push error code (0)
    ptr = ptr - 8;
    write_u64_addr(ptr, 0);

    // Push interrupt number (0)
    ptr = ptr - 8;
    write_u64_addr(ptr, 0);

    // Push 15 GPRs (all zeros): rax, rbx, rcx, rdx, rsi, rdi, rbp, r8-r15
    // Note: isr_common pushes 15 GPRs, NOT 16!
    let mut i: i64 = 0;
    while i < 15 {
        ptr = ptr - 8;
        write_u64_addr(ptr, 0);
        i = i + 1;
    }

    // Push DS (kernel data segment)
    ptr = ptr - 8;
    write_u64_addr(ptr, 0x10);

    ptr
}

fn asm_get_rsp() -> i64 {
    let mut result: i64 = 0;
    unsafe {
        asm!(
            "mov %rsp, %rax",
            lateout("rax") result,
            options(nostack, att_syntax)
        );
    }
    result
}

fn pcb_addr(pid: i64) -> i64 {
    PROC_TABLE_ADDR + (pid * PCB_SIZE)
}

fn pcb_get_pid(pid: i64) -> i64 {
    let addr = pcb_addr(pid);
    read_u64_addr(addr + PCB_PID) as i64
}

fn pcb_get_state(pid: i64) -> i64 {
    let addr = pcb_addr(pid);
    read_u64_addr(addr + PCB_STATE) as i64
}

fn pcb_set_state(pid: i64, state: i64) {
    let addr = pcb_addr(pid);
    write_u64_addr(addr + PCB_STATE, state as u64);
}

fn pcb_get_rsp(pid: i64) -> i64 {
    let addr = pcb_addr(pid);
    read_u64_addr(addr + PCB_RSP) as i64
}

fn pcb_set_rsp(pid: i64, rsp: i64) {
    let addr = pcb_addr(pid);
    write_u64_addr(addr + PCB_RSP, rsp as u64);
}

fn get_current_pid() -> i64 {
    read_u64_addr(CURRENT_PID_ADDR) as i64
}

fn set_current_pid(pid: i64) {
    write_u64_addr(CURRENT_PID_ADDR, pid as u64);
}

fn get_num_procs() -> i64 {
    read_u64_addr(NUM_PROCS_ADDR) as i64
}

fn is_sched_enabled() -> bool {
    read_u64_addr(SCHED_ENABLED_ADDR) != 0
}

fn enable_scheduler() {
    write_u64_addr(SCHED_ENABLED_ADDR, 1);
}

// Create a new process
fn proc_create(entry: i64) -> i64 {
    let num_procs = get_num_procs();
    if num_procs >= MAX_PROCS {
        return -1;
    }

    let pid = num_procs;
    let pcb = pcb_addr(pid);

    // Calculate stack for this process
    let stack_base = PROC_STACK_BASE + (pid * PROC_STACK_SIZE);
    let stack_top = stack_base + PROC_STACK_SIZE;

    // Initialize the process stack with fake interrupt frame
    let initial_rsp = init_process_stack(stack_top, entry);

    // Fill PCB
    write_u64_addr(pcb + PCB_PID, pid as u64);
    write_u64_addr(pcb + PCB_STATE, PROC_READY as u64);
    write_u64_addr(pcb + PCB_RSP, initial_rsp as u64);
    write_u64_addr(pcb + PCB_STACK_BASE, stack_base as u64);

    // Increment process count
    write_u64_addr(NUM_PROCS_ADDR, (num_procs + 1) as u64);

    pid
}

// ============================================================
// Scheduler
// ============================================================

// Returns the new RSP if switch needed, 0 if no switch
fn schedule_pick_next() -> i64 {
    if !is_sched_enabled() {
        return 0;
    }

    let num_procs = get_num_procs();
    if num_procs < 2 {
        return 0;
    }

    let current = get_current_pid();

    // Find next ready process (round-robin)
    let mut next = (current + 1) % num_procs;
    let mut checked: i64 = 0;

    while checked < num_procs {
        let state = pcb_get_state(next);
        if state == PROC_READY || state == PROC_RUNNING {
            break;
        }
        next = (next + 1) % num_procs;
        checked = checked + 1;
    }

    // No switch needed if same process
    if next == current {
        return 0;
    }

    // Update states
    pcb_set_state(current, PROC_READY);
    pcb_set_state(next, PROC_RUNNING);

    // Save current RSP will be done by caller using frame_ptr
    // Return the new RSP
    let new_rsp = pcb_get_rsp(next);

    // Update current PID
    set_current_pid(next);

    new_rsp
}

// ============================================================
// Test Processes
// ============================================================

fn process_a() {
    // Print 'A' on each run
    outb(COM1, 65);

    loop {
        hlt();  // Wait for next scheduler tick
    }
}

fn process_b() {
    // Print 'B' on each run
    outb(COM1, 66);

    loop {
        hlt();  // Wait for next scheduler tick
    }
}

fn process_idle() {
    loop {
        hlt();
    }
}

fn get_process_a_addr() -> i64 {
    let mut result: i64 = 0;
    unsafe {
        asm!(
            "lea process_a(%rip), %rax",
            lateout("rax") result,
            options(nostack, att_syntax)
        );
    }
    result
}

fn get_process_b_addr() -> i64 {
    let mut result: i64 = 0;
    unsafe {
        asm!(
            "lea process_b(%rip), %rax",
            lateout("rax") result,
            options(nostack, att_syntax)
        );
    }
    result
}

fn get_process_idle_addr() -> i64 {
    let mut result: i64 = 0;
    unsafe {
        asm!(
            "lea process_idle(%rip), %rax",
            lateout("rax") result,
            options(nostack, att_syntax)
        );
    }
    result
}

// ============================================================
// Process Initialization
// ============================================================

fn init_processes() {
    let white = vga_color(COLOR_WHITE, COLOR_BLACK);
    let green = vga_color(COLOR_GREEN, COLOR_BLACK);

    // Line 11: "PROC init..."
    vga_write_char(0, 11, 80, white);   // P
    vga_write_char(1, 11, 82, white);   // R
    vga_write_char(2, 11, 79, white);   // O
    vga_write_char(3, 11, 67, white);   // C
    vga_write_char(4, 11, 32, white);   // space
    vga_write_char(5, 11, 105, white);  // i
    vga_write_char(6, 11, 110, white);  // n
    vga_write_char(7, 11, 105, white);  // i
    vga_write_char(8, 11, 116, white);  // t

    // Clear process table
    let mut i: i64 = 0;
    while i < MAX_PROCS * PCB_SIZE {
        write_u64_addr(PROC_TABLE_ADDR + i, 0);
        i = i + 8;
    }

    // Initialize scheduler state
    write_u64_addr(CURRENT_PID_ADDR, 0);
    write_u64_addr(NUM_PROCS_ADDR, 0);
    write_u64_addr(SCHED_ENABLED_ADDR, 0);

    // Initialize test process counters
    write_u64_addr(PROC_A_COUNTER, 0);
    write_u64_addr(PROC_B_COUNTER, 0);

    // Create idle process (PID 0)
    // Note: PID 0 starts as READY, not RUNNING
    // This prevents saving kernel stack as P0's RSP on first switch
    let idle_addr = get_process_idle_addr();
    let pid0 = proc_create(idle_addr);
    // pcb_set_state stays READY from proc_create
    set_current_pid(pid0);

    // Create test process A (PID 1)
    let proc_a_addr = get_process_a_addr();
    proc_create(proc_a_addr);

    // Create test process B (PID 2)
    let proc_b_addr = get_process_b_addr();
    proc_create(proc_b_addr);

    // Enable scheduler
    enable_scheduler();

    // Update display: "PROC OK"
    vga_write_char(10, 11, 79, green);  // O
    vga_write_char(11, 11, 75, green);  // K

    serial_out(80);  // P
    serial_out(82);  // R
    serial_out(79);  // O
    serial_out(67);  // C
    serial_out(32);  // space
    serial_out(79);  // O
    serial_out(75);  // K
    serial_newline();

    let num = get_num_procs();
    serial_out(78);  // N
    serial_out(61);  // =
    serial_out(48 + num);  // number
    serial_newline();
}

// ============================================================
// Kernel Entry Point
// ============================================================

fn _start() {
    // Disable interrupts during setup
    cli();

    // Debug: write "KERNEL\n" to serial
    serial_out(75);  // K
    serial_out(69);  // E
    serial_out(82);  // R
    serial_out(78);  // N
    serial_out(69);  // E
    serial_out(76);  // L
    serial_newline();

    // Clear screen
    vga_clear();

    let green = vga_color(COLOR_GREEN, COLOR_BLACK);
    let white = vga_color(COLOR_WHITE, COLOR_BLACK);

    // Line 0: "Genesis Kernel v0.4.0"
    vga_write_char(0, 0, 71, green);   // G
    vga_write_char(1, 0, 101, green);  // e
    vga_write_char(2, 0, 110, green);  // n
    vga_write_char(3, 0, 101, green);  // e
    vga_write_char(4, 0, 115, green);  // s
    vga_write_char(5, 0, 105, green);  // i
    vga_write_char(6, 0, 115, green);  // s
    vga_write_char(7, 0, 32, white);   // space
    vga_write_char(8, 0, 75, green);   // K
    vga_write_char(9, 0, 101, green);  // e
    vga_write_char(10, 0, 114, green); // r
    vga_write_char(11, 0, 110, green); // n
    vga_write_char(12, 0, 101, green); // e
    vga_write_char(13, 0, 108, green); // l
    vga_write_char(14, 0, 32, white);  // space
    vga_write_char(15, 0, 118, white); // v
    vga_write_char(16, 0, 48, white);  // 0
    vga_write_char(17, 0, 46, white);  // .
    vga_write_char(18, 0, 52, white);  // 4
    vga_write_char(19, 0, 46, white);  // .
    vga_write_char(20, 0, 48, white);  // 0

    serial_out(118); // v
    serial_out(48);  // 0
    serial_out(46);  // .
    serial_out(52);  // 4
    serial_out(46);  // .
    serial_out(48);  // 0
    serial_newline();

    // Initialize memory
    let mb_info_addr: i64 = 0;
    let mm_ok = init_memory(mb_info_addr);

    // Initialize processes BEFORE interrupts (scheduler state must exist)
    init_processes();

    // Initialize interrupts (this enables timer which triggers scheduler)
    init_interrupts();

    // Main loop with halt
    loop {
        hlt();
    }
}
