Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Apr 24 23:54:33 2024
| Host         : Pathumi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            3 |
|      4 |            2 |
|      5 |            1 |
|      7 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------+------------------------------+------------------+----------------+
|           Clock Signal           |   Enable Signal  |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------------+------------------+------------------------------+------------------+----------------+
|  Instruction_Decoder_0/LS_reg/G0 |                  |                              |                1 |              1 |
|  PC_0/D_FF2/D[1]                 |                  | PC_0/D_FF2/Q_reg_0           |                1 |              1 |
|  PC_0/D_FF2/D[1]                 |                  | PC_0/D_FF1/Q_reg_0[0]        |                1 |              3 |
|  Clk_IBUF_BUFG                   |                  |                              |                1 |              3 |
|  Clk_out_BUFG                    |                  |                              |                2 |              3 |
|  Clk_out_BUFG                    | PC_0/D_FF2/Y0[0] | Res_IBUF                     |                1 |              4 |
|  Clk_out_BUFG                    | PC_0/D_FF2/Y0[1] | Res_IBUF                     |                2 |              4 |
|  PC_0/D_FF2/E[0]                 |                  | PC_0/D_FF1/AR[0]             |                2 |              5 |
|  Clk_out_BUFG                    | PC_0/D_FF2/Y0[2] | Res_IBUF                     |                4 |              7 |
|  Clk_IBUF_BUFG                   |                  | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             31 |
+----------------------------------+------------------+------------------------------+------------------+----------------+


