{
  "module_name": "tps6594.h",
  "hash_id": "294693aea77a69e3b4aa66ff08c839da79e460aaa55f546b70dc959971cf0769",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/tps6594.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_TPS6594_H\n#define __LINUX_MFD_TPS6594_H\n\n#include <linux/device.h>\n#include <linux/regmap.h>\n\nstruct regmap_irq_chip_data;\n\n \nenum pmic_id {\n\tTPS6594,\n\tTPS6593,\n\tLP8764,\n};\n\n \n#define TPS6594_REG_TO_PAGE(reg)\t((reg) >> 8)\n\n \n#define TPS6594_REG_DEV_REV\t\t\t\t0x01\n\n#define TPS6594_REG_NVM_CODE_1\t\t\t\t0x02\n#define TPS6594_REG_NVM_CODE_2\t\t\t\t0x03\n\n#define TPS6594_REG_BUCKX_CTRL(buck_inst)\t\t(0x04 + ((buck_inst) << 1))\n#define TPS6594_REG_BUCKX_CONF(buck_inst)\t\t(0x05 + ((buck_inst) << 1))\n#define TPS6594_REG_BUCKX_VOUT_1(buck_inst)\t\t(0x0e + ((buck_inst) << 1))\n#define TPS6594_REG_BUCKX_VOUT_2(buck_inst)\t\t(0x0f + ((buck_inst) << 1))\n#define TPS6594_REG_BUCKX_PG_WINDOW(buck_inst)\t\t(0x18 + (buck_inst))\n\n#define TPS6594_REG_LDOX_CTRL(ldo_inst)\t\t\t(0x1d + (ldo_inst))\n#define TPS6594_REG_LDORTC_CTRL\t\t\t\t0x22\n#define TPS6594_REG_LDOX_VOUT(ldo_inst)\t\t\t(0x23 + (ldo_inst))\n#define TPS6594_REG_LDOX_PG_WINDOW(ldo_inst)\t\t(0x27 + (ldo_inst))\n\n#define TPS6594_REG_VCCA_VMON_CTRL\t\t\t0x2b\n#define TPS6594_REG_VCCA_PG_WINDOW\t\t\t0x2c\n#define TPS6594_REG_VMON1_PG_WINDOW\t\t\t0x2d\n#define TPS6594_REG_VMON1_PG_LEVEL\t\t\t0x2e\n#define TPS6594_REG_VMON2_PG_WINDOW\t\t\t0x2f\n#define TPS6594_REG_VMON2_PG_LEVEL\t\t\t0x30\n\n#define TPS6594_REG_GPIOX_CONF(gpio_inst)\t\t(0x31 + (gpio_inst))\n#define TPS6594_REG_NPWRON_CONF\t\t\t\t0x3c\n#define TPS6594_REG_GPIO_OUT_1\t\t\t\t0x3d\n#define TPS6594_REG_GPIO_OUT_2\t\t\t\t0x3e\n#define TPS6594_REG_GPIO_IN_1\t\t\t\t0x3f\n#define TPS6594_REG_GPIO_IN_2\t\t\t\t0x40\n#define TPS6594_REG_GPIOX_OUT(gpio_inst)\t\t(TPS6594_REG_GPIO_OUT_1 + (gpio_inst) / 8)\n#define TPS6594_REG_GPIOX_IN(gpio_inst)\t\t\t(TPS6594_REG_GPIO_IN_1 + (gpio_inst) / 8)\n\n#define TPS6594_REG_GPIO_IN_1\t\t\t\t0x3f\n#define TPS6594_REG_GPIO_IN_2\t\t\t\t0x40\n\n#define TPS6594_REG_RAIL_SEL_1\t\t\t\t0x41\n#define TPS6594_REG_RAIL_SEL_2\t\t\t\t0x42\n#define TPS6594_REG_RAIL_SEL_3\t\t\t\t0x43\n\n#define TPS6594_REG_FSM_TRIG_SEL_1\t\t\t0x44\n#define TPS6594_REG_FSM_TRIG_SEL_2\t\t\t0x45\n#define TPS6594_REG_FSM_TRIG_MASK_1\t\t\t0x46\n#define TPS6594_REG_FSM_TRIG_MASK_2\t\t\t0x47\n#define TPS6594_REG_FSM_TRIG_MASK_3\t\t\t0x48\n\n#define TPS6594_REG_MASK_BUCK1_2\t\t\t0x49\n#define TPS6594_REG_MASK_BUCK3_4\t\t\t0x4a\n#define TPS6594_REG_MASK_BUCK5\t\t\t\t0x4b\n#define TPS6594_REG_MASK_LDO1_2\t\t\t\t0x4c\n#define TPS6594_REG_MASK_LDO3_4\t\t\t\t0x4d\n#define TPS6594_REG_MASK_VMON\t\t\t\t0x4e\n#define TPS6594_REG_MASK_GPIO1_8_FALL\t\t\t0x4f\n#define TPS6594_REG_MASK_GPIO1_8_RISE\t\t\t0x50\n#define TPS6594_REG_MASK_GPIO9_11\t\t\t0x51\n#define TPS6594_REG_MASK_STARTUP\t\t\t0x52\n#define TPS6594_REG_MASK_MISC\t\t\t\t0x53\n#define TPS6594_REG_MASK_MODERATE_ERR\t\t\t0x54\n#define TPS6594_REG_MASK_FSM_ERR\t\t\t0x56\n#define TPS6594_REG_MASK_COMM_ERR\t\t\t0x57\n#define TPS6594_REG_MASK_READBACK_ERR\t\t\t0x58\n#define TPS6594_REG_MASK_ESM\t\t\t\t0x59\n\n#define TPS6594_REG_INT_TOP\t\t\t\t0x5a\n#define TPS6594_REG_INT_BUCK\t\t\t\t0x5b\n#define TPS6594_REG_INT_BUCK1_2\t\t\t\t0x5c\n#define TPS6594_REG_INT_BUCK3_4\t\t\t\t0x5d\n#define TPS6594_REG_INT_BUCK5\t\t\t\t0x5e\n#define TPS6594_REG_INT_LDO_VMON\t\t\t0x5f\n#define TPS6594_REG_INT_LDO1_2\t\t\t\t0x60\n#define TPS6594_REG_INT_LDO3_4\t\t\t\t0x61\n#define TPS6594_REG_INT_VMON\t\t\t\t0x62\n#define TPS6594_REG_INT_GPIO\t\t\t\t0x63\n#define TPS6594_REG_INT_GPIO1_8\t\t\t\t0x64\n#define TPS6594_REG_INT_STARTUP\t\t\t\t0x65\n#define TPS6594_REG_INT_MISC\t\t\t\t0x66\n#define TPS6594_REG_INT_MODERATE_ERR\t\t\t0x67\n#define TPS6594_REG_INT_SEVERE_ERR\t\t\t0x68\n#define TPS6594_REG_INT_FSM_ERR\t\t\t\t0x69\n#define TPS6594_REG_INT_COMM_ERR\t\t\t0x6a\n#define TPS6594_REG_INT_READBACK_ERR\t\t\t0x6b\n#define TPS6594_REG_INT_ESM\t\t\t\t0x6c\n\n#define TPS6594_REG_STAT_BUCK1_2\t\t\t0x6d\n#define TPS6594_REG_STAT_BUCK3_4\t\t\t0x6e\n#define TPS6594_REG_STAT_BUCK5\t\t\t\t0x6f\n#define TPS6594_REG_STAT_LDO1_2\t\t\t\t0x70\n#define TPS6594_REG_STAT_LDO3_4\t\t\t\t0x71\n#define TPS6594_REG_STAT_VMON\t\t\t\t0x72\n#define TPS6594_REG_STAT_STARTUP\t\t\t0x73\n#define TPS6594_REG_STAT_MISC\t\t\t\t0x74\n#define TPS6594_REG_STAT_MODERATE_ERR\t\t\t0x75\n#define TPS6594_REG_STAT_SEVERE_ERR\t\t\t0x76\n#define TPS6594_REG_STAT_READBACK_ERR\t\t\t0x77\n\n#define TPS6594_REG_PGOOD_SEL_1\t\t\t\t0x78\n#define TPS6594_REG_PGOOD_SEL_2\t\t\t\t0x79\n#define TPS6594_REG_PGOOD_SEL_3\t\t\t\t0x7a\n#define TPS6594_REG_PGOOD_SEL_4\t\t\t\t0x7b\n\n#define TPS6594_REG_PLL_CTRL\t\t\t\t0x7c\n\n#define TPS6594_REG_CONFIG_1\t\t\t\t0x7d\n#define TPS6594_REG_CONFIG_2\t\t\t\t0x7e\n\n#define TPS6594_REG_ENABLE_DRV_REG\t\t\t0x80\n\n#define TPS6594_REG_MISC_CTRL\t\t\t\t0x81\n\n#define TPS6594_REG_ENABLE_DRV_STAT\t\t\t0x82\n\n#define TPS6594_REG_RECOV_CNT_REG_1\t\t\t0x83\n#define TPS6594_REG_RECOV_CNT_REG_2\t\t\t0x84\n\n#define TPS6594_REG_FSM_I2C_TRIGGERS\t\t\t0x85\n#define TPS6594_REG_FSM_NSLEEP_TRIGGERS\t\t\t0x86\n\n#define TPS6594_REG_BUCK_RESET_REG\t\t\t0x87\n\n#define TPS6594_REG_SPREAD_SPECTRUM_1\t\t\t0x88\n\n#define TPS6594_REG_FREQ_SEL\t\t\t\t0x8a\n\n#define TPS6594_REG_FSM_STEP_SIZE\t\t\t0x8b\n\n#define TPS6594_REG_LDO_RV_TIMEOUT_REG_1\t\t0x8c\n#define TPS6594_REG_LDO_RV_TIMEOUT_REG_2\t\t0x8d\n\n#define TPS6594_REG_USER_SPARE_REGS\t\t\t0x8e\n\n#define TPS6594_REG_ESM_MCU_START_REG\t\t\t0x8f\n#define TPS6594_REG_ESM_MCU_DELAY1_REG\t\t\t0x90\n#define TPS6594_REG_ESM_MCU_DELAY2_REG\t\t\t0x91\n#define TPS6594_REG_ESM_MCU_MODE_CFG\t\t\t0x92\n#define TPS6594_REG_ESM_MCU_HMAX_REG\t\t\t0x93\n#define TPS6594_REG_ESM_MCU_HMIN_REG\t\t\t0x94\n#define TPS6594_REG_ESM_MCU_LMAX_REG\t\t\t0x95\n#define TPS6594_REG_ESM_MCU_LMIN_REG\t\t\t0x96\n#define TPS6594_REG_ESM_MCU_ERR_CNT_REG\t\t\t0x97\n#define TPS6594_REG_ESM_SOC_START_REG\t\t\t0x98\n#define TPS6594_REG_ESM_SOC_DELAY1_REG\t\t\t0x99\n#define TPS6594_REG_ESM_SOC_DELAY2_REG\t\t\t0x9a\n#define TPS6594_REG_ESM_SOC_MODE_CFG\t\t\t0x9b\n#define TPS6594_REG_ESM_SOC_HMAX_REG\t\t\t0x9c\n#define TPS6594_REG_ESM_SOC_HMIN_REG\t\t\t0x9d\n#define TPS6594_REG_ESM_SOC_LMAX_REG\t\t\t0x9e\n#define TPS6594_REG_ESM_SOC_LMIN_REG\t\t\t0x9f\n#define TPS6594_REG_ESM_SOC_ERR_CNT_REG\t\t\t0xa0\n\n#define TPS6594_REG_REGISTER_LOCK\t\t\t0xa1\n\n#define TPS6594_REG_MANUFACTURING_VER\t\t\t0xa6\n\n#define TPS6594_REG_CUSTOMER_NVM_ID_REG\t\t\t0xa7\n\n#define TPS6594_REG_VMON_CONF_REG\t\t\t0xa8\n\n#define TPS6594_REG_SOFT_REBOOT_REG\t\t\t0xab\n\n#define TPS6594_REG_RTC_SECONDS\t\t\t\t0xb5\n#define TPS6594_REG_RTC_MINUTES\t\t\t\t0xb6\n#define TPS6594_REG_RTC_HOURS\t\t\t\t0xb7\n#define TPS6594_REG_RTC_DAYS\t\t\t\t0xb8\n#define TPS6594_REG_RTC_MONTHS\t\t\t\t0xb9\n#define TPS6594_REG_RTC_YEARS\t\t\t\t0xba\n#define TPS6594_REG_RTC_WEEKS\t\t\t\t0xbb\n\n#define TPS6594_REG_ALARM_SECONDS\t\t\t0xbc\n#define TPS6594_REG_ALARM_MINUTES\t\t\t0xbd\n#define TPS6594_REG_ALARM_HOURS\t\t\t\t0xbe\n#define TPS6594_REG_ALARM_DAYS\t\t\t\t0xbf\n#define TPS6594_REG_ALARM_MONTHS\t\t\t0xc0\n#define TPS6594_REG_ALARM_YEARS\t\t\t\t0xc1\n\n#define TPS6594_REG_RTC_CTRL_1\t\t\t\t0xc2\n#define TPS6594_REG_RTC_CTRL_2\t\t\t\t0xc3\n#define TPS6594_REG_RTC_STATUS\t\t\t\t0xc4\n#define TPS6594_REG_RTC_INTERRUPTS\t\t\t0xc5\n#define TPS6594_REG_RTC_COMP_LSB\t\t\t0xc6\n#define TPS6594_REG_RTC_COMP_MSB\t\t\t0xc7\n#define TPS6594_REG_RTC_RESET_STATUS\t\t\t0xc8\n\n#define TPS6594_REG_SCRATCH_PAD_REG_1\t\t\t0xc9\n#define TPS6594_REG_SCRATCH_PAD_REG_2\t\t\t0xca\n#define TPS6594_REG_SCRATCH_PAD_REG_3\t\t\t0xcb\n#define TPS6594_REG_SCRATCH_PAD_REG_4\t\t\t0xcc\n\n#define TPS6594_REG_PFSM_DELAY_REG_1\t\t\t0xcd\n#define TPS6594_REG_PFSM_DELAY_REG_2\t\t\t0xce\n#define TPS6594_REG_PFSM_DELAY_REG_3\t\t\t0xcf\n#define TPS6594_REG_PFSM_DELAY_REG_4\t\t\t0xd0\n\n \n#define TPS6594_REG_SERIAL_IF_CONFIG\t\t\t0x11a\n#define TPS6594_REG_I2C1_ID\t\t\t\t0x122\n#define TPS6594_REG_I2C2_ID\t\t\t\t0x123\n\n \n#define TPS6594_REG_WD_ANSWER_REG\t\t\t0x401\n#define TPS6594_REG_WD_QUESTION_ANSW_CNT\t\t0x402\n#define TPS6594_REG_WD_WIN1_CFG\t\t\t\t0x403\n#define TPS6594_REG_WD_WIN2_CFG\t\t\t\t0x404\n#define TPS6594_REG_WD_LONGWIN_CFG\t\t\t0x405\n#define TPS6594_REG_WD_MODE_REG\t\t\t\t0x406\n#define TPS6594_REG_WD_QA_CFG\t\t\t\t0x407\n#define TPS6594_REG_WD_ERR_STATUS\t\t\t0x408\n#define TPS6594_REG_WD_THR_CFG\t\t\t\t0x409\n#define TPS6594_REG_DWD_FAIL_CNT_REG\t\t\t0x40a\n\n \n#define TPS6594_BIT_BUCK_EN\t\t\t\tBIT(0)\n#define TPS6594_BIT_BUCK_FPWM\t\t\t\tBIT(1)\n#define TPS6594_BIT_BUCK_FPWM_MP\t\t\tBIT(2)\n#define TPS6594_BIT_BUCK_VSEL\t\t\t\tBIT(3)\n#define TPS6594_BIT_BUCK_VMON_EN\t\t\tBIT(4)\n#define TPS6594_BIT_BUCK_PLDN\t\t\t\tBIT(5)\n#define TPS6594_BIT_BUCK_RV_SEL\t\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_BUCK_SLEW_RATE\t\t\tGENMASK(2, 0)\n#define TPS6594_MASK_BUCK_ILIM\t\t\t\tGENMASK(5, 3)\n\n \n#define TPS6594_MASK_BUCK_OV_THR\t\t\tGENMASK(2, 0)\n#define TPS6594_MASK_BUCK_UV_THR\t\t\tGENMASK(5, 3)\n\n \n#define TPS6594_MASK_BUCKS_VSET GENMASK(7, 0)\n\n \n#define TPS6594_BIT_LDO_EN\t\t\t\tBIT(0)\n#define TPS6594_BIT_LDO_SLOW_RAMP\t\t\tBIT(1)\n#define TPS6594_BIT_LDO_VMON_EN\t\t\t\tBIT(4)\n#define TPS6594_MASK_LDO_PLDN\t\t\t\tGENMASK(6, 5)\n#define TPS6594_BIT_LDO_RV_SEL\t\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_LDORTC_DIS\t\t\t\tBIT(0)\n\n \n#define TPS6594_MASK_LDO123_VSET\t\t\tGENMASK(6, 1)\n#define TPS6594_MASK_LDO4_VSET\t\t\t\tGENMASK(6, 0)\n#define TPS6594_BIT_LDO_BYPASS\t\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_LDO_OV_THR\t\t\t\tGENMASK(2, 0)\n#define TPS6594_MASK_LDO_UV_THR\t\t\t\tGENMASK(5, 3)\n\n \n#define TPS6594_BIT_VMON_EN\t\t\t\tBIT(0)\n#define TPS6594_BIT_VMON1_EN\t\t\t\tBIT(1)\n#define TPS6594_BIT_VMON1_RV_SEL\t\t\tBIT(2)\n#define TPS6594_BIT_VMON2_EN\t\t\t\tBIT(3)\n#define TPS6594_BIT_VMON2_RV_SEL\t\t\tBIT(4)\n#define TPS6594_BIT_VMON_DEGLITCH_SEL\t\t\tBIT(5)\n\n \n#define TPS6594_MASK_VCCA_OV_THR\t\t\tGENMASK(2, 0)\n#define TPS6594_MASK_VCCA_UV_THR\t\t\tGENMASK(5, 3)\n#define TPS6594_BIT_VCCA_PG_SET\t\t\t\tBIT(6)\n\n \n#define TPS6594_MASK_VMONX_OV_THR\t\t\tGENMASK(2, 0)\n#define TPS6594_MASK_VMONX_UV_THR\t\t\tGENMASK(5, 3)\n#define TPS6594_BIT_VMONX_RANGE\t\t\t\tBIT(6)\n\n \n#define TPS6594_BIT_GPIO_DIR\t\t\t\tBIT(0)\n#define TPS6594_BIT_GPIO_OD\t\t\t\tBIT(1)\n#define TPS6594_BIT_GPIO_PU_SEL\t\t\t\tBIT(2)\n#define TPS6594_BIT_GPIO_PU_PD_EN\t\t\tBIT(3)\n#define TPS6594_BIT_GPIO_DEGLITCH_EN\t\t\tBIT(4)\n#define TPS6594_MASK_GPIO_SEL\t\t\t\tGENMASK(7, 5)\n\n \n#define TPS6594_BIT_NRSTOUT_OD\t\t\t\tBIT(0)\n#define TPS6594_BIT_ENABLE_PU_SEL\t\t\tBIT(2)\n#define TPS6594_BIT_ENABLE_PU_PD_EN\t\t\tBIT(3)\n#define TPS6594_BIT_ENABLE_DEGLITCH_EN\t\t\tBIT(4)\n#define TPS6594_BIT_ENABLE_POL\t\t\t\tBIT(5)\n#define TPS6594_MASK_NPWRON_SEL\t\t\t\tGENMASK(7, 6)\n\n \n#define TPS6594_BIT_GPIOX_OUT(gpio_inst)\t\tBIT((gpio_inst) % 8)\n\n \n#define TPS6594_BIT_GPIOX_IN(gpio_inst)\t\t\tBIT((gpio_inst) % 8)\n#define TPS6594_BIT_NPWRON_IN\t\t\t\tBIT(3)\n\n \n#define TPS6594_MASK_BUCK1_GRP_SEL\t\t\tGENMASK(1, 0)\n#define TPS6594_MASK_BUCK2_GRP_SEL\t\t\tGENMASK(3, 2)\n#define TPS6594_MASK_BUCK3_GRP_SEL\t\t\tGENMASK(5, 4)\n#define TPS6594_MASK_BUCK4_GRP_SEL\t\t\tGENMASK(7, 6)\n\n \n#define TPS6594_MASK_BUCK5_GRP_SEL\t\t\tGENMASK(1, 0)\n#define TPS6594_MASK_LDO1_GRP_SEL\t\t\tGENMASK(3, 2)\n#define TPS6594_MASK_LDO2_GRP_SEL\t\t\tGENMASK(5, 4)\n#define TPS6594_MASK_LDO3_GRP_SEL\t\t\tGENMASK(7, 6)\n\n \n#define TPS6594_MASK_LDO4_GRP_SEL\t\t\tGENMASK(1, 0)\n#define TPS6594_MASK_VCCA_GRP_SEL\t\t\tGENMASK(3, 2)\n#define TPS6594_MASK_VMON1_GRP_SEL\t\t\tGENMASK(5, 4)\n#define TPS6594_MASK_VMON2_GRP_SEL\t\t\tGENMASK(7, 6)\n\n \n#define TPS6594_MASK_MCU_RAIL_TRIG\t\t\tGENMASK(1, 0)\n#define TPS6594_MASK_SOC_RAIL_TRIG\t\t\tGENMASK(3, 2)\n#define TPS6594_MASK_OTHER_RAIL_TRIG\t\t\tGENMASK(5, 4)\n#define TPS6594_MASK_SEVERE_ERR_TRIG\t\t\tGENMASK(7, 6)\n\n \n#define TPS6594_MASK_MODERATE_ERR_TRIG\t\t\tGENMASK(1, 0)\n\n \n#define TPS6594_BIT_GPIOX_FSM_MASK(gpio_inst)\t\tBIT(((gpio_inst) << 1) % 8)\n#define TPS6594_BIT_GPIOX_FSM_MASK_POL(gpio_inst)\tBIT(((gpio_inst) << 1) % 8 + 1)\n\n \n#define TPS6594_BIT_BUCKX_OV_MASK(buck_inst)\t\tBIT(((buck_inst) << 2) % 8)\n#define TPS6594_BIT_BUCKX_UV_MASK(buck_inst)\t\tBIT(((buck_inst) << 2) % 8 + 1)\n#define TPS6594_BIT_BUCKX_ILIM_MASK(buck_inst)\t\tBIT(((buck_inst) << 2) % 8 + 3)\n\n \n#define TPS6594_BIT_LDOX_OV_MASK(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8)\n#define TPS6594_BIT_LDOX_UV_MASK(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8 + 1)\n#define TPS6594_BIT_LDOX_ILIM_MASK(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8 + 3)\n\n \n#define TPS6594_BIT_VCCA_OV_MASK\t\t\tBIT(0)\n#define TPS6594_BIT_VCCA_UV_MASK\t\t\tBIT(1)\n#define TPS6594_BIT_VMON1_OV_MASK\t\t\tBIT(2)\n#define TPS6594_BIT_VMON1_UV_MASK\t\t\tBIT(3)\n#define TPS6594_BIT_VMON2_OV_MASK\t\t\tBIT(5)\n#define TPS6594_BIT_VMON2_UV_MASK\t\t\tBIT(6)\n\n \n#define TPS6594_BIT_GPIOX_FALL_MASK(gpio_inst)\t\tBIT((gpio_inst) < 8 ? \\\n\t\t\t\t\t\t\t    (gpio_inst) : (gpio_inst) % 8)\n#define TPS6594_BIT_GPIOX_RISE_MASK(gpio_inst)\t\tBIT((gpio_inst) < 8 ? \\\n\t\t\t\t\t\t\t    (gpio_inst) : (gpio_inst) % 8 + 3)\n\n \n#define TPS6594_BIT_NPWRON_START_MASK\t\t\tBIT(0)\n#define TPS6594_BIT_ENABLE_MASK\t\t\t\tBIT(1)\n#define TPS6594_BIT_FSD_MASK\t\t\t\tBIT(4)\n#define TPS6594_BIT_SOFT_REBOOT_MASK\t\t\tBIT(5)\n\n \n#define TPS6594_BIT_BIST_PASS_MASK\t\t\tBIT(0)\n#define TPS6594_BIT_EXT_CLK_MASK\t\t\tBIT(1)\n#define TPS6594_BIT_TWARN_MASK\t\t\t\tBIT(3)\n\n \n#define TPS6594_BIT_BIST_FAIL_MASK\t\t\tBIT(1)\n#define TPS6594_BIT_REG_CRC_ERR_MASK\t\t\tBIT(2)\n#define TPS6594_BIT_SPMI_ERR_MASK\t\t\tBIT(4)\n#define TPS6594_BIT_NPWRON_LONG_MASK\t\t\tBIT(5)\n#define TPS6594_BIT_NINT_READBACK_MASK\t\t\tBIT(6)\n#define TPS6594_BIT_NRSTOUT_READBACK_MASK\t\tBIT(7)\n\n \n#define TPS6594_BIT_IMM_SHUTDOWN_MASK\t\t\tBIT(0)\n#define TPS6594_BIT_ORD_SHUTDOWN_MASK\t\t\tBIT(1)\n#define TPS6594_BIT_MCU_PWR_ERR_MASK\t\t\tBIT(2)\n#define TPS6594_BIT_SOC_PWR_ERR_MASK\t\t\tBIT(3)\n\n \n#define TPS6594_BIT_COMM_FRM_ERR_MASK\t\t\tBIT(0)\n#define TPS6594_BIT_COMM_CRC_ERR_MASK\t\t\tBIT(1)\n#define TPS6594_BIT_COMM_ADR_ERR_MASK\t\t\tBIT(3)\n#define TPS6594_BIT_I2C2_CRC_ERR_MASK\t\t\tBIT(5)\n#define TPS6594_BIT_I2C2_ADR_ERR_MASK\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_EN_DRV_READBACK_MASK\t\tBIT(0)\n#define TPS6594_BIT_NRSTOUT_SOC_READBACK_MASK\t\tBIT(3)\n\n \n#define TPS6594_BIT_ESM_SOC_PIN_MASK\t\t\tBIT(0)\n#define TPS6594_BIT_ESM_SOC_FAIL_MASK\t\t\tBIT(1)\n#define TPS6594_BIT_ESM_SOC_RST_MASK\t\t\tBIT(2)\n#define TPS6594_BIT_ESM_MCU_PIN_MASK\t\t\tBIT(3)\n#define TPS6594_BIT_ESM_MCU_FAIL_MASK\t\t\tBIT(4)\n#define TPS6594_BIT_ESM_MCU_RST_MASK\t\t\tBIT(5)\n\n \n#define TPS6594_BIT_BUCK_INT\t\t\t\tBIT(0)\n#define TPS6594_BIT_LDO_VMON_INT\t\t\tBIT(1)\n#define TPS6594_BIT_GPIO_INT\t\t\t\tBIT(2)\n#define TPS6594_BIT_STARTUP_INT\t\t\t\tBIT(3)\n#define TPS6594_BIT_MISC_INT\t\t\t\tBIT(4)\n#define TPS6594_BIT_MODERATE_ERR_INT\t\t\tBIT(5)\n#define TPS6594_BIT_SEVERE_ERR_INT\t\t\tBIT(6)\n#define TPS6594_BIT_FSM_ERR_INT\t\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_BUCK1_2_INT\t\t\t\tBIT(0)\n#define TPS6594_BIT_BUCK3_4_INT\t\t\t\tBIT(1)\n#define TPS6594_BIT_BUCK5_INT\t\t\t\tBIT(2)\n\n \n#define TPS6594_BIT_BUCKX_OV_INT(buck_inst)\t\tBIT(((buck_inst) << 2) % 8)\n#define TPS6594_BIT_BUCKX_UV_INT(buck_inst)\t\tBIT(((buck_inst) << 2) % 8 + 1)\n#define TPS6594_BIT_BUCKX_SC_INT(buck_inst)\t\tBIT(((buck_inst) << 2) % 8 + 2)\n#define TPS6594_BIT_BUCKX_ILIM_INT(buck_inst)\t\tBIT(((buck_inst) << 2) % 8 + 3)\n\n \n#define TPS6594_BIT_LDO1_2_INT\t\t\t\tBIT(0)\n#define TPS6594_BIT_LDO3_4_INT\t\t\t\tBIT(1)\n#define TPS6594_BIT_VCCA_INT\t\t\t\tBIT(4)\n\n \n#define TPS6594_BIT_LDOX_OV_INT(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8)\n#define TPS6594_BIT_LDOX_UV_INT(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8 + 1)\n#define TPS6594_BIT_LDOX_SC_INT(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8 + 2)\n#define TPS6594_BIT_LDOX_ILIM_INT(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8 + 3)\n\n \n#define TPS6594_BIT_VCCA_OV_INT\t\t\t\tBIT(0)\n#define TPS6594_BIT_VCCA_UV_INT\t\t\t\tBIT(1)\n#define TPS6594_BIT_VMON1_OV_INT\t\t\tBIT(2)\n#define TPS6594_BIT_VMON1_UV_INT\t\t\tBIT(3)\n#define TPS6594_BIT_VMON1_RV_INT\t\t\tBIT(4)\n#define TPS6594_BIT_VMON2_OV_INT\t\t\tBIT(5)\n#define TPS6594_BIT_VMON2_UV_INT\t\t\tBIT(6)\n#define TPS6594_BIT_VMON2_RV_INT\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_GPIO9_INT\t\t\t\tBIT(0)\n#define TPS6594_BIT_GPIO10_INT\t\t\t\tBIT(1)\n#define TPS6594_BIT_GPIO11_INT\t\t\t\tBIT(2)\n#define TPS6594_BIT_GPIO1_8_INT\t\t\t\tBIT(3)\n\n \n#define TPS6594_BIT_GPIOX_INT(gpio_inst)\t\tBIT(gpio_inst)\n\n \n#define TPS6594_BIT_NPWRON_START_INT\t\t\tBIT(0)\n#define TPS6594_BIT_ENABLE_INT\t\t\t\tBIT(1)\n#define TPS6594_BIT_RTC_INT\t\t\t\tBIT(2)\n#define TPS6594_BIT_FSD_INT\t\t\t\tBIT(4)\n#define TPS6594_BIT_SOFT_REBOOT_INT\t\t\tBIT(5)\n\n \n#define TPS6594_BIT_BIST_PASS_INT\t\t\tBIT(0)\n#define TPS6594_BIT_EXT_CLK_INT\t\t\t\tBIT(1)\n#define TPS6594_BIT_TWARN_INT\t\t\t\tBIT(3)\n\n \n#define TPS6594_BIT_TSD_ORD_INT\t\t\t\tBIT(0)\n#define TPS6594_BIT_BIST_FAIL_INT\t\t\tBIT(1)\n#define TPS6594_BIT_REG_CRC_ERR_INT\t\t\tBIT(2)\n#define TPS6594_BIT_RECOV_CNT_INT\t\t\tBIT(3)\n#define TPS6594_BIT_SPMI_ERR_INT\t\t\tBIT(4)\n#define TPS6594_BIT_NPWRON_LONG_INT\t\t\tBIT(5)\n#define TPS6594_BIT_NINT_READBACK_INT\t\t\tBIT(6)\n#define TPS6594_BIT_NRSTOUT_READBACK_INT\t\tBIT(7)\n\n \n#define TPS6594_BIT_TSD_IMM_INT\t\t\t\tBIT(0)\n#define TPS6594_BIT_VCCA_OVP_INT\t\t\tBIT(1)\n#define TPS6594_BIT_PFSM_ERR_INT\t\t\tBIT(2)\n\n \n#define TPS6594_BIT_IMM_SHUTDOWN_INT\t\t\tBIT(0)\n#define TPS6594_BIT_ORD_SHUTDOWN_INT\t\t\tBIT(1)\n#define TPS6594_BIT_MCU_PWR_ERR_INT\t\t\tBIT(2)\n#define TPS6594_BIT_SOC_PWR_ERR_INT\t\t\tBIT(3)\n#define TPS6594_BIT_COMM_ERR_INT\t\t\tBIT(4)\n#define TPS6594_BIT_READBACK_ERR_INT\t\t\tBIT(5)\n#define TPS6594_BIT_ESM_INT\t\t\t\tBIT(6)\n#define TPS6594_BIT_WD_INT\t\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_COMM_FRM_ERR_INT\t\t\tBIT(0)\n#define TPS6594_BIT_COMM_CRC_ERR_INT\t\t\tBIT(1)\n#define TPS6594_BIT_COMM_ADR_ERR_INT\t\t\tBIT(3)\n#define TPS6594_BIT_I2C2_CRC_ERR_INT\t\t\tBIT(5)\n#define TPS6594_BIT_I2C2_ADR_ERR_INT\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_EN_DRV_READBACK_INT\t\t\tBIT(0)\n#define TPS6594_BIT_NRSTOUT_SOC_READBACK_INT\t\tBIT(3)\n\n \n#define TPS6594_BIT_ESM_SOC_PIN_INT\t\t\tBIT(0)\n#define TPS6594_BIT_ESM_SOC_FAIL_INT\t\t\tBIT(1)\n#define TPS6594_BIT_ESM_SOC_RST_INT\t\t\tBIT(2)\n#define TPS6594_BIT_ESM_MCU_PIN_INT\t\t\tBIT(3)\n#define TPS6594_BIT_ESM_MCU_FAIL_INT\t\t\tBIT(4)\n#define TPS6594_BIT_ESM_MCU_RST_INT\t\t\tBIT(5)\n\n \n#define TPS6594_BIT_BUCKX_OV_STAT(buck_inst)\t\tBIT(((buck_inst) << 2) % 8)\n#define TPS6594_BIT_BUCKX_UV_STAT(buck_inst)\t\tBIT(((buck_inst) << 2) % 8 + 1)\n#define TPS6594_BIT_BUCKX_ILIM_STAT(buck_inst)\t\tBIT(((buck_inst) << 2) % 8 + 3)\n\n \n#define TPS6594_BIT_LDOX_OV_STAT(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8)\n#define TPS6594_BIT_LDOX_UV_STAT(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8 + 1)\n#define TPS6594_BIT_LDOX_ILIM_STAT(ldo_inst)\t\tBIT(((ldo_inst) << 2) % 8 + 3)\n\n \n#define TPS6594_BIT_VCCA_OV_STAT\t\t\tBIT(0)\n#define TPS6594_BIT_VCCA_UV_STAT\t\t\tBIT(1)\n#define TPS6594_BIT_VMON1_OV_STAT\t\t\tBIT(2)\n#define TPS6594_BIT_VMON1_UV_STAT\t\t\tBIT(3)\n#define TPS6594_BIT_VMON2_OV_STAT\t\t\tBIT(5)\n#define TPS6594_BIT_VMON2_UV_STAT\t\t\tBIT(6)\n\n \n#define TPS6594_BIT_ENABLE_STAT\t\t\t\tBIT(1)\n\n \n#define TPS6594_BIT_EXT_CLK_STAT\t\t\tBIT(1)\n#define TPS6594_BIT_TWARN_STAT\t\t\t\tBIT(3)\n\n \n#define TPS6594_BIT_TSD_ORD_STAT\t\t\tBIT(0)\n\n \n#define TPS6594_BIT_TSD_IMM_STAT\t\t\tBIT(0)\n#define TPS6594_BIT_VCCA_OVP_STAT\t\t\tBIT(1)\n\n \n#define TPS6594_BIT_EN_DRV_READBACK_STAT\t\tBIT(0)\n#define TPS6594_BIT_NINT_READBACK_STAT\t\t\tBIT(1)\n#define TPS6594_BIT_NRSTOUT_READBACK_STAT\t\tBIT(2)\n#define TPS6594_BIT_NRSTOUT_SOC_READBACK_STAT\t\tBIT(3)\n\n \n#define TPS6594_MASK_PGOOD_SEL_BUCK1\t\t\tGENMASK(1, 0)\n#define TPS6594_MASK_PGOOD_SEL_BUCK2\t\t\tGENMASK(3, 2)\n#define TPS6594_MASK_PGOOD_SEL_BUCK3\t\t\tGENMASK(5, 4)\n#define TPS6594_MASK_PGOOD_SEL_BUCK4\t\t\tGENMASK(7, 6)\n\n \n#define TPS6594_MASK_PGOOD_SEL_BUCK5\t\t\tGENMASK(1, 0)\n\n \n#define TPS6594_MASK_PGOOD_SEL_LDO1\t\t\tGENMASK(1, 0)\n#define TPS6594_MASK_PGOOD_SEL_LDO2\t\t\tGENMASK(3, 2)\n#define TPS6594_MASK_PGOOD_SEL_LDO3\t\t\tGENMASK(5, 4)\n#define TPS6594_MASK_PGOOD_SEL_LDO4\t\t\tGENMASK(7, 6)\n\n \n#define TPS6594_BIT_PGOOD_SEL_VCCA\t\t\tBIT(0)\n#define TPS6594_BIT_PGOOD_SEL_VMON1\t\t\tBIT(1)\n#define TPS6594_BIT_PGOOD_SEL_VMON2\t\t\tBIT(2)\n#define TPS6594_BIT_PGOOD_SEL_TDIE_WARN\t\t\tBIT(3)\n#define TPS6594_BIT_PGOOD_SEL_NRSTOUT\t\t\tBIT(4)\n#define TPS6594_BIT_PGOOD_SEL_NRSTOUT_SOC\t\tBIT(5)\n#define TPS6594_BIT_PGOOD_POL\t\t\t\tBIT(6)\n#define TPS6594_BIT_PGOOD_WINDOW\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_EXT_CLK_FREQ\t\t\tGENMASK(1, 0)\n\n \n#define TPS6594_BIT_TWARN_LEVEL\t\t\t\tBIT(0)\n#define TPS6594_BIT_TSD_ORD_LEVEL\t\t\tBIT(1)\n#define TPS6594_BIT_I2C1_HS\t\t\t\tBIT(3)\n#define TPS6594_BIT_I2C2_HS\t\t\t\tBIT(4)\n#define TPS6594_BIT_EN_ILIM_FSM_CTRL\t\t\tBIT(5)\n#define TPS6594_BIT_NSLEEP1_MASK\t\t\tBIT(6)\n#define TPS6594_BIT_NSLEEP2_MASK\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_BB_CHARGER_EN\t\t\tBIT(0)\n#define TPS6594_BIT_BB_ICHR\t\t\t\tBIT(1)\n#define TPS6594_MASK_BB_VEOC\t\t\t\tGENMASK(3, 2)\n#define TPS6594_BB_EOC_RDY\t\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_ENABLE_DRV\t\t\t\tBIT(0)\n\n \n#define TPS6594_BIT_NRSTOUT\t\t\t\tBIT(0)\n#define TPS6594_BIT_NRSTOUT_SOC\t\t\t\tBIT(1)\n#define TPS6594_BIT_LPM_EN\t\t\t\tBIT(2)\n#define TPS6594_BIT_CLKMON_EN\t\t\t\tBIT(3)\n#define TPS6594_BIT_AMUXOUT_EN\t\t\t\tBIT(4)\n#define TPS6594_BIT_SEL_EXT_CLK\t\t\t\tBIT(5)\n#define TPS6594_MASK_SYNCCLKOUT_FREQ_SEL\t\tGENMASK(7, 6)\n\n \n#define TPS6594_BIT_EN_DRV_IN\t\t\t\tBIT(0)\n#define TPS6594_BIT_NRSTOUT_IN\t\t\t\tBIT(1)\n#define TPS6594_BIT_NRSTOUT_SOC_IN\t\t\tBIT(2)\n#define TPS6594_BIT_FORCE_EN_DRV_LOW\t\t\tBIT(3)\n#define TPS6594_BIT_SPMI_LPM_EN\t\t\t\tBIT(4)\n\n \n#define TPS6594_MASK_RECOV_CNT\t\t\t\tGENMASK(3, 0)\n\n \n#define TPS6594_MASK_RECOV_CNT_THR\t\t\tGENMASK(3, 0)\n#define TPS6594_BIT_RECOV_CNT_CLR\t\t\tBIT(4)\n\n \n#define TPS6594_BIT_TRIGGER_I2C(bit)\t\t\tBIT(bit)\n\n \n#define TPS6594_BIT_NSLEEP1B\t\t\t\tBIT(0)\n#define TPS6594_BIT_NSLEEP2B\t\t\t\tBIT(1)\n\n \n#define TPS6594_BIT_BUCKX_RESET(buck_inst)\t\tBIT(buck_inst)\n\n \n#define TPS6594_MASK_SS_DEPTH\t\t\t\tGENMASK(1, 0)\n#define TPS6594_BIT_SS_EN\t\t\t\tBIT(2)\n\n \n#define TPS6594_BIT_BUCKX_FREQ_SEL(buck_inst)\t\tBIT(buck_inst)\n\n \n#define TPS6594_MASK_PFSM_DELAY_STEP\t\t\tGENMASK(4, 0)\n\n \n#define TPS6594_MASK_LDO1_RV_TIMEOUT\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_LDO2_RV_TIMEOUT\t\t\tGENMASK(7, 4)\n\n \n#define TPS6594_MASK_LDO3_RV_TIMEOUT\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_LDO4_RV_TIMEOUT\t\t\tGENMASK(7, 4)\n\n \n#define TPS6594_BIT_USER_SPARE(bit)\t\t\tBIT(bit)\n\n \n#define TPS6594_BIT_ESM_MCU_START\t\t\tBIT(0)\n\n \n#define TPS6594_MASK_ESM_MCU_ERR_CNT_TH\t\t\tGENMASK(3, 0)\n#define TPS6594_BIT_ESM_MCU_ENDRV\t\t\tBIT(5)\n#define TPS6594_BIT_ESM_MCU_EN\t\t\t\tBIT(6)\n#define TPS6594_BIT_ESM_MCU_MODE\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_ESM_MCU_ERR_CNT\t\t\tGENMASK(4, 0)\n\n \n#define TPS6594_BIT_ESM_SOC_START\t\t\tBIT(0)\n\n \n#define TPS6594_MASK_ESM_SOC_ERR_CNT_TH\t\t\tGENMASK(3, 0)\n#define TPS6594_BIT_ESM_SOC_ENDRV\t\t\tBIT(5)\n#define TPS6594_BIT_ESM_SOC_EN\t\t\t\tBIT(6)\n#define TPS6594_BIT_ESM_SOC_MODE\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_ESM_SOC_ERR_CNT\t\t\tGENMASK(4, 0)\n\n \n#define TPS6594_BIT_REGISTER_LOCK_STATUS\t\tBIT(0)\n\n \n#define TPS6594_MASK_VMON1_SLEW_RATE\t\t\tGENMASK(2, 0)\n#define TPS6594_MASK_VMON2_SLEW_RATE\t\t\tGENMASK(5, 3)\n\n \n#define TPS6594_BIT_SOFT_REBOOT\t\t\t\tBIT(0)\n\n \n#define TPS6594_MASK_SECOND_0\t\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_SECOND_1\t\t\t\tGENMASK(6, 4)\n\n \n#define TPS6594_MASK_MINUTE_0\t\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_MINUTE_1\t\t\t\tGENMASK(6, 4)\n\n \n#define TPS6594_MASK_HOUR_0\t\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_HOUR_1\t\t\t\tGENMASK(5, 4)\n#define TPS6594_BIT_PM_NAM\t\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_DAY_0\t\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_DAY_1\t\t\t\tGENMASK(5, 4)\n\n \n#define TPS6594_MASK_MONTH_0\t\t\t\tGENMASK(3, 0)\n#define TPS6594_BIT_MONTH_1\t\t\t\tBIT(4)\n\n \n#define TPS6594_MASK_YEAR_0\t\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_YEAR_1\t\t\t\tGENMASK(7, 4)\n\n \n#define TPS6594_MASK_WEEK\t\t\t\tGENMASK(2, 0)\n\n \n#define TPS6594_BIT_STOP_RTC\t\t\t\tBIT(0)\n#define TPS6594_BIT_ROUND_30S\t\t\t\tBIT(1)\n#define TPS6594_BIT_AUTO_COMP\t\t\t\tBIT(2)\n#define TPS6594_BIT_MODE_12_24\t\t\t\tBIT(3)\n#define TPS6594_BIT_SET_32_COUNTER\t\t\tBIT(5)\n#define TPS6594_BIT_GET_TIME\t\t\t\tBIT(6)\n#define TPS6594_BIT_RTC_V_OPT\t\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_XTAL_EN\t\t\t\tBIT(0)\n#define TPS6594_MASK_XTAL_SEL\t\t\t\tGENMASK(2, 1)\n#define TPS6594_BIT_LP_STANDBY_SEL\t\t\tBIT(3)\n#define TPS6594_BIT_FAST_BIST\t\t\t\tBIT(4)\n#define TPS6594_MASK_STARTUP_DEST\t\t\tGENMASK(6, 5)\n#define TPS6594_BIT_FIRST_STARTUP_DONE\t\t\tBIT(7)\n\n \n#define TPS6594_BIT_RUN\t\t\t\t\tBIT(1)\n#define TPS6594_BIT_TIMER\t\t\t\tBIT(5)\n#define TPS6594_BIT_ALARM\t\t\t\tBIT(6)\n#define TPS6594_BIT_POWER_UP\t\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_EVERY\t\t\t\tGENMASK(1, 0)\n#define TPS6594_BIT_IT_TIMER\t\t\t\tBIT(2)\n#define TPS6594_BIT_IT_ALARM\t\t\t\tBIT(3)\n\n \n#define TPS6594_BIT_RESET_STATUS_RTC\t\t\tBIT(0)\n\n \n#define TPS6594_BIT_I2C_SPI_SEL\t\t\t\tBIT(0)\n#define TPS6594_BIT_I2C1_SPI_CRC_EN\t\t\tBIT(1)\n#define TPS6594_BIT_I2C2_CRC_EN\t\t\t\tBIT(2)\n#define TPS6594_MASK_T_CRC\t\t\t\tGENMASK(7, 3)\n\n \n#define TPS6594_MASK_WD_QUESTION\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_WD_ANSW_CNT\t\t\tGENMASK(5, 4)\n\n \n#define TPS6594_BIT_WD_RETURN_LONGWIN\t\t\tBIT(0)\n#define TPS6594_BIT_WD_MODE_SELECT\t\t\tBIT(1)\n#define TPS6594_BIT_WD_PWRHOLD\t\t\t\tBIT(2)\n\n \n#define TPS6594_MASK_WD_QUESTION_SEED\t\t\tGENMASK(3, 0)\n#define TPS6594_MASK_WD_QA_LFSR\t\t\t\tGENMASK(5, 4)\n#define TPS6594_MASK_WD_QA_FDBK\t\t\t\tGENMASK(7, 6)\n\n \n#define TPS6594_BIT_WD_LONGWIN_TIMEOUT_INT\t\tBIT(0)\n#define TPS6594_BIT_WD_TIMEOUT\t\t\t\tBIT(1)\n#define TPS6594_BIT_WD_TRIG_EARLY\t\t\tBIT(2)\n#define TPS6594_BIT_WD_ANSW_EARLY\t\t\tBIT(3)\n#define TPS6594_BIT_WD_SEQ_ERR\t\t\t\tBIT(4)\n#define TPS6594_BIT_WD_ANSW_ERR\t\t\t\tBIT(5)\n#define TPS6594_BIT_WD_FAIL_INT\t\t\t\tBIT(6)\n#define TPS6594_BIT_WD_RST_INT\t\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_WD_RST_TH\t\t\t\tGENMASK(2, 0)\n#define TPS6594_MASK_WD_FAIL_TH\t\t\t\tGENMASK(5, 3)\n#define TPS6594_BIT_WD_EN\t\t\t\tBIT(6)\n#define TPS6594_BIT_WD_RST_EN\t\t\t\tBIT(7)\n\n \n#define TPS6594_MASK_WD_FAIL_CNT\t\t\tGENMASK(3, 0)\n#define TPS6594_BIT_WD_FIRST_OK\t\t\t\tBIT(5)\n#define TPS6594_BIT_WD_BAD_EVENT\t\t\tBIT(6)\n\n \n#define TPS6594_CRC8_POLYNOMIAL\t0x07\n\n \nenum tps6594_irqs {\n\t \n\tTPS6594_IRQ_BUCK1_OV,\n\tTPS6594_IRQ_BUCK1_UV,\n\tTPS6594_IRQ_BUCK1_SC,\n\tTPS6594_IRQ_BUCK1_ILIM,\n\tTPS6594_IRQ_BUCK2_OV,\n\tTPS6594_IRQ_BUCK2_UV,\n\tTPS6594_IRQ_BUCK2_SC,\n\tTPS6594_IRQ_BUCK2_ILIM,\n\t \n\tTPS6594_IRQ_BUCK3_OV,\n\tTPS6594_IRQ_BUCK3_UV,\n\tTPS6594_IRQ_BUCK3_SC,\n\tTPS6594_IRQ_BUCK3_ILIM,\n\tTPS6594_IRQ_BUCK4_OV,\n\tTPS6594_IRQ_BUCK4_UV,\n\tTPS6594_IRQ_BUCK4_SC,\n\tTPS6594_IRQ_BUCK4_ILIM,\n\t \n\tTPS6594_IRQ_BUCK5_OV,\n\tTPS6594_IRQ_BUCK5_UV,\n\tTPS6594_IRQ_BUCK5_SC,\n\tTPS6594_IRQ_BUCK5_ILIM,\n\t \n\tTPS6594_IRQ_LDO1_OV,\n\tTPS6594_IRQ_LDO1_UV,\n\tTPS6594_IRQ_LDO1_SC,\n\tTPS6594_IRQ_LDO1_ILIM,\n\tTPS6594_IRQ_LDO2_OV,\n\tTPS6594_IRQ_LDO2_UV,\n\tTPS6594_IRQ_LDO2_SC,\n\tTPS6594_IRQ_LDO2_ILIM,\n\t \n\tTPS6594_IRQ_LDO3_OV,\n\tTPS6594_IRQ_LDO3_UV,\n\tTPS6594_IRQ_LDO3_SC,\n\tTPS6594_IRQ_LDO3_ILIM,\n\tTPS6594_IRQ_LDO4_OV,\n\tTPS6594_IRQ_LDO4_UV,\n\tTPS6594_IRQ_LDO4_SC,\n\tTPS6594_IRQ_LDO4_ILIM,\n\t \n\tTPS6594_IRQ_VCCA_OV,\n\tTPS6594_IRQ_VCCA_UV,\n\tTPS6594_IRQ_VMON1_OV,\n\tTPS6594_IRQ_VMON1_UV,\n\tTPS6594_IRQ_VMON1_RV,\n\tTPS6594_IRQ_VMON2_OV,\n\tTPS6594_IRQ_VMON2_UV,\n\tTPS6594_IRQ_VMON2_RV,\n\t \n\tTPS6594_IRQ_GPIO9,\n\tTPS6594_IRQ_GPIO10,\n\tTPS6594_IRQ_GPIO11,\n\t \n\tTPS6594_IRQ_GPIO1,\n\tTPS6594_IRQ_GPIO2,\n\tTPS6594_IRQ_GPIO3,\n\tTPS6594_IRQ_GPIO4,\n\tTPS6594_IRQ_GPIO5,\n\tTPS6594_IRQ_GPIO6,\n\tTPS6594_IRQ_GPIO7,\n\tTPS6594_IRQ_GPIO8,\n\t \n\tTPS6594_IRQ_NPWRON_START,\n\tTPS6594_IRQ_ENABLE,\n\tTPS6594_IRQ_FSD,\n\tTPS6594_IRQ_SOFT_REBOOT,\n\t \n\tTPS6594_IRQ_BIST_PASS,\n\tTPS6594_IRQ_EXT_CLK,\n\tTPS6594_IRQ_TWARN,\n\t \n\tTPS6594_IRQ_TSD_ORD,\n\tTPS6594_IRQ_BIST_FAIL,\n\tTPS6594_IRQ_REG_CRC_ERR,\n\tTPS6594_IRQ_RECOV_CNT,\n\tTPS6594_IRQ_SPMI_ERR,\n\tTPS6594_IRQ_NPWRON_LONG,\n\tTPS6594_IRQ_NINT_READBACK,\n\tTPS6594_IRQ_NRSTOUT_READBACK,\n\t \n\tTPS6594_IRQ_TSD_IMM,\n\tTPS6594_IRQ_VCCA_OVP,\n\tTPS6594_IRQ_PFSM_ERR,\n\t \n\tTPS6594_IRQ_IMM_SHUTDOWN,\n\tTPS6594_IRQ_ORD_SHUTDOWN,\n\tTPS6594_IRQ_MCU_PWR_ERR,\n\tTPS6594_IRQ_SOC_PWR_ERR,\n\t \n\tTPS6594_IRQ_COMM_FRM_ERR,\n\tTPS6594_IRQ_COMM_CRC_ERR,\n\tTPS6594_IRQ_COMM_ADR_ERR,\n\tTPS6594_IRQ_I2C2_CRC_ERR,\n\tTPS6594_IRQ_I2C2_ADR_ERR,\n\t \n\tTPS6594_IRQ_EN_DRV_READBACK,\n\tTPS6594_IRQ_NRSTOUT_SOC_READBACK,\n\t \n\tTPS6594_IRQ_ESM_SOC_PIN,\n\tTPS6594_IRQ_ESM_SOC_FAIL,\n\tTPS6594_IRQ_ESM_SOC_RST,\n\t \n\tTPS6594_IRQ_TIMER,\n\tTPS6594_IRQ_ALARM,\n\tTPS6594_IRQ_POWER_UP,\n};\n\n#define TPS6594_IRQ_NAME_BUCK1_OV\t\t\"buck1_ov\"\n#define TPS6594_IRQ_NAME_BUCK1_UV\t\t\"buck1_uv\"\n#define TPS6594_IRQ_NAME_BUCK1_SC\t\t\"buck1_sc\"\n#define TPS6594_IRQ_NAME_BUCK1_ILIM\t\t\"buck1_ilim\"\n#define TPS6594_IRQ_NAME_BUCK2_OV\t\t\"buck2_ov\"\n#define TPS6594_IRQ_NAME_BUCK2_UV\t\t\"buck2_uv\"\n#define TPS6594_IRQ_NAME_BUCK2_SC\t\t\"buck2_sc\"\n#define TPS6594_IRQ_NAME_BUCK2_ILIM\t\t\"buck2_ilim\"\n#define TPS6594_IRQ_NAME_BUCK3_OV\t\t\"buck3_ov\"\n#define TPS6594_IRQ_NAME_BUCK3_UV\t\t\"buck3_uv\"\n#define TPS6594_IRQ_NAME_BUCK3_SC\t\t\"buck3_sc\"\n#define TPS6594_IRQ_NAME_BUCK3_ILIM\t\t\"buck3_ilim\"\n#define TPS6594_IRQ_NAME_BUCK4_OV\t\t\"buck4_ov\"\n#define TPS6594_IRQ_NAME_BUCK4_UV\t\t\"buck4_uv\"\n#define TPS6594_IRQ_NAME_BUCK4_SC\t\t\"buck4_sc\"\n#define TPS6594_IRQ_NAME_BUCK4_ILIM\t\t\"buck4_ilim\"\n#define TPS6594_IRQ_NAME_BUCK5_OV\t\t\"buck5_ov\"\n#define TPS6594_IRQ_NAME_BUCK5_UV\t\t\"buck5_uv\"\n#define TPS6594_IRQ_NAME_BUCK5_SC\t\t\"buck5_sc\"\n#define TPS6594_IRQ_NAME_BUCK5_ILIM\t\t\"buck5_ilim\"\n#define TPS6594_IRQ_NAME_LDO1_OV\t\t\"ldo1_ov\"\n#define TPS6594_IRQ_NAME_LDO1_UV\t\t\"ldo1_uv\"\n#define TPS6594_IRQ_NAME_LDO1_SC\t\t\"ldo1_sc\"\n#define TPS6594_IRQ_NAME_LDO1_ILIM\t\t\"ldo1_ilim\"\n#define TPS6594_IRQ_NAME_LDO2_OV\t\t\"ldo2_ov\"\n#define TPS6594_IRQ_NAME_LDO2_UV\t\t\"ldo2_uv\"\n#define TPS6594_IRQ_NAME_LDO2_SC\t\t\"ldo2_sc\"\n#define TPS6594_IRQ_NAME_LDO2_ILIM\t\t\"ldo2_ilim\"\n#define TPS6594_IRQ_NAME_LDO3_OV\t\t\"ldo3_ov\"\n#define TPS6594_IRQ_NAME_LDO3_UV\t\t\"ldo3_uv\"\n#define TPS6594_IRQ_NAME_LDO3_SC\t\t\"ldo3_sc\"\n#define TPS6594_IRQ_NAME_LDO3_ILIM\t\t\"ldo3_ilim\"\n#define TPS6594_IRQ_NAME_LDO4_OV\t\t\"ldo4_ov\"\n#define TPS6594_IRQ_NAME_LDO4_UV\t\t\"ldo4_uv\"\n#define TPS6594_IRQ_NAME_LDO4_SC\t\t\"ldo4_sc\"\n#define TPS6594_IRQ_NAME_LDO4_ILIM\t\t\"ldo4_ilim\"\n#define TPS6594_IRQ_NAME_VCCA_OV\t\t\"vcca_ov\"\n#define TPS6594_IRQ_NAME_VCCA_UV\t\t\"vcca_uv\"\n#define TPS6594_IRQ_NAME_VMON1_OV\t\t\"vmon1_ov\"\n#define TPS6594_IRQ_NAME_VMON1_UV\t\t\"vmon1_uv\"\n#define TPS6594_IRQ_NAME_VMON1_RV\t\t\"vmon1_rv\"\n#define TPS6594_IRQ_NAME_VMON2_OV\t\t\"vmon2_ov\"\n#define TPS6594_IRQ_NAME_VMON2_UV\t\t\"vmon2_uv\"\n#define TPS6594_IRQ_NAME_VMON2_RV\t\t\"vmon2_rv\"\n#define TPS6594_IRQ_NAME_GPIO9\t\t\t\"gpio9\"\n#define TPS6594_IRQ_NAME_GPIO10\t\t\t\"gpio10\"\n#define TPS6594_IRQ_NAME_GPIO11\t\t\t\"gpio11\"\n#define TPS6594_IRQ_NAME_GPIO1\t\t\t\"gpio1\"\n#define TPS6594_IRQ_NAME_GPIO2\t\t\t\"gpio2\"\n#define TPS6594_IRQ_NAME_GPIO3\t\t\t\"gpio3\"\n#define TPS6594_IRQ_NAME_GPIO4\t\t\t\"gpio4\"\n#define TPS6594_IRQ_NAME_GPIO5\t\t\t\"gpio5\"\n#define TPS6594_IRQ_NAME_GPIO6\t\t\t\"gpio6\"\n#define TPS6594_IRQ_NAME_GPIO7\t\t\t\"gpio7\"\n#define TPS6594_IRQ_NAME_GPIO8\t\t\t\"gpio8\"\n#define TPS6594_IRQ_NAME_NPWRON_START\t\t\"npwron_start\"\n#define TPS6594_IRQ_NAME_ENABLE\t\t\t\"enable\"\n#define TPS6594_IRQ_NAME_FSD\t\t\t\"fsd\"\n#define TPS6594_IRQ_NAME_SOFT_REBOOT\t\t\"soft_reboot\"\n#define TPS6594_IRQ_NAME_BIST_PASS\t\t\"bist_pass\"\n#define TPS6594_IRQ_NAME_EXT_CLK\t\t\"ext_clk\"\n#define TPS6594_IRQ_NAME_TWARN\t\t\t\"twarn\"\n#define TPS6594_IRQ_NAME_TSD_ORD\t\t\"tsd_ord\"\n#define TPS6594_IRQ_NAME_BIST_FAIL\t\t\"bist_fail\"\n#define TPS6594_IRQ_NAME_REG_CRC_ERR\t\t\"reg_crc_err\"\n#define TPS6594_IRQ_NAME_RECOV_CNT\t\t\"recov_cnt\"\n#define TPS6594_IRQ_NAME_SPMI_ERR\t\t\"spmi_err\"\n#define TPS6594_IRQ_NAME_NPWRON_LONG\t\t\"npwron_long\"\n#define TPS6594_IRQ_NAME_NINT_READBACK\t\t\"nint_readback\"\n#define TPS6594_IRQ_NAME_NRSTOUT_READBACK\t\"nrstout_readback\"\n#define TPS6594_IRQ_NAME_TSD_IMM\t\t\"tsd_imm\"\n#define TPS6594_IRQ_NAME_VCCA_OVP\t\t\"vcca_ovp\"\n#define TPS6594_IRQ_NAME_PFSM_ERR\t\t\"pfsm_err\"\n#define TPS6594_IRQ_NAME_IMM_SHUTDOWN\t\t\"imm_shutdown\"\n#define TPS6594_IRQ_NAME_ORD_SHUTDOWN\t\t\"ord_shutdown\"\n#define TPS6594_IRQ_NAME_MCU_PWR_ERR\t\t\"mcu_pwr_err\"\n#define TPS6594_IRQ_NAME_SOC_PWR_ERR\t\t\"soc_pwr_err\"\n#define TPS6594_IRQ_NAME_COMM_FRM_ERR\t\t\"comm_frm_err\"\n#define TPS6594_IRQ_NAME_COMM_CRC_ERR\t\t\"comm_crc_err\"\n#define TPS6594_IRQ_NAME_COMM_ADR_ERR\t\t\"comm_adr_err\"\n#define TPS6594_IRQ_NAME_EN_DRV_READBACK\t\"en_drv_readback\"\n#define TPS6594_IRQ_NAME_NRSTOUT_SOC_READBACK\t\"nrstout_soc_readback\"\n#define TPS6594_IRQ_NAME_ESM_SOC_PIN\t\t\"esm_soc_pin\"\n#define TPS6594_IRQ_NAME_ESM_SOC_FAIL\t\t\"esm_soc_fail\"\n#define TPS6594_IRQ_NAME_ESM_SOC_RST\t\t\"esm_soc_rst\"\n#define TPS6594_IRQ_NAME_TIMER\t\t\t\"timer\"\n#define TPS6594_IRQ_NAME_ALARM\t\t\t\"alarm\"\n#define TPS6594_IRQ_NAME_POWERUP\t\t\"powerup\"\n\n \nstruct tps6594 {\n\tstruct device *dev;\n\tunsigned long chip_id;\n\tunsigned short reg;\n\tbool use_crc;\n\tstruct regmap *regmap;\n\tint irq;\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\nbool tps6594_is_volatile_reg(struct device *dev, unsigned int reg);\nint tps6594_device_init(struct tps6594 *tps, bool enable_crc);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}