
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08004f41 	.word	0x08004f41
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	080023e1 	.word	0x080023e1
 8000070:	08002421 	.word	0x08002421
 8000074:	08002461 	.word	0x08002461
 8000078:	080024a1 	.word	0x080024a1
 800007c:	080024e1 	.word	0x080024e1
 8000080:	08002521 	.word	0x08002521
 8000084:	08002561 	.word	0x08002561
 8000088:	080020f1 	.word	0x080020f1
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08001d01 	.word	0x08001d01
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	08002991 	.word	0x08002991
 80000c8:	08002b71 	.word	0x08002b71
 80000cc:	080037c1 	.word	0x080037c1
 80000d0:	08003831 	.word	0x08003831
 80000d4:	08001ca1 	.word	0x08001ca1
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080003bb 	.word	0x080003bb
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	080025a1 	.word	0x080025a1
 8000100:	080017e1 	.word	0x080017e1
 8000104:	080003bb 	.word	0x080003bb
 8000108:	080003bb 	.word	0x080003bb
 800010c:	080038a1 	.word	0x080038a1
 8000110:	080003bb 	.word	0x080003bb
 8000114:	08001cd1 	.word	0x08001cd1
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	080025e1 	.word	0x080025e1
 8000124:	08002621 	.word	0x08002621
 8000128:	08002661 	.word	0x08002661
 800012c:	080026a1 	.word	0x080026a1
 8000130:	080026e1 	.word	0x080026e1
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	08002721 	.word	0x08002721
 8000154:	08002761 	.word	0x08002761
 8000158:	080027a1 	.word	0x080027a1
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	08003911 	.word	0x08003911
 8000198:	08003981 	.word	0x08003981
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	08003191 	.word	0x08003191
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	080021a1 	.word	0x080021a1
 8000248:	080021e1 	.word	0x080021e1
 800024c:	08002221 	.word	0x08002221
 8000250:	08002261 	.word	0x08002261
 8000254:	080022a1 	.word	0x080022a1
 8000258:	080022e1 	.word	0x080022e1
 800025c:	08002321 	.word	0x08002321
 8000260:	08002361 	.word	0x08002361
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 fc0f 	bl	8000b20 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f003 fdc5 	bl	8003e90 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 fc39 	bl	8000bc0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 fc27 	bl	8000ba0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f004 fea5 	bl	80050b0 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 bc1b 	b.w	8000bb0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	08006184 	.word	0x08006184
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000004 	.word	0x24000004
                ldr     r1, =__bss_base__
 80003a0:	24000e20 	.word	0x24000e20
                ldr     r2, =__bss_end__
 80003a4:	240029fc 	.word	0x240029fc
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f004 fb38 	bl	8004a50 <chThdExit>

080003e0 <.zombies>:
.zombies:       b       .zombies
 80003e0:	e7fe      	b.n	80003e0 <.zombies>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f004 f9ed 	bl	80047c0 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <__aeabi_frsub>:
 80003ec:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80003f0:	e002      	b.n	80003f8 <__addsf3>
 80003f2:	bf00      	nop

080003f4 <__aeabi_fsub>:
 80003f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080003f8 <__addsf3>:
 80003f8:	0042      	lsls	r2, r0, #1
 80003fa:	bf1f      	itttt	ne
 80003fc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000400:	ea92 0f03 	teqne	r2, r3
 8000404:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000408:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800040c:	d06a      	beq.n	80004e4 <__addsf3+0xec>
 800040e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000412:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000416:	bfc1      	itttt	gt
 8000418:	18d2      	addgt	r2, r2, r3
 800041a:	4041      	eorgt	r1, r0
 800041c:	4048      	eorgt	r0, r1
 800041e:	4041      	eorgt	r1, r0
 8000420:	bfb8      	it	lt
 8000422:	425b      	neglt	r3, r3
 8000424:	2b19      	cmp	r3, #25
 8000426:	bf88      	it	hi
 8000428:	4770      	bxhi	lr
 800042a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800042e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000432:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000436:	bf18      	it	ne
 8000438:	4240      	negne	r0, r0
 800043a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800043e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000442:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000446:	bf18      	it	ne
 8000448:	4249      	negne	r1, r1
 800044a:	ea92 0f03 	teq	r2, r3
 800044e:	d03f      	beq.n	80004d0 <__addsf3+0xd8>
 8000450:	f1a2 0201 	sub.w	r2, r2, #1
 8000454:	fa41 fc03 	asr.w	ip, r1, r3
 8000458:	eb10 000c 	adds.w	r0, r0, ip
 800045c:	f1c3 0320 	rsb	r3, r3, #32
 8000460:	fa01 f103 	lsl.w	r1, r1, r3
 8000464:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000468:	d502      	bpl.n	8000470 <__addsf3+0x78>
 800046a:	4249      	negs	r1, r1
 800046c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000470:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000474:	d313      	bcc.n	800049e <__addsf3+0xa6>
 8000476:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800047a:	d306      	bcc.n	800048a <__addsf3+0x92>
 800047c:	0840      	lsrs	r0, r0, #1
 800047e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000482:	f102 0201 	add.w	r2, r2, #1
 8000486:	2afe      	cmp	r2, #254	; 0xfe
 8000488:	d251      	bcs.n	800052e <__addsf3+0x136>
 800048a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800048e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000492:	bf08      	it	eq
 8000494:	f020 0001 	biceq.w	r0, r0, #1
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	4770      	bx	lr
 800049e:	0049      	lsls	r1, r1, #1
 80004a0:	eb40 0000 	adc.w	r0, r0, r0
 80004a4:	3a01      	subs	r2, #1
 80004a6:	bf28      	it	cs
 80004a8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80004ac:	d2ed      	bcs.n	800048a <__addsf3+0x92>
 80004ae:	fab0 fc80 	clz	ip, r0
 80004b2:	f1ac 0c08 	sub.w	ip, ip, #8
 80004b6:	ebb2 020c 	subs.w	r2, r2, ip
 80004ba:	fa00 f00c 	lsl.w	r0, r0, ip
 80004be:	bfaa      	itet	ge
 80004c0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80004c4:	4252      	neglt	r2, r2
 80004c6:	4318      	orrge	r0, r3
 80004c8:	bfbc      	itt	lt
 80004ca:	40d0      	lsrlt	r0, r2
 80004cc:	4318      	orrlt	r0, r3
 80004ce:	4770      	bx	lr
 80004d0:	f092 0f00 	teq	r2, #0
 80004d4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80004d8:	bf06      	itte	eq
 80004da:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80004de:	3201      	addeq	r2, #1
 80004e0:	3b01      	subne	r3, #1
 80004e2:	e7b5      	b.n	8000450 <__addsf3+0x58>
 80004e4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80004e8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80004ec:	bf18      	it	ne
 80004ee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80004f2:	d021      	beq.n	8000538 <__addsf3+0x140>
 80004f4:	ea92 0f03 	teq	r2, r3
 80004f8:	d004      	beq.n	8000504 <__addsf3+0x10c>
 80004fa:	f092 0f00 	teq	r2, #0
 80004fe:	bf08      	it	eq
 8000500:	4608      	moveq	r0, r1
 8000502:	4770      	bx	lr
 8000504:	ea90 0f01 	teq	r0, r1
 8000508:	bf1c      	itt	ne
 800050a:	2000      	movne	r0, #0
 800050c:	4770      	bxne	lr
 800050e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000512:	d104      	bne.n	800051e <__addsf3+0x126>
 8000514:	0040      	lsls	r0, r0, #1
 8000516:	bf28      	it	cs
 8000518:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800051c:	4770      	bx	lr
 800051e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000522:	bf3c      	itt	cc
 8000524:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000528:	4770      	bxcc	lr
 800052a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800052e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000532:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000536:	4770      	bx	lr
 8000538:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800053c:	bf16      	itet	ne
 800053e:	4608      	movne	r0, r1
 8000540:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000544:	4601      	movne	r1, r0
 8000546:	0242      	lsls	r2, r0, #9
 8000548:	bf06      	itte	eq
 800054a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800054e:	ea90 0f01 	teqeq	r0, r1
 8000552:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000556:	4770      	bx	lr

08000558 <__aeabi_ui2f>:
 8000558:	f04f 0300 	mov.w	r3, #0
 800055c:	e004      	b.n	8000568 <__aeabi_i2f+0x8>
 800055e:	bf00      	nop

08000560 <__aeabi_i2f>:
 8000560:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	ea5f 0c00 	movs.w	ip, r0
 800056c:	bf08      	it	eq
 800056e:	4770      	bxeq	lr
 8000570:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000574:	4601      	mov	r1, r0
 8000576:	f04f 0000 	mov.w	r0, #0
 800057a:	e01c      	b.n	80005b6 <__aeabi_l2f+0x2a>

0800057c <__aeabi_ul2f>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	f04f 0300 	mov.w	r3, #0
 8000588:	e00a      	b.n	80005a0 <__aeabi_l2f+0x14>
 800058a:	bf00      	nop

0800058c <__aeabi_l2f>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000598:	d502      	bpl.n	80005a0 <__aeabi_l2f+0x14>
 800059a:	4240      	negs	r0, r0
 800059c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a0:	ea5f 0c01 	movs.w	ip, r1
 80005a4:	bf02      	ittt	eq
 80005a6:	4684      	moveq	ip, r0
 80005a8:	4601      	moveq	r1, r0
 80005aa:	2000      	moveq	r0, #0
 80005ac:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80005b0:	bf08      	it	eq
 80005b2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80005b6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80005ba:	fabc f28c 	clz	r2, ip
 80005be:	3a08      	subs	r2, #8
 80005c0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80005c4:	db10      	blt.n	80005e8 <__aeabi_l2f+0x5c>
 80005c6:	fa01 fc02 	lsl.w	ip, r1, r2
 80005ca:	4463      	add	r3, ip
 80005cc:	fa00 fc02 	lsl.w	ip, r0, r2
 80005d0:	f1c2 0220 	rsb	r2, r2, #32
 80005d4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005d8:	fa20 f202 	lsr.w	r2, r0, r2
 80005dc:	eb43 0002 	adc.w	r0, r3, r2
 80005e0:	bf08      	it	eq
 80005e2:	f020 0001 	biceq.w	r0, r0, #1
 80005e6:	4770      	bx	lr
 80005e8:	f102 0220 	add.w	r2, r2, #32
 80005ec:	fa01 fc02 	lsl.w	ip, r1, r2
 80005f0:	f1c2 0220 	rsb	r2, r2, #32
 80005f4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80005f8:	fa21 f202 	lsr.w	r2, r1, r2
 80005fc:	eb43 0002 	adc.w	r0, r3, r2
 8000600:	bf08      	it	eq
 8000602:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000606:	4770      	bx	lr

08000608 <__aeabi_fmul>:
 8000608:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000610:	bf1e      	ittt	ne
 8000612:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000616:	ea92 0f0c 	teqne	r2, ip
 800061a:	ea93 0f0c 	teqne	r3, ip
 800061e:	d06f      	beq.n	8000700 <__aeabi_fmul+0xf8>
 8000620:	441a      	add	r2, r3
 8000622:	ea80 0c01 	eor.w	ip, r0, r1
 8000626:	0240      	lsls	r0, r0, #9
 8000628:	bf18      	it	ne
 800062a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800062e:	d01e      	beq.n	800066e <__aeabi_fmul+0x66>
 8000630:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000634:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000638:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800063c:	fba0 3101 	umull	r3, r1, r0, r1
 8000640:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000644:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000648:	bf3e      	ittt	cc
 800064a:	0049      	lslcc	r1, r1, #1
 800064c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000650:	005b      	lslcc	r3, r3, #1
 8000652:	ea40 0001 	orr.w	r0, r0, r1
 8000656:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800065a:	2afd      	cmp	r2, #253	; 0xfd
 800065c:	d81d      	bhi.n	800069a <__aeabi_fmul+0x92>
 800065e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000662:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000666:	bf08      	it	eq
 8000668:	f020 0001 	biceq.w	r0, r0, #1
 800066c:	4770      	bx	lr
 800066e:	f090 0f00 	teq	r0, #0
 8000672:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000676:	bf08      	it	eq
 8000678:	0249      	lsleq	r1, r1, #9
 800067a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800067e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000682:	3a7f      	subs	r2, #127	; 0x7f
 8000684:	bfc2      	ittt	gt
 8000686:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800068a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800068e:	4770      	bxgt	lr
 8000690:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000694:	f04f 0300 	mov.w	r3, #0
 8000698:	3a01      	subs	r2, #1
 800069a:	dc5d      	bgt.n	8000758 <__aeabi_fmul+0x150>
 800069c:	f112 0f19 	cmn.w	r2, #25
 80006a0:	bfdc      	itt	le
 80006a2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80006a6:	4770      	bxle	lr
 80006a8:	f1c2 0200 	rsb	r2, r2, #0
 80006ac:	0041      	lsls	r1, r0, #1
 80006ae:	fa21 f102 	lsr.w	r1, r1, r2
 80006b2:	f1c2 0220 	rsb	r2, r2, #32
 80006b6:	fa00 fc02 	lsl.w	ip, r0, r2
 80006ba:	ea5f 0031 	movs.w	r0, r1, rrx
 80006be:	f140 0000 	adc.w	r0, r0, #0
 80006c2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80006c6:	bf08      	it	eq
 80006c8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80006cc:	4770      	bx	lr
 80006ce:	f092 0f00 	teq	r2, #0
 80006d2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80006d6:	bf02      	ittt	eq
 80006d8:	0040      	lsleq	r0, r0, #1
 80006da:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80006de:	3a01      	subeq	r2, #1
 80006e0:	d0f9      	beq.n	80006d6 <__aeabi_fmul+0xce>
 80006e2:	ea40 000c 	orr.w	r0, r0, ip
 80006e6:	f093 0f00 	teq	r3, #0
 80006ea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80006ee:	bf02      	ittt	eq
 80006f0:	0049      	lsleq	r1, r1, #1
 80006f2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80006f6:	3b01      	subeq	r3, #1
 80006f8:	d0f9      	beq.n	80006ee <__aeabi_fmul+0xe6>
 80006fa:	ea41 010c 	orr.w	r1, r1, ip
 80006fe:	e78f      	b.n	8000620 <__aeabi_fmul+0x18>
 8000700:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000704:	ea92 0f0c 	teq	r2, ip
 8000708:	bf18      	it	ne
 800070a:	ea93 0f0c 	teqne	r3, ip
 800070e:	d00a      	beq.n	8000726 <__aeabi_fmul+0x11e>
 8000710:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000714:	bf18      	it	ne
 8000716:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800071a:	d1d8      	bne.n	80006ce <__aeabi_fmul+0xc6>
 800071c:	ea80 0001 	eor.w	r0, r0, r1
 8000720:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000724:	4770      	bx	lr
 8000726:	f090 0f00 	teq	r0, #0
 800072a:	bf17      	itett	ne
 800072c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000730:	4608      	moveq	r0, r1
 8000732:	f091 0f00 	teqne	r1, #0
 8000736:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800073a:	d014      	beq.n	8000766 <__aeabi_fmul+0x15e>
 800073c:	ea92 0f0c 	teq	r2, ip
 8000740:	d101      	bne.n	8000746 <__aeabi_fmul+0x13e>
 8000742:	0242      	lsls	r2, r0, #9
 8000744:	d10f      	bne.n	8000766 <__aeabi_fmul+0x15e>
 8000746:	ea93 0f0c 	teq	r3, ip
 800074a:	d103      	bne.n	8000754 <__aeabi_fmul+0x14c>
 800074c:	024b      	lsls	r3, r1, #9
 800074e:	bf18      	it	ne
 8000750:	4608      	movne	r0, r1
 8000752:	d108      	bne.n	8000766 <__aeabi_fmul+0x15e>
 8000754:	ea80 0001 	eor.w	r0, r0, r1
 8000758:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800075c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000760:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000764:	4770      	bx	lr
 8000766:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800076a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800076e:	4770      	bx	lr

08000770 <__aeabi_fdiv>:
 8000770:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000774:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000778:	bf1e      	ittt	ne
 800077a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800077e:	ea92 0f0c 	teqne	r2, ip
 8000782:	ea93 0f0c 	teqne	r3, ip
 8000786:	d069      	beq.n	800085c <__aeabi_fdiv+0xec>
 8000788:	eba2 0203 	sub.w	r2, r2, r3
 800078c:	ea80 0c01 	eor.w	ip, r0, r1
 8000790:	0249      	lsls	r1, r1, #9
 8000792:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000796:	d037      	beq.n	8000808 <__aeabi_fdiv+0x98>
 8000798:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800079c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80007a0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80007a4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80007a8:	428b      	cmp	r3, r1
 80007aa:	bf38      	it	cc
 80007ac:	005b      	lslcc	r3, r3, #1
 80007ae:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80007b2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80007b6:	428b      	cmp	r3, r1
 80007b8:	bf24      	itt	cs
 80007ba:	1a5b      	subcs	r3, r3, r1
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80007c4:	bf24      	itt	cs
 80007c6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80007ca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ce:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80007d2:	bf24      	itt	cs
 80007d4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80007e0:	bf24      	itt	cs
 80007e2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80007e6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007ea:	011b      	lsls	r3, r3, #4
 80007ec:	bf18      	it	ne
 80007ee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80007f2:	d1e0      	bne.n	80007b6 <__aeabi_fdiv+0x46>
 80007f4:	2afd      	cmp	r2, #253	; 0xfd
 80007f6:	f63f af50 	bhi.w	800069a <__aeabi_fmul+0x92>
 80007fa:	428b      	cmp	r3, r1
 80007fc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000800:	bf08      	it	eq
 8000802:	f020 0001 	biceq.w	r0, r0, #1
 8000806:	4770      	bx	lr
 8000808:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800080c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000810:	327f      	adds	r2, #127	; 0x7f
 8000812:	bfc2      	ittt	gt
 8000814:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000818:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800081c:	4770      	bxgt	lr
 800081e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000822:	f04f 0300 	mov.w	r3, #0
 8000826:	3a01      	subs	r2, #1
 8000828:	e737      	b.n	800069a <__aeabi_fmul+0x92>
 800082a:	f092 0f00 	teq	r2, #0
 800082e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000832:	bf02      	ittt	eq
 8000834:	0040      	lsleq	r0, r0, #1
 8000836:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800083a:	3a01      	subeq	r2, #1
 800083c:	d0f9      	beq.n	8000832 <__aeabi_fdiv+0xc2>
 800083e:	ea40 000c 	orr.w	r0, r0, ip
 8000842:	f093 0f00 	teq	r3, #0
 8000846:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800084a:	bf02      	ittt	eq
 800084c:	0049      	lsleq	r1, r1, #1
 800084e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000852:	3b01      	subeq	r3, #1
 8000854:	d0f9      	beq.n	800084a <__aeabi_fdiv+0xda>
 8000856:	ea41 010c 	orr.w	r1, r1, ip
 800085a:	e795      	b.n	8000788 <__aeabi_fdiv+0x18>
 800085c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000860:	ea92 0f0c 	teq	r2, ip
 8000864:	d108      	bne.n	8000878 <__aeabi_fdiv+0x108>
 8000866:	0242      	lsls	r2, r0, #9
 8000868:	f47f af7d 	bne.w	8000766 <__aeabi_fmul+0x15e>
 800086c:	ea93 0f0c 	teq	r3, ip
 8000870:	f47f af70 	bne.w	8000754 <__aeabi_fmul+0x14c>
 8000874:	4608      	mov	r0, r1
 8000876:	e776      	b.n	8000766 <__aeabi_fmul+0x15e>
 8000878:	ea93 0f0c 	teq	r3, ip
 800087c:	d104      	bne.n	8000888 <__aeabi_fdiv+0x118>
 800087e:	024b      	lsls	r3, r1, #9
 8000880:	f43f af4c 	beq.w	800071c <__aeabi_fmul+0x114>
 8000884:	4608      	mov	r0, r1
 8000886:	e76e      	b.n	8000766 <__aeabi_fmul+0x15e>
 8000888:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800088c:	bf18      	it	ne
 800088e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000892:	d1ca      	bne.n	800082a <__aeabi_fdiv+0xba>
 8000894:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000898:	f47f af5c 	bne.w	8000754 <__aeabi_fmul+0x14c>
 800089c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80008a0:	f47f af3c 	bne.w	800071c <__aeabi_fmul+0x114>
 80008a4:	e75f      	b.n	8000766 <__aeabi_fmul+0x15e>
 80008a6:	bf00      	nop

080008a8 <__gesf2>:
 80008a8:	f04f 3cff 	mov.w	ip, #4294967295
 80008ac:	e006      	b.n	80008bc <__cmpsf2+0x4>
 80008ae:	bf00      	nop

080008b0 <__lesf2>:
 80008b0:	f04f 0c01 	mov.w	ip, #1
 80008b4:	e002      	b.n	80008bc <__cmpsf2+0x4>
 80008b6:	bf00      	nop

080008b8 <__cmpsf2>:
 80008b8:	f04f 0c01 	mov.w	ip, #1
 80008bc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80008c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008cc:	bf18      	it	ne
 80008ce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008d2:	d011      	beq.n	80008f8 <__cmpsf2+0x40>
 80008d4:	b001      	add	sp, #4
 80008d6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80008da:	bf18      	it	ne
 80008dc:	ea90 0f01 	teqne	r0, r1
 80008e0:	bf58      	it	pl
 80008e2:	ebb2 0003 	subspl.w	r0, r2, r3
 80008e6:	bf88      	it	hi
 80008e8:	17c8      	asrhi	r0, r1, #31
 80008ea:	bf38      	it	cc
 80008ec:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80008f0:	bf18      	it	ne
 80008f2:	f040 0001 	orrne.w	r0, r0, #1
 80008f6:	4770      	bx	lr
 80008f8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008fc:	d102      	bne.n	8000904 <__cmpsf2+0x4c>
 80008fe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000902:	d105      	bne.n	8000910 <__cmpsf2+0x58>
 8000904:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000908:	d1e4      	bne.n	80008d4 <__cmpsf2+0x1c>
 800090a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800090e:	d0e1      	beq.n	80008d4 <__cmpsf2+0x1c>
 8000910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop

08000918 <__aeabi_cfrcmple>:
 8000918:	4684      	mov	ip, r0
 800091a:	4608      	mov	r0, r1
 800091c:	4661      	mov	r1, ip
 800091e:	e7ff      	b.n	8000920 <__aeabi_cfcmpeq>

08000920 <__aeabi_cfcmpeq>:
 8000920:	b50f      	push	{r0, r1, r2, r3, lr}
 8000922:	f7ff ffc9 	bl	80008b8 <__cmpsf2>
 8000926:	2800      	cmp	r0, #0
 8000928:	bf48      	it	mi
 800092a:	f110 0f00 	cmnmi.w	r0, #0
 800092e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000930 <__aeabi_fcmpeq>:
 8000930:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000934:	f7ff fff4 	bl	8000920 <__aeabi_cfcmpeq>
 8000938:	bf0c      	ite	eq
 800093a:	2001      	moveq	r0, #1
 800093c:	2000      	movne	r0, #0
 800093e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000942:	bf00      	nop

08000944 <__aeabi_fcmplt>:
 8000944:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000948:	f7ff ffea 	bl	8000920 <__aeabi_cfcmpeq>
 800094c:	bf34      	ite	cc
 800094e:	2001      	movcc	r0, #1
 8000950:	2000      	movcs	r0, #0
 8000952:	f85d fb08 	ldr.w	pc, [sp], #8
 8000956:	bf00      	nop

08000958 <__aeabi_fcmple>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff ffe0 	bl	8000920 <__aeabi_cfcmpeq>
 8000960:	bf94      	ite	ls
 8000962:	2001      	movls	r0, #1
 8000964:	2000      	movhi	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_fcmpge>:
 800096c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000970:	f7ff ffd2 	bl	8000918 <__aeabi_cfrcmple>
 8000974:	bf94      	ite	ls
 8000976:	2001      	movls	r0, #1
 8000978:	2000      	movhi	r0, #0
 800097a:	f85d fb08 	ldr.w	pc, [sp], #8
 800097e:	bf00      	nop

08000980 <__aeabi_fcmpgt>:
 8000980:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000984:	f7ff ffc8 	bl	8000918 <__aeabi_cfrcmple>
 8000988:	bf34      	ite	cc
 800098a:	2001      	movcc	r0, #1
 800098c:	2000      	movcs	r0, #0
 800098e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000992:	bf00      	nop

08000994 <__aeabi_f2iz>:
 8000994:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000998:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800099c:	d30f      	bcc.n	80009be <__aeabi_f2iz+0x2a>
 800099e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80009a2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80009a6:	d90d      	bls.n	80009c4 <__aeabi_f2iz+0x30>
 80009a8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80009ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009b0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009b4:	fa23 f002 	lsr.w	r0, r3, r2
 80009b8:	bf18      	it	ne
 80009ba:	4240      	negne	r0, r0
 80009bc:	4770      	bx	lr
 80009be:	f04f 0000 	mov.w	r0, #0
 80009c2:	4770      	bx	lr
 80009c4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80009c8:	d101      	bne.n	80009ce <__aeabi_f2iz+0x3a>
 80009ca:	0242      	lsls	r2, r0, #9
 80009cc:	d105      	bne.n	80009da <__aeabi_f2iz+0x46>
 80009ce:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80009d2:	bf08      	it	eq
 80009d4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009d8:	4770      	bx	lr
 80009da:	f04f 0000 	mov.w	r0, #0
 80009de:	4770      	bx	lr

080009e0 <memcpy>:
 80009e0:	4684      	mov	ip, r0
 80009e2:	ea41 0300 	orr.w	r3, r1, r0
 80009e6:	f013 0303 	ands.w	r3, r3, #3
 80009ea:	d16d      	bne.n	8000ac8 <memcpy+0xe8>
 80009ec:	3a40      	subs	r2, #64	; 0x40
 80009ee:	d341      	bcc.n	8000a74 <memcpy+0x94>
 80009f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80009f4:	f840 3b04 	str.w	r3, [r0], #4
 80009f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80009fc:	f840 3b04 	str.w	r3, [r0], #4
 8000a00:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a04:	f840 3b04 	str.w	r3, [r0], #4
 8000a08:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a0c:	f840 3b04 	str.w	r3, [r0], #4
 8000a10:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a14:	f840 3b04 	str.w	r3, [r0], #4
 8000a18:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a1c:	f840 3b04 	str.w	r3, [r0], #4
 8000a20:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a24:	f840 3b04 	str.w	r3, [r0], #4
 8000a28:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a2c:	f840 3b04 	str.w	r3, [r0], #4
 8000a30:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a34:	f840 3b04 	str.w	r3, [r0], #4
 8000a38:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a3c:	f840 3b04 	str.w	r3, [r0], #4
 8000a40:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a44:	f840 3b04 	str.w	r3, [r0], #4
 8000a48:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a4c:	f840 3b04 	str.w	r3, [r0], #4
 8000a50:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a54:	f840 3b04 	str.w	r3, [r0], #4
 8000a58:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a5c:	f840 3b04 	str.w	r3, [r0], #4
 8000a60:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a64:	f840 3b04 	str.w	r3, [r0], #4
 8000a68:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a6c:	f840 3b04 	str.w	r3, [r0], #4
 8000a70:	3a40      	subs	r2, #64	; 0x40
 8000a72:	d2bd      	bcs.n	80009f0 <memcpy+0x10>
 8000a74:	3230      	adds	r2, #48	; 0x30
 8000a76:	d311      	bcc.n	8000a9c <memcpy+0xbc>
 8000a78:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a7c:	f840 3b04 	str.w	r3, [r0], #4
 8000a80:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a84:	f840 3b04 	str.w	r3, [r0], #4
 8000a88:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a8c:	f840 3b04 	str.w	r3, [r0], #4
 8000a90:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a94:	f840 3b04 	str.w	r3, [r0], #4
 8000a98:	3a10      	subs	r2, #16
 8000a9a:	d2ed      	bcs.n	8000a78 <memcpy+0x98>
 8000a9c:	320c      	adds	r2, #12
 8000a9e:	d305      	bcc.n	8000aac <memcpy+0xcc>
 8000aa0:	f851 3b04 	ldr.w	r3, [r1], #4
 8000aa4:	f840 3b04 	str.w	r3, [r0], #4
 8000aa8:	3a04      	subs	r2, #4
 8000aaa:	d2f9      	bcs.n	8000aa0 <memcpy+0xc0>
 8000aac:	3204      	adds	r2, #4
 8000aae:	d008      	beq.n	8000ac2 <memcpy+0xe2>
 8000ab0:	07d2      	lsls	r2, r2, #31
 8000ab2:	bf1c      	itt	ne
 8000ab4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000ab8:	f800 3b01 	strbne.w	r3, [r0], #1
 8000abc:	d301      	bcc.n	8000ac2 <memcpy+0xe2>
 8000abe:	880b      	ldrh	r3, [r1, #0]
 8000ac0:	8003      	strh	r3, [r0, #0]
 8000ac2:	4660      	mov	r0, ip
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	2a08      	cmp	r2, #8
 8000aca:	d313      	bcc.n	8000af4 <memcpy+0x114>
 8000acc:	078b      	lsls	r3, r1, #30
 8000ace:	d08d      	beq.n	80009ec <memcpy+0xc>
 8000ad0:	f010 0303 	ands.w	r3, r0, #3
 8000ad4:	d08a      	beq.n	80009ec <memcpy+0xc>
 8000ad6:	f1c3 0304 	rsb	r3, r3, #4
 8000ada:	1ad2      	subs	r2, r2, r3
 8000adc:	07db      	lsls	r3, r3, #31
 8000ade:	bf1c      	itt	ne
 8000ae0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000ae4:	f800 3b01 	strbne.w	r3, [r0], #1
 8000ae8:	d380      	bcc.n	80009ec <memcpy+0xc>
 8000aea:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000aee:	f820 3b02 	strh.w	r3, [r0], #2
 8000af2:	e77b      	b.n	80009ec <memcpy+0xc>
 8000af4:	3a04      	subs	r2, #4
 8000af6:	d3d9      	bcc.n	8000aac <memcpy+0xcc>
 8000af8:	3a01      	subs	r2, #1
 8000afa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000afe:	f800 3b01 	strb.w	r3, [r0], #1
 8000b02:	d2f9      	bcs.n	8000af8 <memcpy+0x118>
 8000b04:	780b      	ldrb	r3, [r1, #0]
 8000b06:	7003      	strb	r3, [r0, #0]
 8000b08:	784b      	ldrb	r3, [r1, #1]
 8000b0a:	7043      	strb	r3, [r0, #1]
 8000b0c:	788b      	ldrb	r3, [r1, #2]
 8000b0e:	7083      	strb	r3, [r0, #2]
 8000b10:	4660      	mov	r0, ip
 8000b12:	4770      	bx	lr
	...

08000b20 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000b20:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b26:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000b2a:	481c      	ldr	r0, [pc, #112]	; (8000b9c <__cpu_init+0x7c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000b32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b36:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000b3a:	6943      	ldr	r3, [r0, #20]
 8000b3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b40:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b42:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b46:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000b4a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000b4e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000b52:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b56:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000b5a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000b5e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 8000b62:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b66:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000b6a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b6c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000b70:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b72:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000b76:	1c5a      	adds	r2, r3, #1
 8000b78:	d1f8      	bne.n	8000b6c <__cpu_init+0x4c>
    } while(sets-- != 0U);
 8000b7a:	f1ac 0c20 	sub.w	ip, ip, #32
 8000b7e:	f11c 0f20 	cmn.w	ip, #32
 8000b82:	d1f0      	bne.n	8000b66 <__cpu_init+0x46>
 8000b84:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000b88:	6943      	ldr	r3, [r0, #20]
 8000b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b8e:	6143      	str	r3, [r0, #20]
 8000b90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b94:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8000b98:	bd10      	pop	{r4, pc}
 8000b9a:	bf00      	nop
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <__late_init>:
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
	...

08000bb0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 8000bb0:	e7fe      	b.n	8000bb0 <__default_exit>
 8000bb2:	bf00      	nop
	...

08000bc0 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8000bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bc2:	4d2b      	ldr	r5, [pc, #172]	; (8000c70 <__init_ram_areas+0xb0>)
 8000bc4:	4f2b      	ldr	r7, [pc, #172]	; (8000c74 <__init_ram_areas+0xb4>)
 8000bc6:	492c      	ldr	r1, [pc, #176]	; (8000c78 <__init_ram_areas+0xb8>)
 8000bc8:	f105 0470 	add.w	r4, r5, #112	; 0x70
 8000bcc:	482b      	ldr	r0, [pc, #172]	; (8000c7c <__init_ram_areas+0xbc>)
 8000bce:	4a2c      	ldr	r2, [pc, #176]	; (8000c80 <__init_ram_areas+0xc0>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	d20d      	bcs.n	8000bf0 <__init_ram_areas+0x30>
 8000bd4:	3a04      	subs	r2, #4
 8000bd6:	4603      	mov	r3, r0
      *p = *tp;
 8000bd8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 8000bdc:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 8000be0:	428b      	cmp	r3, r1
 8000be2:	d3f9      	bcc.n	8000bd8 <__init_ram_areas+0x18>
      p++;
 8000be4:	1e4b      	subs	r3, r1, #1
 8000be6:	1a1b      	subs	r3, r3, r0
 8000be8:	f023 0303 	bic.w	r3, r3, #3
 8000bec:	3304      	adds	r3, #4
 8000bee:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 8000bf0:	42b8      	cmp	r0, r7
 8000bf2:	d207      	bcs.n	8000c04 <__init_ram_areas+0x44>
      *p = 0;
 8000bf4:	3f01      	subs	r7, #1
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	1a3f      	subs	r7, r7, r0
 8000bfa:	f027 0203 	bic.w	r2, r7, #3
 8000bfe:	3204      	adds	r2, #4
 8000c00:	f004 ffbe 	bl	8005b80 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8000c04:	42a5      	cmp	r5, r4
 8000c06:	d005      	beq.n	8000c14 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8000c08:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 8000c0c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8000c10:	3510      	adds	r5, #16
 8000c12:	e7dd      	b.n	8000bd0 <__init_ram_areas+0x10>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000c14:	481b      	ldr	r0, [pc, #108]	; (8000c84 <__init_ram_areas+0xc4>)
 8000c16:	2300      	movs	r3, #0
 8000c18:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000c1c:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000c20:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000c24:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000c28:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000c2c:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000c30:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000c32:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000c36:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000c38:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000c3c:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000c3e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
      } while (ways-- != 0U);
 8000c42:	1c5a      	adds	r2, r3, #1
 8000c44:	d1f8      	bne.n	8000c38 <__init_ram_areas+0x78>
    } while(sets-- != 0U);
 8000c46:	3c20      	subs	r4, #32
 8000c48:	f114 0f20 	cmn.w	r4, #32
 8000c4c:	d1f1      	bne.n	8000c32 <__init_ram_areas+0x72>
 8000c4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c52:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8000c56:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c5a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	f8c0 3250 	str.w	r3, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000c64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c68:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 8000c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	08005c24 	.word	0x08005c24
 8000c74:	240029fc 	.word	0x240029fc
 8000c78:	240029fc 	.word	0x240029fc
 8000c7c:	240029fc 	.word	0x240029fc
 8000c80:	08006f88 	.word	0x08006f88
 8000c84:	e000ed00 	.word	0xe000ed00
	...

08000c90 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000c90:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8000c92:	f001 f85d 	bl	8001d50 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000c96:	f001 fe73 	bl	8002980 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 8000c9a:	f000 f9e1 	bl	8001060 <adcInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 8000c9e:	f000 f9f7 	bl	8001090 <i2cInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8000ca2:	f000 fa55 	bl	8001150 <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8000ca6:	f000 fa9b 	bl	80011e0 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 8000caa:	f000 fab1 	bl	8001210 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
 8000cae:	f000 f9ff 	bl	80010b0 <mmcInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8000cb2:	f000 fd7d 	bl	80017b0 <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8000cb6:	f003 fa0b 	bl	80040d0 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 8000cba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 8000cbe:	f000 b807 	b.w	8000cd0 <stInit>
 8000cc2:	bf00      	nop
	...

08000cd0 <stInit>:

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 8000cd0:	f002 bf06 	b.w	8003ae0 <st_lld_init>
	...

08000ce0 <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8000ce0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ce4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 8000ce6:	4770      	bx	lr
	...

08000cf0 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000cf0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 8000cf4:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8000cf6:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000cf8:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8000cfa:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8000cfc:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 8000cfe:	4770      	bx	lr

08000d00 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8000d00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d04:	2200      	movs	r2, #0
 8000d06:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	0000      	movs	r0, r0
	...

08000d10 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000d10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d14:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000d16:	4770      	bx	lr
	...

08000d20 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d22:	4615      	mov	r5, r2
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 8000d24:	6882      	ldr	r2, [r0, #8]
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000d26:	4604      	mov	r4, r0
 8000d28:	460b      	mov	r3, r1
  if (n > iqGetFullI(iqp)) {
 8000d2a:	42aa      	cmp	r2, r5
 8000d2c:	d200      	bcs.n	8000d30 <iq_read+0x10>
    n = iqGetFullI(iqp);
 8000d2e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000d30:	69a1      	ldr	r1, [r4, #24]
 8000d32:	6926      	ldr	r6, [r4, #16]
 8000d34:	1a76      	subs	r6, r6, r1
  /*lint -restore*/
  if (n < s1) {
 8000d36:	42b5      	cmp	r5, r6
 8000d38:	d318      	bcc.n	8000d6c <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
    iqp->q_rdptr += n;
  }
  else if (n > s1) {
 8000d3a:	d80a      	bhi.n	8000d52 <iq_read+0x32>
    s2 = n - s1;
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
    iqp->q_rdptr = iqp->q_buffer + s2;
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000d3c:	462a      	mov	r2, r5
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fe4e 	bl	80009e0 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8000d44:	68e2      	ldr	r2, [r4, #12]
  }

  iqp->q_counter -= n;
 8000d46:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000d48:	4628      	mov	r0, r5
    iqp->q_rdptr += n;
 8000d4a:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 8000d4c:	1b5b      	subs	r3, r3, r5
 8000d4e:	60a3      	str	r3, [r4, #8]
}
 8000d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    s2 = n - s1;
 8000d52:	1baf      	subs	r7, r5, r6
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8000d54:	4632      	mov	r2, r6
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fe42 	bl	80009e0 <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8000d5c:	463a      	mov	r2, r7
 8000d5e:	4430      	add	r0, r6
 8000d60:	68e1      	ldr	r1, [r4, #12]
 8000d62:	f7ff fe3d 	bl	80009e0 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000d66:	68e2      	ldr	r2, [r4, #12]
 8000d68:	443a      	add	r2, r7
 8000d6a:	e7ec      	b.n	8000d46 <iq_read+0x26>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000d6c:	462a      	mov	r2, r5
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff fe36 	bl	80009e0 <memcpy>
    iqp->q_rdptr += n;
 8000d74:	69a2      	ldr	r2, [r4, #24]
 8000d76:	442a      	add	r2, r5
 8000d78:	e7e5      	b.n	8000d46 <iq_read+0x26>
 8000d7a:	bf00      	nop
 8000d7c:	0000      	movs	r0, r0
	...

08000d80 <oq_write>:
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 8000d80:	6883      	ldr	r3, [r0, #8]
 8000d82:	4293      	cmp	r3, r2
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8000d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d88:	4604      	mov	r4, r0
 8000d8a:	460f      	mov	r7, r1
  if (n > oqGetEmptyI(oqp)) {
 8000d8c:	d212      	bcs.n	8000db4 <oq_write+0x34>
    n = oqGetEmptyI(oqp);
 8000d8e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000d90:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000d94:	1a36      	subs	r6, r6, r0
  /*lint -restore*/
  if (n < s1) {
 8000d96:	42b5      	cmp	r5, r6
 8000d98:	d312      	bcc.n	8000dc0 <oq_write+0x40>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
    oqp->q_wrptr += n;
  }
  else if (n > s1) {
 8000d9a:	d818      	bhi.n	8000dce <oq_write+0x4e>
    s2 = n - s1;
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
    oqp->q_wrptr = oqp->q_buffer + s2;
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8000d9c:	462a      	mov	r2, r5
 8000d9e:	4639      	mov	r1, r7
 8000da0:	f7ff fe1e 	bl	80009e0 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000da4:	68e2      	ldr	r2, [r4, #12]
  }

  oqp->q_counter -= n;
 8000da6:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000da8:	4628      	mov	r0, r5
    oqp->q_wrptr += n;
 8000daa:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 8000dac:	1b5b      	subs	r3, r3, r5
 8000dae:	60a3      	str	r3, [r4, #8]
}
 8000db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000db4:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000db8:	4615      	mov	r5, r2
 8000dba:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 8000dbc:	42b5      	cmp	r5, r6
 8000dbe:	d2ec      	bcs.n	8000d9a <oq_write+0x1a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8000dc0:	462a      	mov	r2, r5
 8000dc2:	4639      	mov	r1, r7
 8000dc4:	f7ff fe0c 	bl	80009e0 <memcpy>
    oqp->q_wrptr += n;
 8000dc8:	6962      	ldr	r2, [r4, #20]
 8000dca:	442a      	add	r2, r5
 8000dcc:	e7eb      	b.n	8000da6 <oq_write+0x26>
    s2 = n - s1;
 8000dce:	eba5 0806 	sub.w	r8, r5, r6
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8000dd2:	4632      	mov	r2, r6
 8000dd4:	4639      	mov	r1, r7
 8000dd6:	f7ff fe03 	bl	80009e0 <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8000dda:	4642      	mov	r2, r8
 8000ddc:	19b9      	adds	r1, r7, r6
 8000dde:	68e0      	ldr	r0, [r4, #12]
 8000de0:	f7ff fdfe 	bl	80009e0 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8000de4:	68e2      	ldr	r2, [r4, #12]
 8000de6:	4442      	add	r2, r8
 8000de8:	e7dd      	b.n	8000da6 <oq_write+0x26>
 8000dea:	bf00      	nop
 8000dec:	0000      	movs	r0, r0
	...

08000df0 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 8000df0:	b410      	push	{r4}
  osalThreadQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 8000df2:	440a      	add	r2, r1
  iqp->q_counter = 0;
 8000df4:	2400      	movs	r4, #0
  iqp->q_notify  = infy;
 8000df6:	61c3      	str	r3, [r0, #28]
                  qnotify_t infy, void *link) {
 8000df8:	9b01      	ldr	r3, [sp, #4]
  iqp->q_counter = 0;
 8000dfa:	6084      	str	r4, [r0, #8]
  iqp->q_buffer  = bp;
 8000dfc:	60c1      	str	r1, [r0, #12]
  iqp->q_link    = link;
}
 8000dfe:	bc10      	pop	{r4}
  iqp->q_top     = bp + size;
 8000e00:	6102      	str	r2, [r0, #16]
  iqp->q_link    = link;
 8000e02:	6203      	str	r3, [r0, #32]
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {

  qp->next = qp;
  qp->prev = qp;
 8000e04:	e9c0 0000 	strd	r0, r0, [r0]
  iqp->q_wrptr   = bp;
 8000e08:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000e10:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d011      	beq.n	8000e3c <iqPutI+0x2c>
    iqp->q_counter++;
 8000e18:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 8000e1a:	b510      	push	{r4, lr}
    iqp->q_counter++;
 8000e1c:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 8000e1e:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 8000e20:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 8000e22:	6144      	str	r4, [r0, #20]
 8000e24:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000e26:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d301      	bcc.n	8000e32 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 8000e2e:	68c3      	ldr	r3, [r0, #12]
 8000e30:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 8000e32:	2100      	movs	r1, #0
 8000e34:	f003 fe74 	bl	8004b20 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 8000e38:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 8000e3a:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 8000e3c:	6882      	ldr	r2, [r0, #8]
 8000e3e:	2a00      	cmp	r2, #0
 8000e40:	d0ea      	beq.n	8000e18 <iqPutI+0x8>
  return MSG_TIMEOUT;
 8000e42:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000e46:	4770      	bx	lr
	...

08000e50 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000e50:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000e52:	2330      	movs	r3, #48	; 0x30
 8000e54:	4605      	mov	r5, r0
 8000e56:	460e      	mov	r6, r1
 8000e58:	f383 8811 	msr	BASEPRI, r3
}
 8000e5c:	e003      	b.n	8000e66 <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000e5e:	f003 fe47 	bl	8004af0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000e62:	2800      	cmp	r0, #0
 8000e64:	db19      	blt.n	8000e9a <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
 8000e66:	68ac      	ldr	r4, [r5, #8]
 8000e68:	4631      	mov	r1, r6
 8000e6a:	4628      	mov	r0, r5
 8000e6c:	2c00      	cmp	r4, #0
 8000e6e:	d0f6      	beq.n	8000e5e <iqGetTimeout+0xe>
      return msg;
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000e70:	68ab      	ldr	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 8000e72:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8000e74:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8000e76:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000e78:	60ab      	str	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000e7a:	692b      	ldr	r3, [r5, #16]
  b = *iqp->q_rdptr++;
 8000e7c:	61aa      	str	r2, [r5, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000e7e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 8000e80:	780c      	ldrb	r4, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000e82:	d301      	bcc.n	8000e88 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
 8000e84:	68eb      	ldr	r3, [r5, #12]
 8000e86:	61ab      	str	r3, [r5, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000e88:	69eb      	ldr	r3, [r5, #28]
 8000e8a:	b10b      	cbz	r3, 8000e90 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	4798      	blx	r3
 8000e90:	2300      	movs	r3, #0
 8000e92:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000e96:	4620      	mov	r0, r4
}
 8000e98:	bd70      	pop	{r4, r5, r6, pc}
 8000e9a:	f384 8811 	msr	BASEPRI, r4
 8000e9e:	bd70      	pop	{r4, r5, r6, pc}

08000ea0 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ea4:	b083      	sub	sp, #12
 8000ea6:	469a      	mov	sl, r3
  qnotify_t nfy = iqp->q_notify;
 8000ea8:	69c6      	ldr	r6, [r0, #28]
 8000eaa:	2730      	movs	r7, #48	; 0x30
                     size_t n, sysinterval_t timeout) {
 8000eac:	9201      	str	r2, [sp, #4]
 8000eae:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8000eb2:	b1ca      	cbz	r2, 8000ee8 <iqReadTimeout+0x48>
 8000eb4:	4683      	mov	fp, r0
 8000eb6:	460d      	mov	r5, r1
 8000eb8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8000ebc:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = iq_read(iqp, bp, n);
 8000ec0:	464a      	mov	r2, r9
 8000ec2:	4629      	mov	r1, r5
 8000ec4:	4658      	mov	r0, fp
 8000ec6:	f7ff ff2b 	bl	8000d20 <iq_read>
 8000eca:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
        nfy(iqp);
 8000ecc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 8000ece:	b194      	cbz	r4, 8000ef6 <iqReadTimeout+0x56>
      if (nfy != NULL) {
 8000ed0:	b106      	cbz	r6, 8000ed4 <iqReadTimeout+0x34>
        nfy(iqp);
 8000ed2:	47b0      	blx	r6
 8000ed4:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000ed8:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 8000edc:	4425      	add	r5, r4
 8000ede:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 8000ee2:	f1b9 0f00 	cmp.w	r9, #0
 8000ee6:	d1eb      	bne.n	8000ec0 <iqReadTimeout+0x20>
 8000ee8:	9801      	ldr	r0, [sp, #4]
 8000eea:	2300      	movs	r3, #0
 8000eec:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000ef0:	b003      	add	sp, #12
 8000ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ef6:	4651      	mov	r1, sl
 8000ef8:	f003 fdfa 	bl	8004af0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000efc:	2800      	cmp	r0, #0
 8000efe:	d0df      	beq.n	8000ec0 <iqReadTimeout+0x20>
  return max - n;
 8000f00:	9b01      	ldr	r3, [sp, #4]
 8000f02:	eba3 0009 	sub.w	r0, r3, r9
 8000f06:	2300      	movs	r3, #0
 8000f08:	f383 8811 	msr	BASEPRI, r3
}
 8000f0c:	b003      	add	sp, #12
 8000f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f12:	bf00      	nop
	...

08000f20 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000f20:	b410      	push	{r4}
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8000f22:	61c3      	str	r3, [r0, #28]
  oqp->q_top     = bp + size;
 8000f24:	188c      	adds	r4, r1, r2
                  qnotify_t onfy, void *link) {
 8000f26:	9b01      	ldr	r3, [sp, #4]
  oqp->q_top     = bp + size;
 8000f28:	6104      	str	r4, [r0, #16]
  oqp->q_counter = size;
 8000f2a:	6082      	str	r2, [r0, #8]
  oqp->q_link    = link;
}
 8000f2c:	bc10      	pop	{r4}
  oqp->q_buffer  = bp;
 8000f2e:	60c1      	str	r1, [r0, #12]
  oqp->q_link    = link;
 8000f30:	6203      	str	r3, [r0, #32]
 8000f32:	e9c0 0000 	strd	r0, r0, [r0]
  oqp->q_wrptr   = bp;
 8000f36:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 8000f3a:	4770      	bx	lr
 8000f3c:	0000      	movs	r0, r0
	...

08000f40 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f42:	2330      	movs	r3, #48	; 0x30
 8000f44:	4604      	mov	r4, r0
 8000f46:	460f      	mov	r7, r1
 8000f48:	4616      	mov	r6, r2
 8000f4a:	f383 8811 	msr	BASEPRI, r3
}
 8000f4e:	e003      	b.n	8000f58 <oqPutTimeout+0x18>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000f50:	f003 fdce 	bl	8004af0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000f54:	2800      	cmp	r0, #0
 8000f56:	db19      	blt.n	8000f8c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 8000f58:	68a5      	ldr	r5, [r4, #8]
 8000f5a:	4631      	mov	r1, r6
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	2d00      	cmp	r5, #0
 8000f60:	d0f6      	beq.n	8000f50 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8000f62:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8000f64:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000f66:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8000f68:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 8000f6a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 8000f6c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000f6e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000f70:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d301      	bcc.n	8000f7c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
 8000f78:	68e3      	ldr	r3, [r4, #12]
 8000f7a:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 8000f7c:	69e3      	ldr	r3, [r4, #28]
 8000f7e:	b10b      	cbz	r3, 8000f84 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8000f80:	4620      	mov	r0, r4
 8000f82:	4798      	blx	r3
 8000f84:	2000      	movs	r0, #0
 8000f86:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 8000f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f8c:	f385 8811 	msr	BASEPRI, r5
 8000f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f92:	bf00      	nop
	...

08000fa0 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000fa0:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d010      	beq.n	8000fca <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 8000fa8:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 8000faa:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 8000fac:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 8000fae:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 8000fb0:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 8000fb2:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 8000fb4:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 8000fb6:	6903      	ldr	r3, [r0, #16]
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d301      	bcc.n	8000fc0 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 8000fbc:	68c3      	ldr	r3, [r0, #12]
 8000fbe:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	f003 fdad 	bl	8004b20 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 8000fc6:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 8000fc8:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 8000fca:	6882      	ldr	r2, [r0, #8]
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d0eb      	beq.n	8000fa8 <oqGetI+0x8>
  return MSG_TIMEOUT;
 8000fd0:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
	...

08000fe0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8000fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fe4:	b083      	sub	sp, #12
 8000fe6:	469a      	mov	sl, r3
  qnotify_t nfy = oqp->q_notify;
 8000fe8:	69c6      	ldr	r6, [r0, #28]
 8000fea:	2730      	movs	r7, #48	; 0x30
                      size_t n, sysinterval_t timeout) {
 8000fec:	9201      	str	r2, [sp, #4]
 8000fee:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8000ff2:	b1ca      	cbz	r2, 8001028 <oqWriteTimeout+0x48>
 8000ff4:	4683      	mov	fp, r0
 8000ff6:	460d      	mov	r5, r1
 8000ff8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8000ffc:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = oq_write(oqp, bp, n);
 8001000:	464a      	mov	r2, r9
 8001002:	4629      	mov	r1, r5
 8001004:	4658      	mov	r0, fp
 8001006:	f7ff febb 	bl	8000d80 <oq_write>
 800100a:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
        nfy(oqp);
 800100c:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 800100e:	b194      	cbz	r4, 8001036 <oqWriteTimeout+0x56>
      if (nfy != NULL) {
 8001010:	b106      	cbz	r6, 8001014 <oqWriteTimeout+0x34>
        nfy(oqp);
 8001012:	47b0      	blx	r6
 8001014:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8001018:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 800101c:	4425      	add	r5, r4
 800101e:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 8001022:	f1b9 0f00 	cmp.w	r9, #0
 8001026:	d1eb      	bne.n	8001000 <oqWriteTimeout+0x20>
 8001028:	9801      	ldr	r0, [sp, #4]
 800102a:	2300      	movs	r3, #0
 800102c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8001030:	b003      	add	sp, #12
 8001032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 8001036:	4651      	mov	r1, sl
 8001038:	f003 fd5a 	bl	8004af0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 800103c:	2800      	cmp	r0, #0
 800103e:	d0df      	beq.n	8001000 <oqWriteTimeout+0x20>
  return max - n;
 8001040:	9b01      	ldr	r3, [sp, #4]
 8001042:	eba3 0009 	sub.w	r0, r3, r9
 8001046:	2300      	movs	r3, #0
 8001048:	f383 8811 	msr	BASEPRI, r3
}
 800104c:	b003      	add	sp, #12
 800104e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001052:	bf00      	nop
	...

08001060 <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 8001060:	f000 bfd6 	b.w	8002010 <adc_lld_init>
	...

08001070 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8001070:	4603      	mov	r3, r0

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 8001072:	2200      	movs	r2, #0
  adcp->state    = ADC_STOP;
 8001074:	2101      	movs	r1, #1
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8001076:	3018      	adds	r0, #24
  adcp->samples  = NULL;
  adcp->depth    = 0;
  adcp->grpp     = NULL;
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8001078:	615a      	str	r2, [r3, #20]
  adcp->state    = ADC_STOP;
 800107a:	7019      	strb	r1, [r3, #0]
  adcp->samples  = NULL;
 800107c:	e9c3 2201 	strd	r2, r2, [r3, #4]
  adcp->grpp     = NULL;
 8001080:	e9c3 2203 	strd	r2, r2, [r3, #12]
 8001084:	f003 bddc 	b.w	8004c40 <chMtxObjectInit>
	...

08001090 <i2cInit>:
 *
 * @init
 */
void i2cInit(void) {

  i2c_lld_init();
 8001090:	f001 bdce 	b.w	8002c30 <i2c_lld_init>
	...

080010a0 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 80010a0:	4603      	mov	r3, r0

  i2cp->state  = I2C_STOP;
 80010a2:	2101      	movs	r1, #1
  i2cp->config = NULL;
 80010a4:	2200      	movs	r2, #0
 80010a6:	300c      	adds	r0, #12
  i2cp->state  = I2C_STOP;
 80010a8:	7019      	strb	r1, [r3, #0]
  i2cp->config = NULL;
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	f003 bdc8 	b.w	8004c40 <chMtxObjectInit>

080010b0 <mmcInit>:
 *
 * @init
 */
void mmcInit(void) {

}
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
	...

080010c0 <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 80010c0:	300c      	adds	r0, #12
 80010c2:	f7ff beed 	b.w	8000ea0 <iqReadTimeout>
 80010c6:	bf00      	nop
	...

080010d0 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 80010d0:	f04f 33ff 	mov.w	r3, #4294967295
 80010d4:	300c      	adds	r0, #12
 80010d6:	f7ff bee3 	b.w	8000ea0 <iqReadTimeout>
 80010da:	bf00      	nop
 80010dc:	0000      	movs	r0, r0
	...

080010e0 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 80010e0:	3030      	adds	r0, #48	; 0x30
 80010e2:	f7ff bf7d 	b.w	8000fe0 <oqWriteTimeout>
 80010e6:	bf00      	nop
	...

080010f0 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
 80010f4:	3030      	adds	r0, #48	; 0x30
 80010f6:	f7ff bf73 	b.w	8000fe0 <oqWriteTimeout>
 80010fa:	bf00      	nop
 80010fc:	0000      	movs	r0, r0
	...

08001100 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001100:	300c      	adds	r0, #12
 8001102:	f7ff bea5 	b.w	8000e50 <iqGetTimeout>
 8001106:	bf00      	nop
	...

08001110 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001110:	f04f 31ff 	mov.w	r1, #4294967295
 8001114:	300c      	adds	r0, #12
 8001116:	f7ff be9b 	b.w	8000e50 <iqGetTimeout>
 800111a:	bf00      	nop
 800111c:	0000      	movs	r0, r0
	...

08001120 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001120:	3030      	adds	r0, #48	; 0x30
 8001122:	f7ff bf0d 	b.w	8000f40 <oqPutTimeout>
 8001126:	bf00      	nop
	...

08001130 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001130:	f04f 32ff 	mov.w	r2, #4294967295
 8001134:	3030      	adds	r0, #48	; 0x30
 8001136:	f7ff bf03 	b.w	8000f40 <oqPutTimeout>
 800113a:	bf00      	nop
 800113c:	0000      	movs	r0, r0
	...

08001140 <_ctl>:
 8001140:	2901      	cmp	r1, #1
 8001142:	bf14      	ite	ne
 8001144:	f06f 0013 	mvnne.w	r0, #19
 8001148:	2000      	moveq	r0, #0
 800114a:	4770      	bx	lr
 800114c:	0000      	movs	r0, r0
	...

08001150 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8001150:	f002 bd1e 	b.w	8003b90 <sd_lld_init>
	...

08001160 <sdObjectInit>:
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {

  sdp->vmt = &vmt;
 8001160:	4603      	mov	r3, r0
 8001162:	4903      	ldr	r1, [pc, #12]	; (8001170 <sdObjectInit+0x10>)
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8001164:	2201      	movs	r2, #1
  sdp->vmt = &vmt;
 8001166:	f843 1b04 	str.w	r1, [r3], #4
  sdp->state = SD_STOP;
 800116a:	7202      	strb	r2, [r0, #8]
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 800116c:	6043      	str	r3, [r0, #4]
}
 800116e:	4770      	bx	lr
 8001170:	08005ca4 	.word	0x08005ca4
	...

08001180 <sdStart>:
 *                      configuration is used.
 * @return              The operation status.
 *
 * @api
 */
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8001180:	b510      	push	{r4, lr}
 8001182:	2330      	movs	r3, #48	; 0x30
 8001184:	4604      	mov	r4, r0
 8001186:	f383 8811 	msr	BASEPRI, r3
  }
  else {
    sdp->state = SD_STOP;
  }
#else
  sd_lld_start(sdp, config);
 800118a:	f002 fd51 	bl	8003c30 <sd_lld_start>
  sdp->state = SD_READY;
 800118e:	2302      	movs	r3, #2
 8001190:	2000      	movs	r0, #0
 8001192:	7223      	strb	r3, [r4, #8]
 8001194:	f380 8811 	msr	BASEPRI, r0
#endif

  osalSysUnlock();

  return msg;
}
 8001198:	bd10      	pop	{r4, pc}
 800119a:	bf00      	nop
 800119c:	0000      	movs	r0, r0
	...

080011a0 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 80011a0:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 80011a2:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 80011a4:	4604      	mov	r4, r0
 80011a6:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 80011a8:	b13b      	cbz	r3, 80011ba <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 80011aa:	4629      	mov	r1, r5
 80011ac:	f104 000c 	add.w	r0, r4, #12
 80011b0:	f7ff fe2e 	bl	8000e10 <iqPutI>
 80011b4:	2800      	cmp	r0, #0
 80011b6:	db0b      	blt.n	80011d0 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 80011b8:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 80011ba:	2104      	movs	r1, #4
 80011bc:	4408      	add	r0, r1
 80011be:	f003 fdf7 	bl	8004db0 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 80011c2:	4629      	mov	r1, r5
 80011c4:	f104 000c 	add.w	r0, r4, #12
 80011c8:	f7ff fe22 	bl	8000e10 <iqPutI>
 80011cc:	2800      	cmp	r0, #0
 80011ce:	daf3      	bge.n	80011b8 <sdIncomingDataI+0x18>
 80011d0:	1d20      	adds	r0, r4, #4
 80011d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 80011d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011da:	f003 bde9 	b.w	8004db0 <chEvtBroadcastFlagsI>
 80011de:	bf00      	nop

080011e0 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 80011e0:	f002 bc06 	b.w	80039f0 <spi_lld_init>
	...

080011f0 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 80011f0:	4603      	mov	r3, r0

  spip->state           = SPI_STOP;
  spip->config          = NULL;
 80011f2:	2200      	movs	r2, #0
  spip->state           = SPI_STOP;
 80011f4:	2101      	movs	r1, #1
  chMtxObjectInit(mp);
 80011f6:	300c      	adds	r0, #12
 80011f8:	7019      	strb	r1, [r3, #0]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 80011fa:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80011fe:	f003 bd1f 	b.w	8004c40 <chMtxObjectInit>
 8001202:	bf00      	nop
	...

08001210 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 8001210:	f001 bd86 	b.w	8002d20 <usb_lld_init>
	...

08001220 <usbObjectInit>:
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 8001220:	2301      	movs	r3, #1
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8001222:	2240      	movs	r2, #64	; 0x40
 8001224:	2100      	movs	r1, #0
void usbObjectInit(USBDriver *usbp) {
 8001226:	b510      	push	{r4, lr}
 8001228:	4604      	mov	r4, r0
  usbp->state        = USB_STOP;
 800122a:	f800 3b30 	strb.w	r3, [r0], #48
    usbp->in_params[i]  = NULL;
 800122e:	f004 fca7 	bl	8005b80 <memset>
  usbp->config       = NULL;
 8001232:	2300      	movs	r3, #0
    usbp->out_params[i] = NULL;
  }
  usbp->transmitting = 0;
 8001234:	e9c4 3301 	strd	r3, r3, [r4, #4]
  usbp->receiving    = 0;
}
 8001238:	bd10      	pop	{r4, pc}
 800123a:	bf00      	nop
 800123c:	0000      	movs	r0, r0
	...

08001240 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8001240:	b570      	push	{r4, r5, r6, lr}
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8001242:	2302      	movs	r3, #2

  /* Resetting internal state.*/
  usbp->status        = 0;
 8001244:	2500      	movs	r5, #0
void _usb_reset(USBDriver *usbp) {
 8001246:	4604      	mov	r4, r0
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8001248:	2224      	movs	r2, #36	; 0x24
  usbp->state         = USB_READY;
 800124a:	7003      	strb	r3, [r0, #0]
    usbp->epc[i] = NULL;
 800124c:	4629      	mov	r1, r5
  usbp->status        = 0;
 800124e:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
    usbp->epc[i] = NULL;
 8001252:	300c      	adds	r0, #12
  usbp->transmitting  = 0;
 8001254:	f840 5c04 	str.w	r5, [r0, #-4]
    usbp->epc[i] = NULL;
 8001258:	f004 fc92 	bl	8005b80 <memset>

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800125c:	4620      	mov	r0, r4
  usbp->ep0state = USB_EP0_STP_WAITING;
 800125e:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
  usb_lld_reset(usbp);
 8001262:	f001 fd6d 	bl	8002d40 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8001266:	6863      	ldr	r3, [r4, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	b123      	cbz	r3, 8001276 <_usb_reset+0x36>
 800126c:	4629      	mov	r1, r5
 800126e:	4620      	mov	r0, r4
}
 8001270:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8001274:	4718      	bx	r3
}
 8001276:	bd70      	pop	{r4, r5, r6, pc}
	...

08001280 <_usb_suspend>:
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 8001280:	7803      	ldrb	r3, [r0, #0]
 8001282:	2b05      	cmp	r3, #5
 8001284:	d00d      	beq.n	80012a2 <_usb_suspend+0x22>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
    usbp->state       = USB_SUSPENDED;
 8001286:	2105      	movs	r1, #5

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001288:	6842      	ldr	r2, [r0, #4]
    usbp->saved_state = usbp->state;
 800128a:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 800128e:	7001      	strb	r1, [r0, #0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001290:	6813      	ldr	r3, [r2, #0]
void _usb_suspend(USBDriver *usbp) {
 8001292:	b510      	push	{r4, lr}
 8001294:	4604      	mov	r4, r0
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8001296:	b10b      	cbz	r3, 800129c <_usb_suspend+0x1c>
 8001298:	2104      	movs	r1, #4
 800129a:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	60a3      	str	r3, [r4, #8]
        }
      }
    }
  #endif
  }
}
 80012a0:	bd10      	pop	{r4, pc}
 80012a2:	4770      	bx	lr
	...

080012b0 <_usb_wakeup>:
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 80012b0:	7801      	ldrb	r1, [r0, #0]
 80012b2:	2905      	cmp	r1, #5
 80012b4:	d000      	beq.n	80012b8 <_usb_wakeup+0x8>
    usbp->state = usbp->saved_state;

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
  }
}
 80012b6:	4770      	bx	lr
    usbp->state = usbp->saved_state;
 80012b8:	f890 c08c 	ldrb.w	ip, [r0, #140]	; 0x8c
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80012bc:	6842      	ldr	r2, [r0, #4]
    usbp->state = usbp->saved_state;
 80012be:	f880 c000 	strb.w	ip, [r0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80012c2:	6813      	ldr	r3, [r2, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d0f6      	beq.n	80012b6 <_usb_wakeup+0x6>
 80012c8:	4718      	bx	r3
 80012ca:	bf00      	nop
 80012cc:	0000      	movs	r0, r0
	...

080012d0 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 80012d0:	b570      	push	{r4, r5, r6, lr}
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 80012d2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 80012d6:	4604      	mov	r4, r0
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 80012d8:	b113      	cbz	r3, 80012e0 <_usb_ep0setup+0x10>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 80012da:	2300      	movs	r3, #0
 80012dc:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 80012e0:	f104 0280 	add.w	r2, r4, #128	; 0x80
 80012e4:	4620      	mov	r0, r4
 80012e6:	f001 fdcb 	bl	8002e80 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 80012ea:	6863      	ldr	r3, [r4, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	b353      	cbz	r3, 8001346 <_usb_ep0setup+0x76>
      !(usbp->config->requests_hook_cb(usbp))) {
 80012f0:	4620      	mov	r0, r4
 80012f2:	4798      	blx	r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 80012f4:	b338      	cbz	r0, 8001346 <_usb_ep0setup+0x76>
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 80012f6:	6fa5      	ldr	r5, [r4, #120]	; 0x78
 80012f8:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
  max = (size_t)get_hword(&usbp->setup[6]);
 80012fc:	f8b4 2086 	ldrh.w	r2, [r4, #134]	; 0x86
  if (usbp->ep0n > max) {
 8001300:	42aa      	cmp	r2, r5
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001302:	bf2c      	ite	cs
 8001304:	462a      	movcs	r2, r5
    usbp->ep0n = max;
 8001306:	67a2      	strcc	r2, [r4, #120]	; 0x78
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001308:	0619      	lsls	r1, r3, #24
 800130a:	f100 80da 	bmi.w	80014c2 <_usb_ep0setup+0x1f2>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800130e:	2a00      	cmp	r2, #0
 8001310:	f000 808d 	beq.w	800142e <_usb_ep0setup+0x15e>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8001314:	2215      	movs	r2, #21
 8001316:	2330      	movs	r3, #48	; 0x30
 8001318:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 800131c:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001320:	8962      	ldrh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 8001322:	4620      	mov	r0, r4
  osp = usbp->epc[ep]->out_state;
 8001324:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001326:	f042 0201 	orr.w	r2, r2, #1
  osp = usbp->epc[ep]->out_state;
 800132a:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800132c:	8162      	strh	r2, [r4, #10]
      osalSysLockFromISR();
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 800132e:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  osp->rxcnt  = 0;
 8001332:	2400      	movs	r4, #0
  osp->rxsize = n;
 8001334:	6019      	str	r1, [r3, #0]
  osp->rxbuf  = buf;
 8001336:	609d      	str	r5, [r3, #8]
  usb_lld_start_out(usbp, ep);
 8001338:	4621      	mov	r1, r4
  osp->rxcnt  = 0;
 800133a:	605c      	str	r4, [r3, #4]
  usb_lld_start_out(usbp, ep);
 800133c:	f001 fdb0 	bl	8002ea0 <usb_lld_start_out>
 8001340:	f384 8811 	msr	BASEPRI, r4
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8001344:	bd70      	pop	{r4, r5, r6, pc}
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8001346:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800134a:	f013 0660 	ands.w	r6, r3, #96	; 0x60
 800134e:	4618      	mov	r0, r3
 8001350:	d11c      	bne.n	800138c <_usb_ep0setup+0xbc>
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001352:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001356:	f003 057f 	and.w	r5, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 800135a:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800135e:	f240 3202 	movw	r2, #770	; 0x302
 8001362:	4295      	cmp	r5, r2
 8001364:	f000 8151 	beq.w	800160a <_usb_ep0setup+0x33a>
 8001368:	d840      	bhi.n	80013ec <_usb_ep0setup+0x11c>
 800136a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800136e:	f000 8108 	beq.w	8001582 <_usb_ep0setup+0x2b2>
 8001372:	d91d      	bls.n	80013b0 <_usb_ep0setup+0xe0>
 8001374:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 8001378:	f000 8112 	beq.w	80015a0 <_usb_ep0setup+0x2d0>
 800137c:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 8001380:	d104      	bne.n	800138c <_usb_ep0setup+0xbc>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001382:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001386:	2b01      	cmp	r3, #1
 8001388:	f000 80d3 	beq.w	8001532 <_usb_ep0setup+0x262>
      usb_lld_stall_in(usbp, 0);
 800138c:	2100      	movs	r1, #0
 800138e:	4620      	mov	r0, r4
 8001390:	f002 f8fe 	bl	8003590 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8001394:	2100      	movs	r1, #0
 8001396:	4620      	mov	r0, r4
 8001398:	f002 f8ea 	bl	8003570 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800139c:	6863      	ldr	r3, [r4, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	b113      	cbz	r3, 80013a8 <_usb_ep0setup+0xd8>
 80013a2:	2106      	movs	r1, #6
 80013a4:	4620      	mov	r0, r4
 80013a6:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 80013a8:	2306      	movs	r3, #6
 80013aa:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80013ae:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80013b0:	2d01      	cmp	r5, #1
 80013b2:	d061      	beq.n	8001478 <_usb_ep0setup+0x1a8>
 80013b4:	2d02      	cmp	r5, #2
 80013b6:	d151      	bne.n	800145c <_usb_ep0setup+0x18c>
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80013b8:	f994 3084 	ldrsb.w	r3, [r4, #132]	; 0x84
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80013bc:	4620      	mov	r0, r4
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80013be:	f894 1084 	ldrb.w	r1, [r4, #132]	; 0x84
 80013c2:	2b00      	cmp	r3, #0
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80013c4:	f001 010f 	and.w	r1, r1, #15
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80013c8:	f2c0 80ac 	blt.w	8001524 <_usb_ep0setup+0x254>
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 80013cc:	f001 fd38 	bl	8002e40 <usb_lld_get_status_out>
 80013d0:	2801      	cmp	r0, #1
 80013d2:	f000 80ac 	beq.w	800152e <_usb_ep0setup+0x25e>
 80013d6:	2802      	cmp	r0, #2
 80013d8:	d1d8      	bne.n	800138c <_usb_ep0setup+0xbc>
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 80013da:	499a      	ldr	r1, [pc, #616]	; (8001644 <_usb_ep0setup+0x374>)
 80013dc:	2302      	movs	r3, #2
 80013de:	2200      	movs	r2, #0
 80013e0:	e9c4 131d 	strd	r1, r3, [r4, #116]	; 0x74
 80013e4:	67e2      	str	r2, [r4, #124]	; 0x7c
        return true;
 80013e6:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80013ea:	e787      	b.n	80012fc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80013ec:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80013f0:	f000 8103 	beq.w	80015fa <_usb_ep0setup+0x32a>
 80013f4:	d947      	bls.n	8001486 <_usb_ep0setup+0x1b6>
 80013f6:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 80013fa:	d139      	bne.n	8001470 <_usb_ep0setup+0x1a0>
      if (usbp->state == USB_ACTIVE) {
 80013fc:	7823      	ldrb	r3, [r4, #0]
 80013fe:	2b04      	cmp	r3, #4
 8001400:	f000 80a1 	beq.w	8001546 <_usb_ep0setup+0x276>
      if (usbp->setup[2] != 0U) {
 8001404:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001408:	b14b      	cbz	r3, 800141e <_usb_ep0setup+0x14e>
        usbp->state = USB_ACTIVE;
 800140a:	2104      	movs	r1, #4
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 800140c:	6862      	ldr	r2, [r4, #4]
        usbp->configuration = usbp->setup[2];
 800140e:	f884 308b 	strb.w	r3, [r4, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 8001412:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8001414:	6813      	ldr	r3, [r2, #0]
 8001416:	b113      	cbz	r3, 800141e <_usb_ep0setup+0x14e>
 8001418:	2102      	movs	r1, #2
 800141a:	4620      	mov	r0, r4
 800141c:	4798      	blx	r3
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800141e:	2300      	movs	r3, #0
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001420:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001424:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8001428:	67e3      	str	r3, [r4, #124]	; 0x7c
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800142a:	0603      	lsls	r3, r0, #24
 800142c:	d463      	bmi.n	80014f6 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 800142e:	220b      	movs	r2, #11
 8001430:	2330      	movs	r3, #48	; 0x30
 8001432:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8001436:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800143a:	8922      	ldrh	r2, [r4, #8]
  isp->txbuf  = buf;
 800143c:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 800143e:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_in(usbp, ep);
 8001440:	4620      	mov	r0, r4
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001442:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 8001446:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8001448:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800144a:	8122      	strh	r2, [r4, #8]
  isp->txbuf  = buf;
 800144c:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 800144e:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001452:	f001 fdbd 	bl	8002fd0 <usb_lld_start_in>
 8001456:	f385 8811 	msr	BASEPRI, r5
}
 800145a:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800145c:	2d00      	cmp	r5, #0
 800145e:	d195      	bne.n	800138c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001460:	2202      	movs	r2, #2
 8001462:	f104 0188 	add.w	r1, r4, #136	; 0x88
 8001466:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001468:	6761      	str	r1, [r4, #116]	; 0x74
 800146a:	4615      	mov	r5, r2
 800146c:	67a2      	str	r2, [r4, #120]	; 0x78
    return true;
 800146e:	e745      	b.n	80012fc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001470:	f640 4202 	movw	r2, #3074	; 0xc02
 8001474:	4295      	cmp	r5, r2
 8001476:	d189      	bne.n	800138c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8001478:	2502      	movs	r5, #2
 800147a:	4973      	ldr	r1, [pc, #460]	; (8001648 <_usb_ep0setup+0x378>)
 800147c:	2200      	movs	r2, #0
 800147e:	e9c4 151d 	strd	r1, r5, [r4, #116]	; 0x74
 8001482:	67e2      	str	r2, [r4, #124]	; 0x7c
    return true;
 8001484:	e73a      	b.n	80012fc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001486:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 800148a:	f000 809f 	beq.w	80015cc <_usb_ep0setup+0x2fc>
 800148e:	f5a5 65c0 	sub.w	r5, r5, #1536	; 0x600
 8001492:	2d01      	cmp	r5, #1
 8001494:	f63f af7a 	bhi.w	800138c <_usb_ep0setup+0xbc>
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8001498:	6861      	ldr	r1, [r4, #4]
 800149a:	4620      	mov	r0, r4
 800149c:	f8b4 3084 	ldrh.w	r3, [r4, #132]	; 0x84
 80014a0:	684d      	ldr	r5, [r1, #4]
 80014a2:	f894 2082 	ldrb.w	r2, [r4, #130]	; 0x82
 80014a6:	f894 1083 	ldrb.w	r1, [r4, #131]	; 0x83
 80014aa:	47a8      	blx	r5
    if (dp == NULL) {
 80014ac:	2800      	cmp	r0, #0
 80014ae:	f43f af6d 	beq.w	800138c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 80014b2:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80014b6:	e9d0 5200 	ldrd	r5, r2, [r0]
 80014ba:	67e6      	str	r6, [r4, #124]	; 0x7c
 80014bc:	e9c4 251d 	strd	r2, r5, [r4, #116]	; 0x74
    return true;
 80014c0:	e71c      	b.n	80012fc <_usb_ep0setup+0x2c>
    if (usbp->ep0n != 0U) {
 80014c2:	b1c2      	cbz	r2, 80014f6 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_TX;
 80014c4:	2209      	movs	r2, #9
 80014c6:	2330      	movs	r3, #48	; 0x30
 80014c8:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 80014cc:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80014d0:	8922      	ldrh	r2, [r4, #8]
  usb_lld_start_in(usbp, ep);
 80014d2:	4620      	mov	r0, r4
  isp = usbp->epc[ep]->in_state;
 80014d4:	68e3      	ldr	r3, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80014d6:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 80014da:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80014dc:	8122      	strh	r2, [r4, #8]
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 80014de:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  isp->txcnt  = 0;
 80014e2:	2400      	movs	r4, #0
  isp->txsize = n;
 80014e4:	6019      	str	r1, [r3, #0]
  isp->txbuf  = buf;
 80014e6:	609d      	str	r5, [r3, #8]
  usb_lld_start_in(usbp, ep);
 80014e8:	4621      	mov	r1, r4
  isp->txcnt  = 0;
 80014ea:	605c      	str	r4, [r3, #4]
  usb_lld_start_in(usbp, ep);
 80014ec:	f001 fd70 	bl	8002fd0 <usb_lld_start_in>
 80014f0:	f384 8811 	msr	BASEPRI, r4
}
 80014f4:	bd70      	pop	{r4, r5, r6, pc}
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80014f6:	2214      	movs	r2, #20
 80014f8:	2330      	movs	r3, #48	; 0x30
 80014fa:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 80014fe:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001502:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8001504:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8001506:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8001508:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800150a:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 800150e:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 8001510:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001512:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8001514:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 8001516:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 800151a:	f001 fcc1 	bl	8002ea0 <usb_lld_start_out>
 800151e:	f385 8811 	msr	BASEPRI, r5
}
 8001522:	bd70      	pop	{r4, r5, r6, pc}
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001524:	f001 fc9c 	bl	8002e60 <usb_lld_get_status_in>
 8001528:	2801      	cmp	r0, #1
 800152a:	f47f af54 	bne.w	80013d6 <_usb_ep0setup+0x106>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800152e:	4947      	ldr	r1, [pc, #284]	; (800164c <_usb_ep0setup+0x37c>)
 8001530:	e754      	b.n	80013dc <_usb_ep0setup+0x10c>
      usbp->status |= 2U;
 8001532:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001536:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status |= 2U;
 8001538:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800153c:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status |= 2U;
 8001540:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 8001544:	e771      	b.n	800142a <_usb_ep0setup+0x15a>
 8001546:	2330      	movs	r3, #48	; 0x30
 8001548:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting &= 1U;
 800154c:	68a3      	ldr	r3, [r4, #8]
    usbp->epc[i] = NULL;
 800154e:	2220      	movs	r2, #32
 8001550:	4631      	mov	r1, r6
 8001552:	f104 0010 	add.w	r0, r4, #16
  usbp->transmitting &= 1U;
 8001556:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 800155a:	60a3      	str	r3, [r4, #8]
    usbp->epc[i] = NULL;
 800155c:	f004 fb10 	bl	8005b80 <memset>
  usb_lld_disable_endpoints(usbp);
 8001560:	4620      	mov	r0, r4
 8001562:	f001 fc65 	bl	8002e30 <usb_lld_disable_endpoints>
 8001566:	f386 8811 	msr	BASEPRI, r6
        usbp->state = USB_SELECTED;
 800156a:	2103      	movs	r1, #3
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 800156c:	6863      	ldr	r3, [r4, #4]
        usbp->configuration = 0U;
 800156e:	f884 608b 	strb.w	r6, [r4, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 8001572:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	f43f af44 	beq.w	8001404 <_usb_ep0setup+0x134>
 800157c:	4620      	mov	r0, r4
 800157e:	4798      	blx	r3
 8001580:	e740      	b.n	8001404 <_usb_ep0setup+0x134>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001582:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001586:	2b01      	cmp	r3, #1
 8001588:	f47f af00 	bne.w	800138c <_usb_ep0setup+0xbc>
      usbp->status &= ~2U;
 800158c:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001590:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status &= ~2U;
 8001592:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001596:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status &= ~2U;
 800159a:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 800159e:	e744      	b.n	800142a <_usb_ep0setup+0x15a>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80015a0:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f47f aef1 	bne.w	800138c <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80015aa:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 80015ae:	f013 010f 	ands.w	r1, r3, #15
 80015b2:	d006      	beq.n	80015c2 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80015b4:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80015b6:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80015b8:	d439      	bmi.n	800162e <_usb_ep0setup+0x35e>
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 80015ba:	f001 fff9 	bl	80035b0 <usb_lld_clear_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80015be:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80015c2:	2300      	movs	r3, #0
 80015c4:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 80015c8:	67e3      	str	r3, [r4, #124]	; 0x7c
    return true;
 80015ca:	e72e      	b.n	800142a <_usb_ep0setup+0x15a>
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 80015cc:	f8b4 3080 	ldrh.w	r3, [r4, #128]	; 0x80
 80015d0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80015d4:	d1f5      	bne.n	80015c2 <_usb_ep0setup+0x2f2>
  usbp->address = usbp->setup[2];
 80015d6:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  usb_lld_set_address(usbp);
 80015da:	4620      	mov	r0, r4
  usbp->address = usbp->setup[2];
 80015dc:	f884 308a 	strb.w	r3, [r4, #138]	; 0x8a
  usb_lld_set_address(usbp);
 80015e0:	f001 fc16 	bl	8002e10 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 80015e4:	6863      	ldr	r3, [r4, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	b113      	cbz	r3, 80015f0 <_usb_ep0setup+0x320>
 80015ea:	2101      	movs	r1, #1
 80015ec:	4620      	mov	r0, r4
 80015ee:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 80015f0:	2303      	movs	r3, #3
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80015f2:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
  usbp->state = USB_SELECTED;
 80015f6:	7023      	strb	r3, [r4, #0]
}
 80015f8:	e7e3      	b.n	80015c2 <_usb_ep0setup+0x2f2>
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 80015fa:	2201      	movs	r2, #1
 80015fc:	f104 018b 	add.w	r1, r4, #139	; 0x8b
 8001600:	67e6      	str	r6, [r4, #124]	; 0x7c
 8001602:	4615      	mov	r5, r2
 8001604:	e9c4 121d 	strd	r1, r2, [r4, #116]	; 0x74
    return true;
 8001608:	e678      	b.n	80012fc <_usb_ep0setup+0x2c>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800160a:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 800160e:	2b00      	cmp	r3, #0
 8001610:	f47f aebc 	bne.w	800138c <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8001614:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 8001618:	f013 010f 	ands.w	r1, r3, #15
 800161c:	d0d1      	beq.n	80015c2 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800161e:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001620:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001622:	d409      	bmi.n	8001638 <_usb_ep0setup+0x368>
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8001624:	f001 ffa4 	bl	8003570 <usb_lld_stall_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001628:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 800162c:	e7c9      	b.n	80015c2 <_usb_ep0setup+0x2f2>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800162e:	f001 ffcf 	bl	80035d0 <usb_lld_clear_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001632:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001636:	e7c4      	b.n	80015c2 <_usb_ep0setup+0x2f2>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001638:	f001 ffaa 	bl	8003590 <usb_lld_stall_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800163c:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001640:	e7bf      	b.n	80015c2 <_usb_ep0setup+0x2f2>
 8001642:	bf00      	nop
 8001644:	08005ccc 	.word	0x08005ccc
 8001648:	08005cd4 	.word	0x08005cd4
 800164c:	08005cd0 	.word	0x08005cd0

08001650 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001650:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8001652:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001656:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001658:	2b15      	cmp	r3, #21
 800165a:	d827      	bhi.n	80016ac <_usb_ep0in+0x5c>
 800165c:	e8df f003 	tbb	[pc, r3]
 8001660:	26262627 	.word	0x26262627
 8001664:	26272626 	.word	0x26272626
 8001668:	38100b26 	.word	0x38100b26
 800166c:	26262626 	.word	0x26262626
 8001670:	26262626 	.word	0x26262626
 8001674:	2727      	.short	0x2727
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8001676:	6f85      	ldr	r5, [r0, #120]	; 0x78
    max = (size_t)get_hword(&usbp->setup[6]);
 8001678:	f8b0 3086 	ldrh.w	r3, [r0, #134]	; 0x86
    if ((usbp->ep0n < max) &&
 800167c:	429d      	cmp	r5, r3
 800167e:	d32e      	bcc.n	80016de <_usb_ep0in+0x8e>
      return;
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001680:	2214      	movs	r2, #20
 8001682:	2330      	movs	r3, #48	; 0x30
 8001684:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8001688:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800168c:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 800168e:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8001690:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8001692:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001694:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 8001698:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 800169a:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800169c:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 800169e:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 80016a0:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 80016a4:	f001 fbfc 	bl	8002ea0 <usb_lld_start_out>
 80016a8:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80016ac:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 80016ae:	2100      	movs	r1, #0
 80016b0:	f001 ff6e 	bl	8003590 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80016b4:	2100      	movs	r1, #0
 80016b6:	4620      	mov	r0, r4
 80016b8:	f001 ff5a 	bl	8003570 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80016bc:	6863      	ldr	r3, [r4, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	b113      	cbz	r3, 80016c8 <_usb_ep0in+0x78>
 80016c2:	2106      	movs	r1, #6
 80016c4:	4620      	mov	r0, r4
 80016c6:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80016c8:	2306      	movs	r3, #6
 80016ca:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80016ce:	bd38      	pop	{r3, r4, r5, pc}
    if (usbp->ep0endcb != NULL) {
 80016d0:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80016d2:	b103      	cbz	r3, 80016d6 <_usb_ep0in+0x86>
      usbp->ep0endcb(usbp);
 80016d4:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 80016d6:	2300      	movs	r3, #0
 80016d8:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80016dc:	bd38      	pop	{r3, r4, r5, pc}
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 80016de:	68c3      	ldr	r3, [r0, #12]
 80016e0:	8a1b      	ldrh	r3, [r3, #16]
 80016e2:	fbb5 f2f3 	udiv	r2, r5, r3
 80016e6:	fb03 5512 	mls	r5, r3, r2, r5
    if ((usbp->ep0n < max) &&
 80016ea:	2d00      	cmp	r5, #0
 80016ec:	d1c8      	bne.n	8001680 <_usb_ep0in+0x30>
 80016ee:	2330      	movs	r3, #48	; 0x30
 80016f0:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80016f4:	8902      	ldrh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 80016f6:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 80016f8:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80016fa:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 80016fe:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001700:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001702:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001704:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001708:	f001 fc62 	bl	8002fd0 <usb_lld_start_in>
 800170c:	f385 8811 	msr	BASEPRI, r5
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8001710:	230a      	movs	r3, #10
 8001712:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8001716:	bd38      	pop	{r3, r4, r5, pc}
	...

08001720 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001720:	b538      	push	{r3, r4, r5, lr}

  (void)ep;
  switch (usbp->ep0state) {
 8001722:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001726:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001728:	2b15      	cmp	r3, #21
 800172a:	d821      	bhi.n	8001770 <_usb_ep0out+0x50>
 800172c:	e8df f003 	tbb	[pc, r3]
 8001730:	20202021 	.word	0x20202021
 8001734:	20212020 	.word	0x20212020
 8001738:	21212120 	.word	0x21212120
 800173c:	20202020 	.word	0x20202020
 8001740:	20202020 	.word	0x20202020
 8001744:	0b32      	.short	0x0b32
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001746:	220b      	movs	r2, #11
 8001748:	2330      	movs	r3, #48	; 0x30
 800174a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
 800174e:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001752:	8902      	ldrh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001754:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 8001756:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001758:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 800175c:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 800175e:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001760:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001762:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001764:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001768:	f001 fc32 	bl	8002fd0 <usb_lld_start_in>
 800176c:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001770:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 8001772:	2100      	movs	r1, #0
 8001774:	f001 ff0c 	bl	8003590 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001778:	2100      	movs	r1, #0
 800177a:	4620      	mov	r0, r4
 800177c:	f001 fef8 	bl	8003570 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001780:	6863      	ldr	r3, [r4, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	b113      	cbz	r3, 800178c <_usb_ep0out+0x6c>
 8001786:	2106      	movs	r1, #6
 8001788:	4620      	mov	r0, r4
 800178a:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800178c:	2306      	movs	r3, #6
 800178e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8001792:	bd38      	pop	{r3, r4, r5, pc}
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 8001794:	68c3      	ldr	r3, [r0, #12]
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1e8      	bne.n	8001770 <_usb_ep0out+0x50>
    if (usbp->ep0endcb != NULL) {
 800179e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80017a0:	b103      	cbz	r3, 80017a4 <_usb_ep0out+0x84>
      usbp->ep0endcb(usbp);
 80017a2:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 80017a4:	2300      	movs	r3, #0
 80017a6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80017aa:	bd38      	pop	{r3, r4, r5, pc}
 80017ac:	0000      	movs	r0, r0
	...

080017b0 <halCommunityInit>:
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 80017b0:	f000 b806 	b.w	80017c0 <fsmcInit>
	...

080017c0 <fsmcInit>:
 *
 * @notapi
 */
void fsmcInit(void) {

  if (FSMCD1.state == FSMC_UNINIT) {
 80017c0:	4b03      	ldr	r3, [pc, #12]	; (80017d0 <fsmcInit+0x10>)
 80017c2:	781a      	ldrb	r2, [r3, #0]
 80017c4:	b91a      	cbnz	r2, 80017ce <fsmcInit+0xe>
    FSMCD1.state  = FSMC_STOP;
 80017c6:	2101      	movs	r1, #1
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 80017c8:	4a02      	ldr	r2, [pc, #8]	; (80017d4 <fsmcInit+0x14>)
    FSMCD1.state  = FSMC_STOP;
 80017ca:	7019      	strb	r1, [r3, #0]
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 80017cc:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 80017ce:	4770      	bx	lr
 80017d0:	24000e20 	.word	0x24000e20
 80017d4:	52004140 	.word	0x52004140
	...

080017e0 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 80017e0:	b510      	push	{r4, lr}

  CH_IRQ_PROLOGUE();
 80017e2:	4c05      	ldr	r4, [pc, #20]	; (80017f8 <Vector100+0x18>)
 80017e4:	4620      	mov	r0, r4
 80017e6:	f002 fd43 	bl	8004270 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 80017ea:	4620      	mov	r0, r4
 80017ec:	f002 fd58 	bl	80042a0 <__trace_isr_leave>
}
 80017f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CH_IRQ_EPILOGUE();
 80017f4:	f003 bbe4 	b.w	8004fc0 <__port_irq_epilogue>
 80017f8:	08005cd8 	.word	0x08005cd8
 80017fc:	00000000 	.word	0x00000000

08001800 <chvprintf>:
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 8001800:	460b      	mov	r3, r1
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8001802:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001806:	460e      	mov	r6, r1
 8001808:	b087      	sub	sp, #28
    c = *fmt++;
 800180a:	f813 1b01 	ldrb.w	r1, [r3], #1
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 800180e:	9201      	str	r2, [sp, #4]
    if (c == 0) {
 8001810:	2900      	cmp	r1, #0
 8001812:	f000 820f 	beq.w	8001c34 <chvprintf+0x434>
 8001816:	4604      	mov	r4, r0
  int n = 0;
 8001818:	f04f 0900 	mov.w	r9, #0
 800181c:	e00c      	b.n	8001838 <chvprintf+0x38>
      return n;
    }
    
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
 800181e:	6822      	ldr	r2, [r4, #0]
 8001820:	4620      	mov	r0, r4
      n++;
 8001822:	f109 0901 	add.w	r9, r9, #1
      continue;
 8001826:	461e      	mov	r6, r3
      streamPut(chp, (uint8_t)c);
 8001828:	68d2      	ldr	r2, [r2, #12]
 800182a:	4790      	blx	r2
    c = *fmt++;
 800182c:	4633      	mov	r3, r6
 800182e:	f813 1b01 	ldrb.w	r1, [r3], #1
    if (c == 0) {
 8001832:	2900      	cmp	r1, #0
 8001834:	f000 80df 	beq.w	80019f6 <chvprintf+0x1f6>
    if (c != '%') {
 8001838:	2925      	cmp	r1, #37	; 0x25
 800183a:	d1f0      	bne.n	800181e <chvprintf+0x1e>
    p = tmpbuf;
    s = tmpbuf;

    /* Alignment mode.*/
    left_align = false;
    if (*fmt == '-') {
 800183c:	7872      	ldrb	r2, [r6, #1]
 800183e:	2a2d      	cmp	r2, #45	; 0x2d
 8001840:	f000 80c5 	beq.w	80019ce <chvprintf+0x1ce>
    left_align = false;
 8001844:	f04f 0e00 	mov.w	lr, #0
      left_align = true;
    }

    /* Sign mode.*/
    do_sign = false;
    if (*fmt == '+') {
 8001848:	7819      	ldrb	r1, [r3, #0]
 800184a:	292b      	cmp	r1, #43	; 0x2b
 800184c:	f000 80bb 	beq.w	80019c6 <chvprintf+0x1c6>
    do_sign = false;
 8001850:	2500      	movs	r5, #0
      do_sign = true;
    }

    /* Filler mode.*/
    filler = ' ';
    if (*fmt == '0') {
 8001852:	2930      	cmp	r1, #48	; 0x30
 8001854:	f000 80b3 	beq.w	80019be <chvprintf+0x1be>
    filler = ' ';
 8001858:	2720      	movs	r7, #32
      fmt++;
      filler = '0';
    }
    
    /* Width modifier.*/
    if ( *fmt == '*') {
 800185a:	292a      	cmp	r1, #42	; 0x2a
 800185c:	d14d      	bne.n	80018fa <chvprintf+0xfa>
      width = va_arg(ap, int);
      ++fmt;
      c = *fmt++;
 800185e:	7859      	ldrb	r1, [r3, #1]
 8001860:	1c9e      	adds	r6, r3, #2
      width = va_arg(ap, int);
 8001862:	f8dd a004 	ldr.w	sl, [sp, #4]
      }
    }
    
    /* Precision modifier.*/
    precision = 0;
    if (c == '.') {
 8001866:	292e      	cmp	r1, #46	; 0x2e
      width = va_arg(ap, int);
 8001868:	f85a 2b04 	ldr.w	r2, [sl], #4
    if (c == '.') {
 800186c:	d05b      	beq.n	8001926 <chvprintf+0x126>
    precision = 0;
 800186e:	2000      	movs	r0, #0
        }
      }
    }
    
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 8001870:	f001 03df 	and.w	r3, r1, #223	; 0xdf
 8001874:	2b4c      	cmp	r3, #76	; 0x4c
 8001876:	d163      	bne.n	8001940 <chvprintf+0x140>
      is_long = true;
      c = *fmt++;
 8001878:	f816 1b01 	ldrb.w	r1, [r6], #1
      if (c == 0) {
 800187c:	2900      	cmp	r1, #0
 800187e:	f000 80ba 	beq.w	80019f6 <chvprintf+0x1f6>
    else {
      is_long = (c >= 'A') && (c <= 'Z');
    }

    /* Command decoding.*/
    switch (c) {
 8001882:	f1a1 0344 	sub.w	r3, r1, #68	; 0x44
 8001886:	2b34      	cmp	r3, #52	; 0x34
 8001888:	f200 80b9 	bhi.w	80019fe <chvprintf+0x1fe>
 800188c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001890:	00b701a0 	.word	0x00b701a0
 8001894:	00b700b7 	.word	0x00b700b7
 8001898:	01a000b7 	.word	0x01a000b7
 800189c:	00b700b7 	.word	0x00b700b7
 80018a0:	00b700b7 	.word	0x00b700b7
 80018a4:	013600b7 	.word	0x013600b7
 80018a8:	00b700e7 	.word	0x00b700e7
 80018ac:	00b700b7 	.word	0x00b700b7
 80018b0:	01c600b7 	.word	0x01c600b7
 80018b4:	00b700b7 	.word	0x00b700b7
 80018b8:	00b700e7 	.word	0x00b700e7
 80018bc:	00b700b7 	.word	0x00b700b7
 80018c0:	00b700b7 	.word	0x00b700b7
 80018c4:	00b700b7 	.word	0x00b700b7
 80018c8:	00b700b7 	.word	0x00b700b7
 80018cc:	015900b7 	.word	0x015900b7
 80018d0:	00b701a0 	.word	0x00b701a0
 80018d4:	00b700b7 	.word	0x00b700b7
 80018d8:	01a000b7 	.word	0x01a000b7
 80018dc:	00b700b7 	.word	0x00b700b7
 80018e0:	00b700b7 	.word	0x00b700b7
 80018e4:	013600b7 	.word	0x013600b7
 80018e8:	00b700e7 	.word	0x00b700e7
 80018ec:	013900b7 	.word	0x013900b7
 80018f0:	01c600b7 	.word	0x01c600b7
 80018f4:	00b700b7 	.word	0x00b700b7
 80018f8:	00e7      	.short	0x00e7
        c = *fmt++;
 80018fa:	1c5e      	adds	r6, r3, #1
        if (c == 0) {
 80018fc:	2900      	cmp	r1, #0
 80018fe:	d07a      	beq.n	80019f6 <chvprintf+0x1f6>
      width = 0;
 8001900:	2200      	movs	r2, #0
 8001902:	e005      	b.n	8001910 <chvprintf+0x110>
        c = *fmt++;
 8001904:	f816 1b01 	ldrb.w	r1, [r6], #1
          width = width * 10 + c;
 8001908:	eb03 0240 	add.w	r2, r3, r0, lsl #1
        if (c == 0) {
 800190c:	2900      	cmp	r1, #0
 800190e:	d072      	beq.n	80019f6 <chvprintf+0x1f6>
        if (c >= '0' && c <= '9') {
 8001910:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
          width = width * 10 + c;
 8001914:	eb02 0082 	add.w	r0, r2, r2, lsl #2
        if (c >= '0' && c <= '9') {
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b09      	cmp	r3, #9
 800191c:	d9f2      	bls.n	8001904 <chvprintf+0x104>
    if (c == '.') {
 800191e:	292e      	cmp	r1, #46	; 0x2e
 8001920:	f8dd a004 	ldr.w	sl, [sp, #4]
 8001924:	d1a3      	bne.n	800186e <chvprintf+0x6e>
      c = *fmt++;
 8001926:	7831      	ldrb	r1, [r6, #0]
      if (c == 0) {
 8001928:	2900      	cmp	r1, #0
 800192a:	d064      	beq.n	80019f6 <chvprintf+0x1f6>
      if (c == '*') {
 800192c:	292a      	cmp	r1, #42	; 0x2a
 800192e:	d152      	bne.n	80019d6 <chvprintf+0x1d6>
        c = *fmt++;
 8001930:	7871      	ldrb	r1, [r6, #1]
 8001932:	3602      	adds	r6, #2
        precision = va_arg(ap, int);
 8001934:	f85a 0b04 	ldr.w	r0, [sl], #4
    if (c == 'l' || c == 'L') {
 8001938:	f001 03df 	and.w	r3, r1, #223	; 0xdf
 800193c:	2b4c      	cmp	r3, #76	; 0x4c
 800193e:	d09b      	beq.n	8001878 <chvprintf+0x78>
      is_long = (c >= 'A') && (c <= 'Z');
 8001940:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
    switch (c) {
 8001944:	f1a1 0c44 	sub.w	ip, r1, #68	; 0x44
      is_long = (c >= 'A') && (c <= 'Z');
 8001948:	b2db      	uxtb	r3, r3
    switch (c) {
 800194a:	f1bc 0f34 	cmp.w	ip, #52	; 0x34
 800194e:	d856      	bhi.n	80019fe <chvprintf+0x1fe>
 8001950:	e8df f01c 	tbh	[pc, ip, lsl #1]
 8001954:	00550109 	.word	0x00550109
 8001958:	00550055 	.word	0x00550055
 800195c:	01090055 	.word	0x01090055
 8001960:	00550055 	.word	0x00550055
 8001964:	00550055 	.word	0x00550055
 8001968:	00d40055 	.word	0x00d40055
 800196c:	00550085 	.word	0x00550085
 8001970:	00550055 	.word	0x00550055
 8001974:	01640055 	.word	0x01640055
 8001978:	00550055 	.word	0x00550055
 800197c:	00550085 	.word	0x00550085
 8001980:	00550055 	.word	0x00550055
 8001984:	00550055 	.word	0x00550055
 8001988:	00550055 	.word	0x00550055
 800198c:	00550055 	.word	0x00550055
 8001990:	00f70055 	.word	0x00f70055
 8001994:	00550109 	.word	0x00550109
 8001998:	00550055 	.word	0x00550055
 800199c:	01090055 	.word	0x01090055
 80019a0:	00550055 	.word	0x00550055
 80019a4:	00550055 	.word	0x00550055
 80019a8:	00d40055 	.word	0x00d40055
 80019ac:	00550085 	.word	0x00550085
 80019b0:	00d70055 	.word	0x00d70055
 80019b4:	01640055 	.word	0x01640055
 80019b8:	00550055 	.word	0x00550055
 80019bc:	0085      	.short	0x0085
      fmt++;
 80019be:	3301      	adds	r3, #1
      filler = '0';
 80019c0:	460f      	mov	r7, r1
    if ( *fmt == '*') {
 80019c2:	7819      	ldrb	r1, [r3, #0]
 80019c4:	e749      	b.n	800185a <chvprintf+0x5a>
    if (*fmt == '0') {
 80019c6:	7859      	ldrb	r1, [r3, #1]
      do_sign = true;
 80019c8:	2501      	movs	r5, #1
      fmt++;
 80019ca:	3301      	adds	r3, #1
 80019cc:	e741      	b.n	8001852 <chvprintf+0x52>
      fmt++;
 80019ce:	1cb3      	adds	r3, r6, #2
      left_align = true;
 80019d0:	f04f 0e01 	mov.w	lr, #1
 80019d4:	e738      	b.n	8001848 <chvprintf+0x48>
      c = *fmt++;
 80019d6:	3601      	adds	r6, #1
    precision = 0;
 80019d8:	2000      	movs	r0, #0
        while (c >= '0' && c <= '9') {
 80019da:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
          precision = precision * 10 + c;
 80019de:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
        while (c >= '0' && c <= '9') {
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b09      	cmp	r3, #9
 80019e6:	f63f af43 	bhi.w	8001870 <chvprintf+0x70>
          c = *fmt++;
 80019ea:	f816 1b01 	ldrb.w	r1, [r6], #1
          precision = precision * 10 + c;
 80019ee:	eb03 004c 	add.w	r0, r3, ip, lsl #1
          if (c == 0) {
 80019f2:	2900      	cmp	r1, #0
 80019f4:	d1f1      	bne.n	80019da <chvprintf+0x1da>
      streamPut(chp, (uint8_t)filler);
      n++;
      width--;
    }
  }
}
 80019f6:	4648      	mov	r0, r9
 80019f8:	b007      	add	sp, #28
 80019fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      *p++ = c;
 80019fe:	3a01      	subs	r2, #1
 8001a00:	f88d 100c 	strb.w	r1, [sp, #12]
      break;
 8001a04:	f8cd a004 	str.w	sl, [sp, #4]
 8001a08:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 8001a0c:	f1be 0f00 	cmp.w	lr, #0
 8001a10:	f040 80a5 	bne.w	8001b5e <chvprintf+0x35e>
    if (width < 0) {
 8001a14:	2a00      	cmp	r2, #0
    if (left_align == false) {
 8001a16:	4675      	mov	r5, lr
 8001a18:	f10d 0a0c 	add.w	sl, sp, #12
      width = -width;
 8001a1c:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8001a20:	dc53      	bgt.n	8001aca <chvprintf+0x2ca>
    while (--i >= 0) {
 8001a22:	2d00      	cmp	r5, #0
 8001a24:	db0d      	blt.n	8001a42 <chvprintf+0x242>
 8001a26:	f105 0801 	add.w	r8, r5, #1
 8001a2a:	44d0      	add	r8, sl
      streamPut(chp, (uint8_t)*s++);
 8001a2c:	6823      	ldr	r3, [r4, #0]
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	4798      	blx	r3
    while (--i >= 0) {
 8001a38:	45c2      	cmp	sl, r8
 8001a3a:	d1f7      	bne.n	8001a2c <chvprintf+0x22c>
 8001a3c:	f109 0901 	add.w	r9, r9, #1
      n++;
 8001a40:	44a9      	add	r9, r5
    while (width) {
 8001a42:	f1bb 0f00 	cmp.w	fp, #0
 8001a46:	f43f aef1 	beq.w	800182c <chvprintf+0x2c>
 8001a4a:	465d      	mov	r5, fp
      streamPut(chp, (uint8_t)filler);
 8001a4c:	6823      	ldr	r3, [r4, #0]
 8001a4e:	4639      	mov	r1, r7
 8001a50:	4620      	mov	r0, r4
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	4798      	blx	r3
    while (width) {
 8001a56:	3d01      	subs	r5, #1
 8001a58:	d1f8      	bne.n	8001a4c <chvprintf+0x24c>
      n++;
 8001a5a:	44d9      	add	r9, fp
 8001a5c:	e6e6      	b.n	800182c <chvprintf+0x2c>
    switch (c) {
 8001a5e:	f04f 0810 	mov.w	r8, #16
        l = va_arg(ap, unsigned int);
 8001a62:	4653      	mov	r3, sl
 8001a64:	f853 0b04 	ldr.w	r0, [r3], #4
 8001a68:	9301      	str	r3, [sp, #4]
  q = p + MAX_FILLER;
 8001a6a:	f10d 0317 	add.w	r3, sp, #23
 8001a6e:	e000      	b.n	8001a72 <chvprintf+0x272>
 8001a70:	462b      	mov	r3, r5
    i = (int)(l % radix);
 8001a72:	4684      	mov	ip, r0
    *--q = i;
 8001a74:	1e5d      	subs	r5, r3, #1
    i = (int)(l % radix);
 8001a76:	fbb0 f0f8 	udiv	r0, r0, r8
 8001a7a:	fb08 ca10 	mls	sl, r8, r0, ip
    i += '0';
 8001a7e:	f10a 0130 	add.w	r1, sl, #48	; 0x30
    if (i > '9') {
 8001a82:	2939      	cmp	r1, #57	; 0x39
      i += 'A' - '0' - 10;
 8001a84:	bfc8      	it	gt
 8001a86:	f10a 0137 	addgt.w	r1, sl, #55	; 0x37
  } while ((ll /= radix) != 0);
 8001a8a:	45c4      	cmp	ip, r8
    *--q = i;
 8001a8c:	b2c9      	uxtb	r1, r1
 8001a8e:	f803 1c01 	strb.w	r1, [r3, #-1]
  } while ((ll /= radix) != 0);
 8001a92:	d2ed      	bcs.n	8001a70 <chvprintf+0x270>
  i = (int)(p + MAX_FILLER - q);
 8001a94:	f10d 0017 	add.w	r0, sp, #23
 8001a98:	f10d 0817 	add.w	r8, sp, #23
 8001a9c:	1b45      	subs	r5, r0, r5
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	ab03      	add	r3, sp, #12
 8001aa2:	469c      	mov	ip, r3
 8001aa4:	e001      	b.n	8001aaa <chvprintf+0x2aa>
    *p++ = *q++;
 8001aa6:	f810 1b01 	ldrb.w	r1, [r0], #1
  while (--i);
 8001aaa:	4540      	cmp	r0, r8
    *p++ = *q++;
 8001aac:	f80c 1b01 	strb.w	r1, [ip], #1
  while (--i);
 8001ab0:	d1f9      	bne.n	8001aa6 <chvprintf+0x2a6>
    if ((width -= i) < 0) {
 8001ab2:	1b52      	subs	r2, r2, r5
    s = tmpbuf;
 8001ab4:	469a      	mov	sl, r3
        i--;
 8001ab6:	3d01      	subs	r5, #1
    if ((width -= i) < 0) {
 8001ab8:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 8001abc:	f1be 0f00 	cmp.w	lr, #0
 8001ac0:	d1af      	bne.n	8001a22 <chvprintf+0x222>
    if (width < 0) {
 8001ac2:	2a00      	cmp	r2, #0
      width = -width;
 8001ac4:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8001ac8:	ddab      	ble.n	8001a22 <chvprintf+0x222>
      if ((*s == '-' || *s == '+') && filler == '0') {
 8001aca:	f89a 1000 	ldrb.w	r1, [sl]
 8001ace:	292b      	cmp	r1, #43	; 0x2b
 8001ad0:	bf18      	it	ne
 8001ad2:	292d      	cmpne	r1, #45	; 0x2d
 8001ad4:	d102      	bne.n	8001adc <chvprintf+0x2dc>
 8001ad6:	2f30      	cmp	r7, #48	; 0x30
 8001ad8:	f000 8096 	beq.w	8001c08 <chvprintf+0x408>
    if (width < 0) {
 8001adc:	46d8      	mov	r8, fp
        streamPut(chp, (uint8_t)filler);
 8001ade:	6823      	ldr	r3, [r4, #0]
 8001ae0:	4639      	mov	r1, r7
 8001ae2:	4620      	mov	r0, r4
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	4798      	blx	r3
      } while (++width != 0);
 8001ae8:	f118 0801 	adds.w	r8, r8, #1
 8001aec:	d1f7      	bne.n	8001ade <chvprintf+0x2de>
    while (--i >= 0) {
 8001aee:	2d00      	cmp	r5, #0
 8001af0:	eba9 090b 	sub.w	r9, r9, fp
 8001af4:	f6ff ae9a 	blt.w	800182c <chvprintf+0x2c>
      } while (++width != 0);
 8001af8:	46c3      	mov	fp, r8
 8001afa:	e794      	b.n	8001a26 <chvprintf+0x226>
    switch (c) {
 8001afc:	f04f 0808 	mov.w	r8, #8
 8001b00:	e7af      	b.n	8001a62 <chvprintf+0x262>
      if ((s = va_arg(ap, char *)) == 0) {
 8001b02:	4653      	mov	r3, sl
 8001b04:	f853 ab04 	ldr.w	sl, [r3], #4
 8001b08:	9301      	str	r3, [sp, #4]
 8001b0a:	f1ba 0f00 	cmp.w	sl, #0
 8001b0e:	f000 8088 	beq.w	8001c22 <chvprintf+0x422>
      for (p = s; *p && (--precision >= 0); p++)
 8001b12:	f89a 1000 	ldrb.w	r1, [sl]
      if (precision == 0) {
 8001b16:	2800      	cmp	r0, #0
 8001b18:	d168      	bne.n	8001bec <chvprintf+0x3ec>
      for (p = s; *p && (--precision >= 0); p++)
 8001b1a:	2900      	cmp	r1, #0
 8001b1c:	d069      	beq.n	8001bf2 <chvprintf+0x3f2>
 8001b1e:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 8001b22:	4651      	mov	r1, sl
 8001b24:	e001      	b.n	8001b2a <chvprintf+0x32a>
 8001b26:	42c5      	cmn	r5, r0
 8001b28:	d405      	bmi.n	8001b36 <chvprintf+0x336>
 8001b2a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8001b2e:	ebaa 0501 	sub.w	r5, sl, r1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1f7      	bne.n	8001b26 <chvprintf+0x326>
    i = (int)(p - s);
 8001b36:	eba1 010a 	sub.w	r1, r1, sl
      filler = ' ';
 8001b3a:	2720      	movs	r7, #32
    if ((width -= i) < 0) {
 8001b3c:	1a52      	subs	r2, r2, r1
        i--;
 8001b3e:	1e4d      	subs	r5, r1, #1
 8001b40:	e7ba      	b.n	8001ab8 <chvprintf+0x2b8>
      *p++ = va_arg(ap, int);
 8001b42:	f85a 3b04 	ldr.w	r3, [sl], #4
 8001b46:	3a01      	subs	r2, #1
      filler = ' ';
 8001b48:	2720      	movs	r7, #32
 8001b4a:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
      *p++ = va_arg(ap, int);
 8001b4e:	f8cd a004 	str.w	sl, [sp, #4]
 8001b52:	f88d 300c 	strb.w	r3, [sp, #12]
    if (left_align == false) {
 8001b56:	f1be 0f00 	cmp.w	lr, #0
 8001b5a:	f43f af5b 	beq.w	8001a14 <chvprintf+0x214>
 8001b5e:	2500      	movs	r5, #0
 8001b60:	f10d 0a0c 	add.w	sl, sp, #12
 8001b64:	e75f      	b.n	8001a26 <chvprintf+0x226>
      if (is_long) {
 8001b66:	2b19      	cmp	r3, #25
 8001b68:	d932      	bls.n	8001bd0 <chvprintf+0x3d0>
        l = va_arg(ap, int);
 8001b6a:	4653      	mov	r3, sl
 8001b6c:	f853 0b04 	ldr.w	r0, [r3], #4
      if (l < 0) {
 8001b70:	2800      	cmp	r0, #0
        l = va_arg(ap, int);
 8001b72:	9301      	str	r3, [sp, #4]
      if (l < 0) {
 8001b74:	db32      	blt.n	8001bdc <chvprintf+0x3dc>
        if (do_sign) {
 8001b76:	2d00      	cmp	r5, #0
 8001b78:	d059      	beq.n	8001c2e <chvprintf+0x42e>
          *p++ = '+';
 8001b7a:	232b      	movs	r3, #43	; 0x2b
 8001b7c:	f10d 0c0d 	add.w	ip, sp, #13
 8001b80:	f88d 300c 	strb.w	r3, [sp, #12]
 8001b84:	ab03      	add	r3, sp, #12
  q = p + MAX_FILLER;
 8001b86:	f10c 0a0b 	add.w	sl, ip, #11
 8001b8a:	4655      	mov	r5, sl
    i = (int)(l % radix);
 8001b8c:	492c      	ldr	r1, [pc, #176]	; (8001c40 <chvprintf+0x440>)
 8001b8e:	fba1 8100 	umull	r8, r1, r1, r0
 8001b92:	4680      	mov	r8, r0
 8001b94:	08c9      	lsrs	r1, r1, #3
  } while ((ll /= radix) != 0);
 8001b96:	f1b8 0f09 	cmp.w	r8, #9
    i = (int)(l % radix);
 8001b9a:	eb01 0b81 	add.w	fp, r1, r1, lsl #2
 8001b9e:	4608      	mov	r0, r1
 8001ba0:	eba8 014b 	sub.w	r1, r8, fp, lsl #1
    i += '0';
 8001ba4:	f101 0130 	add.w	r1, r1, #48	; 0x30
    *--q = i;
 8001ba8:	b2c9      	uxtb	r1, r1
 8001baa:	f805 1d01 	strb.w	r1, [r5, #-1]!
  } while ((ll /= radix) != 0);
 8001bae:	dced      	bgt.n	8001b8c <chvprintf+0x38c>
  i = (int)(p + MAX_FILLER - q);
 8001bb0:	ebaa 0005 	sub.w	r0, sl, r5
 8001bb4:	4460      	add	r0, ip
 8001bb6:	e001      	b.n	8001bbc <chvprintf+0x3bc>
    *p++ = *q++;
 8001bb8:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8001bbc:	f80c 1b01 	strb.w	r1, [ip], #1
  while (--i);
 8001bc0:	4584      	cmp	ip, r0
 8001bc2:	d1f9      	bne.n	8001bb8 <chvprintf+0x3b8>
    i = (int)(p - s);
 8001bc4:	ebac 0503 	sub.w	r5, ip, r3
    s = tmpbuf;
 8001bc8:	469a      	mov	sl, r3
    if ((width -= i) < 0) {
 8001bca:	1b52      	subs	r2, r2, r5
        i--;
 8001bcc:	3d01      	subs	r5, #1
 8001bce:	e773      	b.n	8001ab8 <chvprintf+0x2b8>
        l = va_arg(ap, long);
 8001bd0:	f85a 0b04 	ldr.w	r0, [sl], #4
      if (l < 0) {
 8001bd4:	2800      	cmp	r0, #0
        l = va_arg(ap, long);
 8001bd6:	f8cd a004 	str.w	sl, [sp, #4]
      if (l < 0) {
 8001bda:	dacc      	bge.n	8001b76 <chvprintf+0x376>
        *p++ = '-';
 8001bdc:	232d      	movs	r3, #45	; 0x2d
        l = -l;
 8001bde:	4240      	negs	r0, r0
        *p++ = '-';
 8001be0:	f10d 0c0d 	add.w	ip, sp, #13
 8001be4:	f88d 300c 	strb.w	r3, [sp, #12]
        l = -l;
 8001be8:	ab03      	add	r3, sp, #12
 8001bea:	e7cc      	b.n	8001b86 <chvprintf+0x386>
      for (p = s; *p && (--precision >= 0); p++)
 8001bec:	b109      	cbz	r1, 8001bf2 <chvprintf+0x3f2>
 8001bee:	3801      	subs	r0, #1
 8001bf0:	d597      	bpl.n	8001b22 <chvprintf+0x322>
    if ((width -= i) < 0) {
 8001bf2:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 8001bf6:	f1be 0f00 	cmp.w	lr, #0
 8001bfa:	d103      	bne.n	8001c04 <chvprintf+0x404>
    if (width < 0) {
 8001bfc:	2a00      	cmp	r2, #0
      width = -width;
 8001bfe:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8001c02:	dc19      	bgt.n	8001c38 <chvprintf+0x438>
    if (left_align == false) {
 8001c04:	2720      	movs	r7, #32
 8001c06:	e71c      	b.n	8001a42 <chvprintf+0x242>
        streamPut(chp, (uint8_t)*s++);
 8001c08:	6822      	ldr	r2, [r4, #0]
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	f10a 0a01 	add.w	sl, sl, #1
        n++;
 8001c10:	f109 0901 	add.w	r9, r9, #1
        streamPut(chp, (uint8_t)*s++);
 8001c14:	68d2      	ldr	r2, [r2, #12]
    while (--i >= 0) {
 8001c16:	3d01      	subs	r5, #1
        streamPut(chp, (uint8_t)*s++);
 8001c18:	4790      	blx	r2
        i--;
 8001c1a:	e75f      	b.n	8001adc <chvprintf+0x2dc>
    switch (c) {
 8001c1c:	f04f 080a 	mov.w	r8, #10
 8001c20:	e71f      	b.n	8001a62 <chvprintf+0x262>
        s = "(null)";
 8001c22:	f8df a020 	ldr.w	sl, [pc, #32]	; 8001c44 <chvprintf+0x444>
      if (precision == 0) {
 8001c26:	2800      	cmp	r0, #0
 8001c28:	f43f af79 	beq.w	8001b1e <chvprintf+0x31e>
 8001c2c:	e7df      	b.n	8001bee <chvprintf+0x3ee>
    p = tmpbuf;
 8001c2e:	ab03      	add	r3, sp, #12
 8001c30:	469c      	mov	ip, r3
 8001c32:	e7a8      	b.n	8001b86 <chvprintf+0x386>
  int n = 0;
 8001c34:	4689      	mov	r9, r1
 8001c36:	e6de      	b.n	80019f6 <chvprintf+0x1f6>
    if (width < 0) {
 8001c38:	2720      	movs	r7, #32
 8001c3a:	f04f 35ff 	mov.w	r5, #4294967295
 8001c3e:	e74d      	b.n	8001adc <chvprintf+0x2dc>
 8001c40:	cccccccd 	.word	0xcccccccd
 8001c44:	08005ce4 	.word	0x08005ce4
	...

08001c50 <chprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8001c50:	b40e      	push	{r1, r2, r3}
 8001c52:	b500      	push	{lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	aa03      	add	r2, sp, #12
 8001c58:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 8001c5c:	9201      	str	r2, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 8001c5e:	f7ff fdcf 	bl	8001800 <chvprintf>
  va_end(ap);

  return formatted_bytes;
}
 8001c62:	b002      	add	sp, #8
 8001c64:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c68:	b003      	add	sp, #12
 8001c6a:	4770      	bx	lr
 8001c6c:	0000      	movs	r0, r0
	...

08001c70 <nvicEnableVector>:
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001c70:	4a0a      	ldr	r2, [pc, #40]	; (8001c9c <nvicEnableVector+0x2c>)
 8001c72:	0109      	lsls	r1, r1, #4
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001c74:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 8001c78:	2301      	movs	r3, #1
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001c7a:	b2c9      	uxtb	r1, r1
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8001c7c:	b500      	push	{lr}
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001c7e:	f000 0e1f 	and.w	lr, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001c82:	4410      	add	r0, r2
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001c84:	fa03 f30e 	lsl.w	r3, r3, lr
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001c88:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001c8c:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 8001c90:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8001c94:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8001c98:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c9c:	e000e100 	.word	0xe000e100

08001ca0 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8001ca0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001ca2:	4c07      	ldr	r4, [pc, #28]	; (8001cc0 <VectorD4+0x20>)
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	f002 fae3 	bl	8004270 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8001caa:	4806      	ldr	r0, [pc, #24]	; (8001cc4 <VectorD4+0x24>)
 8001cac:	f002 f868 	bl	8003d80 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001cb0:	4620      	mov	r0, r4
 8001cb2:	f002 faf5 	bl	80042a0 <__trace_isr_leave>
}
 8001cb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001cba:	f003 b981 	b.w	8004fc0 <__port_irq_epilogue>
 8001cbe:	bf00      	nop
 8001cc0:	08005d04 	.word	0x08005d04
 8001cc4:	24001144 	.word	0x24001144
	...

08001cd0 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8001cd0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001cd2:	4c07      	ldr	r4, [pc, #28]	; (8001cf0 <Vector114+0x20>)
 8001cd4:	4620      	mov	r0, r4
 8001cd6:	f002 facb 	bl	8004270 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8001cda:	4806      	ldr	r0, [pc, #24]	; (8001cf4 <Vector114+0x24>)
 8001cdc:	f002 f850 	bl	8003d80 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001ce0:	4620      	mov	r0, r4
 8001ce2:	f002 fadd 	bl	80042a0 <__trace_isr_leave>
}
 8001ce6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001cea:	f003 b969 	b.w	8004fc0 <__port_irq_epilogue>
 8001cee:	bf00      	nop
 8001cf0:	08005cf8 	.word	0x08005cf8
 8001cf4:	240011a4 	.word	0x240011a4
	...

08001d00 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8001d00:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001d02:	4c06      	ldr	r4, [pc, #24]	; (8001d1c <VectorB0+0x1c>)
 8001d04:	4620      	mov	r0, r4
 8001d06:	f002 fab3 	bl	8004270 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8001d0a:	f001 ff19 	bl	8003b40 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001d0e:	4620      	mov	r0, r4
 8001d10:	f002 fac6 	bl	80042a0 <__trace_isr_leave>
}
 8001d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d18:	f003 b952 	b.w	8004fc0 <__port_irq_epilogue>
 8001d1c:	08005cec 	.word	0x08005cec

08001d20 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8001d20:	b508      	push	{r3, lr}

  fdcan1_irq_init();
  fdcan2_irq_init();
  fdcan3_irq_init();

  mdma_irq_init();
 8001d22:	2109      	movs	r1, #9
 8001d24:	207a      	movs	r0, #122	; 0x7a
 8001d26:	f7ff ffa3 	bl	8001c70 <nvicEnableVector>
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8001d2a:	2107      	movs	r1, #7
 8001d2c:	201c      	movs	r0, #28
 8001d2e:	f7ff ff9f 	bl	8001c70 <nvicEnableVector>
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8001d32:	210c      	movs	r1, #12
 8001d34:	2025      	movs	r0, #37	; 0x25
 8001d36:	f7ff ff9b 	bl	8001c70 <nvicEnableVector>
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8001d3a:	210c      	movs	r1, #12
 8001d3c:	2035      	movs	r0, #53	; 0x35
  uart7_irq_init();
  uart8_irq_init();
  uart9_irq_init();
  usart10_irq_init();
  lpuart1_irq_init();
}
 8001d3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001d42:	f7ff bf95 	b.w	8001c70 <nvicEnableVector>
 8001d46:	bf00      	nop
	...

08001d50 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8001d50:	b538      	push	{r3, r4, r5, lr}
}

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8001d52:	4b36      	ldr	r3, [pc, #216]	; (8001e2c <hal_lld_init+0xdc>)

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
  RCC->AHB2RSTR &= ~mask;
 8001d54:	2200      	movs	r2, #0
  RCC->AHB2RSTR |= mask;
 8001d56:	f04f 31ff 	mov.w	r1, #4294967295
}

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8001d5a:	4c35      	ldr	r4, [pc, #212]	; (8001e30 <hal_lld_init+0xe0>)
  RCC->AHB1RSTR |= mask;
 8001d5c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB3RSTR &= ~mask;
 8001d60:	4d34      	ldr	r5, [pc, #208]	; (8001e34 <hal_lld_init+0xe4>)
  RCC->AHB1RSTR |= mask;
 8001d62:	f060 4000 	orn	r0, r0, #2147483648	; 0x80000000
 8001d66:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001d6a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8001d6e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001d72:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001d76:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB2RSTR |= mask;
 8001d7a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001d7e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8001d82:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001d86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8001d8a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
  RCC->AHB3RSTR |= mask;
 8001d8e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8001d90:	4320      	orrs	r0, r4
 8001d92:	67d8      	str	r0, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8001d94:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
}

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8001d96:	4828      	ldr	r0, [pc, #160]	; (8001e38 <hal_lld_init+0xe8>)
  RCC->AHB3RSTR &= ~mask;
 8001d98:	402c      	ands	r4, r5
 8001d9a:	67dc      	str	r4, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 8001d9c:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 8001d9e:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 8001da2:	4320      	orrs	r0, r4
 8001da4:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8001da8:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001dac:	f3c0 000a 	ubfx	r0, r0, #0, #11
 8001db0:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8001db4:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
  RCC->APB1LRSTR |= mask;
 8001db8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001dbc:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8001dc0:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001dc4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8001dc8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
  RCC->APB1HRSTR |= mask;
 8001dcc:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001dd0:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8001dd4:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001dd8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8001ddc:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  RCC->APB2RSTR |= mask;
 8001de0:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001de4:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8001de8:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001dec:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8001df0:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
  RCC->APB3RSTR |= mask;
 8001df4:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001df8:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8001dfc:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001e00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8001e04:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
  RCC->APB4RSTR |= mask;
 8001e08:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
 8001e0c:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8001e10:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8001e14:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8001e18:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  __rccResetAPB4(~0);
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 8001e1c:	f000 fac0 	bl	80023a0 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8001e20:	f000 fcde 	bl	80027e0 <dmaInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8001e24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  irqInit();
 8001e28:	f7ff bf7a 	b.w	8001d20 <irqInit>
 8001e2c:	58024400 	.word	0x58024400
 8001e30:	7fffefff 	.word	0x7fffefff
 8001e34:	80001000 	.word	0x80001000
 8001e38:	fffff800 	.word	0xfffff800
 8001e3c:	00000000 	.word	0x00000000

08001e40 <stm32_clock_init>:
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8001e40:	4b65      	ldr	r3, [pc, #404]	; (8001fd8 <stm32_clock_init+0x198>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001e42:	2002      	movs	r0, #2

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8001e44:	4965      	ldr	r1, [pc, #404]	; (8001fdc <stm32_clock_init+0x19c>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001e46:	4a66      	ldr	r2, [pc, #408]	; (8001fe0 <stm32_clock_init+0x1a0>)
void stm32_clock_init(void) {
 8001e48:	b410      	push	{r4}
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8001e4a:	2401      	movs	r4, #1
 8001e4c:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
 8001e50:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 8001e54:	4301      	orrs	r1, r0
 8001e56:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  if (lp) {
    RCC_C1->APB4LPENR |= mask;
 8001e5a:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 8001e5e:	4301      	orrs	r1, r0
 8001e60:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
  }
  (void)RCC_C1->APB4LPENR;
 8001e64:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001e68:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8001e6a:	6853      	ldr	r3, [r2, #4]
 8001e6c:	0499      	lsls	r1, r3, #18
 8001e6e:	d5fc      	bpl.n	8001e6a <stm32_clock_init+0x2a>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001e70:	495c      	ldr	r1, [pc, #368]	; (8001fe4 <stm32_clock_init+0x1a4>)
  PWR->CR2   = STM32_PWR_CR2;
 8001e72:	2301      	movs	r3, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001e74:	4c5c      	ldr	r4, [pc, #368]	; (8001fe8 <stm32_clock_init+0x1a8>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001e76:	2000      	movs	r0, #0
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001e78:	6011      	str	r1, [r2, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8001e7a:	6093      	str	r3, [r2, #8]
  PWR->D3CR  = STM32_VOS;
 8001e7c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001e80:	4957      	ldr	r1, [pc, #348]	; (8001fe0 <stm32_clock_init+0x1a0>)
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001e82:	60d4      	str	r4, [r2, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001e84:	6110      	str	r0, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 8001e86:	6193      	str	r3, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001e88:	698b      	ldr	r3, [r1, #24]
 8001e8a:	049b      	lsls	r3, r3, #18
 8001e8c:	d5fc      	bpl.n	8001e88 <stm32_clock_init+0x48>
  PWR->CR1 |= PWR_CR1_DBP;
 8001e8e:	680b      	ldr	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001e90:	4a51      	ldr	r2, [pc, #324]	; (8001fd8 <stm32_clock_init+0x198>)
  PWR->CR1 |= PWR_CR1_DBP;
 8001e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e96:	600b      	str	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001e98:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ea2:	d004      	beq.n	8001eae <stm32_clock_init+0x6e>
    RCC->BDCR = RCC_BDCR_BDRST;
 8001ea4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    RCC->BDCR = 0;
 8001ea8:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 8001eaa:	6711      	str	r1, [r2, #112]	; 0x70
    RCC->BDCR = 0;
 8001eac:	6713      	str	r3, [r2, #112]	; 0x70
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8001eae:	494a      	ldr	r1, [pc, #296]	; (8001fd8 <stm32_clock_init+0x198>)
 8001eb0:	680b      	ldr	r3, [r1, #0]
 8001eb2:	f043 0301 	orr.w	r3, r3, #1
 8001eb6:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001eb8:	680b      	ldr	r3, [r1, #0]
 8001eba:	075c      	lsls	r4, r3, #29
 8001ebc:	d5fc      	bpl.n	8001eb8 <stm32_clock_init+0x78>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001ebe:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001ec0:	4a45      	ldr	r2, [pc, #276]	; (8001fd8 <stm32_clock_init+0x198>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001ec2:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001ec4:	6913      	ldr	r3, [r2, #16]
 8001ec6:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8001eca:	d1fb      	bne.n	8001ec4 <stm32_clock_init+0x84>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001ecc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001ed0:	2401      	movs	r4, #1
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001ed2:	4946      	ldr	r1, [pc, #280]	; (8001fec <stm32_clock_init+0x1ac>)
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001ed4:	6014      	str	r4, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001ed6:	6050      	str	r0, [r2, #4]
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 8001ed8:	4845      	ldr	r0, [pc, #276]	; (8001ff0 <stm32_clock_init+0x1b0>)
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8001eda:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001edc:	62d1      	str	r1, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 8001ede:	6110      	str	r0, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 8001ee0:	6813      	ldr	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001ee2:	493d      	ldr	r1, [pc, #244]	; (8001fd8 <stm32_clock_init+0x198>)
  RCC->CR |= RCC_CR_HSEON;
 8001ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ee8:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001eea:	680b      	ldr	r3, [r1, #0]
 8001eec:	0398      	lsls	r0, r3, #14
 8001eee:	d5fc      	bpl.n	8001eea <stm32_clock_init+0xaa>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8001ef0:	680a      	ldr	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001ef2:	4b39      	ldr	r3, [pc, #228]	; (8001fd8 <stm32_clock_init+0x198>)
  RCC->CR |= RCC_CR_HSI48ON;
 8001ef4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001ef8:	600a      	str	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	0492      	lsls	r2, r2, #18
 8001efe:	d5fc      	bpl.n	8001efa <stm32_clock_init+0xba>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8001f00:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001f02:	483c      	ldr	r0, [pc, #240]	; (8001ff4 <stm32_clock_init+0x1b4>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001f04:	493c      	ldr	r1, [pc, #240]	; (8001ff8 <stm32_clock_init+0x1b8>)
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001f06:	f644 54f0 	movw	r4, #19952	; 0x4df0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001f0a:	6298      	str	r0, [r3, #40]	; 0x28
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8001f0c:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001f0e:	6319      	str	r1, [r3, #48]	; 0x30
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001f10:	493a      	ldr	r1, [pc, #232]	; (8001ffc <stm32_clock_init+0x1bc>)
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001f12:	63dc      	str	r4, [r3, #60]	; 0x3c
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8001f14:	483a      	ldr	r0, [pc, #232]	; (8002000 <stm32_clock_init+0x1c0>)
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001f16:	6399      	str	r1, [r3, #56]	; 0x38
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8001f18:	493a      	ldr	r1, [pc, #232]	; (8002004 <stm32_clock_init+0x1c4>)
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 8001f1a:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8001f1c:	6418      	str	r0, [r3, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8001f1e:	62d9      	str	r1, [r3, #44]	; 0x2c
    RCC->CR     |= onmask;
 8001f20:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8001f22:	4a2d      	ldr	r2, [pc, #180]	; (8001fd8 <stm32_clock_init+0x198>)
    RCC->CR     |= onmask;
 8001f24:	f041 51a8 	orr.w	r1, r1, #352321536	; 0x15000000
 8001f28:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8001f2a:	6813      	ldr	r3, [r2, #0]
 8001f2c:	f003 5328 	and.w	r3, r3, #704643072	; 0x2a000000
 8001f30:	f1b3 5f28 	cmp.w	r3, #704643072	; 0x2a000000
 8001f34:	d1f9      	bne.n	8001f2a <stm32_clock_init+0xea>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8001f36:	2448      	movs	r4, #72	; 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001f38:	f44f 6388 	mov.w	r3, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 8001f3c:	2040      	movs	r0, #64	; 0x40
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8001f3e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8001f42:	6194      	str	r4, [r2, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001f44:	61d3      	str	r3, [r2, #28]
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8001f46:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001f4a:	4c2f      	ldr	r4, [pc, #188]	; (8002008 <stm32_clock_init+0x1c8>)
  RCC->D3CFGR = STM32_D3PPRE4;
 8001f4c:	6210      	str	r0, [r2, #32]
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8001f4e:	f44f 3040 	mov.w	r0, #196608	; 0x30000
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8001f52:	64d1      	str	r1, [r2, #76]	; 0x4c
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001f54:	6514      	str	r4, [r2, #80]	; 0x50
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001f56:	492d      	ldr	r1, [pc, #180]	; (800200c <stm32_clock_init+0x1cc>)
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8001f58:	6553      	str	r3, [r2, #84]	; 0x54
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001f5a:	2332      	movs	r3, #50	; 0x32
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8001f5c:	6590      	str	r0, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001f5e:	600b      	str	r3, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 8001f60:	680b      	ldr	r3, [r1, #0]
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d1fa      	bne.n	8001f60 <stm32_clock_init+0x120>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8001f6a:	4a1b      	ldr	r2, [pc, #108]	; (8001fd8 <stm32_clock_init+0x198>)
 8001f6c:	6913      	ldr	r3, [r2, #16]
 8001f6e:	f043 0303 	orr.w	r3, r3, #3
 8001f72:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8001f74:	6913      	ldr	r3, [r2, #16]
 8001f76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001f7a:	2b18      	cmp	r3, #24
 8001f7c:	d1fa      	bne.n	8001f74 <stm32_clock_init+0x134>
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8001f7e:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 8001f82:	bc10      	pop	{r4}
 8001f84:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f88:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  if (lp) {
    RCC_C1->AHB2LPENR |= mask;
 8001f8c:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001f90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f94:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
  }
  (void)RCC_C1->AHB2LPENR;
 8001f98:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001f9c:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001fa0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001fa4:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001fa8:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001fac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001fb0:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001fb4:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001fb8:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001fbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001fc0:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001fc4:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001fc8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001fcc:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001fd0:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	58024400 	.word	0x58024400
 8001fdc:	51008000 	.word	0x51008000
 8001fe0:	58024800 	.word	0x58024800
 8001fe4:	f000c000 	.word	0xf000c000
 8001fe8:	01000002 	.word	0x01000002
 8001fec:	01ff0000 	.word	0x01ff0000
 8001ff0:	08108800 	.word	0x08108800
 8001ff4:	01905052 	.word	0x01905052
 8001ff8:	0109029f 	.word	0x0109029f
 8001ffc:	0b011261 	.word	0x0b011261
 8002000:	0705071f 	.word	0x0705071f
 8002004:	016b0399 	.word	0x016b0399
 8002008:	10000040 	.word	0x10000040
 800200c:	52002000 	.word	0x52002000

08002010 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8002010:	b570      	push	{r4, r5, r6, lr}

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8002012:	4c1e      	ldr	r4, [pc, #120]	; (800208c <adc_lld_init+0x7c>)
  ADCD1.adcc        = ADC12_COMMON;
  ADCD1.adcm        = ADC1;
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8002014:	2600      	movs	r6, #0
  ADCD1.adcc        = ADC12_COMMON;
 8002016:	4d1e      	ldr	r5, [pc, #120]	; (8002090 <adc_lld_init+0x80>)
  adcObjectInit(&ADCD1);
 8002018:	4620      	mov	r0, r4
 800201a:	f7ff f829 	bl	8001070 <adcObjectInit>
  ADCD1.adcm        = ADC1;
 800201e:	4a1d      	ldr	r2, [pc, #116]	; (8002094 <adc_lld_init+0x84>)
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8002020:	4b1d      	ldr	r3, [pc, #116]	; (8002098 <adc_lld_init+0x88>)
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8002022:	2105      	movs	r1, #5
 8002024:	2012      	movs	r0, #18
  ADCD1.adcm        = ADC1;
 8002026:	e9c4 250a 	strd	r2, r5, [r4, #40]	; 0x28
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 800202a:	e9c4 630c 	strd	r6, r3, [r4, #48]	; 0x30
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 800202e:	f7ff fe1f 	bl	8001c70 <nvicEnableVector>
  RCC_C1->AHB1ENR |= mask;
 8002032:	4b1a      	ldr	r3, [pc, #104]	; (800209c <adc_lld_init+0x8c>)
 8002034:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002038:	f042 0220 	orr.w	r2, r2, #32
 800203c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8002040:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8002044:	f042 0220 	orr.w	r2, r2, #32
 8002048:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 800204c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  RCC->AHB1RSTR |= mask;
 8002050:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002054:	f042 0220 	orr.w	r2, r2, #32
 8002058:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 800205c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002060:	f022 0220 	bic.w	r2, r2, #32
 8002064:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8002068:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
  rccResetADC12();
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 800206c:	60ae      	str	r6, [r5, #8]
  RCC_C1->AHB1ENR &= ~mask;
 800206e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002072:	f022 0220 	bic.w	r2, r2, #32
 8002076:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 800207a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800207e:	f022 0220 	bic.w	r2, r2, #32
 8002082:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002086:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 800208a:	bd70      	pop	{r4, r5, r6, pc}
 800208c:	24000e28 	.word	0x24000e28
 8002090:	40022300 	.word	0x40022300
 8002094:	40022000 	.word	0x40022000
 8002098:	00022c16 	.word	0x00022c16
 800209c:	58024400 	.word	0x58024400

080020a0 <adc_lld_stop_conversion>:
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 80020a0:	4b10      	ldr	r3, [pc, #64]	; (80020e4 <adc_lld_stop_conversion+0x44>)
 80020a2:	4298      	cmp	r0, r3
 80020a4:	d00d      	beq.n	80020c2 <adc_lld_stop_conversion+0x22>
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 80020a6:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 80020a8:	6893      	ldr	r3, [r2, #8]
 80020aa:	0759      	lsls	r1, r3, #29
 80020ac:	d506      	bpl.n	80020bc <adc_lld_stop_conversion+0x1c>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 80020ae:	6893      	ldr	r3, [r2, #8]
 80020b0:	f043 0310 	orr.w	r3, r3, #16
 80020b4:	6093      	str	r3, [r2, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 80020b6:	6893      	ldr	r3, [r2, #8]
 80020b8:	06db      	lsls	r3, r3, #27
 80020ba:	d4fc      	bmi.n	80020b6 <adc_lld_stop_conversion+0x16>
  adcp->adcm->PCSEL = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	61d3      	str	r3, [r2, #28]
}
 80020c0:	4770      	bx	lr
    dmaStreamDisable(adcp->data.dma);
 80020c2:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80020c4:	680a      	ldr	r2, [r1, #0]
 80020c6:	6813      	ldr	r3, [r2, #0]
 80020c8:	f023 031f 	bic.w	r3, r3, #31
 80020cc:	6013      	str	r3, [r2, #0]
 80020ce:	6813      	ldr	r3, [r2, #0]
 80020d0:	07db      	lsls	r3, r3, #31
 80020d2:	d4fc      	bmi.n	80020ce <adc_lld_stop_conversion+0x2e>
 80020d4:	f891 c00c 	ldrb.w	ip, [r1, #12]
 80020d8:	233d      	movs	r3, #61	; 0x3d
 80020da:	684a      	ldr	r2, [r1, #4]
 80020dc:	fa03 f30c 	lsl.w	r3, r3, ip
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	e7e0      	b.n	80020a6 <adc_lld_stop_conversion+0x6>
 80020e4:	24000e28 	.word	0x24000e28
	...

080020f0 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 80020f0:	b570      	push	{r4, r5, r6, lr}
  OSAL_IRQ_PROLOGUE();
 80020f2:	4826      	ldr	r0, [pc, #152]	; (800218c <Vector88+0x9c>)
 80020f4:	f002 f8bc 	bl	8004270 <__trace_isr_enter>
  if (adcp->grpp != NULL) {
 80020f8:	4d25      	ldr	r5, [pc, #148]	; (8002190 <Vector88+0xa0>)
  isr  = ADC1->ISR;
 80020fa:	4a26      	ldr	r2, [pc, #152]	; (8002194 <Vector88+0xa4>)
  if (adcp->grpp != NULL) {
 80020fc:	692e      	ldr	r6, [r5, #16]
  isr  = ADC1->ISR;
 80020fe:	6813      	ldr	r3, [r2, #0]
  ADC1->ISR = isr;
 8002100:	6013      	str	r3, [r2, #0]
  if (adcp->grpp != NULL) {
 8002102:	b366      	cbz	r6, 800215e <Vector88+0x6e>
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8002104:	f013 0410 	ands.w	r4, r3, #16
 8002108:	d006      	beq.n	8002118 <Vector88+0x28>
 800210a:	782c      	ldrb	r4, [r5, #0]
 800210c:	f1a4 0403 	sub.w	r4, r4, #3
 8002110:	fab4 f484 	clz	r4, r4
 8002114:	0964      	lsrs	r4, r4, #5
 8002116:	0064      	lsls	r4, r4, #1
    if (isr & ADC_ISR_AWD1) {
 8002118:	0618      	lsls	r0, r3, #24
      emask |= ADC_ERR_AWD1;
 800211a:	bf48      	it	mi
 800211c:	f044 0404 	orrmi.w	r4, r4, #4
    if (isr & ADC_ISR_AWD2) {
 8002120:	05d9      	lsls	r1, r3, #23
 8002122:	d523      	bpl.n	800216c <Vector88+0x7c>
    if (isr & ADC_ISR_AWD3) {
 8002124:	059a      	lsls	r2, r3, #22
      emask |= ADC_ERR_AWD2;
 8002126:	f044 0408 	orr.w	r4, r4, #8
    if (isr & ADC_ISR_AWD3) {
 800212a:	d501      	bpl.n	8002130 <Vector88+0x40>
      emask |= ADC_ERR_AWD3;
 800212c:	f044 0410 	orr.w	r4, r4, #16
      _adc_isr_error_code(adcp, emask);
 8002130:	4817      	ldr	r0, [pc, #92]	; (8002190 <Vector88+0xa0>)
 8002132:	f7ff ffb5 	bl	80020a0 <adc_lld_stop_conversion>
 8002136:	68f3      	ldr	r3, [r6, #12]
 8002138:	b31b      	cbz	r3, 8002182 <Vector88+0x92>
 800213a:	2205      	movs	r2, #5
 800213c:	4621      	mov	r1, r4
 800213e:	702a      	strb	r2, [r5, #0]
 8002140:	4798      	blx	r3
 8002142:	782b      	ldrb	r3, [r5, #0]
 8002144:	2b05      	cmp	r3, #5
 8002146:	d01c      	beq.n	8002182 <Vector88+0x92>
 8002148:	2330      	movs	r3, #48	; 0x30
 800214a:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 800214e:	f04f 31ff 	mov.w	r1, #4294967295
 8002152:	4811      	ldr	r0, [pc, #68]	; (8002198 <Vector88+0xa8>)
 8002154:	f002 fcbc 	bl	8004ad0 <chThdResumeI>
 8002158:	2300      	movs	r3, #0
 800215a:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800215e:	480b      	ldr	r0, [pc, #44]	; (800218c <Vector88+0x9c>)
 8002160:	f002 f89e 	bl	80042a0 <__trace_isr_leave>
}
 8002164:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8002168:	f002 bf2a 	b.w	8004fc0 <__port_irq_epilogue>
    if (isr & ADC_ISR_AWD3) {
 800216c:	059b      	lsls	r3, r3, #22
 800216e:	d4dd      	bmi.n	800212c <Vector88+0x3c>
    if (emask != 0U) {
 8002170:	2c00      	cmp	r4, #0
 8002172:	d1dd      	bne.n	8002130 <Vector88+0x40>
  OSAL_IRQ_EPILOGUE();
 8002174:	4805      	ldr	r0, [pc, #20]	; (800218c <Vector88+0x9c>)
 8002176:	f002 f893 	bl	80042a0 <__trace_isr_leave>
}
 800217a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 800217e:	f002 bf1f 	b.w	8004fc0 <__port_irq_epilogue>
      _adc_isr_error_code(adcp, emask);
 8002182:	2202      	movs	r2, #2
 8002184:	2300      	movs	r3, #0
 8002186:	702a      	strb	r2, [r5, #0]
 8002188:	612b      	str	r3, [r5, #16]
 800218a:	e7dd      	b.n	8002148 <Vector88+0x58>
 800218c:	08005d10 	.word	0x08005d10
 8002190:	24000e28 	.word	0x24000e28
 8002194:	40022000 	.word	0x40022000
 8002198:	24000e3c 	.word	0x24000e3c
 800219c:	00000000 	.word	0x00000000

080021a0 <Vector244>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021a0:	480a      	ldr	r0, [pc, #40]	; (80021cc <Vector244+0x2c>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 80021a2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80021a4:	f002 f864 	bl	8004270 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80021a8:	4b09      	ldr	r3, [pc, #36]	; (80021d0 <Vector244+0x30>)
  BDMA->IFCR = flags << 0U;
  if (bdma.streams[0].func)
 80021aa:	480a      	ldr	r0, [pc, #40]	; (80021d4 <Vector244+0x34>)
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80021ac:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[0].func)
 80021ae:	6842      	ldr	r2, [r0, #4]
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80021b0:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 0U;
 80021b4:	6059      	str	r1, [r3, #4]
  if (bdma.streams[0].func)
 80021b6:	b10a      	cbz	r2, 80021bc <Vector244+0x1c>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 80021b8:	6880      	ldr	r0, [r0, #8]
 80021ba:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80021bc:	4803      	ldr	r0, [pc, #12]	; (80021cc <Vector244+0x2c>)
 80021be:	f002 f86f 	bl	80042a0 <__trace_isr_leave>
}
 80021c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 80021c6:	f002 befb 	b.w	8004fc0 <__port_irq_epilogue>
 80021ca:	bf00      	nop
 80021cc:	08005d70 	.word	0x08005d70
 80021d0:	58025400 	.word	0x58025400
 80021d4:	24000e60 	.word	0x24000e60
	...

080021e0 <Vector248>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021e0:	480b      	ldr	r0, [pc, #44]	; (8002210 <Vector248+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 80021e2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80021e4:	f002 f844 	bl	8004270 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 80021e8:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <Vector248+0x34>)
  BDMA->IFCR = flags << 4U;
  if (bdma.streams[1].func)
 80021ea:	480b      	ldr	r0, [pc, #44]	; (8002218 <Vector248+0x38>)
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 80021ec:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[1].func)
 80021ee:	68c2      	ldr	r2, [r0, #12]
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 80021f0:	0909      	lsrs	r1, r1, #4
 80021f2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 4U;
 80021f6:	010c      	lsls	r4, r1, #4
 80021f8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[1].func)
 80021fa:	b10a      	cbz	r2, 8002200 <Vector248+0x20>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 80021fc:	6900      	ldr	r0, [r0, #16]
 80021fe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002200:	4803      	ldr	r0, [pc, #12]	; (8002210 <Vector248+0x30>)
 8002202:	f002 f84d 	bl	80042a0 <__trace_isr_leave>
}
 8002206:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800220a:	f002 bed9 	b.w	8004fc0 <__port_irq_epilogue>
 800220e:	bf00      	nop
 8002210:	08005d64 	.word	0x08005d64
 8002214:	58025400 	.word	0x58025400
 8002218:	24000e60 	.word	0x24000e60
 800221c:	00000000 	.word	0x00000000

08002220 <Vector24C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002220:	480b      	ldr	r0, [pc, #44]	; (8002250 <Vector24C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8002222:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002224:	f002 f824 	bl	8004270 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8002228:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <Vector24C+0x34>)
  BDMA->IFCR = flags << 8U;
  if (bdma.streams[2].func)
 800222a:	480b      	ldr	r0, [pc, #44]	; (8002258 <Vector24C+0x38>)
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 800222c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[2].func)
 800222e:	6942      	ldr	r2, [r0, #20]
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8002230:	0a09      	lsrs	r1, r1, #8
 8002232:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 8U;
 8002236:	020c      	lsls	r4, r1, #8
 8002238:	605c      	str	r4, [r3, #4]
  if (bdma.streams[2].func)
 800223a:	b10a      	cbz	r2, 8002240 <Vector24C+0x20>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 800223c:	6980      	ldr	r0, [r0, #24]
 800223e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002240:	4803      	ldr	r0, [pc, #12]	; (8002250 <Vector24C+0x30>)
 8002242:	f002 f82d 	bl	80042a0 <__trace_isr_leave>
}
 8002246:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800224a:	f002 beb9 	b.w	8004fc0 <__port_irq_epilogue>
 800224e:	bf00      	nop
 8002250:	08005d58 	.word	0x08005d58
 8002254:	58025400 	.word	0x58025400
 8002258:	24000e60 	.word	0x24000e60
 800225c:	00000000 	.word	0x00000000

08002260 <Vector250>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002260:	480b      	ldr	r0, [pc, #44]	; (8002290 <Vector250+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8002262:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002264:	f002 f804 	bl	8004270 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8002268:	4b0a      	ldr	r3, [pc, #40]	; (8002294 <Vector250+0x34>)
  BDMA->IFCR = flags << 12U;
  if (bdma.streams[3].func)
 800226a:	480b      	ldr	r0, [pc, #44]	; (8002298 <Vector250+0x38>)
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 800226c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[3].func)
 800226e:	69c2      	ldr	r2, [r0, #28]
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8002270:	0b09      	lsrs	r1, r1, #12
 8002272:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 12U;
 8002276:	030c      	lsls	r4, r1, #12
 8002278:	605c      	str	r4, [r3, #4]
  if (bdma.streams[3].func)
 800227a:	b10a      	cbz	r2, 8002280 <Vector250+0x20>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 800227c:	6a00      	ldr	r0, [r0, #32]
 800227e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002280:	4803      	ldr	r0, [pc, #12]	; (8002290 <Vector250+0x30>)
 8002282:	f002 f80d 	bl	80042a0 <__trace_isr_leave>
}
 8002286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800228a:	f002 be99 	b.w	8004fc0 <__port_irq_epilogue>
 800228e:	bf00      	nop
 8002290:	08005d4c 	.word	0x08005d4c
 8002294:	58025400 	.word	0x58025400
 8002298:	24000e60 	.word	0x24000e60
 800229c:	00000000 	.word	0x00000000

080022a0 <Vector254>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80022a0:	480b      	ldr	r0, [pc, #44]	; (80022d0 <Vector254+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 80022a2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80022a4:	f001 ffe4 	bl	8004270 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <Vector254+0x34>)
  BDMA->IFCR = flags << 16U;
  if (bdma.streams[4].func)
 80022aa:	480b      	ldr	r0, [pc, #44]	; (80022d8 <Vector254+0x38>)
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80022ac:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[4].func)
 80022ae:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80022b0:	0c09      	lsrs	r1, r1, #16
 80022b2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 16U;
 80022b6:	040c      	lsls	r4, r1, #16
 80022b8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[4].func)
 80022ba:	b10a      	cbz	r2, 80022c0 <Vector254+0x20>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 80022bc:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80022be:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80022c0:	4803      	ldr	r0, [pc, #12]	; (80022d0 <Vector254+0x30>)
 80022c2:	f001 ffed 	bl	80042a0 <__trace_isr_leave>
}
 80022c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80022ca:	f002 be79 	b.w	8004fc0 <__port_irq_epilogue>
 80022ce:	bf00      	nop
 80022d0:	08005d40 	.word	0x08005d40
 80022d4:	58025400 	.word	0x58025400
 80022d8:	24000e60 	.word	0x24000e60
 80022dc:	00000000 	.word	0x00000000

080022e0 <Vector258>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80022e0:	480b      	ldr	r0, [pc, #44]	; (8002310 <Vector258+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 80022e2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80022e4:	f001 ffc4 	bl	8004270 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 80022e8:	4b0a      	ldr	r3, [pc, #40]	; (8002314 <Vector258+0x34>)
  BDMA->IFCR = flags << 20U;
  if (bdma.streams[5].func)
 80022ea:	480b      	ldr	r0, [pc, #44]	; (8002318 <Vector258+0x38>)
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 80022ec:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[5].func)
 80022ee:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 80022f0:	0d09      	lsrs	r1, r1, #20
 80022f2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 20U;
 80022f6:	050c      	lsls	r4, r1, #20
 80022f8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[5].func)
 80022fa:	b10a      	cbz	r2, 8002300 <Vector258+0x20>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 80022fc:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80022fe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002300:	4803      	ldr	r0, [pc, #12]	; (8002310 <Vector258+0x30>)
 8002302:	f001 ffcd 	bl	80042a0 <__trace_isr_leave>
}
 8002306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800230a:	f002 be59 	b.w	8004fc0 <__port_irq_epilogue>
 800230e:	bf00      	nop
 8002310:	08005d34 	.word	0x08005d34
 8002314:	58025400 	.word	0x58025400
 8002318:	24000e60 	.word	0x24000e60
 800231c:	00000000 	.word	0x00000000

08002320 <Vector25C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002320:	480b      	ldr	r0, [pc, #44]	; (8002350 <Vector25C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8002322:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002324:	f001 ffa4 	bl	8004270 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8002328:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <Vector25C+0x34>)
  BDMA->IFCR = flags << 24U;
  if (bdma.streams[6].func)
 800232a:	480b      	ldr	r0, [pc, #44]	; (8002358 <Vector25C+0x38>)
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 800232c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[6].func)
 800232e:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8002330:	0e09      	lsrs	r1, r1, #24
 8002332:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 24U;
 8002336:	060c      	lsls	r4, r1, #24
 8002338:	605c      	str	r4, [r3, #4]
  if (bdma.streams[6].func)
 800233a:	b10a      	cbz	r2, 8002340 <Vector25C+0x20>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 800233c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800233e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002340:	4803      	ldr	r0, [pc, #12]	; (8002350 <Vector25C+0x30>)
 8002342:	f001 ffad 	bl	80042a0 <__trace_isr_leave>
}
 8002346:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800234a:	f002 be39 	b.w	8004fc0 <__port_irq_epilogue>
 800234e:	bf00      	nop
 8002350:	08005d28 	.word	0x08005d28
 8002354:	58025400 	.word	0x58025400
 8002358:	24000e60 	.word	0x24000e60
 800235c:	00000000 	.word	0x00000000

08002360 <Vector260>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002360:	480b      	ldr	r0, [pc, #44]	; (8002390 <Vector260+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8002362:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002364:	f001 ff84 	bl	8004270 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8002368:	4b0a      	ldr	r3, [pc, #40]	; (8002394 <Vector260+0x34>)
  BDMA->IFCR = flags << 28U;
  if (bdma.streams[7].func)
 800236a:	480b      	ldr	r0, [pc, #44]	; (8002398 <Vector260+0x38>)
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 800236c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[7].func)
 800236e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8002370:	0f09      	lsrs	r1, r1, #28
 8002372:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 28U;
 8002376:	070c      	lsls	r4, r1, #28
 8002378:	605c      	str	r4, [r3, #4]
  if (bdma.streams[7].func)
 800237a:	b10a      	cbz	r2, 8002380 <Vector260+0x20>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 800237c:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800237e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002380:	4803      	ldr	r0, [pc, #12]	; (8002390 <Vector260+0x30>)
 8002382:	f001 ff8d 	bl	80042a0 <__trace_isr_leave>
}
 8002386:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800238a:	f002 be19 	b.w	8004fc0 <__port_irq_epilogue>
 800238e:	bf00      	nop
 8002390:	08005d1c 	.word	0x08005d1c
 8002394:	58025400 	.word	0x58025400
 8002398:	24000e60 	.word	0x24000e60
 800239c:	00000000 	.word	0x00000000

080023a0 <bdmaInit>:
 * @init
 */
void bdmaInit(void) {
  unsigned i;

  bdma.allocated_mask = 0U;
 80023a0:	480b      	ldr	r0, [pc, #44]	; (80023d0 <bdmaInit+0x30>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <bdmaInit+0x34>)
 80023a6:	4601      	mov	r1, r0
 80023a8:	6002      	str	r2, [r0, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80023aa:	f103 0ca0 	add.w	ip, r3, #160	; 0xa0
  bdma.allocated_mask = 0U;
 80023ae:	480a      	ldr	r0, [pc, #40]	; (80023d8 <bdmaInit+0x38>)
 80023b0:	e001      	b.n	80023b6 <bdmaInit+0x16>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 80023b2:	f853 0c14 	ldr.w	r0, [r3, #-20]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80023b6:	3314      	adds	r3, #20
    _stm32_bdma_streams[i].channel->CCR = 0U;
 80023b8:	6002      	str	r2, [r0, #0]
    bdma.streams[i].func  = NULL;
 80023ba:	604a      	str	r2, [r1, #4]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80023bc:	4563      	cmp	r3, ip
    bdma.streams[i].param = NULL;
 80023be:	f841 2f08 	str.w	r2, [r1, #8]!
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80023c2:	d1f6      	bne.n	80023b2 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 80023c4:	4b05      	ldr	r3, [pc, #20]	; (80023dc <bdmaInit+0x3c>)
 80023c6:	f04f 32ff 	mov.w	r2, #4294967295
 80023ca:	605a      	str	r2, [r3, #4]
}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	24000e60 	.word	0x24000e60
 80023d4:	08005d94 	.word	0x08005d94
 80023d8:	58025408 	.word	0x58025408
 80023dc:	58025400 	.word	0x58025400

080023e0 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80023e0:	480a      	ldr	r0, [pc, #40]	; (800240c <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 80023e2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80023e4:	f001 ff44 	bl	8004270 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 80023ea:	480a      	ldr	r0, [pc, #40]	; (8002414 <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80023ec:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 80023ee:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80023f0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 80023f4:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 80023f6:	b10a      	cbz	r2, 80023fc <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 80023f8:	6880      	ldr	r0, [r0, #8]
 80023fa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80023fc:	4803      	ldr	r0, [pc, #12]	; (800240c <Vector6C+0x2c>)
 80023fe:	f001 ff4f 	bl	80042a0 <__trace_isr_leave>
}
 8002402:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002406:	f002 bddb 	b.w	8004fc0 <__port_irq_epilogue>
 800240a:	bf00      	nop
 800240c:	08005e70 	.word	0x08005e70
 8002410:	40020000 	.word	0x40020000
 8002414:	24000ea4 	.word	0x24000ea4
	...

08002420 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002420:	480b      	ldr	r0, [pc, #44]	; (8002450 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8002422:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002424:	f001 ff24 	bl	8004270 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002428:	4b0a      	ldr	r3, [pc, #40]	; (8002454 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 800242a:	480b      	ldr	r0, [pc, #44]	; (8002458 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800242c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 800242e:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002430:	0989      	lsrs	r1, r1, #6
 8002432:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8002436:	018c      	lsls	r4, r1, #6
 8002438:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 800243a:	b10a      	cbz	r2, 8002440 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 800243c:	6900      	ldr	r0, [r0, #16]
 800243e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002440:	4803      	ldr	r0, [pc, #12]	; (8002450 <Vector70+0x30>)
 8002442:	f001 ff2d 	bl	80042a0 <__trace_isr_leave>
}
 8002446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800244a:	f002 bdb9 	b.w	8004fc0 <__port_irq_epilogue>
 800244e:	bf00      	nop
 8002450:	08005e64 	.word	0x08005e64
 8002454:	40020000 	.word	0x40020000
 8002458:	24000ea4 	.word	0x24000ea4
 800245c:	00000000 	.word	0x00000000

08002460 <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002460:	480b      	ldr	r0, [pc, #44]	; (8002490 <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8002462:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002464:	f001 ff04 	bl	8004270 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002468:	4b0a      	ldr	r3, [pc, #40]	; (8002494 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 800246a:	480b      	ldr	r0, [pc, #44]	; (8002498 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800246c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 800246e:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002470:	0c09      	lsrs	r1, r1, #16
 8002472:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8002476:	040c      	lsls	r4, r1, #16
 8002478:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 800247a:	b10a      	cbz	r2, 8002480 <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 800247c:	6980      	ldr	r0, [r0, #24]
 800247e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002480:	4803      	ldr	r0, [pc, #12]	; (8002490 <Vector74+0x30>)
 8002482:	f001 ff0d 	bl	80042a0 <__trace_isr_leave>
}
 8002486:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800248a:	f002 bd99 	b.w	8004fc0 <__port_irq_epilogue>
 800248e:	bf00      	nop
 8002490:	08005e58 	.word	0x08005e58
 8002494:	40020000 	.word	0x40020000
 8002498:	24000ea4 	.word	0x24000ea4
 800249c:	00000000 	.word	0x00000000

080024a0 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80024a0:	480b      	ldr	r0, [pc, #44]	; (80024d0 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80024a2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80024a4:	f001 fee4 	bl	8004270 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80024a8:	4b0a      	ldr	r3, [pc, #40]	; (80024d4 <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 80024aa:	480b      	ldr	r0, [pc, #44]	; (80024d8 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80024ac:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 80024ae:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80024b0:	0d89      	lsrs	r1, r1, #22
 80024b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 80024b6:	058c      	lsls	r4, r1, #22
 80024b8:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 80024ba:	b10a      	cbz	r2, 80024c0 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 80024bc:	6a00      	ldr	r0, [r0, #32]
 80024be:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80024c0:	4803      	ldr	r0, [pc, #12]	; (80024d0 <Vector78+0x30>)
 80024c2:	f001 feed 	bl	80042a0 <__trace_isr_leave>
}
 80024c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80024ca:	f002 bd79 	b.w	8004fc0 <__port_irq_epilogue>
 80024ce:	bf00      	nop
 80024d0:	08005e4c 	.word	0x08005e4c
 80024d4:	40020000 	.word	0x40020000
 80024d8:	24000ea4 	.word	0x24000ea4
 80024dc:	00000000 	.word	0x00000000

080024e0 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80024e0:	480a      	ldr	r0, [pc, #40]	; (800250c <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 80024e2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80024e4:	f001 fec4 	bl	8004270 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80024e8:	4b09      	ldr	r3, [pc, #36]	; (8002510 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 80024ea:	480a      	ldr	r0, [pc, #40]	; (8002514 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80024ec:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 80024ee:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80024f0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 80024f4:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 80024f6:	b10a      	cbz	r2, 80024fc <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 80024f8:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80024fa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80024fc:	4803      	ldr	r0, [pc, #12]	; (800250c <Vector7C+0x2c>)
 80024fe:	f001 fecf 	bl	80042a0 <__trace_isr_leave>
}
 8002502:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002506:	f002 bd5b 	b.w	8004fc0 <__port_irq_epilogue>
 800250a:	bf00      	nop
 800250c:	08005e40 	.word	0x08005e40
 8002510:	40020000 	.word	0x40020000
 8002514:	24000ea4 	.word	0x24000ea4
	...

08002520 <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002520:	480b      	ldr	r0, [pc, #44]	; (8002550 <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8002522:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002524:	f001 fea4 	bl	8004270 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002528:	4b0a      	ldr	r3, [pc, #40]	; (8002554 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 800252a:	480b      	ldr	r0, [pc, #44]	; (8002558 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800252c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 800252e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002530:	0989      	lsrs	r1, r1, #6
 8002532:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8002536:	018c      	lsls	r4, r1, #6
 8002538:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 800253a:	b10a      	cbz	r2, 8002540 <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 800253c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800253e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002540:	4803      	ldr	r0, [pc, #12]	; (8002550 <Vector80+0x30>)
 8002542:	f001 fead 	bl	80042a0 <__trace_isr_leave>
}
 8002546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800254a:	f002 bd39 	b.w	8004fc0 <__port_irq_epilogue>
 800254e:	bf00      	nop
 8002550:	08005e34 	.word	0x08005e34
 8002554:	40020000 	.word	0x40020000
 8002558:	24000ea4 	.word	0x24000ea4
 800255c:	00000000 	.word	0x00000000

08002560 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002560:	480b      	ldr	r0, [pc, #44]	; (8002590 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8002562:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002564:	f001 fe84 	bl	8004270 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002568:	4b0a      	ldr	r3, [pc, #40]	; (8002594 <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 800256a:	480b      	ldr	r0, [pc, #44]	; (8002598 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 800256c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 800256e:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002570:	0c09      	lsrs	r1, r1, #16
 8002572:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8002576:	040c      	lsls	r4, r1, #16
 8002578:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 800257a:	b10a      	cbz	r2, 8002580 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 800257c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800257e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002580:	4803      	ldr	r0, [pc, #12]	; (8002590 <Vector84+0x30>)
 8002582:	f001 fe8d 	bl	80042a0 <__trace_isr_leave>
}
 8002586:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800258a:	f002 bd19 	b.w	8004fc0 <__port_irq_epilogue>
 800258e:	bf00      	nop
 8002590:	08005ed0 	.word	0x08005ed0
 8002594:	40020000 	.word	0x40020000
 8002598:	24000ea4 	.word	0x24000ea4
 800259c:	00000000 	.word	0x00000000

080025a0 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80025a0:	480b      	ldr	r0, [pc, #44]	; (80025d0 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 80025a2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80025a4:	f001 fe64 	bl	8004270 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80025a8:	4b0a      	ldr	r3, [pc, #40]	; (80025d4 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 80025aa:	480b      	ldr	r0, [pc, #44]	; (80025d8 <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80025ac:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 80025ae:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80025b0:	0d89      	lsrs	r1, r1, #22
 80025b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 80025b6:	058c      	lsls	r4, r1, #22
 80025b8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 80025ba:	b10a      	cbz	r2, 80025c0 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 80025bc:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80025be:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80025c0:	4803      	ldr	r0, [pc, #12]	; (80025d0 <VectorFC+0x30>)
 80025c2:	f001 fe6d 	bl	80042a0 <__trace_isr_leave>
}
 80025c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80025ca:	f002 bcf9 	b.w	8004fc0 <__port_irq_epilogue>
 80025ce:	bf00      	nop
 80025d0:	08005ec4 	.word	0x08005ec4
 80025d4:	40020000 	.word	0x40020000
 80025d8:	24000ea4 	.word	0x24000ea4
 80025dc:	00000000 	.word	0x00000000

080025e0 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80025e0:	480a      	ldr	r0, [pc, #40]	; (800260c <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 80025e2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80025e4:	f001 fe44 	bl	8004270 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80025e8:	4b09      	ldr	r3, [pc, #36]	; (8002610 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 80025ea:	480a      	ldr	r0, [pc, #40]	; (8002614 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80025ec:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 80025ee:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80025f0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 80025f4:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 80025f6:	b10a      	cbz	r2, 80025fc <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 80025f8:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80025fa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80025fc:	4803      	ldr	r0, [pc, #12]	; (800260c <Vector120+0x2c>)
 80025fe:	f001 fe4f 	bl	80042a0 <__trace_isr_leave>
}
 8002602:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002606:	f002 bcdb 	b.w	8004fc0 <__port_irq_epilogue>
 800260a:	bf00      	nop
 800260c:	08005eb8 	.word	0x08005eb8
 8002610:	40020400 	.word	0x40020400
 8002614:	24000ea4 	.word	0x24000ea4
	...

08002620 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002620:	480b      	ldr	r0, [pc, #44]	; (8002650 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8002622:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002624:	f001 fe24 	bl	8004270 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002628:	4b0a      	ldr	r3, [pc, #40]	; (8002654 <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 800262a:	480b      	ldr	r0, [pc, #44]	; (8002658 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800262c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 800262e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002630:	0989      	lsrs	r1, r1, #6
 8002632:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8002636:	018c      	lsls	r4, r1, #6
 8002638:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 800263a:	b10a      	cbz	r2, 8002640 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 800263c:	6d00      	ldr	r0, [r0, #80]	; 0x50
 800263e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002640:	4803      	ldr	r0, [pc, #12]	; (8002650 <Vector124+0x30>)
 8002642:	f001 fe2d 	bl	80042a0 <__trace_isr_leave>
}
 8002646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800264a:	f002 bcb9 	b.w	8004fc0 <__port_irq_epilogue>
 800264e:	bf00      	nop
 8002650:	08005eac 	.word	0x08005eac
 8002654:	40020400 	.word	0x40020400
 8002658:	24000ea4 	.word	0x24000ea4
 800265c:	00000000 	.word	0x00000000

08002660 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002660:	480b      	ldr	r0, [pc, #44]	; (8002690 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8002662:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002664:	f001 fe04 	bl	8004270 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002668:	4b0a      	ldr	r3, [pc, #40]	; (8002694 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 800266a:	480b      	ldr	r0, [pc, #44]	; (8002698 <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800266c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 800266e:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002670:	0c09      	lsrs	r1, r1, #16
 8002672:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8002676:	040c      	lsls	r4, r1, #16
 8002678:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 800267a:	b10a      	cbz	r2, 8002680 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 800267c:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800267e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002680:	4803      	ldr	r0, [pc, #12]	; (8002690 <Vector128+0x30>)
 8002682:	f001 fe0d 	bl	80042a0 <__trace_isr_leave>
}
 8002686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800268a:	f002 bc99 	b.w	8004fc0 <__port_irq_epilogue>
 800268e:	bf00      	nop
 8002690:	08005ea0 	.word	0x08005ea0
 8002694:	40020400 	.word	0x40020400
 8002698:	24000ea4 	.word	0x24000ea4
 800269c:	00000000 	.word	0x00000000

080026a0 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80026a0:	480b      	ldr	r0, [pc, #44]	; (80026d0 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 80026a2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80026a4:	f001 fde4 	bl	8004270 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80026a8:	4b0a      	ldr	r3, [pc, #40]	; (80026d4 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 80026aa:	480b      	ldr	r0, [pc, #44]	; (80026d8 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80026ac:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 80026ae:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80026b0:	0d89      	lsrs	r1, r1, #22
 80026b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 80026b6:	058c      	lsls	r4, r1, #22
 80026b8:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 80026ba:	b10a      	cbz	r2, 80026c0 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 80026bc:	6e00      	ldr	r0, [r0, #96]	; 0x60
 80026be:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80026c0:	4803      	ldr	r0, [pc, #12]	; (80026d0 <Vector12C+0x30>)
 80026c2:	f001 fded 	bl	80042a0 <__trace_isr_leave>
}
 80026c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80026ca:	f002 bc79 	b.w	8004fc0 <__port_irq_epilogue>
 80026ce:	bf00      	nop
 80026d0:	08005e94 	.word	0x08005e94
 80026d4:	40020400 	.word	0x40020400
 80026d8:	24000ea4 	.word	0x24000ea4
 80026dc:	00000000 	.word	0x00000000

080026e0 <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80026e0:	480a      	ldr	r0, [pc, #40]	; (800270c <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 80026e2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80026e4:	f001 fdc4 	bl	8004270 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80026e8:	4b09      	ldr	r3, [pc, #36]	; (8002710 <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 80026ea:	480a      	ldr	r0, [pc, #40]	; (8002714 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80026ec:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 80026ee:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80026f0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 80026f4:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 80026f6:	b10a      	cbz	r2, 80026fc <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 80026f8:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80026fa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80026fc:	4803      	ldr	r0, [pc, #12]	; (800270c <Vector130+0x2c>)
 80026fe:	f001 fdcf 	bl	80042a0 <__trace_isr_leave>
}
 8002702:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002706:	f002 bc5b 	b.w	8004fc0 <__port_irq_epilogue>
 800270a:	bf00      	nop
 800270c:	08005e88 	.word	0x08005e88
 8002710:	40020400 	.word	0x40020400
 8002714:	24000ea4 	.word	0x24000ea4
	...

08002720 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002720:	480b      	ldr	r0, [pc, #44]	; (8002750 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8002722:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002724:	f001 fda4 	bl	8004270 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002728:	4b0a      	ldr	r3, [pc, #40]	; (8002754 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 800272a:	480b      	ldr	r0, [pc, #44]	; (8002758 <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800272c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 800272e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002730:	0989      	lsrs	r1, r1, #6
 8002732:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8002736:	018c      	lsls	r4, r1, #6
 8002738:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 800273a:	b10a      	cbz	r2, 8002740 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 800273c:	6f00      	ldr	r0, [r0, #112]	; 0x70
 800273e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002740:	4803      	ldr	r0, [pc, #12]	; (8002750 <Vector150+0x30>)
 8002742:	f001 fdad 	bl	80042a0 <__trace_isr_leave>
}
 8002746:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800274a:	f002 bc39 	b.w	8004fc0 <__port_irq_epilogue>
 800274e:	bf00      	nop
 8002750:	08005e7c 	.word	0x08005e7c
 8002754:	40020400 	.word	0x40020400
 8002758:	24000ea4 	.word	0x24000ea4
 800275c:	00000000 	.word	0x00000000

08002760 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002760:	480b      	ldr	r0, [pc, #44]	; (8002790 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8002762:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002764:	f001 fd84 	bl	8004270 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002768:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 800276a:	480b      	ldr	r0, [pc, #44]	; (8002798 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 800276c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 800276e:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002770:	0c09      	lsrs	r1, r1, #16
 8002772:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8002776:	040c      	lsls	r4, r1, #16
 8002778:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 800277a:	b10a      	cbz	r2, 8002780 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 800277c:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800277e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002780:	4803      	ldr	r0, [pc, #12]	; (8002790 <Vector154+0x30>)
 8002782:	f001 fd8d 	bl	80042a0 <__trace_isr_leave>
}
 8002786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800278a:	f002 bc19 	b.w	8004fc0 <__port_irq_epilogue>
 800278e:	bf00      	nop
 8002790:	08005e28 	.word	0x08005e28
 8002794:	40020400 	.word	0x40020400
 8002798:	24000ea4 	.word	0x24000ea4
 800279c:	00000000 	.word	0x00000000

080027a0 <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80027a0:	480b      	ldr	r0, [pc, #44]	; (80027d0 <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 80027a2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80027a4:	f001 fd64 	bl	8004270 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80027a8:	4b0a      	ldr	r3, [pc, #40]	; (80027d4 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 80027aa:	480b      	ldr	r0, [pc, #44]	; (80027d8 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80027ac:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 80027ae:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80027b0:	0d89      	lsrs	r1, r1, #22
 80027b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 80027b6:	058c      	lsls	r4, r1, #22
 80027b8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 80027ba:	b112      	cbz	r2, 80027c2 <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 80027bc:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 80027c0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80027c2:	4803      	ldr	r0, [pc, #12]	; (80027d0 <Vector158+0x30>)
 80027c4:	f001 fd6c 	bl	80042a0 <__trace_isr_leave>
}
 80027c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80027cc:	f002 bbf8 	b.w	8004fc0 <__port_irq_epilogue>
 80027d0:	08005e1c 	.word	0x08005e1c
 80027d4:	40020400 	.word	0x40020400
 80027d8:	24000ea4 	.word	0x24000ea4
 80027dc:	00000000 	.word	0x00000000

080027e0 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 80027e0:	2200      	movs	r2, #0
 80027e2:	480d      	ldr	r0, [pc, #52]	; (8002818 <dmaInit+0x38>)
void dmaInit(void) {
 80027e4:	b430      	push	{r4, r5}
  dma.allocated_mask = 0U;
 80027e6:	4c0d      	ldr	r4, [pc, #52]	; (800281c <dmaInit+0x3c>)
 80027e8:	4613      	mov	r3, r2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80027ea:	4d0d      	ldr	r5, [pc, #52]	; (8002820 <dmaInit+0x40>)
  dma.allocated_mask = 0U;
 80027ec:	6022      	str	r2, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80027ee:	e001      	b.n	80027f4 <dmaInit+0x14>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80027f0:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
    dma.streams[i].func = NULL;
 80027f4:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80027f8:	3302      	adds	r3, #2
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80027fa:	6002      	str	r2, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80027fc:	2b20      	cmp	r3, #32
    dma.streams[i].func = NULL;
 80027fe:	604a      	str	r2, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002800:	d1f6      	bne.n	80027f0 <dmaInit+0x10>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8002802:	f04f 33ff 	mov.w	r3, #4294967295
 8002806:	4907      	ldr	r1, [pc, #28]	; (8002824 <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 8002808:	4a07      	ldr	r2, [pc, #28]	; (8002828 <dmaInit+0x48>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 800280a:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800280c:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800280e:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8002810:	60d3      	str	r3, [r2, #12]
}
 8002812:	bc30      	pop	{r4, r5}
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40020010 	.word	0x40020010
 800281c:	24000ea4 	.word	0x24000ea4
 8002820:	08005edc 	.word	0x08005edc
 8002824:	40020000 	.word	0x40020000
 8002828:	40020400 	.word	0x40020400
 800282c:	00000000 	.word	0x00000000

08002830 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 8002830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002832:	2812      	cmp	r0, #18
 8002834:	d820      	bhi.n	8002878 <dmaStreamAllocI+0x48>
 8002836:	e8df f000 	tbb	[pc, r0]
 800283a:	0a0a      	.short	0x0a0a
 800283c:	0a0a0a0a 	.word	0x0a0a0a0a
 8002840:	0a0a0a0a 	.word	0x0a0a0a0a
 8002844:	0a0a0a0a 	.word	0x0a0a0a0a
 8002848:	746f0a0a 	.word	0x746f0a0a
 800284c:	79          	.byte	0x79
 800284d:	00          	.byte	0x00
    osalDbgCheck(false);
    return NULL;
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
 800284e:	f04f 0c01 	mov.w	ip, #1
 8002852:	4605      	mov	r5, r0
 8002854:	fa0c fc00 	lsl.w	ip, ip, r0
    if ((dma.allocated_mask & mask) == 0U) {
 8002858:	4e37      	ldr	r6, [pc, #220]	; (8002938 <dmaStreamAllocI+0x108>)
 800285a:	6834      	ldr	r4, [r6, #0]
 800285c:	ea14 0f0c 	tst.w	r4, ip
 8002860:	d00d      	beq.n	800287e <dmaStreamAllocI+0x4e>
    uint32_t mask = (1U << i);
 8002862:	f04f 0e01 	mov.w	lr, #1
 8002866:	e002      	b.n	800286e <dmaStreamAllocI+0x3e>
    if ((dma.allocated_mask & mask) == 0U) {
 8002868:	ea14 0f0c 	tst.w	r4, ip
 800286c:	d007      	beq.n	800287e <dmaStreamAllocI+0x4e>
  for (i = startid; i <= endid; i++) {
 800286e:	3001      	adds	r0, #1
 8002870:	42a8      	cmp	r0, r5
    uint32_t mask = (1U << i);
 8002872:	fa0e fc00 	lsl.w	ip, lr, r0
  for (i = startid; i <= endid; i++) {
 8002876:	d9f7      	bls.n	8002868 <dmaStreamAllocI+0x38>
                                          void *param) {
 8002878:	2500      	movs	r5, #0
      return dmastp;
    }
  }

  return NULL;
}
 800287a:	4628      	mov	r0, r5
 800287c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      dma.allocated_mask  |= mask;
 800287e:	ea44 040c 	orr.w	r4, r4, ip
 8002882:	6034      	str	r4, [r6, #0]
      dma.streams[i].func  = func;
 8002884:	eb06 06c0 	add.w	r6, r6, r0, lsl #3
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8002888:	4c2c      	ldr	r4, [pc, #176]	; (800293c <dmaStreamAllocI+0x10c>)
      dma.streams[i].func  = func;
 800288a:	e9c6 2301 	strd	r2, r3, [r6, #4]
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 800288e:	fa5f f38c 	uxtb.w	r3, ip
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8002892:	0106      	lsls	r6, r0, #4
 8002894:	eb04 1500 	add.w	r5, r4, r0, lsl #4
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8002898:	b173      	cbz	r3, 80028b8 <dmaStreamAllocI+0x88>
  RCC_C1->AHB1ENR |= mask;
 800289a:	4b29      	ldr	r3, [pc, #164]	; (8002940 <dmaStreamAllocI+0x110>)
 800289c:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
 80028a0:	f040 0001 	orr.w	r0, r0, #1
 80028a4:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 80028a8:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 80028ac:	f040 0001 	orr.w	r0, r0, #1
 80028b0:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80028b4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 80028b8:	f41c 4f7f 	tst.w	ip, #65280	; 0xff00
 80028bc:	d11c      	bne.n	80028f8 <dmaStreamAllocI+0xc8>
      dmaStreamDisable(dmastp);
 80028be:	59a0      	ldr	r0, [r4, r6]
 80028c0:	6803      	ldr	r3, [r0, #0]
 80028c2:	f023 031f 	bic.w	r3, r3, #31
 80028c6:	6003      	str	r3, [r0, #0]
 80028c8:	6803      	ldr	r3, [r0, #0]
 80028ca:	f013 0301 	ands.w	r3, r3, #1
 80028ce:	d1fb      	bne.n	80028c8 <dmaStreamAllocI+0x98>
 80028d0:	4434      	add	r4, r6
 80028d2:	263d      	movs	r6, #61	; 0x3d
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80028d4:	2721      	movs	r7, #33	; 0x21
      dmaStreamDisable(dmastp);
 80028d6:	f894 c00c 	ldrb.w	ip, [r4, #12]
 80028da:	fa06 f60c 	lsl.w	r6, r6, ip
 80028de:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80028e2:	f8cc 6000 	str.w	r6, [ip]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 80028e6:	6003      	str	r3, [r0, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80028e8:	6147      	str	r7, [r0, #20]
      if (func != NULL) {
 80028ea:	2a00      	cmp	r2, #0
 80028ec:	d0c5      	beq.n	800287a <dmaStreamAllocI+0x4a>
        nvicEnableVector(dmastp->vector, priority);
 80028ee:	7ba0      	ldrb	r0, [r4, #14]
 80028f0:	f7ff f9be 	bl	8001c70 <nvicEnableVector>
}
 80028f4:	4628      	mov	r0, r5
 80028f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  RCC_C1->AHB1ENR |= mask;
 80028f8:	4b11      	ldr	r3, [pc, #68]	; (8002940 <dmaStreamAllocI+0x110>)
 80028fa:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
 80028fe:	f040 0002 	orr.w	r0, r0, #2
 8002902:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8002906:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 800290a:	f040 0002 	orr.w	r0, r0, #2
 800290e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002912:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8002916:	e7d2      	b.n	80028be <dmaStreamAllocI+0x8e>
                                          void *param) {
 8002918:	f04f 0c01 	mov.w	ip, #1
 800291c:	250f      	movs	r5, #15
 800291e:	2000      	movs	r0, #0
 8002920:	e79a      	b.n	8002858 <dmaStreamAllocI+0x28>
  return NULL;
 8002922:	f04f 0c01 	mov.w	ip, #1
 8002926:	2507      	movs	r5, #7
 8002928:	2000      	movs	r0, #0
  for (i = startid; i <= endid; i++) {
 800292a:	e795      	b.n	8002858 <dmaStreamAllocI+0x28>
  return NULL;
 800292c:	f04f 0c80 	mov.w	ip, #128	; 0x80
 8002930:	250f      	movs	r5, #15
 8002932:	2007      	movs	r0, #7
 8002934:	e790      	b.n	8002858 <dmaStreamAllocI+0x28>
 8002936:	bf00      	nop
 8002938:	24000ea4 	.word	0x24000ea4
 800293c:	08005edc 	.word	0x08005edc
 8002940:	58024400 	.word	0x58024400
	...

08002950 <dmaStreamAlloc>:
 * @api
 */
const stm32_dma_stream_t *dmaStreamAlloc(uint32_t id,
                                         uint32_t priority,
                                         stm32_dmaisr_t func,
                                         void *param) {
 8002950:	b508      	push	{r3, lr}
 8002952:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8002956:	f38c 8811 	msr	BASEPRI, ip
  const stm32_dma_stream_t *dmastp;

  osalSysLock();
  dmastp = dmaStreamAllocI(id, priority, func, param);
 800295a:	f7ff ff69 	bl	8002830 <dmaStreamAllocI>
 800295e:	2300      	movs	r3, #0
 8002960:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();

  return dmastp;
}
 8002964:	bd08      	pop	{r3, pc}
 8002966:	bf00      	nop
	...

08002970 <dmaSetRequestSource>:
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 8002970:	6883      	ldr	r3, [r0, #8]
 8002972:	6019      	str	r1, [r3, #0]
}
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
	...

08002980 <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
	...

08002990 <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8002990:	b570      	push	{r4, r5, r6, lr}
  uint32_t isr = I2CD2.i2c->ISR;
 8002992:	4d70      	ldr	r5, [pc, #448]	; (8002b54 <VectorC4+0x1c4>)

  OSAL_IRQ_PROLOGUE();
 8002994:	4870      	ldr	r0, [pc, #448]	; (8002b58 <VectorC4+0x1c8>)
  uint32_t isr = I2CD2.i2c->ISR;
 8002996:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002998:	699c      	ldr	r4, [r3, #24]
  OSAL_IRQ_PROLOGUE();
 800299a:	f001 fc69 	bl	8004270 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 800299e:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80029a0:	f004 03fe 	and.w	r3, r4, #254	; 0xfe
  if ((isr & I2C_ISR_NACKF) != 0U) {
 80029a4:	f014 0110 	ands.w	r1, r4, #16
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 80029a8:	61d3      	str	r3, [r2, #28]
  if ((isr & I2C_ISR_NACKF) != 0U) {
 80029aa:	d14a      	bne.n	8002a42 <VectorC4+0xb2>
  if ((isr & I2C_ISR_TCR) != 0U) {
 80029ac:	0620      	lsls	r0, r4, #24
 80029ae:	d42c      	bmi.n	8002a0a <VectorC4+0x7a>
  if ((isr & I2C_ISR_TC) != 0U) {
 80029b0:	0661      	lsls	r1, r4, #25
 80029b2:	d523      	bpl.n	80029fc <VectorC4+0x6c>
    if (i2cp->state == I2C_ACTIVE_TX) {
 80029b4:	782b      	ldrb	r3, [r5, #0]
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	f000 808d 	beq.w	8002ad6 <VectorC4+0x146>
      i2c_lld_stop_rx_dma(i2cp);
 80029bc:	6b28      	ldr	r0, [r5, #48]	; 0x30
    dmaStreamDisable(i2cp->rx.dma);
 80029be:	6801      	ldr	r1, [r0, #0]
 80029c0:	680b      	ldr	r3, [r1, #0]
 80029c2:	f023 031f 	bic.w	r3, r3, #31
 80029c6:	600b      	str	r3, [r1, #0]
 80029c8:	680b      	ldr	r3, [r1, #0]
 80029ca:	07db      	lsls	r3, r3, #31
 80029cc:	d4fc      	bmi.n	80029c8 <VectorC4+0x38>
 80029ce:	7b04      	ldrb	r4, [r0, #12]
 80029d0:	233d      	movs	r3, #61	; 0x3d
 80029d2:	6841      	ldr	r1, [r0, #4]
 80029d4:	40a3      	lsls	r3, r4
 80029d6:	600b      	str	r3, [r1, #0]
    dp->CR2 |= I2C_CR2_STOP;
 80029d8:	6853      	ldr	r3, [r2, #4]
 80029da:	2130      	movs	r1, #48	; 0x30
 80029dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029e0:	6053      	str	r3, [r2, #4]
    dp->CR1 &= ~I2C_CR1_TCIE;
 80029e2:	6813      	ldr	r3, [r2, #0]
 80029e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029e8:	6013      	str	r3, [r2, #0]
 80029ea:	f381 8811 	msr	BASEPRI, r1
 80029ee:	2100      	movs	r1, #0
 80029f0:	485a      	ldr	r0, [pc, #360]	; (8002b5c <VectorC4+0x1cc>)
 80029f2:	f002 f86d 	bl	8004ad0 <chThdResumeI>
 80029f6:	2300      	movs	r3, #0
 80029f8:	f383 8811 	msr	BASEPRI, r3

  i2c_lld_serve_interrupt(&I2CD2, isr);

  OSAL_IRQ_EPILOGUE();
 80029fc:	4856      	ldr	r0, [pc, #344]	; (8002b58 <VectorC4+0x1c8>)
 80029fe:	f001 fc4f 	bl	80042a0 <__trace_isr_leave>
}
 8002a02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8002a06:	f002 badb 	b.w	8004fc0 <__port_irq_epilogue>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8002a0a:	782b      	ldrb	r3, [r5, #0]
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d052      	beq.n	8002ab6 <VectorC4+0x126>
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8002a10:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
  if (n > 255U) {
 8002a16:	2bff      	cmp	r3, #255	; 0xff
 8002a18:	f200 808c 	bhi.w	8002b34 <VectorC4+0x1a4>
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8002a1c:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8002a1e:	6868      	ldr	r0, [r5, #4]
 8002a20:	6854      	ldr	r4, [r2, #4]
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8002a22:	6880      	ldr	r0, [r0, #8]
 8002a24:	4303      	orrs	r3, r0
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8002a26:	484e      	ldr	r0, [pc, #312]	; (8002b60 <VectorC4+0x1d0>)
 8002a28:	4020      	ands	r0, r4
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8002a2a:	4303      	orrs	r3, r0
  OSAL_IRQ_EPILOGUE();
 8002a2c:	484a      	ldr	r0, [pc, #296]	; (8002b58 <VectorC4+0x1c8>)
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8002a2e:	430b      	orrs	r3, r1
 8002a30:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8002a34:	6053      	str	r3, [r2, #4]
  OSAL_IRQ_EPILOGUE();
 8002a36:	f001 fc33 	bl	80042a0 <__trace_isr_leave>
}
 8002a3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8002a3e:	f002 babf 	b.w	8004fc0 <__port_irq_epilogue>
    i2c_lld_stop_rx_dma(i2cp);
 8002a42:	6b28      	ldr	r0, [r5, #48]	; 0x30
    dmaStreamDisable(i2cp->rx.dma);
 8002a44:	6801      	ldr	r1, [r0, #0]
 8002a46:	680b      	ldr	r3, [r1, #0]
 8002a48:	f023 031f 	bic.w	r3, r3, #31
 8002a4c:	600b      	str	r3, [r1, #0]
 8002a4e:	680b      	ldr	r3, [r1, #0]
 8002a50:	07dc      	lsls	r4, r3, #31
 8002a52:	d4fc      	bmi.n	8002a4e <VectorC4+0xbe>
 8002a54:	7b04      	ldrb	r4, [r0, #12]
 8002a56:	233d      	movs	r3, #61	; 0x3d
 8002a58:	6841      	ldr	r1, [r0, #4]
 8002a5a:	40a3      	lsls	r3, r4
 8002a5c:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8002a5e:	600b      	str	r3, [r1, #0]
    dmaStreamDisable(i2cp->tx.dma);
 8002a60:	6801      	ldr	r1, [r0, #0]
 8002a62:	680b      	ldr	r3, [r1, #0]
 8002a64:	f023 031f 	bic.w	r3, r3, #31
 8002a68:	600b      	str	r3, [r1, #0]
 8002a6a:	680c      	ldr	r4, [r1, #0]
 8002a6c:	f014 0401 	ands.w	r4, r4, #1
 8002a70:	d1fb      	bne.n	8002a6a <VectorC4+0xda>
 8002a72:	6841      	ldr	r1, [r0, #4]
 8002a74:	233d      	movs	r3, #61	; 0x3d
 8002a76:	7b00      	ldrb	r0, [r0, #12]
 8002a78:	4083      	lsls	r3, r0
 8002a7a:	600b      	str	r3, [r1, #0]
    dp->CR2 |= I2C_CR2_STOP;
 8002a7c:	6853      	ldr	r3, [r2, #4]
    i2cp->errors |= I2C_ACK_FAILURE;
 8002a7e:	68a9      	ldr	r1, [r5, #8]
    dp->CR2 |= I2C_CR2_STOP;
 8002a80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    i2cp->errors |= I2C_ACK_FAILURE;
 8002a84:	f041 0104 	orr.w	r1, r1, #4
 8002a88:	60a9      	str	r1, [r5, #8]
 8002a8a:	2130      	movs	r1, #48	; 0x30
    dp->CR2 |= I2C_CR2_STOP;
 8002a8c:	6053      	str	r3, [r2, #4]
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8002a8e:	6813      	ldr	r3, [r2, #0]
 8002a90:	f023 0346 	bic.w	r3, r3, #70	; 0x46
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	f381 8811 	msr	BASEPRI, r1
 8002a9a:	f06f 0101 	mvn.w	r1, #1
 8002a9e:	482f      	ldr	r0, [pc, #188]	; (8002b5c <VectorC4+0x1cc>)
 8002aa0:	f002 f816 	bl	8004ad0 <chThdResumeI>
 8002aa4:	f384 8811 	msr	BASEPRI, r4
  OSAL_IRQ_EPILOGUE();
 8002aa8:	482b      	ldr	r0, [pc, #172]	; (8002b58 <VectorC4+0x1c8>)
 8002aaa:	f001 fbf9 	bl	80042a0 <__trace_isr_leave>
}
 8002aae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8002ab2:	f002 ba85 	b.w	8004fc0 <__port_irq_epilogue>
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8002ab6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6858      	ldr	r0, [r3, #4]
  if (n > 255U) {
 8002abc:	28ff      	cmp	r0, #255	; 0xff
 8002abe:	d83e      	bhi.n	8002b3e <VectorC4+0x1ae>
            (n << 16U) | reload;
 8002ac0:	0400      	lsls	r0, r0, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8002ac2:	686b      	ldr	r3, [r5, #4]
 8002ac4:	6856      	ldr	r6, [r2, #4]
 8002ac6:	689c      	ldr	r4, [r3, #8]
 8002ac8:	4b25      	ldr	r3, [pc, #148]	; (8002b60 <VectorC4+0x1d0>)
 8002aca:	4033      	ands	r3, r6
 8002acc:	4323      	orrs	r3, r4
            (n << 16U) | reload;
 8002ace:	4303      	orrs	r3, r0
 8002ad0:	430b      	orrs	r3, r1
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8002ad2:	6053      	str	r3, [r2, #4]
}
 8002ad4:	e792      	b.n	80029fc <VectorC4+0x6c>
      i2c_lld_stop_tx_dma(i2cp);
 8002ad6:	6b68      	ldr	r0, [r5, #52]	; 0x34
    dmaStreamDisable(i2cp->tx.dma);
 8002ad8:	6801      	ldr	r1, [r0, #0]
 8002ada:	680b      	ldr	r3, [r1, #0]
 8002adc:	f023 031f 	bic.w	r3, r3, #31
 8002ae0:	600b      	str	r3, [r1, #0]
 8002ae2:	680b      	ldr	r3, [r1, #0]
 8002ae4:	f013 0301 	ands.w	r3, r3, #1
 8002ae8:	d1fb      	bne.n	8002ae2 <VectorC4+0x152>
 8002aea:	6844      	ldr	r4, [r0, #4]
 8002aec:	213d      	movs	r1, #61	; 0x3d
 8002aee:	7b00      	ldrb	r0, [r0, #12]
 8002af0:	4081      	lsls	r1, r0
 8002af2:	6021      	str	r1, [r4, #0]
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8002af4:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8002af6:	6809      	ldr	r1, [r1, #0]
 8002af8:	6848      	ldr	r0, [r1, #4]
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8002afa:	2800      	cmp	r0, #0
 8002afc:	f43f af6c 	beq.w	80029d8 <VectorC4+0x48>
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8002b00:	6848      	ldr	r0, [r1, #4]
  if (n > 255U) {
 8002b02:	28ff      	cmp	r0, #255	; 0xff
 8002b04:	d820      	bhi.n	8002b48 <VectorC4+0x1b8>
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8002b06:	0400      	lsls	r0, r0, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8002b08:	686c      	ldr	r4, [r5, #4]
 8002b0a:	6856      	ldr	r6, [r2, #4]
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8002b0c:	68a4      	ldr	r4, [r4, #8]
 8002b0e:	4320      	orrs	r0, r4
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8002b10:	4c13      	ldr	r4, [pc, #76]	; (8002b60 <VectorC4+0x1d0>)
 8002b12:	4034      	ands	r4, r6
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8002b14:	4320      	orrs	r0, r4
 8002b16:	4303      	orrs	r3, r0
        i2cp->state = I2C_ACTIVE_RX;
 8002b18:	2004      	movs	r0, #4
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8002b1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8002b1e:	6053      	str	r3, [r2, #4]
    dmaStreamEnable(i2cp->rx.dma);
 8002b20:	680b      	ldr	r3, [r1, #0]
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	600b      	str	r3, [r1, #0]
        dp->CR2 |= I2C_CR2_START;
 8002b28:	6853      	ldr	r3, [r2, #4]
        i2cp->state = I2C_ACTIVE_RX;
 8002b2a:	7028      	strb	r0, [r5, #0]
        dp->CR2 |= I2C_CR2_START;
 8002b2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b30:	6053      	str	r3, [r2, #4]
        return;
 8002b32:	e763      	b.n	80029fc <VectorC4+0x6c>
 8002b34:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8002b38:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8002b3c:	e76f      	b.n	8002a1e <VectorC4+0x8e>
 8002b3e:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8002b42:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8002b46:	e7bc      	b.n	8002ac2 <VectorC4+0x132>
 8002b48:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8002b4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b50:	e7da      	b.n	8002b08 <VectorC4+0x178>
 8002b52:	bf00      	nop
 8002b54:	24000f28 	.word	0x24000f28
 8002b58:	08005fe8 	.word	0x08005fe8
 8002b5c:	24000f44 	.word	0x24000f44
 8002b60:	fe00ffff 	.word	0xfe00ffff
	...

08002b70 <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8002b70:	b538      	push	{r3, r4, r5, lr}
  uint32_t isr = I2CD2.i2c->ISR;
 8002b72:	4c2c      	ldr	r4, [pc, #176]	; (8002c24 <VectorC8+0xb4>)

  OSAL_IRQ_PROLOGUE();
 8002b74:	482c      	ldr	r0, [pc, #176]	; (8002c28 <VectorC8+0xb8>)
  uint32_t isr = I2CD2.i2c->ISR;
 8002b76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b78:	699d      	ldr	r5, [r3, #24]
  OSAL_IRQ_PROLOGUE();
 8002b7a:	f001 fb79 	bl	8004270 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8002b7e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002b80:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b82:	f405 527c 	and.w	r2, r5, #16128	; 0x3f00
 8002b86:	61da      	str	r2, [r3, #28]
    dmaStreamDisable(i2cp->rx.dma);
 8002b88:	680a      	ldr	r2, [r1, #0]
 8002b8a:	6813      	ldr	r3, [r2, #0]
 8002b8c:	f023 031f 	bic.w	r3, r3, #31
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	6813      	ldr	r3, [r2, #0]
 8002b94:	07db      	lsls	r3, r3, #31
 8002b96:	d4fc      	bmi.n	8002b92 <VectorC8+0x22>
 8002b98:	7b08      	ldrb	r0, [r1, #12]
 8002b9a:	233d      	movs	r3, #61	; 0x3d
 8002b9c:	684a      	ldr	r2, [r1, #4]
 8002b9e:	4083      	lsls	r3, r0
 8002ba0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ba2:	6013      	str	r3, [r2, #0]
    dmaStreamDisable(i2cp->tx.dma);
 8002ba4:	680a      	ldr	r2, [r1, #0]
 8002ba6:	6813      	ldr	r3, [r2, #0]
 8002ba8:	f023 031f 	bic.w	r3, r3, #31
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	6813      	ldr	r3, [r2, #0]
 8002bb0:	07d8      	lsls	r0, r3, #31
 8002bb2:	d4fc      	bmi.n	8002bae <VectorC8+0x3e>
 8002bb4:	7b08      	ldrb	r0, [r1, #12]
 8002bb6:	233d      	movs	r3, #61	; 0x3d
 8002bb8:	684a      	ldr	r2, [r1, #4]
  if (isr & I2C_ISR_BERR)
 8002bba:	05e9      	lsls	r1, r5, #23
    dmaStreamDisable(i2cp->tx.dma);
 8002bbc:	fa03 f300 	lsl.w	r3, r3, r0
 8002bc0:	6013      	str	r3, [r2, #0]
    i2cp->errors |= I2C_BUS_ERROR;
 8002bc2:	68a3      	ldr	r3, [r4, #8]
 8002bc4:	bf44      	itt	mi
 8002bc6:	f043 0301 	orrmi.w	r3, r3, #1
 8002bca:	60a3      	strmi	r3, [r4, #8]
  if (isr & I2C_ISR_ARLO)
 8002bcc:	05aa      	lsls	r2, r5, #22
 8002bce:	d502      	bpl.n	8002bd6 <VectorC8+0x66>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8002bd0:	f043 0302 	orr.w	r3, r3, #2
 8002bd4:	60a3      	str	r3, [r4, #8]
  if (isr & I2C_ISR_OVR)
 8002bd6:	0568      	lsls	r0, r5, #21
 8002bd8:	d519      	bpl.n	8002c0e <VectorC8+0x9e>
    i2cp->errors |= I2C_OVERRUN;
 8002bda:	f043 0308 	orr.w	r3, r3, #8
  if (isr & I2C_ISR_TIMEOUT)
 8002bde:	04e9      	lsls	r1, r5, #19
    i2cp->errors |= I2C_OVERRUN;
 8002be0:	60a3      	str	r3, [r4, #8]
  if (isr & I2C_ISR_TIMEOUT)
 8002be2:	d502      	bpl.n	8002bea <VectorC8+0x7a>
    i2cp->errors |= I2C_TIMEOUT;
 8002be4:	f043 0320 	orr.w	r3, r3, #32
 8002be8:	60a3      	str	r3, [r4, #8]
 8002bea:	2330      	movs	r3, #48	; 0x30
 8002bec:	f383 8811 	msr	BASEPRI, r3
 8002bf0:	f06f 0101 	mvn.w	r1, #1
 8002bf4:	480d      	ldr	r0, [pc, #52]	; (8002c2c <VectorC8+0xbc>)
 8002bf6:	f001 ff6b 	bl	8004ad0 <chThdResumeI>
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f383 8811 	msr	BASEPRI, r3

  i2c_lld_serve_error_interrupt(&I2CD2, isr);

  OSAL_IRQ_EPILOGUE();
 8002c00:	4809      	ldr	r0, [pc, #36]	; (8002c28 <VectorC8+0xb8>)
 8002c02:	f001 fb4d 	bl	80042a0 <__trace_isr_leave>
}
 8002c06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8002c0a:	f002 b9d9 	b.w	8004fc0 <__port_irq_epilogue>
  if (isr & I2C_ISR_TIMEOUT)
 8002c0e:	04ea      	lsls	r2, r5, #19
 8002c10:	d4e8      	bmi.n	8002be4 <VectorC8+0x74>
  if (i2cp->errors != I2C_NO_ERROR)
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1e9      	bne.n	8002bea <VectorC8+0x7a>
  OSAL_IRQ_EPILOGUE();
 8002c16:	4804      	ldr	r0, [pc, #16]	; (8002c28 <VectorC8+0xb8>)
 8002c18:	f001 fb42 	bl	80042a0 <__trace_isr_leave>
}
 8002c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8002c20:	f002 b9ce 	b.w	8004fc0 <__port_irq_epilogue>
 8002c24:	24000f28 	.word	0x24000f28
 8002c28:	08005fdc 	.word	0x08005fdc
 8002c2c:	24000f44 	.word	0x24000f44

08002c30 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8002c30:	b510      	push	{r4, lr}
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8002c32:	4c0a      	ldr	r4, [pc, #40]	; (8002c5c <i2c_lld_init+0x2c>)
 8002c34:	4620      	mov	r0, r4
 8002c36:	f7fe fa33 	bl	80010a0 <i2cObjectInit>
  I2CD2.thread  = NULL;
 8002c3a:	2300      	movs	r3, #0
  I2CD2.i2c     = I2C2;
 8002c3c:	4a08      	ldr	r2, [pc, #32]	; (8002c60 <i2c_lld_init+0x30>)
  I2CD2.tx.dma  = NULL;
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8002c3e:	2105      	movs	r1, #5
 8002c40:	2021      	movs	r0, #33	; 0x21
  I2CD2.thread  = NULL;
 8002c42:	61e3      	str	r3, [r4, #28]
  I2CD2.i2c     = I2C2;
 8002c44:	63a2      	str	r2, [r4, #56]	; 0x38
  I2CD2.tx.dma  = NULL;
 8002c46:	e9c4 330c 	strd	r3, r3, [r4, #48]	; 0x30
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8002c4a:	f7ff f811 	bl	8001c70 <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8002c4e:	2105      	movs	r1, #5
 8002c50:	2022      	movs	r0, #34	; 0x22
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8002c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8002c56:	f7ff b80b 	b.w	8001c70 <nvicEnableVector>
 8002c5a:	bf00      	nop
 8002c5c:	24000f28 	.word	0x24000f28
 8002c60:	40005800 	.word	0x40005800
	...

08002c70 <otg_enable_ep.constprop.0>:
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
}

static void otg_enable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8002c70:	4a12      	ldr	r2, [pc, #72]	; (8002cbc <otg_enable_ep.constprop.0+0x4c>)
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002c72:	2300      	movs	r3, #0
static void otg_enable_ep(USBDriver *usbp) {
 8002c74:	b5f0      	push	{r4, r5, r6, r7, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002c76:	e9d2 4124 	ldrd	r4, r1, [r2, #144]	; 0x90
    if (usbp->epc[i]->out_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8002c7a:	f04f 0e01 	mov.w	lr, #1
 8002c7e:	f102 0c08 	add.w	ip, r2, #8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002c82:	688e      	ldr	r6, [r1, #8]
    if (usbp->epc[i]->out_state != NULL) {
 8002c84:	f85c 0f04 	ldr.w	r0, [ip, #4]!
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8002c88:	f103 0210 	add.w	r2, r3, #16
    }
    if (usbp->epc[i]->in_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8002c8c:	fa0e f103 	lsl.w	r1, lr, r3
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002c90:	1c5d      	adds	r5, r3, #1
    if (usbp->epc[i]->out_state != NULL) {
 8002c92:	6987      	ldr	r7, [r0, #24]
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8002c94:	fa0e f202 	lsl.w	r2, lr, r2
    if (usbp->epc[i]->out_state != NULL) {
 8002c98:	b127      	cbz	r7, 8002ca4 <otg_enable_ep.constprop.0+0x34>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8002c9a:	f8d4 781c 	ldr.w	r7, [r4, #2076]	; 0x81c
 8002c9e:	433a      	orrs	r2, r7
 8002ca0:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
    if (usbp->epc[i]->in_state != NULL) {
 8002ca4:	6942      	ldr	r2, [r0, #20]
 8002ca6:	b122      	cbz	r2, 8002cb2 <otg_enable_ep.constprop.0+0x42>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8002ca8:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 8002cac:	4311      	orrs	r1, r2
 8002cae:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002cb2:	429e      	cmp	r6, r3
 8002cb4:	462b      	mov	r3, r5
 8002cb6:	d1e5      	bne.n	8002c84 <otg_enable_ep.constprop.0+0x14>
    }
  }
}
 8002cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	24000f64 	.word	0x24000f64

08002cc0 <otg_disable_ep.isra.0>:
static void otg_disable_ep(USBDriver *usbp) {
 8002cc0:	b470      	push	{r4, r5, r6}
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002cc2:	2200      	movs	r2, #0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002cc4:	f04f 34ff 	mov.w	r4, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002cc8:	688e      	ldr	r6, [r1, #8]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002cca:	eb00 1142 	add.w	r1, r0, r2, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002cce:	f102 0c01 	add.w	ip, r2, #1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8002cd2:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002cd6:	460b      	mov	r3, r1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8002cd8:	2d00      	cmp	r5, #0
 8002cda:	da05      	bge.n	8002ce8 <otg_disable_ep.isra.0+0x28>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8002cdc:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
 8002ce0:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8002ce4:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8002ce8:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 8002cec:	2d00      	cmp	r5, #0
 8002cee:	da05      	bge.n	8002cfc <otg_disable_ep.isra.0+0x3c>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8002cf0:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 8002cf4:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8002cf8:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002cfc:	42b2      	cmp	r2, r6
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002cfe:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8002d02:	4662      	mov	r2, ip
 8002d04:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002d08:	d1df      	bne.n	8002cca <otg_disable_ep.isra.0+0xa>
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002d0a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
}
 8002d0e:	bc70      	pop	{r4, r5, r6}
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002d10:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
	...

08002d20 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8002d20:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8002d22:	4c04      	ldr	r4, [pc, #16]	; (8002d34 <usb_lld_init+0x14>)
 8002d24:	4620      	mov	r0, r4
 8002d26:	f7fe fa7b 	bl	8001220 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 8002d2a:	4a03      	ldr	r2, [pc, #12]	; (8002d38 <usb_lld_init+0x18>)
  USBD1.otgparams = &fsparams;
 8002d2c:	4b03      	ldr	r3, [pc, #12]	; (8002d3c <usb_lld_init+0x1c>)
 8002d2e:	e9c4 2324 	strd	r2, r3, [r4, #144]	; 0x90
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8002d32:	bd10      	pop	{r4, pc}
 8002d34:	24000f64 	.word	0x24000f64
 8002d38:	40080000 	.word	0x40080000
 8002d3c:	08006024 	.word	0x08006024

08002d40 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8002d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002d42:	2320      	movs	r3, #32
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8002d44:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
void usb_lld_reset(USBDriver *usbp) {
 8002d48:	4607      	mov	r7, r0
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002d4a:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8002d4c:	692c      	ldr	r4, [r5, #16]
 8002d4e:	f014 0420 	ands.w	r4, r4, #32
 8002d52:	d1fb      	bne.n	8002d4c <usb_lld_reset+0xc>
  chSysPolledDelayX(cycles);
 8002d54:	2012      	movs	r0, #18
  otgp->DIEPEMPMSK = 0;
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002d56:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 8002d5a:	f001 fa09 	bl	8004170 <chSysPolledDelayX>
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002d5e:	f8d7 c094 	ldr.w	ip, [r7, #148]	; 0x94
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002d62:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002d66:	f04f 31ff 	mov.w	r1, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002d6a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  otgp->DIEPEMPMSK = 0;
 8002d6e:	f8c5 4834 	str.w	r4, [r5, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002d72:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002d76:	eb05 1344 	add.w	r3, r5, r4, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002d7a:	4284      	cmp	r4, r0
 8002d7c:	f104 0401 	add.w	r4, r4, #1
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002d80:	f8c3 6900 	str.w	r6, [r3, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8002d84:	f8c3 6b00 	str.w	r6, [r3, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002d88:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8002d8c:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002d90:	d1f1      	bne.n	8002d76 <usb_lld_reset+0x36>
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002d92:	f8dc 3000 	ldr.w	r3, [ip]
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002d96:	2110      	movs	r1, #16
 8002d98:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002d9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8002da0:	626b      	str	r3, [r5, #36]	; 0x24
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002da2:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8002da4:	6914      	ldr	r4, [r2, #16]
 8002da6:	f014 0410 	ands.w	r4, r4, #16
 8002daa:	d1fb      	bne.n	8002da4 <usb_lld_reset+0x64>
 8002dac:	2012      	movs	r0, #18
 8002dae:	f001 f9df 	bl	8004170 <chSysPolledDelayX>
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8002db2:	f8d5 2800 	ldr.w	r2, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002db6:	4b12      	ldr	r3, [pc, #72]	; (8002e00 <usb_lld_reset+0xc0>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8002db8:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8002dbc:	4911      	ldr	r1, [pc, #68]	; (8002e04 <usb_lld_reset+0xc4>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8002dbe:	f8c5 2800 	str.w	r2, [r5, #2048]	; 0x800
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002dc2:	69aa      	ldr	r2, [r5, #24]
 8002dc4:	4313      	orrs	r3, r2
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8002dc6:	2209      	movs	r2, #9
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002dc8:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8002dca:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  next = usbp->pmnext;
 8002dce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8002dd2:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  usbp->epc[0] = &ep0config;
 8002dd6:	60f9      	str	r1, [r7, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8002dd8:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8002ddc:	4a0a      	ldr	r2, [pc, #40]	; (8002e08 <usb_lld_reset+0xc8>)
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8002dde:	f8c5 1b10 	str.w	r1, [r5, #2832]	; 0xb10
  usbp->pmnext += size;
 8002de2:	f103 0110 	add.w	r1, r3, #16
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8002de6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8002dea:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8002dee:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8002df2:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
  usbp->pmnext += size;
 8002df6:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8002dfa:	62ab      	str	r3, [r5, #40]	; 0x28
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
                                                  ep0config.in_maxsize / 4));
}
 8002dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	000c0010 	.word	0x000c0010
 8002e04:	08006000 	.word	0x08006000
 8002e08:	10008040 	.word	0x10008040
 8002e0c:	00000000 	.word	0x00000000

08002e10 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8002e10:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8002e14:	f890 108a 	ldrb.w	r1, [r0, #138]	; 0x8a
 8002e18:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 8002e1c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002e20:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002e24:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
}
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	0000      	movs	r0, r0
	...

08002e30 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8002e30:	4603      	mov	r3, r0

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8002e32:	e9d0 0124 	ldrd	r0, r1, [r0, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002e36:	680a      	ldr	r2, [r1, #0]
 8002e38:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  otg_disable_ep(usbp);
 8002e3c:	f7ff bf40 	b.w	8002cc0 <otg_disable_ep.isra.0>

08002e40 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8002e40:	3158      	adds	r1, #88	; 0x58
 8002e42:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002e46:	0149      	lsls	r1, r1, #5
 8002e48:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 8002e4a:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 8002e4e:	d004      	beq.n	8002e5a <usb_lld_get_status_out+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
    return EP_STATUS_STALLED;
 8002e50:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002e54:	bf0c      	ite	eq
 8002e56:	2002      	moveq	r0, #2
 8002e58:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 8002e5a:	4770      	bx	lr
 8002e5c:	0000      	movs	r0, r0
	...

08002e60 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8002e60:	3148      	adds	r1, #72	; 0x48
 8002e62:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002e66:	0149      	lsls	r1, r1, #5
 8002e68:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 8002e6a:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 8002e6e:	d004      	beq.n	8002e7a <usb_lld_get_status_in+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
    return EP_STATUS_STALLED;
 8002e70:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002e74:	bf0c      	ite	eq
 8002e76:	2002      	moveq	r0, #2
 8002e78:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 8002e7a:	4770      	bx	lr
 8002e7c:	0000      	movs	r0, r0
	...

08002e80 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8002e80:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8002e84:	68c3      	ldr	r3, [r0, #12]
 8002e86:	6a1b      	ldr	r3, [r3, #32]
 8002e88:	6819      	ldr	r1, [r3, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	6011      	str	r1, [r2, #0]
 8002e8e:	6053      	str	r3, [r2, #4]
}
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
	...

08002ea0 <usb_lld_start_out>:
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8002ea0:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	6993      	ldr	r3, [r2, #24]
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8002ea8:	b410      	push	{r4}

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 8002eaa:	681c      	ldr	r4, [r3, #0]
 8002eac:	60dc      	str	r4, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8002eae:	b909      	cbnz	r1, 8002eb4 <usb_lld_start_out+0x14>
 8002eb0:	2c40      	cmp	r4, #64	; 0x40
 8002eb2:	d825      	bhi.n	8002f00 <usb_lld_start_out+0x60>
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002eb4:	8a53      	ldrh	r3, [r2, #18]
  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002eb6:	6812      	ldr	r2, [r2, #0]
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002eb8:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002ebc:	f002 0c03 	and.w	ip, r2, #3
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002ec0:	1e5a      	subs	r2, r3, #1
 8002ec2:	4422      	add	r2, r4
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002ec4:	f1bc 0f01 	cmp.w	ip, #1
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002ec8:	fbb2 f2f3 	udiv	r2, r2, r3
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8002ecc:	fb02 f303 	mul.w	r3, r2, r3
 8002ed0:	f103 0303 	add.w	r3, r3, #3
 8002ed4:	f023 0303 	bic.w	r3, r3, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002ed8:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 8002edc:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 8002ee0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8002ee4:	f8c2 3b10 	str.w	r3, [r2, #2832]	; 0xb10
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002ee8:	d00d      	beq.n	8002f06 <usb_lld_start_out+0x66>
 8002eea:	b209      	sxth	r1, r1
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8002eec:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 8002ef0:	bc10      	pop	{r4}
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8002ef2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002ef6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8002efa:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8002efe:	4770      	bx	lr
    osp->rxsize = EP0_MAX_OUTSIZE;
 8002f00:	2440      	movs	r4, #64	; 0x40
 8002f02:	601c      	str	r4, [r3, #0]
 8002f04:	e7d6      	b.n	8002eb4 <usb_lld_start_out+0x14>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8002f06:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8002f0a:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 8002f0e:	b209      	sxth	r1, r1
 8002f10:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8002f14:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002f18:	bf14      	ite	ne
 8002f1a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8002f1e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 8002f22:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
 8002f26:	e7e1      	b.n	8002eec <usb_lld_start_out+0x4c>
	...

08002f30 <otg_epout_handler.constprop.0>:
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002f34:	4f24      	ldr	r7, [pc, #144]	; (8002fc8 <otg_epout_handler.constprop.0+0x98>)
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002f36:	4604      	mov	r4, r0
  stm32_otg_t *otgp = usbp->otg;
 8002f38:	f8d7 6090 	ldr.w	r6, [r7, #144]	; 0x90
  uint32_t epint = otgp->oe[ep].DOEPINT;
 8002f3c:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 8002f40:	f8d3 5b08 	ldr.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8002f44:	0728      	lsls	r0, r5, #28
  otgp->oe[ep].DOEPINT = epint;
 8002f46:	f8c3 5b08 	str.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8002f4a:	d503      	bpl.n	8002f54 <otg_epout_handler.constprop.0+0x24>
 8002f4c:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8002f50:	0719      	lsls	r1, r3, #28
 8002f52:	d431      	bmi.n	8002fb8 <otg_epout_handler.constprop.0+0x88>
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 8002f54:	07ea      	lsls	r2, r5, #31
 8002f56:	d52d      	bpl.n	8002fb4 <otg_epout_handler.constprop.0+0x84>
 8002f58:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8002f5c:	07db      	lsls	r3, r3, #31
 8002f5e:	d529      	bpl.n	8002fb4 <otg_epout_handler.constprop.0+0x84>
    osp = usbp->epc[ep]->out_state;
 8002f60:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 8002f64:	68d9      	ldr	r1, [r3, #12]
 8002f66:	698a      	ldr	r2, [r1, #24]
    if (ep == 0) {
 8002f68:	b954      	cbnz	r4, 8002f80 <otg_epout_handler.constprop.0+0x50>
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8002f6a:	8a48      	ldrh	r0, [r1, #18]
 8002f6c:	6853      	ldr	r3, [r2, #4]
 8002f6e:	fbb3 f5f0 	udiv	r5, r3, r0
 8002f72:	fb00 3315 	mls	r3, r0, r5, r3
 8002f76:	b91b      	cbnz	r3, 8002f80 <otg_epout_handler.constprop.0+0x50>
          (osp->rxsize < osp->totsize)) {
 8002f78:	6810      	ldr	r0, [r2, #0]
 8002f7a:	68d3      	ldr	r3, [r2, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8002f7c:	4298      	cmp	r0, r3
 8002f7e:	d30d      	bcc.n	8002f9c <otg_epout_handler.constprop.0+0x6c>
    _usb_isr_invoke_out_cb(usbp, ep);
 8002f80:	2201      	movs	r2, #1
 8002f82:	897b      	ldrh	r3, [r7, #10]
 8002f84:	68cd      	ldr	r5, [r1, #12]
 8002f86:	40a2      	lsls	r2, r4
 8002f88:	ea23 0302 	bic.w	r3, r3, r2
 8002f8c:	817b      	strh	r3, [r7, #10]
 8002f8e:	b18d      	cbz	r5, 8002fb4 <otg_epout_handler.constprop.0+0x84>
 8002f90:	4621      	mov	r1, r4
 8002f92:	462b      	mov	r3, r5
 8002f94:	480c      	ldr	r0, [pc, #48]	; (8002fc8 <otg_epout_handler.constprop.0+0x98>)
}
 8002f96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _usb_isr_invoke_out_cb(usbp, ep);
 8002f9a:	4718      	bx	r3
        osp->rxsize = osp->totsize - osp->rxsize;
 8002f9c:	1a1b      	subs	r3, r3, r0
        osp->rxcnt  = 0;
 8002f9e:	6054      	str	r4, [r2, #4]
 8002fa0:	2130      	movs	r1, #48	; 0x30
        osp->rxsize = osp->totsize - osp->rxsize;
 8002fa2:	6013      	str	r3, [r2, #0]
 8002fa4:	f381 8811 	msr	BASEPRI, r1
        usb_lld_start_out(usbp, ep);
 8002fa8:	4807      	ldr	r0, [pc, #28]	; (8002fc8 <otg_epout_handler.constprop.0+0x98>)
 8002faa:	4621      	mov	r1, r4
 8002fac:	f7ff ff78 	bl	8002ea0 <usb_lld_start_out>
 8002fb0:	f384 8811 	msr	BASEPRI, r4
}
 8002fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    _usb_isr_invoke_setup_cb(usbp, ep);
 8002fb8:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 8002fbc:	4621      	mov	r1, r4
 8002fbe:	4638      	mov	r0, r7
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	4798      	blx	r3
 8002fc6:	e7c5      	b.n	8002f54 <otg_epout_handler.constprop.0+0x24>
 8002fc8:	24000f64 	.word	0x24000f64
 8002fcc:	00000000 	.word	0x00000000

08002fd0 <usb_lld_start_in>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002fd0:	eb00 0381 	add.w	r3, r0, r1, lsl #2
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8002fd4:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002fd6:	68dc      	ldr	r4, [r3, #12]
 8002fd8:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8002fda:	6813      	ldr	r3, [r2, #0]
 8002fdc:	60d3      	str	r3, [r2, #12]
  if (isp->txsize == 0) {
 8002fde:	b9f3      	cbnz	r3, 800301e <usb_lld_start_in+0x4e>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8002fe0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002fe4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002fe8:	eb02 1341 	add.w	r3, r2, r1, lsl #5
 8002fec:	f8c3 0910 	str.w	r0, [r3, #2320]	; 0x910
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002ff0:	6823      	ldr	r3, [r4, #0]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d02a      	beq.n	8003050 <usb_lld_start_in+0x80>
 8002ffa:	b208      	sxth	r0, r1
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002ffc:	eb02 1040 	add.w	r0, r2, r0, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8003000:	2301      	movs	r3, #1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8003002:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8003006:	408b      	lsls	r3, r1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8003008:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800300c:	f8c0 4900 	str.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8003010:	f8d2 1834 	ldr.w	r1, [r2, #2100]	; 0x834
}
 8003014:	bc10      	pop	{r4}
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8003016:	430b      	orrs	r3, r1
 8003018:	f8c2 3834 	str.w	r3, [r2, #2100]	; 0x834
}
 800301c:	4770      	bx	lr
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 800301e:	b909      	cbnz	r1, 8003024 <usb_lld_start_in+0x54>
 8003020:	2b40      	cmp	r3, #64	; 0x40
 8003022:	d826      	bhi.n	8003072 <usb_lld_start_in+0xa2>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8003024:	f8b4 c010 	ldrh.w	ip, [r4, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8003028:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800302c:	f10c 30ff 	add.w	r0, ip, #4294967295
 8003030:	4418      	add	r0, r3
 8003032:	fbb0 f0fc 	udiv	r0, r0, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8003036:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 800303a:	eb02 1041 	add.w	r0, r2, r1, lsl #5
 800303e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003042:	f8c0 3910 	str.w	r3, [r0, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8003046:	6823      	ldr	r3, [r4, #0]
 8003048:	f003 0303 	and.w	r3, r3, #3
 800304c:	2b01      	cmp	r3, #1
 800304e:	d1d4      	bne.n	8002ffa <usb_lld_start_in+0x2a>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8003050:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
 8003054:	b208      	sxth	r0, r1
 8003056:	f413 7f80 	tst.w	r3, #256	; 0x100
 800305a:	eb02 1341 	add.w	r3, r2, r1, lsl #5
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 800305e:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8003062:	bf14      	ite	ne
 8003064:	f044 5480 	orrne.w	r4, r4, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8003068:	f044 5400 	orreq.w	r4, r4, #536870912	; 0x20000000
 800306c:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 8003070:	e7c4      	b.n	8002ffc <usb_lld_start_in+0x2c>
      isp->txsize = EP0_MAX_INSIZE;
 8003072:	2340      	movs	r3, #64	; 0x40
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	e7d5      	b.n	8003024 <usb_lld_start_in+0x54>
	...

08003080 <otg_epin_handler.constprop.0>:
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 8003080:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 8003084:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800318c <otg_epin_handler.constprop.0+0x10c>
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 8003088:	4604      	mov	r4, r0
  uint32_t epint = otgp->ie[ep].DIEPINT;
 800308a:	ea4f 1b40 	mov.w	fp, r0, lsl #5
  stm32_otg_t *otgp = usbp->otg;
 800308e:	f8d9 6090 	ldr.w	r6, [r9, #144]	; 0x90
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8003092:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 8003096:	f8d3 5908 	ldr.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 800309a:	07e9      	lsls	r1, r5, #31
  otgp->ie[ep].DIEPINT = epint;
 800309c:	f8c3 5908 	str.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80030a0:	d503      	bpl.n	80030aa <otg_epin_handler.constprop.0+0x2a>
 80030a2:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 80030a6:	07da      	lsls	r2, r3, #31
 80030a8:	d40c      	bmi.n	80030c4 <otg_epin_handler.constprop.0+0x44>
  if ((epint & DIEPINT_TXFE) &&
 80030aa:	062b      	lsls	r3, r5, #24
 80030ac:	d508      	bpl.n	80030c0 <otg_epin_handler.constprop.0+0x40>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 80030ae:	f04f 0801 	mov.w	r8, #1
 80030b2:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
 80030b6:	fa08 f804 	lsl.w	r8, r8, r4
  if ((epint & DIEPINT_TXFE) &&
 80030ba:	ea13 0f08 	tst.w	r3, r8
 80030be:	d118      	bne.n	80030f2 <otg_epin_handler.constprop.0+0x72>
}
 80030c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80030c4:	eb09 0380 	add.w	r3, r9, r0, lsl #2
 80030c8:	68d9      	ldr	r1, [r3, #12]
 80030ca:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 80030cc:	6818      	ldr	r0, [r3, #0]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	4290      	cmp	r0, r2
 80030d2:	d34a      	bcc.n	800316a <otg_epin_handler.constprop.0+0xea>
      _usb_isr_invoke_in_cb(usbp, ep);
 80030d4:	2201      	movs	r2, #1
 80030d6:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 80030da:	688f      	ldr	r7, [r1, #8]
 80030dc:	40a2      	lsls	r2, r4
 80030de:	ea23 0302 	bic.w	r3, r3, r2
 80030e2:	f8a9 3008 	strh.w	r3, [r9, #8]
 80030e6:	2f00      	cmp	r7, #0
 80030e8:	d0df      	beq.n	80030aa <otg_epin_handler.constprop.0+0x2a>
 80030ea:	4621      	mov	r1, r4
 80030ec:	4648      	mov	r0, r9
 80030ee:	47b8      	blx	r7
 80030f0:	e7db      	b.n	80030aa <otg_epin_handler.constprop.0+0x2a>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 80030f2:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	695e      	ldr	r6, [r3, #20]
 80030fa:	e9d6 7500 	ldrd	r7, r5, [r6]
 80030fe:	42af      	cmp	r7, r5
 8003100:	d941      	bls.n	8003186 <otg_epin_handler.constprop.0+0x106>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8003102:	3401      	adds	r4, #1
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8003104:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
    if (n > usbp->epc[ep]->in_maxsize)
 8003108:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800310c:	b2e4      	uxtb	r4, r4
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800310e:	eb0a 0e0b 	add.w	lr, sl, fp
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8003112:	eb0a 3004 	add.w	r0, sl, r4, lsl #12
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8003116:	eba7 0c05 	sub.w	ip, r7, r5
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800311a:	f8de 3918 	ldr.w	r3, [lr, #2328]	; 0x918
 800311e:	45cc      	cmp	ip, r9
 8003120:	b29b      	uxth	r3, r3
 8003122:	bf28      	it	cs
 8003124:	46cc      	movcs	ip, r9
 8003126:	ebbc 0f83 	cmp.w	ip, r3, lsl #2
 800312a:	d8c9      	bhi.n	80030c0 <otg_epin_handler.constprop.0+0x40>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800312c:	68b4      	ldr	r4, [r6, #8]
    if (n <= 4) {
 800312e:	f1bc 0f04 	cmp.w	ip, #4
    *fifop = *((uint32_t *)buf);
 8003132:	6823      	ldr	r3, [r4, #0]
 8003134:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8003136:	d90b      	bls.n	8003150 <otg_epin_handler.constprop.0+0xd0>
 8003138:	f1ac 0105 	sub.w	r1, ip, #5
 800313c:	4623      	mov	r3, r4
 800313e:	f021 0103 	bic.w	r1, r1, #3
 8003142:	3104      	adds	r1, #4
 8003144:	4421      	add	r1, r4
    *fifop = *((uint32_t *)buf);
 8003146:	f853 2f04 	ldr.w	r2, [r3, #4]!
    if (n <= 4) {
 800314a:	4299      	cmp	r1, r3
    *fifop = *((uint32_t *)buf);
 800314c:	6002      	str	r2, [r0, #0]
    if (n <= 4) {
 800314e:	d1fa      	bne.n	8003146 <otg_epin_handler.constprop.0+0xc6>
    usbp->epc[ep]->in_state->txcnt += n;
 8003150:	4465      	add	r5, ip
    usbp->epc[ep]->in_state->txbuf += n;
 8003152:	4464      	add	r4, ip
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8003154:	42bd      	cmp	r5, r7
    usbp->epc[ep]->in_state->txcnt += n;
 8003156:	e9c6 5401 	strd	r5, r4, [r6, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 800315a:	d3dc      	bcc.n	8003116 <otg_epin_handler.constprop.0+0x96>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 800315c:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 8003160:	ea23 0308 	bic.w	r3, r3, r8
 8003164:	f8ca 3834 	str.w	r3, [sl, #2100]	; 0x834
      return true;
 8003168:	e7aa      	b.n	80030c0 <otg_epin_handler.constprop.0+0x40>
      isp->txsize = isp->totsize - isp->txsize;
 800316a:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 800316c:	2700      	movs	r7, #0
      isp->txsize = isp->totsize - isp->txsize;
 800316e:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8003170:	605f      	str	r7, [r3, #4]
 8003172:	2330      	movs	r3, #48	; 0x30
 8003174:	f383 8811 	msr	BASEPRI, r3
      usb_lld_start_in(usbp, ep);
 8003178:	4621      	mov	r1, r4
 800317a:	4648      	mov	r0, r9
 800317c:	f7ff ff28 	bl	8002fd0 <usb_lld_start_in>
 8003180:	f387 8811 	msr	BASEPRI, r7
}
 8003184:	e791      	b.n	80030aa <otg_epin_handler.constprop.0+0x2a>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8003186:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
 800318a:	e7e7      	b.n	800315c <otg_epin_handler.constprop.0+0xdc>
 800318c:	24000f64 	.word	0x24000f64

08003190 <Vector1D4>:
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8003190:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 8003194:	4eb2      	ldr	r6, [pc, #712]	; (8003460 <Vector1D4+0x2d0>)
 8003196:	f04f 0940 	mov.w	r9, #64	; 0x40
  OSAL_IRQ_PROLOGUE();
 800319a:	48b2      	ldr	r0, [pc, #712]	; (8003464 <Vector1D4+0x2d4>)
 800319c:	f001 f868 	bl	8004270 <__trace_isr_enter>
  stm32_otg_t *otgp = usbp->otg;
 80031a0:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
  unsigned retry = 64U;
 80031a4:	e06e      	b.n	8003284 <Vector1D4+0xf4>
  if (sts & GINTSTS_USBSUSP) {
 80031a6:	0529      	lsls	r1, r5, #20
 80031a8:	f100 808e 	bmi.w	80032c8 <Vector1D4+0x138>
  if (sts & GINTSTS_ENUMDNE) {
 80031ac:	04aa      	lsls	r2, r5, #18
 80031ae:	d50c      	bpl.n	80031ca <Vector1D4+0x3a>
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 80031b0:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 80031b4:	f013 0f06 	tst.w	r3, #6
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80031be:	bf0c      	ite	eq
 80031c0:	f443 5310 	orreq.w	r3, r3, #9216	; 0x2400
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80031c4:	f443 53a0 	orrne.w	r3, r3, #5120	; 0x1400
 80031c8:	60fb      	str	r3, [r7, #12]
  if (sts & GINTSTS_SOF) {
 80031ca:	072b      	lsls	r3, r5, #28
 80031cc:	d50e      	bpl.n	80031ec <Vector1D4+0x5c>
    if (usbp->config->sof_cb == NULL) {
 80031ce:	6874      	ldr	r4, [r6, #4]
 80031d0:	68e3      	ldr	r3, [r4, #12]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 8176 	beq.w	80034c4 <Vector1D4+0x334>
    if (usbp->state == USB_SUSPENDED) {
 80031d8:	7833      	ldrb	r3, [r6, #0]
 80031da:	2b05      	cmp	r3, #5
 80031dc:	f000 817a 	beq.w	80034d4 <Vector1D4+0x344>
    otg_enable_ep(usbp);
 80031e0:	f7ff fd46 	bl	8002c70 <otg_enable_ep.constprop.0>
    _usb_isr_invoke_sof_cb(usbp);
 80031e4:	68e3      	ldr	r3, [r4, #12]
 80031e6:	b10b      	cbz	r3, 80031ec <Vector1D4+0x5c>
 80031e8:	4630      	mov	r0, r6
 80031ea:	4798      	blx	r3
  if (sts & GINTSTS_IISOIXFR) {
 80031ec:	02ec      	lsls	r4, r5, #11
 80031ee:	d473      	bmi.n	80032d8 <Vector1D4+0x148>
  if (sts & GINTSTS_IISOOXFR) {
 80031f0:	02a8      	lsls	r0, r5, #10
 80031f2:	f100 80b4 	bmi.w	800335e <Vector1D4+0x1ce>
  if (sts & GINTSTS_OEPINT) {
 80031f6:	032b      	lsls	r3, r5, #12
  src = otgp->DAINT;
 80031f8:	f8d7 4818 	ldr.w	r4, [r7, #2072]	; 0x818
  if (sts & GINTSTS_OEPINT) {
 80031fc:	d51a      	bpl.n	8003234 <Vector1D4+0xa4>
    if (src & (1 << 16))
 80031fe:	03e0      	lsls	r0, r4, #15
 8003200:	f100 813c 	bmi.w	800347c <Vector1D4+0x2ec>
    if (src & (1 << 17))
 8003204:	03a1      	lsls	r1, r4, #14
 8003206:	f100 8135 	bmi.w	8003474 <Vector1D4+0x2e4>
    if (src & (1 << 18))
 800320a:	0362      	lsls	r2, r4, #13
 800320c:	f100 812e 	bmi.w	800346c <Vector1D4+0x2dc>
    if (src & (1 << 19))
 8003210:	0323      	lsls	r3, r4, #12
 8003212:	f100 8120 	bmi.w	8003456 <Vector1D4+0x2c6>
    if (src & (1 << 20))
 8003216:	02e0      	lsls	r0, r4, #11
 8003218:	f100 8119 	bmi.w	800344e <Vector1D4+0x2be>
    if (src & (1 << 21))
 800321c:	02a1      	lsls	r1, r4, #10
 800321e:	f100 8112 	bmi.w	8003446 <Vector1D4+0x2b6>
    if (src & (1 << 22))
 8003222:	0262      	lsls	r2, r4, #9
 8003224:	f100 810b 	bmi.w	800343e <Vector1D4+0x2ae>
    if (src & (1 << 23))
 8003228:	0223      	lsls	r3, r4, #8
 800322a:	f100 8104 	bmi.w	8003436 <Vector1D4+0x2a6>
    if (src & (1 << 24))
 800322e:	01e0      	lsls	r0, r4, #7
 8003230:	f100 80f9 	bmi.w	8003426 <Vector1D4+0x296>
  if (sts & GINTSTS_IEPINT) {
 8003234:	0369      	lsls	r1, r5, #13
 8003236:	d51a      	bpl.n	800326e <Vector1D4+0xde>
    if (src & (1 << 0))
 8003238:	07e2      	lsls	r2, r4, #31
 800323a:	f100 813f 	bmi.w	80034bc <Vector1D4+0x32c>
    if (src & (1 << 1))
 800323e:	07a3      	lsls	r3, r4, #30
 8003240:	f100 8138 	bmi.w	80034b4 <Vector1D4+0x324>
    if (src & (1 << 2))
 8003244:	0760      	lsls	r0, r4, #29
 8003246:	f100 8131 	bmi.w	80034ac <Vector1D4+0x31c>
    if (src & (1 << 3))
 800324a:	0721      	lsls	r1, r4, #28
 800324c:	f100 812a 	bmi.w	80034a4 <Vector1D4+0x314>
    if (src & (1 << 4))
 8003250:	06e2      	lsls	r2, r4, #27
 8003252:	f100 8123 	bmi.w	800349c <Vector1D4+0x30c>
    if (src & (1 << 5))
 8003256:	06a3      	lsls	r3, r4, #26
 8003258:	f100 811c 	bmi.w	8003494 <Vector1D4+0x304>
    if (src & (1 << 6))
 800325c:	0660      	lsls	r0, r4, #25
 800325e:	f100 8115 	bmi.w	800348c <Vector1D4+0x2fc>
    if (src & (1 << 7))
 8003262:	0621      	lsls	r1, r4, #24
 8003264:	f100 810e 	bmi.w	8003484 <Vector1D4+0x2f4>
    if (src & (1 << 8))
 8003268:	05e2      	lsls	r2, r4, #23
 800326a:	f100 80e0 	bmi.w	800342e <Vector1D4+0x29e>
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 800326e:	06eb      	lsls	r3, r5, #27
 8003270:	f100 80a2 	bmi.w	80033b8 <Vector1D4+0x228>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8003274:	4b7c      	ldr	r3, [pc, #496]	; (8003468 <Vector1D4+0x2d8>)
 8003276:	421d      	tst	r5, r3
 8003278:	f000 80ce 	beq.w	8003418 <Vector1D4+0x288>
 800327c:	f1b9 0901 	subs.w	r9, r9, #1
 8003280:	f000 80ca 	beq.w	8003418 <Vector1D4+0x288>
  sts  = otgp->GINTSTS;
 8003284:	697d      	ldr	r5, [r7, #20]
  sts &= otgp->GINTMSK;
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	401d      	ands	r5, r3
  if (sts & GINTSTS_USBRST) {
 800328a:	f415 5880 	ands.w	r8, r5, #4096	; 0x1000
  otgp->GINTSTS = sts;
 800328e:	617d      	str	r5, [r7, #20]
  if (sts & GINTSTS_USBRST) {
 8003290:	f040 815f 	bne.w	8003552 <Vector1D4+0x3c2>
  if (sts & GINTSTS_WKUPINT) {
 8003294:	2d00      	cmp	r5, #0
 8003296:	da86      	bge.n	80031a6 <Vector1D4+0x16>
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 8003298:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 800329c:	0798      	lsls	r0, r3, #30
 800329e:	d005      	beq.n	80032ac <Vector1D4+0x11c>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80032a0:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 80032a4:	f023 0303 	bic.w	r3, r3, #3
 80032a8:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
    otg_enable_ep(usbp);
 80032ac:	f7ff fce0 	bl	8002c70 <otg_enable_ep.constprop.0>
    otgp->DCTL &= ~DCTL_RWUSIG;
 80032b0:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 80032b4:	4630      	mov	r0, r6
    otgp->DCTL &= ~DCTL_RWUSIG;
 80032b6:	f023 0301 	bic.w	r3, r3, #1
 80032ba:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 80032be:	f7fd fff7 	bl	80012b0 <_usb_wakeup>
  if (sts & GINTSTS_USBSUSP) {
 80032c2:	0529      	lsls	r1, r5, #20
 80032c4:	f57f af72 	bpl.w	80031ac <Vector1D4+0x1c>
    otg_disable_ep(usbp);
 80032c8:	e9d6 0124 	ldrd	r0, r1, [r6, #144]	; 0x90
 80032cc:	f7ff fcf8 	bl	8002cc0 <otg_disable_ep.isra.0>
    _usb_suspend(usbp);
 80032d0:	4630      	mov	r0, r6
 80032d2:	f7fd ffd5 	bl	8001280 <_usb_suspend>
 80032d6:	e769      	b.n	80031ac <Vector1D4+0x1c>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80032d8:	2100      	movs	r1, #0
  stm32_otg_t *otgp = usbp->otg;
 80032da:	f8d6 b090 	ldr.w	fp, [r6, #144]	; 0x90
      _usb_isr_invoke_in_cb(usbp, ep);
 80032de:	f04f 0a01 	mov.w	sl, #1
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80032e2:	460c      	mov	r4, r1
 80032e4:	e008      	b.n	80032f8 <Vector1D4+0x168>
 80032e6:	3401      	adds	r4, #1
 80032e8:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 80032ec:	b2e4      	uxtb	r4, r4
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	429c      	cmp	r4, r3
 80032f2:	4621      	mov	r1, r4
 80032f4:	f63f af7c 	bhi.w	80031f0 <Vector1D4+0x60>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80032f8:	eb0b 1244 	add.w	r2, fp, r4, lsl #5
 80032fc:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8003300:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003304:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003308:	d1ed      	bne.n	80032e6 <Vector1D4+0x156>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 800330a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 800330e:	2b00      	cmp	r3, #0
 8003310:	dae9      	bge.n	80032e6 <Vector1D4+0x156>
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8003312:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8003316:	f043 4390 	orr.w	r3, r3, #1207959552	; 0x48000000
 800331a:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 800331e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8003322:	2b00      	cmp	r3, #0
 8003324:	dbfb      	blt.n	800331e <Vector1D4+0x18e>
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8003326:	0189      	lsls	r1, r1, #6
 8003328:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800332c:	f041 0120 	orr.w	r1, r1, #32
 8003330:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8003332:	6913      	ldr	r3, [r2, #16]
 8003334:	0699      	lsls	r1, r3, #26
 8003336:	d4fc      	bmi.n	8003332 <Vector1D4+0x1a2>
  chSysPolledDelayX(cycles);
 8003338:	2012      	movs	r0, #18
 800333a:	f000 ff19 	bl	8004170 <chSysPolledDelayX>
      _usb_isr_invoke_in_cb(usbp, ep);
 800333e:	8933      	ldrh	r3, [r6, #8]
 8003340:	eb06 0284 	add.w	r2, r6, r4, lsl #2
 8003344:	fa0a f104 	lsl.w	r1, sl, r4
 8003348:	68d2      	ldr	r2, [r2, #12]
 800334a:	ea23 0301 	bic.w	r3, r3, r1
 800334e:	6892      	ldr	r2, [r2, #8]
 8003350:	8133      	strh	r3, [r6, #8]
 8003352:	2a00      	cmp	r2, #0
 8003354:	d0c7      	beq.n	80032e6 <Vector1D4+0x156>
 8003356:	4621      	mov	r1, r4
 8003358:	4630      	mov	r0, r6
 800335a:	4790      	blx	r2
 800335c:	e7c3      	b.n	80032e6 <Vector1D4+0x156>
  stm32_otg_t *otgp = usbp->otg;
 800335e:	f8d6 a090 	ldr.w	sl, [r6, #144]	; 0x90
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8003362:	2400      	movs	r4, #0
      _usb_isr_invoke_out_cb(usbp, ep);
 8003364:	f04f 0b01 	mov.w	fp, #1
 8003368:	e007      	b.n	800337a <Vector1D4+0x1ea>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800336a:	3401      	adds	r4, #1
 800336c:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8003370:	b2e4      	uxtb	r4, r4
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	429c      	cmp	r4, r3
 8003376:	f63f af3e 	bhi.w	80031f6 <Vector1D4+0x66>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 800337a:	eb0a 1244 	add.w	r2, sl, r4, lsl #5
 800337e:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8003382:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003386:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800338a:	d1ee      	bne.n	800336a <Vector1D4+0x1da>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 800338c:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
      _usb_isr_invoke_out_cb(usbp, ep);
 8003390:	eb06 0184 	add.w	r1, r6, r4, lsl #2
 8003394:	fa0b f204 	lsl.w	r2, fp, r4
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8003398:	2b00      	cmp	r3, #0
 800339a:	dae6      	bge.n	800336a <Vector1D4+0x1da>
      _usb_isr_invoke_out_cb(usbp, ep);
 800339c:	8973      	ldrh	r3, [r6, #10]
 800339e:	4630      	mov	r0, r6
 80033a0:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80033a4:	4621      	mov	r1, r4
 80033a6:	ea23 0302 	bic.w	r3, r3, r2
 80033aa:	f8dc 200c 	ldr.w	r2, [ip, #12]
 80033ae:	8173      	strh	r3, [r6, #10]
 80033b0:	2a00      	cmp	r2, #0
 80033b2:	d0da      	beq.n	800336a <Vector1D4+0x1da>
 80033b4:	4790      	blx	r2
 80033b6:	e7d8      	b.n	800336a <Vector1D4+0x1da>
  sts = usbp->otg->GRXSTSP;
 80033b8:	f8d6 1090 	ldr.w	r1, [r6, #144]	; 0x90
 80033bc:	6a0b      	ldr	r3, [r1, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 80033be:	f403 10f0 	and.w	r0, r3, #1966080	; 0x1e0000
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 80033c2:	f3c3 120a 	ubfx	r2, r3, #4, #11
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 80033c6:	f003 030f 	and.w	r3, r3, #15
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 80033ca:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80033ce:	f000 808c 	beq.w	80034ea <Vector1D4+0x35a>
 80033d2:	f5b0 2f40 	cmp.w	r0, #786432	; 0xc0000
 80033d6:	f47f af4d 	bne.w	8003274 <Vector1D4+0xe4>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 80033da:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	6a18      	ldr	r0, [r3, #32]
  while (i < n) {
 80033e2:	2a00      	cmp	r2, #0
 80033e4:	f43f af46 	beq.w	8003274 <Vector1D4+0xe4>
      w = *fifop;
 80033e8:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
  size_t i = 0;
 80033ec:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 80033ee:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 80033f2:	4601      	mov	r1, r0
    if ((i & 3) == 0) {
 80033f4:	d101      	bne.n	80033fa <Vector1D4+0x26a>
      w = *fifop;
 80033f6:	f8d4 8000 	ldr.w	r8, [r4]
    if (i < max) {
 80033fa:	2b07      	cmp	r3, #7
    i++;
 80033fc:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8003400:	d804      	bhi.n	800340c <Vector1D4+0x27c>
      *buf++ = (uint8_t)w;
 8003402:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8003406:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 800340a:	4608      	mov	r0, r1
  while (i < n) {
 800340c:	429a      	cmp	r2, r3
 800340e:	d1ee      	bne.n	80033ee <Vector1D4+0x25e>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8003410:	4b15      	ldr	r3, [pc, #84]	; (8003468 <Vector1D4+0x2d8>)
 8003412:	421d      	tst	r5, r3
 8003414:	f47f af32 	bne.w	800327c <Vector1D4+0xec>
  OSAL_IRQ_EPILOGUE();
 8003418:	4812      	ldr	r0, [pc, #72]	; (8003464 <Vector1D4+0x2d4>)
 800341a:	f000 ff41 	bl	80042a0 <__trace_isr_leave>
}
 800341e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8003422:	f001 bdcd 	b.w	8004fc0 <__port_irq_epilogue>
      otg_epout_handler(usbp, 8);
 8003426:	2008      	movs	r0, #8
 8003428:	f7ff fd82 	bl	8002f30 <otg_epout_handler.constprop.0>
 800342c:	e702      	b.n	8003234 <Vector1D4+0xa4>
      otg_epin_handler(usbp, 8);
 800342e:	2008      	movs	r0, #8
 8003430:	f7ff fe26 	bl	8003080 <otg_epin_handler.constprop.0>
 8003434:	e71b      	b.n	800326e <Vector1D4+0xde>
      otg_epout_handler(usbp, 7);
 8003436:	2007      	movs	r0, #7
 8003438:	f7ff fd7a 	bl	8002f30 <otg_epout_handler.constprop.0>
 800343c:	e6f7      	b.n	800322e <Vector1D4+0x9e>
      otg_epout_handler(usbp, 6);
 800343e:	2006      	movs	r0, #6
 8003440:	f7ff fd76 	bl	8002f30 <otg_epout_handler.constprop.0>
 8003444:	e6f0      	b.n	8003228 <Vector1D4+0x98>
      otg_epout_handler(usbp, 5);
 8003446:	2005      	movs	r0, #5
 8003448:	f7ff fd72 	bl	8002f30 <otg_epout_handler.constprop.0>
 800344c:	e6e9      	b.n	8003222 <Vector1D4+0x92>
      otg_epout_handler(usbp, 4);
 800344e:	2004      	movs	r0, #4
 8003450:	f7ff fd6e 	bl	8002f30 <otg_epout_handler.constprop.0>
 8003454:	e6e2      	b.n	800321c <Vector1D4+0x8c>
      otg_epout_handler(usbp, 3);
 8003456:	2003      	movs	r0, #3
 8003458:	f7ff fd6a 	bl	8002f30 <otg_epout_handler.constprop.0>
 800345c:	e6db      	b.n	8003216 <Vector1D4+0x86>
 800345e:	bf00      	nop
 8003460:	24000f64 	.word	0x24000f64
 8003464:	08005ff4 	.word	0x08005ff4
 8003468:	04000030 	.word	0x04000030
      otg_epout_handler(usbp, 2);
 800346c:	2002      	movs	r0, #2
 800346e:	f7ff fd5f 	bl	8002f30 <otg_epout_handler.constprop.0>
 8003472:	e6cd      	b.n	8003210 <Vector1D4+0x80>
      otg_epout_handler(usbp, 1);
 8003474:	2001      	movs	r0, #1
 8003476:	f7ff fd5b 	bl	8002f30 <otg_epout_handler.constprop.0>
 800347a:	e6c6      	b.n	800320a <Vector1D4+0x7a>
      otg_epout_handler(usbp, 0);
 800347c:	2000      	movs	r0, #0
 800347e:	f7ff fd57 	bl	8002f30 <otg_epout_handler.constprop.0>
 8003482:	e6bf      	b.n	8003204 <Vector1D4+0x74>
      otg_epin_handler(usbp, 7);
 8003484:	2007      	movs	r0, #7
 8003486:	f7ff fdfb 	bl	8003080 <otg_epin_handler.constprop.0>
 800348a:	e6ed      	b.n	8003268 <Vector1D4+0xd8>
      otg_epin_handler(usbp, 6);
 800348c:	2006      	movs	r0, #6
 800348e:	f7ff fdf7 	bl	8003080 <otg_epin_handler.constprop.0>
 8003492:	e6e6      	b.n	8003262 <Vector1D4+0xd2>
      otg_epin_handler(usbp, 5);
 8003494:	2005      	movs	r0, #5
 8003496:	f7ff fdf3 	bl	8003080 <otg_epin_handler.constprop.0>
 800349a:	e6df      	b.n	800325c <Vector1D4+0xcc>
      otg_epin_handler(usbp, 4);
 800349c:	2004      	movs	r0, #4
 800349e:	f7ff fdef 	bl	8003080 <otg_epin_handler.constprop.0>
 80034a2:	e6d8      	b.n	8003256 <Vector1D4+0xc6>
      otg_epin_handler(usbp, 3);
 80034a4:	2003      	movs	r0, #3
 80034a6:	f7ff fdeb 	bl	8003080 <otg_epin_handler.constprop.0>
 80034aa:	e6d1      	b.n	8003250 <Vector1D4+0xc0>
      otg_epin_handler(usbp, 2);
 80034ac:	2002      	movs	r0, #2
 80034ae:	f7ff fde7 	bl	8003080 <otg_epin_handler.constprop.0>
 80034b2:	e6ca      	b.n	800324a <Vector1D4+0xba>
      otg_epin_handler(usbp, 1);
 80034b4:	2001      	movs	r0, #1
 80034b6:	f7ff fde3 	bl	8003080 <otg_epin_handler.constprop.0>
 80034ba:	e6c3      	b.n	8003244 <Vector1D4+0xb4>
      otg_epin_handler(usbp, 0);
 80034bc:	2000      	movs	r0, #0
 80034be:	f7ff fddf 	bl	8003080 <otg_epin_handler.constprop.0>
 80034c2:	e6bc      	b.n	800323e <Vector1D4+0xae>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	f023 0308 	bic.w	r3, r3, #8
 80034ca:	61bb      	str	r3, [r7, #24]
    if (usbp->state == USB_SUSPENDED) {
 80034cc:	7833      	ldrb	r3, [r6, #0]
 80034ce:	2b05      	cmp	r3, #5
 80034d0:	f47f ae86 	bne.w	80031e0 <Vector1D4+0x50>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80034d4:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 80034d8:	4630      	mov	r0, r6
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80034da:	f023 0303 	bic.w	r3, r3, #3
 80034de:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 80034e2:	f7fd fee5 	bl	80012b0 <_usb_wakeup>
    _usb_isr_invoke_sof_cb(usbp);
 80034e6:	6874      	ldr	r4, [r6, #4]
 80034e8:	e67a      	b.n	80031e0 <Vector1D4+0x50>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 80034ea:	1c98      	adds	r0, r3, #2
 80034ec:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f8d3 c018 	ldr.w	ip, [r3, #24]
 80034f6:	e9dc 4300 	ldrd	r4, r3, [ip]
 80034fa:	eba4 0e03 	sub.w	lr, r4, r3
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 80034fe:	f8dc 4008 	ldr.w	r4, [ip, #8]
  while (i < n) {
 8003502:	b1d2      	cbz	r2, 800353a <Vector1D4+0x3aa>
      w = *fifop;
 8003504:	f501 5c80 	add.w	ip, r1, #4096	; 0x1000
  size_t i = 0;
 8003508:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 800350a:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 800350e:	4621      	mov	r1, r4
    if ((i & 3) == 0) {
 8003510:	d101      	bne.n	8003516 <Vector1D4+0x386>
      w = *fifop;
 8003512:	f8dc 8000 	ldr.w	r8, [ip]
    if (i < max) {
 8003516:	459e      	cmp	lr, r3
    i++;
 8003518:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 800351c:	d904      	bls.n	8003528 <Vector1D4+0x398>
      *buf++ = (uint8_t)w;
 800351e:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8003522:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8003526:	460c      	mov	r4, r1
  while (i < n) {
 8003528:	429a      	cmp	r2, r3
 800352a:	d1ee      	bne.n	800350a <Vector1D4+0x37a>
      usbp->epc[ep]->out_state->rxbuf += n;
 800352c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f8d3 c018 	ldr.w	ip, [r3, #24]
      usbp->epc[ep]->out_state->rxcnt += n;
 8003536:	e9dc 3401 	ldrd	r3, r4, [ip, #4]
    if (n < max) {
 800353a:	4572      	cmp	r2, lr
 800353c:	d204      	bcs.n	8003548 <Vector1D4+0x3b8>
      usbp->epc[ep]->out_state->rxbuf += n;
 800353e:	4414      	add	r4, r2
      usbp->epc[ep]->out_state->rxcnt += n;
 8003540:	441a      	add	r2, r3
 8003542:	e9cc 2401 	strd	r2, r4, [ip, #4]
 8003546:	e695      	b.n	8003274 <Vector1D4+0xe4>
      usbp->epc[ep]->out_state->rxbuf += max;
 8003548:	4474      	add	r4, lr
      usbp->epc[ep]->out_state->rxcnt += max;
 800354a:	4473      	add	r3, lr
 800354c:	e9cc 3401 	strd	r3, r4, [ip, #4]
 8003550:	e690      	b.n	8003274 <Vector1D4+0xe4>
    _usb_reset(usbp);
 8003552:	4805      	ldr	r0, [pc, #20]	; (8003568 <Vector1D4+0x3d8>)
 8003554:	f7fd fe74 	bl	8001240 <_usb_reset>
  OSAL_IRQ_EPILOGUE();
 8003558:	4804      	ldr	r0, [pc, #16]	; (800356c <Vector1D4+0x3dc>)
 800355a:	f000 fea1 	bl	80042a0 <__trace_isr_leave>
}
 800355e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8003562:	f001 bd2d 	b.w	8004fc0 <__port_irq_epilogue>
 8003566:	bf00      	nop
 8003568:	24000f64 	.word	0x24000f64
 800356c:	08005ff4 	.word	0x08005ff4

08003570 <usb_lld_stall_out>:
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8003570:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8003574:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8003578:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800357c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003580:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
	...

08003590 <usb_lld_stall_in>:
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8003590:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8003594:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8003598:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 800359c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035a0:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
	...

080035b0 <usb_lld_clear_out>:
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80035b0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80035b4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 80035b8:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 80035bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80035c0:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
	...

080035d0 <usb_lld_clear_in>:
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 80035d0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80035d4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 80035d8:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 80035dc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80035e0:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
	...

080035f0 <spi_lld_configure.isra.0>:
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 80035f0:	2200      	movs	r2, #0
  spip->spi->CR2  = 0U;
  spip->spi->IER  = SPI_IER_OVRIE;
  spip->spi->IFCR = 0xFFFFFFFFU;
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80035f2:	4b12      	ldr	r3, [pc, #72]	; (800363c <spi_lld_configure.isra.0+0x4c>)
  spip->spi->CR1  = 0U;
 80035f4:	600a      	str	r2, [r1, #0]
  spip->spi->CR2  = 0U;
 80035f6:	604a      	str	r2, [r1, #4]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80035f8:	6942      	ldr	r2, [r0, #20]
static void spi_lld_configure(SPIDriver *spip) {
 80035fa:	b410      	push	{r4}
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80035fc:	4013      	ands	r3, r2
  spip->spi->IER  = SPI_IER_OVRIE;
 80035fe:	2440      	movs	r4, #64	; 0x40
  if (spip->config->slave) {
 8003600:	7842      	ldrb	r2, [r0, #1]
  spip->spi->IER  = SPI_IER_OVRIE;
 8003602:	610c      	str	r4, [r1, #16]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8003604:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->IFCR = 0xFFFFFFFFU;
 8003608:	f04f 34ff 	mov.w	r4, #4294967295
 800360c:	618c      	str	r4, [r1, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 800360e:	608b      	str	r3, [r1, #8]
  if (spip->config->slave) {
 8003610:	b142      	cbz	r2, 8003624 <spi_lld_configure.isra.0+0x34>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8003612:	6983      	ldr	r3, [r0, #24]
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
}
 8003614:	bc10      	pop	{r4}
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8003616:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800361a:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 800361c:	f240 1301 	movw	r3, #257	; 0x101
 8003620:	600b      	str	r3, [r1, #0]
}
 8003622:	4770      	bx	lr
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8003624:	6982      	ldr	r2, [r0, #24]
 8003626:	4b06      	ldr	r3, [pc, #24]	; (8003640 <spi_lld_configure.isra.0+0x50>)
}
 8003628:	bc10      	pop	{r4}
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 800362a:	4013      	ands	r3, r2
 800362c:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8003630:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8003632:	f240 1301 	movw	r3, #257	; 0x101
 8003636:	600b      	str	r3, [r1, #0]
}
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	ffff3e1f 	.word	0xffff3e1f
 8003640:	dfb9ffff 	.word	0xdfb9ffff
	...

08003650 <spi_lld_stop_abort>:
 */
static void spi_lld_stop_abort(SPIDriver *spip) {

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8003650:	f890 3020 	ldrb.w	r3, [r0, #32]
static void spi_lld_stop_abort(SPIDriver *spip) {
 8003654:	b410      	push	{r4}
  if (spip->is_bdma)
 8003656:	2b00      	cmp	r3, #0
 8003658:	d034      	beq.n	80036c4 <spi_lld_stop_abort+0x74>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 800365a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800365c:	e9d3 4100 	ldrd	r4, r1, [r3]
 8003660:	680a      	ldr	r2, [r1, #0]
 8003662:	f022 020f 	bic.w	r2, r2, #15
 8003666:	600a      	str	r2, [r1, #0]
 8003668:	7a19      	ldrb	r1, [r3, #8]
 800366a:	230e      	movs	r3, #14
    bdmaStreamDisable(spip->rx.bdma);
 800366c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    bdmaStreamDisable(spip->tx.bdma);
 800366e:	fa03 f101 	lsl.w	r1, r3, r1
 8003672:	6061      	str	r1, [r4, #4]
    bdmaStreamDisable(spip->rx.bdma);
 8003674:	6854      	ldr	r4, [r2, #4]
 8003676:	6821      	ldr	r1, [r4, #0]
 8003678:	f021 010f 	bic.w	r1, r1, #15
 800367c:	6021      	str	r1, [r4, #0]
 800367e:	7a11      	ldrb	r1, [r2, #8]
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	408b      	lsls	r3, r1
 8003684:	6053      	str	r3, [r2, #4]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 8003686:	4b47      	ldr	r3, [pc, #284]	; (80037a4 <spi_lld_stop_abort+0x154>)
 8003688:	4298      	cmp	r0, r3
 800368a:	d03a      	beq.n	8003702 <spi_lld_stop_abort+0xb2>
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 800368c:	4b46      	ldr	r3, [pc, #280]	; (80037a8 <spi_lld_stop_abort+0x158>)
 800368e:	4298      	cmp	r0, r3
 8003690:	d04b      	beq.n	800372a <spi_lld_stop_abort+0xda>
    rccResetSPI2();
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8003692:	4b46      	ldr	r3, [pc, #280]	; (80037ac <spi_lld_stop_abort+0x15c>)
 8003694:	4298      	cmp	r0, r3
 8003696:	d05c      	beq.n	8003752 <spi_lld_stop_abort+0x102>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 8003698:	4b45      	ldr	r3, [pc, #276]	; (80037b0 <spi_lld_stop_abort+0x160>)
 800369a:	4298      	cmp	r0, r3
 800369c:	d06d      	beq.n	800377a <spi_lld_stop_abort+0x12a>
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 800369e:	4b45      	ldr	r3, [pc, #276]	; (80037b4 <spi_lld_stop_abort+0x164>)
 80036a0:	4298      	cmp	r0, r3
 80036a2:	d151      	bne.n	8003748 <spi_lld_stop_abort+0xf8>
  RCC->APB4RSTR |= mask;
 80036a4:	4b44      	ldr	r3, [pc, #272]	; (80037b8 <spi_lld_stop_abort+0x168>)
 80036a6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80036aa:	f042 0220 	orr.w	r2, r2, #32
 80036ae:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 80036b2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80036b6:	f022 0220 	bic.w	r2, r2, #32
 80036ba:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 80036be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 80036c2:	e041      	b.n	8003748 <spi_lld_stop_abort+0xf8>
    dmaStreamDisable(spip->tx.dma);
 80036c4:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80036c6:	6822      	ldr	r2, [r4, #0]
 80036c8:	6813      	ldr	r3, [r2, #0]
 80036ca:	f023 031f 	bic.w	r3, r3, #31
 80036ce:	6013      	str	r3, [r2, #0]
 80036d0:	6813      	ldr	r3, [r2, #0]
 80036d2:	07d9      	lsls	r1, r3, #31
 80036d4:	d4fc      	bmi.n	80036d0 <spi_lld_stop_abort+0x80>
 80036d6:	7b22      	ldrb	r2, [r4, #12]
 80036d8:	233d      	movs	r3, #61	; 0x3d
    dmaStreamDisable(spip->rx.dma);
 80036da:	6a41      	ldr	r1, [r0, #36]	; 0x24
    dmaStreamDisable(spip->tx.dma);
 80036dc:	4093      	lsls	r3, r2
 80036de:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(spip->rx.dma);
 80036e0:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(spip->tx.dma);
 80036e2:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(spip->rx.dma);
 80036e4:	6813      	ldr	r3, [r2, #0]
 80036e6:	f023 031f 	bic.w	r3, r3, #31
 80036ea:	6013      	str	r3, [r2, #0]
 80036ec:	6813      	ldr	r3, [r2, #0]
 80036ee:	07db      	lsls	r3, r3, #31
 80036f0:	d4fc      	bmi.n	80036ec <spi_lld_stop_abort+0x9c>
 80036f2:	7b0c      	ldrb	r4, [r1, #12]
 80036f4:	233d      	movs	r3, #61	; 0x3d
 80036f6:	684a      	ldr	r2, [r1, #4]
 80036f8:	40a3      	lsls	r3, r4
 80036fa:	6013      	str	r3, [r2, #0]
  else if (&SPID1 == spip) {
 80036fc:	4b29      	ldr	r3, [pc, #164]	; (80037a4 <spi_lld_stop_abort+0x154>)
 80036fe:	4298      	cmp	r0, r3
 8003700:	d1c4      	bne.n	800368c <spi_lld_stop_abort+0x3c>
  RCC->APB2RSTR |= mask;
 8003702:	4b2d      	ldr	r3, [pc, #180]	; (80037b8 <spi_lld_stop_abort+0x168>)
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8003704:	69c1      	ldr	r1, [r0, #28]
 8003706:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800370a:	6840      	ldr	r0, [r0, #4]
 800370c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
}
 8003710:	bc10      	pop	{r4}
 8003712:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8003716:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800371a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800371e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8003722:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8003726:	f7ff bf63 	b.w	80035f0 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 800372a:	4b23      	ldr	r3, [pc, #140]	; (80037b8 <spi_lld_stop_abort+0x168>)
 800372c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003730:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003734:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8003738:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800373c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003740:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8003744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003748:	69c1      	ldr	r1, [r0, #28]
}
 800374a:	bc10      	pop	{r4}
  spi_lld_configure(spip);
 800374c:	6840      	ldr	r0, [r0, #4]
 800374e:	f7ff bf4f 	b.w	80035f0 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 8003752:	4b19      	ldr	r3, [pc, #100]	; (80037b8 <spi_lld_stop_abort+0x168>)
 8003754:	69c1      	ldr	r1, [r0, #28]
 8003756:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800375a:	6840      	ldr	r0, [r0, #4]
 800375c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
}
 8003760:	bc10      	pop	{r4}
 8003762:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8003766:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800376a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800376e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8003772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
  spi_lld_configure(spip);
 8003776:	f7ff bf3b 	b.w	80035f0 <spi_lld_configure.isra.0>
  RCC->APB2RSTR |= mask;
 800377a:	4b0f      	ldr	r3, [pc, #60]	; (80037b8 <spi_lld_stop_abort+0x168>)
 800377c:	69c1      	ldr	r1, [r0, #28]
 800377e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003782:	6840      	ldr	r0, [r0, #4]
 8003784:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
}
 8003788:	bc10      	pop	{r4}
 800378a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 800378e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003792:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003796:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 800379a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 800379e:	f7ff bf27 	b.w	80035f0 <spi_lld_configure.isra.0>
 80037a2:	bf00      	nop
 80037a4:	24001018 	.word	0x24001018
 80037a8:	24001054 	.word	0x24001054
 80037ac:	24001090 	.word	0x24001090
 80037b0:	240010cc 	.word	0x240010cc
 80037b4:	24001108 	.word	0x24001108
 80037b8:	58024400 	.word	0x58024400
 80037bc:	00000000 	.word	0x00000000

080037c0 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 80037c0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 80037c2:	4c16      	ldr	r4, [pc, #88]	; (800381c <VectorCC+0x5c>)

  OSAL_IRQ_PROLOGUE();
 80037c4:	4816      	ldr	r0, [pc, #88]	; (8003820 <VectorCC+0x60>)
 80037c6:	f000 fd53 	bl	8004270 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 80037ca:	69e2      	ldr	r2, [r4, #28]
 80037cc:	6953      	ldr	r3, [r2, #20]
 80037ce:	6911      	ldr	r1, [r2, #16]
 80037d0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 80037d2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 80037d4:	065b      	lsls	r3, r3, #25
 80037d6:	d406      	bmi.n	80037e6 <VectorCC+0x26>

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
 80037d8:	4811      	ldr	r0, [pc, #68]	; (8003820 <VectorCC+0x60>)
 80037da:	f000 fd61 	bl	80042a0 <__trace_isr_leave>
}
 80037de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80037e2:	f001 bbed 	b.w	8004fc0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 80037e6:	4620      	mov	r0, r4
 80037e8:	f7ff ff32 	bl	8003650 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80037ec:	6863      	ldr	r3, [r4, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	b10b      	cbz	r3, 80037f6 <VectorCC+0x36>
 80037f2:	4620      	mov	r0, r4
 80037f4:	4798      	blx	r3
 80037f6:	2330      	movs	r3, #48	; 0x30
 80037f8:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 80037fc:	f06f 0112 	mvn.w	r1, #18
 8003800:	4808      	ldr	r0, [pc, #32]	; (8003824 <VectorCC+0x64>)
 8003802:	f001 f965 	bl	8004ad0 <chThdResumeI>
 8003806:	2300      	movs	r3, #0
 8003808:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800380c:	4804      	ldr	r0, [pc, #16]	; (8003820 <VectorCC+0x60>)
 800380e:	f000 fd47 	bl	80042a0 <__trace_isr_leave>
}
 8003812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003816:	f001 bbd3 	b.w	8004fc0 <__port_irq_epilogue>
 800381a:	bf00      	nop
 800381c:	24001018 	.word	0x24001018
 8003820:	08006060 	.word	0x08006060
 8003824:	24001020 	.word	0x24001020
	...

08003830 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8003830:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003832:	4c16      	ldr	r4, [pc, #88]	; (800388c <VectorD0+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003834:	4816      	ldr	r0, [pc, #88]	; (8003890 <VectorD0+0x60>)
 8003836:	f000 fd1b 	bl	8004270 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 800383a:	69e2      	ldr	r2, [r4, #28]
 800383c:	6953      	ldr	r3, [r2, #20]
 800383e:	6911      	ldr	r1, [r2, #16]
 8003840:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003842:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003844:	065b      	lsls	r3, r3, #25
 8003846:	d406      	bmi.n	8003856 <VectorD0+0x26>

  spi_lld_serve_interrupt(&SPID2);

  OSAL_IRQ_EPILOGUE();
 8003848:	4811      	ldr	r0, [pc, #68]	; (8003890 <VectorD0+0x60>)
 800384a:	f000 fd29 	bl	80042a0 <__trace_isr_leave>
}
 800384e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003852:	f001 bbb5 	b.w	8004fc0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003856:	4620      	mov	r0, r4
 8003858:	f7ff fefa 	bl	8003650 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800385c:	6863      	ldr	r3, [r4, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	b10b      	cbz	r3, 8003866 <VectorD0+0x36>
 8003862:	4620      	mov	r0, r4
 8003864:	4798      	blx	r3
 8003866:	2330      	movs	r3, #48	; 0x30
 8003868:	f383 8811 	msr	BASEPRI, r3
 800386c:	f06f 0112 	mvn.w	r1, #18
 8003870:	4808      	ldr	r0, [pc, #32]	; (8003894 <VectorD0+0x64>)
 8003872:	f001 f92d 	bl	8004ad0 <chThdResumeI>
 8003876:	2300      	movs	r3, #0
 8003878:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800387c:	4804      	ldr	r0, [pc, #16]	; (8003890 <VectorD0+0x60>)
 800387e:	f000 fd0f 	bl	80042a0 <__trace_isr_leave>
}
 8003882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003886:	f001 bb9b 	b.w	8004fc0 <__port_irq_epilogue>
 800388a:	bf00      	nop
 800388c:	24001054 	.word	0x24001054
 8003890:	08006054 	.word	0x08006054
 8003894:	2400105c 	.word	0x2400105c
	...

080038a0 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 80038a0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 80038a2:	4c16      	ldr	r4, [pc, #88]	; (80038fc <Vector10C+0x5c>)

  OSAL_IRQ_PROLOGUE();
 80038a4:	4816      	ldr	r0, [pc, #88]	; (8003900 <Vector10C+0x60>)
 80038a6:	f000 fce3 	bl	8004270 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 80038aa:	69e2      	ldr	r2, [r4, #28]
 80038ac:	6953      	ldr	r3, [r2, #20]
 80038ae:	6911      	ldr	r1, [r2, #16]
 80038b0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 80038b2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 80038b4:	065b      	lsls	r3, r3, #25
 80038b6:	d406      	bmi.n	80038c6 <Vector10C+0x26>

  spi_lld_serve_interrupt(&SPID3);

  OSAL_IRQ_EPILOGUE();
 80038b8:	4811      	ldr	r0, [pc, #68]	; (8003900 <Vector10C+0x60>)
 80038ba:	f000 fcf1 	bl	80042a0 <__trace_isr_leave>
}
 80038be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80038c2:	f001 bb7d 	b.w	8004fc0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 80038c6:	4620      	mov	r0, r4
 80038c8:	f7ff fec2 	bl	8003650 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80038cc:	6863      	ldr	r3, [r4, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	b10b      	cbz	r3, 80038d6 <Vector10C+0x36>
 80038d2:	4620      	mov	r0, r4
 80038d4:	4798      	blx	r3
 80038d6:	2330      	movs	r3, #48	; 0x30
 80038d8:	f383 8811 	msr	BASEPRI, r3
 80038dc:	f06f 0112 	mvn.w	r1, #18
 80038e0:	4808      	ldr	r0, [pc, #32]	; (8003904 <Vector10C+0x64>)
 80038e2:	f001 f8f5 	bl	8004ad0 <chThdResumeI>
 80038e6:	2300      	movs	r3, #0
 80038e8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80038ec:	4804      	ldr	r0, [pc, #16]	; (8003900 <Vector10C+0x60>)
 80038ee:	f000 fcd7 	bl	80042a0 <__trace_isr_leave>
}
 80038f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80038f6:	f001 bb63 	b.w	8004fc0 <__port_irq_epilogue>
 80038fa:	bf00      	nop
 80038fc:	24001090 	.word	0x24001090
 8003900:	08006048 	.word	0x08006048
 8003904:	24001098 	.word	0x24001098
	...

08003910 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8003910:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003912:	4c16      	ldr	r4, [pc, #88]	; (800396c <Vector194+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003914:	4816      	ldr	r0, [pc, #88]	; (8003970 <Vector194+0x60>)
 8003916:	f000 fcab 	bl	8004270 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 800391a:	69e2      	ldr	r2, [r4, #28]
 800391c:	6953      	ldr	r3, [r2, #20]
 800391e:	6911      	ldr	r1, [r2, #16]
 8003920:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003922:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003924:	065b      	lsls	r3, r3, #25
 8003926:	d406      	bmi.n	8003936 <Vector194+0x26>

  spi_lld_serve_interrupt(&SPID5);

  OSAL_IRQ_EPILOGUE();
 8003928:	4811      	ldr	r0, [pc, #68]	; (8003970 <Vector194+0x60>)
 800392a:	f000 fcb9 	bl	80042a0 <__trace_isr_leave>
}
 800392e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003932:	f001 bb45 	b.w	8004fc0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003936:	4620      	mov	r0, r4
 8003938:	f7ff fe8a 	bl	8003650 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800393c:	6863      	ldr	r3, [r4, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	b10b      	cbz	r3, 8003946 <Vector194+0x36>
 8003942:	4620      	mov	r0, r4
 8003944:	4798      	blx	r3
 8003946:	2330      	movs	r3, #48	; 0x30
 8003948:	f383 8811 	msr	BASEPRI, r3
 800394c:	f06f 0112 	mvn.w	r1, #18
 8003950:	4808      	ldr	r0, [pc, #32]	; (8003974 <Vector194+0x64>)
 8003952:	f001 f8bd 	bl	8004ad0 <chThdResumeI>
 8003956:	2300      	movs	r3, #0
 8003958:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800395c:	4804      	ldr	r0, [pc, #16]	; (8003970 <Vector194+0x60>)
 800395e:	f000 fc9f 	bl	80042a0 <__trace_isr_leave>
}
 8003962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003966:	f001 bb2b 	b.w	8004fc0 <__port_irq_epilogue>
 800396a:	bf00      	nop
 800396c:	240010cc 	.word	0x240010cc
 8003970:	0800603c 	.word	0x0800603c
 8003974:	240010d4 	.word	0x240010d4
	...

08003980 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8003980:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003982:	4c16      	ldr	r4, [pc, #88]	; (80039dc <Vector198+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003984:	4816      	ldr	r0, [pc, #88]	; (80039e0 <Vector198+0x60>)
 8003986:	f000 fc73 	bl	8004270 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 800398a:	69e2      	ldr	r2, [r4, #28]
 800398c:	6953      	ldr	r3, [r2, #20]
 800398e:	6911      	ldr	r1, [r2, #16]
 8003990:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003992:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003994:	065b      	lsls	r3, r3, #25
 8003996:	d406      	bmi.n	80039a6 <Vector198+0x26>

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
 8003998:	4811      	ldr	r0, [pc, #68]	; (80039e0 <Vector198+0x60>)
 800399a:	f000 fc81 	bl	80042a0 <__trace_isr_leave>
}
 800399e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80039a2:	f001 bb0d 	b.w	8004fc0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 80039a6:	4620      	mov	r0, r4
 80039a8:	f7ff fe52 	bl	8003650 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80039ac:	6863      	ldr	r3, [r4, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	b10b      	cbz	r3, 80039b6 <Vector198+0x36>
 80039b2:	4620      	mov	r0, r4
 80039b4:	4798      	blx	r3
 80039b6:	2330      	movs	r3, #48	; 0x30
 80039b8:	f383 8811 	msr	BASEPRI, r3
 80039bc:	f06f 0112 	mvn.w	r1, #18
 80039c0:	4808      	ldr	r0, [pc, #32]	; (80039e4 <Vector198+0x64>)
 80039c2:	f001 f885 	bl	8004ad0 <chThdResumeI>
 80039c6:	2300      	movs	r3, #0
 80039c8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80039cc:	4804      	ldr	r0, [pc, #16]	; (80039e0 <Vector198+0x60>)
 80039ce:	f000 fc67 	bl	80042a0 <__trace_isr_leave>
}
 80039d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80039d6:	f001 baf3 	b.w	8004fc0 <__port_irq_epilogue>
 80039da:	bf00      	nop
 80039dc:	24001108 	.word	0x24001108
 80039e0:	08006030 	.word	0x08006030
 80039e4:	24001110 	.word	0x24001110
	...

080039f0 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 80039f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 80039f4:	4d2d      	ldr	r5, [pc, #180]	; (8003aac <spi_lld_init+0xbc>)
  SPID1.spi       = SPI1;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 80039f6:	2400      	movs	r4, #0
#endif
  SPID1.rx.dma    = NULL;
  SPID1.tx.dma    = NULL;
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 80039f8:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8003ab0 <spi_lld_init+0xc0>
  spiObjectInit(&SPID1);
 80039fc:	4628      	mov	r0, r5
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 80039fe:	4f2d      	ldr	r7, [pc, #180]	; (8003ab4 <spi_lld_init+0xc4>)
  spiObjectInit(&SPID1);
 8003a00:	f7fd fbf6 	bl	80011f0 <spiObjectInit>
  SPID1.spi       = SPI1;
 8003a04:	4b2c      	ldr	r3, [pc, #176]	; (8003ab8 <spi_lld_init+0xc8>)
  SPID1.is_bdma   = false;
 8003a06:	f885 4020 	strb.w	r4, [r5, #32]
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003a0a:	210a      	movs	r1, #10
  SPID1.spi       = SPI1;
 8003a0c:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003a0e:	2023      	movs	r0, #35	; 0x23
  SPID1.rx.dma    = NULL;
 8003a10:	626c      	str	r4, [r5, #36]	; 0x24
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003a12:	632f      	str	r7, [r5, #48]	; 0x30
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8003a14:	4e29      	ldr	r6, [pc, #164]	; (8003abc <spi_lld_init+0xcc>)
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003a16:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID2);
 8003a1a:	4d29      	ldr	r5, [pc, #164]	; (8003ac0 <spi_lld_init+0xd0>)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003a1c:	f7fe f928 	bl	8001c70 <nvicEnableVector>
  spiObjectInit(&SPID2);
 8003a20:	4628      	mov	r0, r5
 8003a22:	f7fd fbe5 	bl	80011f0 <spiObjectInit>
  SPID2.spi       = SPI2;
 8003a26:	4b27      	ldr	r3, [pc, #156]	; (8003ac4 <spi_lld_init+0xd4>)
  SPID2.is_bdma   = false;
 8003a28:	f885 4020 	strb.w	r4, [r5, #32]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003a2c:	210a      	movs	r1, #10
  SPID2.spi       = SPI2;
 8003a2e:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003a30:	2024      	movs	r0, #36	; 0x24
  SPID2.rx.dma    = NULL;
 8003a32:	626c      	str	r4, [r5, #36]	; 0x24
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003a34:	632f      	str	r7, [r5, #48]	; 0x30
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003a36:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID3);
 8003a3a:	4d23      	ldr	r5, [pc, #140]	; (8003ac8 <spi_lld_init+0xd8>)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003a3c:	f7fe f918 	bl	8001c70 <nvicEnableVector>
  spiObjectInit(&SPID3);
 8003a40:	4628      	mov	r0, r5
 8003a42:	f7fd fbd5 	bl	80011f0 <spiObjectInit>
  SPID3.spi       = SPI3;
 8003a46:	4b21      	ldr	r3, [pc, #132]	; (8003acc <spi_lld_init+0xdc>)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003a48:	210a      	movs	r1, #10
 8003a4a:	2033      	movs	r0, #51	; 0x33
  SPID3.spi       = SPI3;
 8003a4c:	61eb      	str	r3, [r5, #28]
  SPID3.is_bdma   = false;
 8003a4e:	f885 4020 	strb.w	r4, [r5, #32]
  SPID3.rx.dma    = NULL;
 8003a52:	626c      	str	r4, [r5, #36]	; 0x24
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003a54:	632f      	str	r7, [r5, #48]	; 0x30
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003a56:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003a5a:	f7fe f909 	bl	8001c70 <nvicEnableVector>
  spiObjectInit(&SPID5);
 8003a5e:	4630      	mov	r0, r6
 8003a60:	f7fd fbc6 	bl	80011f0 <spiObjectInit>
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 8003a64:	4d1a      	ldr	r5, [pc, #104]	; (8003ad0 <spi_lld_init+0xe0>)
  SPID5.spi       = SPI5;
 8003a66:	4b1b      	ldr	r3, [pc, #108]	; (8003ad4 <spi_lld_init+0xe4>)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8003a68:	210a      	movs	r1, #10
 8003a6a:	2055      	movs	r0, #85	; 0x55
  SPID5.is_bdma   = false;
 8003a6c:	f886 4020 	strb.w	r4, [r6, #32]
  SPID5.spi       = SPI5;
 8003a70:	61f3      	str	r3, [r6, #28]
  SPID5.rx.dma    = NULL;
 8003a72:	6274      	str	r4, [r6, #36]	; 0x24
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8003a74:	6337      	str	r7, [r6, #48]	; 0x30
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8003a76:	e9c6 480a 	strd	r4, r8, [r6, #40]	; 0x28
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8003a7a:	f7fe f8f9 	bl	8001c70 <nvicEnableVector>
  spiObjectInit(&SPID6);
 8003a7e:	4628      	mov	r0, r5
 8003a80:	f7fd fbb6 	bl	80011f0 <spiObjectInit>
  SPID6.spi       = SPI6;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8003a84:	2301      	movs	r3, #1
  SPID6.spi       = SPI6;
 8003a86:	4914      	ldr	r1, [pc, #80]	; (8003ad8 <spi_lld_init+0xe8>)
#endif
  SPID6.rx.bdma   = NULL;
  SPID6.tx.bdma   = NULL;
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003a88:	f241 020a 	movw	r2, #4106	; 0x100a
  SPID6.is_bdma   = true;
 8003a8c:	f885 3020 	strb.w	r3, [r5, #32]
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003a90:	f241 0318 	movw	r3, #4120	; 0x1018
  SPID6.spi       = SPI6;
 8003a94:	61e9      	str	r1, [r5, #28]
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003a96:	2056      	movs	r0, #86	; 0x56
  SPID6.rx.bdma   = NULL;
 8003a98:	626c      	str	r4, [r5, #36]	; 0x24
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003a9a:	210a      	movs	r1, #10
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003a9c:	632b      	str	r3, [r5, #48]	; 0x30
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003a9e:	e9c5 420a 	strd	r4, r2, [r5, #40]	; 0x28
#endif
#endif
}
 8003aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003aa6:	f7fe b8e3 	b.w	8001c70 <nvicEnableVector>
 8003aaa:	bf00      	nop
 8003aac:	24001018 	.word	0x24001018
 8003ab0:	00010016 	.word	0x00010016
 8003ab4:	00010046 	.word	0x00010046
 8003ab8:	40013000 	.word	0x40013000
 8003abc:	240010cc 	.word	0x240010cc
 8003ac0:	24001054 	.word	0x24001054
 8003ac4:	40003800 	.word	0x40003800
 8003ac8:	24001090 	.word	0x24001090
 8003acc:	40003c00 	.word	0x40003c00
 8003ad0:	24001108 	.word	0x24001108
 8003ad4:	40015000 	.word	0x40015000
 8003ad8:	58001400 	.word	0x58001400
 8003adc:	00000000 	.word	0x00000000

08003ae0 <st_lld_init>:
  RCC_C1->APB1LENR |= mask;
 8003ae0:	4a12      	ldr	r2, [pc, #72]	; (8003b2c <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003ae2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 8003aec:	f040 0001 	orr.w	r0, r0, #1
void st_lld_init(void) {
 8003af0:	b430      	push	{r4, r5}
 8003af2:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003af6:	f644 651f 	movw	r5, #19999	; 0x4e1f
    RCC_C1->APB1LLPENR |= mask;
 8003afa:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 8003afe:	4c0c      	ldr	r4, [pc, #48]	; (8003b30 <st_lld_init+0x50>)
 8003b00:	f040 0001 	orr.w	r0, r0, #1
 8003b04:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003b08:	2001      	movs	r0, #1
  (void)RCC_C1->APB1LLPENR;
 8003b0a:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 8003b0e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003b10:	4302      	orrs	r2, r0
 8003b12:	63e2      	str	r2, [r4, #60]	; 0x3c
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003b14:	f04f 32ff 	mov.w	r2, #4294967295
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003b18:	629d      	str	r5, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003b1a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8003b1c:	6199      	str	r1, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8003b1e:	6359      	str	r1, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8003b20:	60d9      	str	r1, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8003b22:	6059      	str	r1, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003b24:	6158      	str	r0, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8003b26:	6018      	str	r0, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8003b28:	bc30      	pop	{r4, r5}
 8003b2a:	4770      	bx	lr
 8003b2c:	58024400 	.word	0x58024400
 8003b30:	5c001000 	.word	0x5c001000
	...

08003b40 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8003b40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 8003b44:	b508      	push	{r3, lr}
  sr  = timp->SR;
 8003b46:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8003b48:	68d3      	ldr	r3, [r2, #12]
 8003b4a:	400b      	ands	r3, r1
 8003b4c:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 8003b4e:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 8003b50:	ea6f 0101 	mvn.w	r1, r1
 8003b54:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 8003b56:	d400      	bmi.n	8003b5a <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8003b58:	bd08      	pop	{r3, pc}
 8003b5a:	2330      	movs	r3, #48	; 0x30
 8003b5c:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 8003b60:	f000 fafe 	bl	8004160 <chSysTimerHandlerI>
 8003b64:	2300      	movs	r3, #0
 8003b66:	f383 8811 	msr	BASEPRI, r3
 8003b6a:	bd08      	pop	{r3, pc}
 8003b6c:	0000      	movs	r0, r0
	...

08003b70 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8003b70:	4a02      	ldr	r2, [pc, #8]	; (8003b7c <notify1+0xc>)
 8003b72:	6813      	ldr	r3, [r2, #0]
 8003b74:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b78:	6013      	str	r3, [r2, #0]
}
 8003b7a:	4770      	bx	lr
 8003b7c:	40011000 	.word	0x40011000

08003b80 <notify5>:

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8003b80:	4a02      	ldr	r2, [pc, #8]	; (8003b8c <notify5+0xc>)
 8003b82:	6813      	ldr	r3, [r2, #0]
 8003b84:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b88:	6013      	str	r3, [r2, #0]
}
 8003b8a:	4770      	bx	lr
 8003b8c:	40005000 	.word	0x40005000

08003b90 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8003b90:	b570      	push	{r4, r5, r6, lr}

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8003b92:	4d19      	ldr	r5, [pc, #100]	; (8003bf8 <sd_lld_init+0x68>)
void sd_lld_init(void) {
 8003b94:	b082      	sub	sp, #8
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8003b96:	4c19      	ldr	r4, [pc, #100]	; (8003bfc <sd_lld_init+0x6c>)
  sdObjectInit(&SD1);
 8003b98:	4628      	mov	r0, r5
  SD1.clock = STM32_USART1CLK;
 8003b9a:	4e19      	ldr	r6, [pc, #100]	; (8003c00 <sd_lld_init+0x70>)
  sdObjectInit(&SD1);
 8003b9c:	f7fd fae0 	bl	8001160 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8003ba0:	f105 000c 	add.w	r0, r5, #12
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	2210      	movs	r2, #16
 8003ba8:	4916      	ldr	r1, [pc, #88]	; (8003c04 <sd_lld_init+0x74>)
 8003baa:	9500      	str	r5, [sp, #0]
 8003bac:	f7fd f920 	bl	8000df0 <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8003bb0:	2210      	movs	r2, #16
 8003bb2:	4915      	ldr	r1, [pc, #84]	; (8003c08 <sd_lld_init+0x78>)
 8003bb4:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8003bb8:	4b14      	ldr	r3, [pc, #80]	; (8003c0c <sd_lld_init+0x7c>)
 8003bba:	9500      	str	r5, [sp, #0]
 8003bbc:	f7fd f9b0 	bl	8000f20 <oqObjectInit>
  SD1.usart = USART1;
 8003bc0:	4b13      	ldr	r3, [pc, #76]	; (8003c10 <sd_lld_init+0x80>)
  sdObjectInit(&SD5);
 8003bc2:	4620      	mov	r0, r4
  SD1.clock = STM32_USART1CLK;
 8003bc4:	e9c5 3615 	strd	r3, r6, [r5, #84]	; 0x54
  sdObjectInit(&SD5);
 8003bc8:	f7fd faca 	bl	8001160 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 8003bcc:	f104 000c 	add.w	r0, r4, #12
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	2210      	movs	r2, #16
 8003bd4:	490f      	ldr	r1, [pc, #60]	; (8003c14 <sd_lld_init+0x84>)
 8003bd6:	9400      	str	r4, [sp, #0]
 8003bd8:	f7fd f90a 	bl	8000df0 <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 8003bdc:	4b0e      	ldr	r3, [pc, #56]	; (8003c18 <sd_lld_init+0x88>)
 8003bde:	2210      	movs	r2, #16
 8003be0:	490e      	ldr	r1, [pc, #56]	; (8003c1c <sd_lld_init+0x8c>)
 8003be2:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8003be6:	9400      	str	r4, [sp, #0]
 8003be8:	f7fd f99a 	bl	8000f20 <oqObjectInit>
  SD5.usart = UART5;
 8003bec:	4b0c      	ldr	r3, [pc, #48]	; (8003c20 <sd_lld_init+0x90>)
 8003bee:	e9c4 3615 	strd	r3, r6, [r4, #84]	; 0x54
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8003bf2:	b002      	add	sp, #8
 8003bf4:	bd70      	pop	{r4, r5, r6, pc}
 8003bf6:	bf00      	nop
 8003bf8:	24001144 	.word	0x24001144
 8003bfc:	240011a4 	.word	0x240011a4
 8003c00:	05f5e100 	.word	0x05f5e100
 8003c04:	24001204 	.word	0x24001204
 8003c08:	24001224 	.word	0x24001224
 8003c0c:	08003b71 	.word	0x08003b71
 8003c10:	40011000 	.word	0x40011000
 8003c14:	24001214 	.word	0x24001214
 8003c18:	08003b81 	.word	0x08003b81
 8003c1c:	24001234 	.word	0x24001234
 8003c20:	40005000 	.word	0x40005000
	...

08003c30 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 8003c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  if (config == NULL)
 8003c34:	2900      	cmp	r1, #0
 8003c36:	d036      	beq.n	8003ca6 <sd_lld_start+0x76>
    config = &default_config;

  if (sdp->state == SD_STOP) {
 8003c38:	7a03      	ldrb	r3, [r0, #8]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8003c3a:	f240 162d 	movw	r6, #301	; 0x12d
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003c3e:	e9d1 c200 	ldrd	ip, r2, [r1]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003c42:	e9d1 7502 	ldrd	r7, r5, [r1, #8]
  if (sdp->state == SD_STOP) {
 8003c46:	2b01      	cmp	r3, #1
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8003c48:	ea46 0602 	orr.w	r6, r6, r2
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003c4c:	ea4f 035c 	mov.w	r3, ip, lsr #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003c50:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003c54:	f045 0501 	orr.w	r5, r5, #1
    if (config->cr1 & USART_CR1_OVER8)
 8003c58:	f402 4e00 	and.w	lr, r2, #32768	; 0x8000
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 8003c5c:	f402 6180 	and.w	r1, r2, #1024	; 0x400
  if (sdp->state == SD_STOP) {
 8003c60:	d045      	beq.n	8003cee <sd_lld_start+0xbe>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003c62:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003c64:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 8003c66:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003c68:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 8003c6c:	f1be 0f00 	cmp.w	lr, #0
 8003c70:	d005      	beq.n	8003c7e <sd_lld_start+0x4e>
      brr = ((brr & ~7) * 2) | (brr & 7);
 8003c72:	f023 0c07 	bic.w	ip, r3, #7
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
  u->BRR = brr;
 8003c7e:	60e3      	str	r3, [r4, #12]
  u->ICR = 0xFFFFFFFFU;
 8003c80:	f04f 33ff 	mov.w	r3, #4294967295
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003c84:	6067      	str	r7, [r4, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003c86:	60a5      	str	r5, [r4, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8003c88:	6026      	str	r6, [r4, #0]
  u->ICR = 0xFFFFFFFFU;
 8003c8a:	6223      	str	r3, [r4, #32]
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 8003c8c:	b309      	cbz	r1, 8003cd2 <sd_lld_start+0xa2>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8003c8e:	f012 2210 	ands.w	r2, r2, #268439552	; 0x10001000
 8003c92:	d04a      	beq.n	8003d2a <sd_lld_start+0xfa>
 8003c94:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8003c98:	bf14      	ite	ne
 8003c9a:	23ff      	movne	r3, #255	; 0xff
 8003c9c:	233f      	moveq	r3, #63	; 0x3f
      sdp->rxmask = 0x7F;
 8003c9e:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      rccEnableLPUART1(true);
    }
#endif
  }
  usart_init(sdp, config);
}
 8003ca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (sdp->state == SD_STOP) {
 8003ca6:	7a05      	ldrb	r5, [r0, #8]
 8003ca8:	2d01      	cmp	r5, #1
 8003caa:	d017      	beq.n	8003cdc <sd_lld_start+0xac>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003cac:	6d83      	ldr	r3, [r0, #88]	; 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003cae:	2440      	movs	r4, #64	; 0x40
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003cb0:	492c      	ldr	r1, [pc, #176]	; (8003d64 <sd_lld_start+0x134>)
 8003cb2:	f503 4396 	add.w	r3, r3, #19200	; 0x4b00
  USART_TypeDef *u = sdp->usart;
 8003cb6:	6d42      	ldr	r2, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003cb8:	fba1 1303 	umull	r1, r3, r1, r3
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8003cbc:	f240 112d 	movw	r1, #301	; 0x12d
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003cc0:	0b1b      	lsrs	r3, r3, #12
  u->BRR = brr;
 8003cc2:	60d3      	str	r3, [r2, #12]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003cc4:	2301      	movs	r3, #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003cc6:	6054      	str	r4, [r2, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003cc8:	6093      	str	r3, [r2, #8]
  u->ICR = 0xFFFFFFFFU;
 8003cca:	f04f 33ff 	mov.w	r3, #4294967295
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8003cce:	6011      	str	r1, [r2, #0]
  u->ICR = 0xFFFFFFFFU;
 8003cd0:	6213      	str	r3, [r2, #32]
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8003cd2:	23ff      	movs	r3, #255	; 0xff
      sdp->rxmask = 0x7F;
 8003cd4:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
}
 8003cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (sdp->state == SD_STOP) {
 8003cdc:	f240 162d 	movw	r6, #301	; 0x12d
 8003ce0:	2740      	movs	r7, #64	; 0x40
 8003ce2:	468e      	mov	lr, r1
 8003ce4:	460a      	mov	r2, r1
 8003ce6:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8003cea:	f44f 4c16 	mov.w	ip, #38400	; 0x9600
    if (&SD1 == sdp) {
 8003cee:	4c1e      	ldr	r4, [pc, #120]	; (8003d68 <sd_lld_start+0x138>)
 8003cf0:	42a0      	cmp	r0, r4
 8003cf2:	d01f      	beq.n	8003d34 <sd_lld_start+0x104>
    if (&SD5 == sdp) {
 8003cf4:	4c1d      	ldr	r4, [pc, #116]	; (8003d6c <sd_lld_start+0x13c>)
 8003cf6:	42a0      	cmp	r0, r4
 8003cf8:	d1b3      	bne.n	8003c62 <sd_lld_start+0x32>
  RCC_C1->APB1LENR |= mask;
 8003cfa:	4c1d      	ldr	r4, [pc, #116]	; (8003d70 <sd_lld_start+0x140>)
 8003cfc:	f8d4 80e8 	ldr.w	r8, [r4, #232]	; 0xe8
 8003d00:	f448 1880 	orr.w	r8, r8, #1048576	; 0x100000
 8003d04:	f8c4 80e8 	str.w	r8, [r4, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8003d08:	f8d4 8110 	ldr.w	r8, [r4, #272]	; 0x110
 8003d0c:	f448 1880 	orr.w	r8, r8, #1048576	; 0x100000
 8003d10:	f8c4 8110 	str.w	r8, [r4, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8003d14:	f8d4 4110 	ldr.w	r4, [r4, #272]	; 0x110
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003d18:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003d1a:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 8003d1c:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003d1e:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 8003d22:	f1be 0f00 	cmp.w	lr, #0
 8003d26:	d1a4      	bne.n	8003c72 <sd_lld_start+0x42>
 8003d28:	e7a9      	b.n	8003c7e <sd_lld_start+0x4e>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8003d2a:	237f      	movs	r3, #127	; 0x7f
      sdp->rxmask = 0x7F;
 8003d2c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
}
 8003d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  RCC_C1->APB2ENR |= mask;
 8003d34:	4c0e      	ldr	r4, [pc, #56]	; (8003d70 <sd_lld_start+0x140>)
 8003d36:	f8d4 80f0 	ldr.w	r8, [r4, #240]	; 0xf0
 8003d3a:	f048 0810 	orr.w	r8, r8, #16
 8003d3e:	f8c4 80f0 	str.w	r8, [r4, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 8003d42:	f8d4 8118 	ldr.w	r8, [r4, #280]	; 0x118
 8003d46:	f048 0810 	orr.w	r8, r8, #16
 8003d4a:	f8c4 8118 	str.w	r8, [r4, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8003d4e:	f8d4 4118 	ldr.w	r4, [r4, #280]	; 0x118
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003d52:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003d54:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 8003d56:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003d58:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 8003d5c:	f1be 0f00 	cmp.w	lr, #0
 8003d60:	d187      	bne.n	8003c72 <sd_lld_start+0x42>
 8003d62:	e78c      	b.n	8003c7e <sd_lld_start+0x4e>
 8003d64:	1b4e81b5 	.word	0x1b4e81b5
 8003d68:	24001144 	.word	0x24001144
 8003d6c:	240011a4 	.word	0x240011a4
 8003d70:	58024400 	.word	0x58024400
	...

08003d80 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8003d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 8003d84:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8003d86:	4606      	mov	r6, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8003d88:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8003d8a:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 8003d8c:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8003d8e:	d156      	bne.n	8003e3e <sd_lld_serve_interrupt+0xbe>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8003d90:	05e2      	lsls	r2, r4, #23
 8003d92:	d448      	bmi.n	8003e26 <sd_lld_serve_interrupt+0xa6>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8003d94:	06a0      	lsls	r0, r4, #26
 8003d96:	d510      	bpl.n	8003dba <sd_lld_serve_interrupt+0x3a>
 8003d98:	f04f 0830 	mov.w	r8, #48	; 0x30
 8003d9c:	2700      	movs	r7, #0
 8003d9e:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8003da2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003da4:	4630      	mov	r0, r6
 8003da6:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 8003daa:	4019      	ands	r1, r3
 8003dac:	f7fd f9f8 	bl	80011a0 <sdIncomingDataI>
 8003db0:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 8003db4:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 8003db6:	06a3      	lsls	r3, r4, #26
 8003db8:	d4f1      	bmi.n	8003d9e <sd_lld_serve_interrupt+0x1e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 8003dba:	f8d5 a000 	ldr.w	sl, [r5]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 8003dbe:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8003dc2:	d01d      	beq.n	8003e00 <sd_lld_serve_interrupt+0x80>
    while (isr & USART_ISR_TXE) {
 8003dc4:	0621      	lsls	r1, r4, #24
 8003dc6:	d51b      	bpl.n	8003e00 <sd_lld_serve_interrupt+0x80>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 8003dc8:	f106 0830 	add.w	r8, r6, #48	; 0x30
 8003dcc:	2730      	movs	r7, #48	; 0x30
 8003dce:	f04f 0900 	mov.w	r9, #0
 8003dd2:	e005      	b.n	8003de0 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8003dd4:	62a8      	str	r0, [r5, #40]	; 0x28
 8003dd6:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 8003dda:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 8003ddc:	0622      	lsls	r2, r4, #24
 8003dde:	d50f      	bpl.n	8003e00 <sd_lld_serve_interrupt+0x80>
 8003de0:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 8003de4:	4640      	mov	r0, r8
 8003de6:	f7fd f8db 	bl	8000fa0 <oqGetI>
      if (b < MSG_OK) {
 8003dea:	2800      	cmp	r0, #0
 8003dec:	daf2      	bge.n	8003dd4 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 8003dee:	2108      	movs	r1, #8
 8003df0:	1d30      	adds	r0, r6, #4
 8003df2:	f000 ffdd 	bl	8004db0 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8003df6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8003e00:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8003e04:	d00b      	beq.n	8003e1e <sd_lld_serve_interrupt+0x9e>
 8003e06:	0663      	lsls	r3, r4, #25
 8003e08:	d509      	bpl.n	8003e1e <sd_lld_serve_interrupt+0x9e>
 8003e0a:	2330      	movs	r3, #48	; 0x30
 8003e0c:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8003e10:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d02d      	beq.n	8003e74 <sd_lld_serve_interrupt+0xf4>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 8003e1e:	f8c5 a000 	str.w	sl, [r5]
}
 8003e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e26:	2330      	movs	r3, #48	; 0x30
 8003e28:	f383 8811 	msr	BASEPRI, r3
 8003e2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e30:	1d30      	adds	r0, r6, #4
 8003e32:	f000 ffbd 	bl	8004db0 <chEvtBroadcastFlagsI>
 8003e36:	2300      	movs	r3, #0
 8003e38:	f383 8811 	msr	BASEPRI, r3
}
 8003e3c:	e7aa      	b.n	8003d94 <sd_lld_serve_interrupt+0x14>
  if (isr & USART_ISR_ORE)
 8003e3e:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 8003e42:	07e3      	lsls	r3, r4, #31
 8003e44:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 8003e48:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 8003e4c:	bf48      	it	mi
 8003e4e:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 8003e52:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 8003e54:	bf48      	it	mi
 8003e56:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 8003e5a:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 8003e5c:	bf48      	it	mi
 8003e5e:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 8003e62:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 8003e66:	1d30      	adds	r0, r6, #4
 8003e68:	f000 ffa2 	bl	8004db0 <chEvtBroadcastFlagsI>
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	f383 8811 	msr	BASEPRI, r3
}
 8003e72:	e78d      	b.n	8003d90 <sd_lld_serve_interrupt+0x10>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8003e74:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d0ce      	beq.n	8003e18 <sd_lld_serve_interrupt+0x98>
 8003e7a:	2110      	movs	r1, #16
 8003e7c:	1d30      	adds	r0, r6, #4
      cr1 &= ~USART_CR1_TCIE;
 8003e7e:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
 8003e82:	f000 ff95 	bl	8004db0 <chEvtBroadcastFlagsI>
 8003e86:	e7c7      	b.n	8003e18 <sd_lld_serve_interrupt+0x98>
	...

08003e90 <__early_init>:
  RCC->AHB4RSTR |= mask;
 8003e90:	4a6f      	ldr	r2, [pc, #444]	; (8004050 <__early_init+0x1c0>)
 8003e92:	f240 70ff 	movw	r0, #2047	; 0x7ff
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003e96:	2300      	movs	r3, #0
 8003e98:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8003e9c:	4301      	orrs	r1, r0
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8003e9e:	b430      	push	{r4, r5}
 8003ea0:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003ea4:	4c6b      	ldr	r4, [pc, #428]	; (8004054 <__early_init+0x1c4>)
 8003ea6:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
  gpiop->OSPEEDR = config->ospeedr;
 8003eaa:	4d6b      	ldr	r5, [pc, #428]	; (8004058 <__early_init+0x1c8>)
 8003eac:	400c      	ands	r4, r1
  gpiop->OTYPER  = config->otyper;
 8003eae:	496b      	ldr	r1, [pc, #428]	; (800405c <__early_init+0x1cc>)
 8003eb0:	f8c2 4088 	str.w	r4, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8003eb4:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8003eb8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8003ebc:	4304      	orrs	r4, r0
 8003ebe:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 8003ec2:	f8d2 4108 	ldr.w	r4, [r2, #264]	; 0x108
 8003ec6:	4304      	orrs	r4, r0
 8003ec8:	4865      	ldr	r0, [pc, #404]	; (8004060 <__early_init+0x1d0>)
 8003eca:	f8c2 4108 	str.w	r4, [r2, #264]	; 0x108
  gpiop->ODR     = config->odr;
 8003ece:	2480      	movs	r4, #128	; 0x80
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 8003ed0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8003ed4:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
  gpiop->OTYPER  = config->otyper;
 8003ed8:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003eda:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 8003edc:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 8003ede:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8003ee0:	220a      	movs	r2, #10
 8003ee2:	4d60      	ldr	r5, [pc, #384]	; (8004064 <__early_init+0x1d4>)
 8003ee4:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8003ee6:	4a60      	ldr	r2, [pc, #384]	; (8004068 <__early_init+0x1d8>)
 8003ee8:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003eea:	4a60      	ldr	r2, [pc, #384]	; (800406c <__early_init+0x1dc>)
 8003eec:	600a      	str	r2, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 8003eee:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8003ef2:	6042      	str	r2, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003ef4:	4a5e      	ldr	r2, [pc, #376]	; (8004070 <__early_init+0x1e0>)
 8003ef6:	6082      	str	r2, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8003ef8:	f44f 02a0 	mov.w	r2, #5242880	; 0x500000
 8003efc:	60c2      	str	r2, [r0, #12]
  gpiop->AFRL    = config->afrl;
 8003efe:	f502 12b3 	add.w	r2, r2, #1466368	; 0x166000
  gpiop->ODR     = config->odr;
 8003f02:	6144      	str	r4, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8003f04:	6202      	str	r2, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8003f06:	4a5b      	ldr	r2, [pc, #364]	; (8004074 <__early_init+0x1e4>)
 8003f08:	6242      	str	r2, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003f0a:	4a5b      	ldr	r2, [pc, #364]	; (8004078 <__early_init+0x1e8>)
 8003f0c:	6002      	str	r2, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003f0e:	485b      	ldr	r0, [pc, #364]	; (800407c <__early_init+0x1ec>)
  gpiop->OTYPER  = config->otyper;
 8003f10:	f8c1 3804 	str.w	r3, [r1, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 8003f14:	f8c1 0808 	str.w	r0, [r1, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 8003f18:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  gpiop->OTYPER  = config->otyper;
 8003f1c:	4a58      	ldr	r2, [pc, #352]	; (8004080 <__early_init+0x1f0>)
  gpiop->PUPDR   = config->pupdr;
 8003f1e:	f8c1 080c 	str.w	r0, [r1, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8003f22:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003f26:	f8c1 0814 	str.w	r0, [r1, #2068]	; 0x814
  gpiop->AFRH    = config->afrh;
 8003f2a:	f04f 1006 	mov.w	r0, #393222	; 0x60006
  gpiop->AFRL    = config->afrl;
 8003f2e:	f8c1 3820 	str.w	r3, [r1, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8003f32:	f8c1 0824 	str.w	r0, [r1, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 8003f36:	4853      	ldr	r0, [pc, #332]	; (8004084 <__early_init+0x1f4>)
 8003f38:	f8c1 0800 	str.w	r0, [r1, #2048]	; 0x800
  gpiop->ODR     = config->odr;
 8003f3c:	2040      	movs	r0, #64	; 0x40
  gpiop->OSPEEDR = config->ospeedr;
 8003f3e:	4952      	ldr	r1, [pc, #328]	; (8004088 <__early_init+0x1f8>)
  gpiop->OTYPER  = config->otyper;
 8003f40:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003f42:	6091      	str	r1, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8003f44:	2110      	movs	r1, #16
 8003f46:	60d1      	str	r1, [r2, #12]
  gpiop->AFRL    = config->afrl;
 8003f48:	4950      	ldr	r1, [pc, #320]	; (800408c <__early_init+0x1fc>)
  gpiop->ODR     = config->odr;
 8003f4a:	6150      	str	r0, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003f4c:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003f4e:	4950      	ldr	r1, [pc, #320]	; (8004090 <__early_init+0x200>)
 8003f50:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003f52:	4950      	ldr	r1, [pc, #320]	; (8004094 <__early_init+0x204>)
 8003f54:	6011      	str	r1, [r2, #0]
  gpiop->OTYPER  = config->otyper;
 8003f56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  gpiop->OSPEEDR = config->ospeedr;
 8003f5a:	494f      	ldr	r1, [pc, #316]	; (8004098 <__early_init+0x208>)
  gpiop->OTYPER  = config->otyper;
 8003f5c:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003f5e:	6091      	str	r1, [r2, #8]
  gpiop->ODR     = config->odr;
 8003f60:	2104      	movs	r1, #4
  gpiop->PUPDR   = config->pupdr;
 8003f62:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003f64:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003f66:	494d      	ldr	r1, [pc, #308]	; (800409c <__early_init+0x20c>)
 8003f68:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003f6a:	f04f 31cc 	mov.w	r1, #3435973836	; 0xcccccccc
 8003f6e:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003f70:	f101 415e 	add.w	r1, r1, #3724541952	; 0xde000000
 8003f74:	f5a1 1108 	sub.w	r1, r1, #2228224	; 0x220000
 8003f78:	f6a1 41f2 	subw	r1, r1, #3314	; 0xcf2
 8003f7c:	6011      	str	r1, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003f7e:	4948      	ldr	r1, [pc, #288]	; (80040a0 <__early_init+0x210>)
  gpiop->OTYPER  = config->otyper;
 8003f80:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 8003f84:	f8c2 1408 	str.w	r1, [r2, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 8003f88:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 8003f8c:	f8c2 0414 	str.w	r0, [r2, #1044]	; 0x414
  gpiop->AFRH    = config->afrh;
 8003f90:	4844      	ldr	r0, [pc, #272]	; (80040a4 <__early_init+0x214>)
  gpiop->AFRL    = config->afrl;
 8003f92:	f8c2 5420 	str.w	r5, [r2, #1056]	; 0x420
  gpiop->MODER   = config->moder;
 8003f96:	f46f 75d5 	mvn.w	r5, #426	; 0x1aa
  gpiop->AFRH    = config->afrh;
 8003f9a:	f8c2 0424 	str.w	r0, [r2, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 8003f9e:	f1a0 5009 	sub.w	r0, r0, #574619648	; 0x22400000
  gpiop->OTYPER  = config->otyper;
 8003fa2:	4941      	ldr	r1, [pc, #260]	; (80040a8 <__early_init+0x218>)
  gpiop->MODER   = config->moder;
 8003fa4:	f5a0 3009 	sub.w	r0, r0, #140288	; 0x22400
 8003fa8:	4428      	add	r0, r5
  gpiop->OSPEEDR = config->ospeedr;
 8003faa:	f644 45f0 	movw	r5, #19696	; 0x4cf0
  gpiop->MODER   = config->moder;
 8003fae:	f8c2 0400 	str.w	r0, [r2, #1024]	; 0x400
  gpiop->OTYPER  = config->otyper;
 8003fb2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
  gpiop->OSPEEDR = config->ospeedr;
 8003fb6:	483d      	ldr	r0, [pc, #244]	; (80040ac <__early_init+0x21c>)
  gpiop->OTYPER  = config->otyper;
 8003fb8:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003fba:	6088      	str	r0, [r1, #8]
  gpiop->ODR     = config->odr;
 8003fbc:	f44f 6080 	mov.w	r0, #1024	; 0x400
  gpiop->PUPDR   = config->pupdr;
 8003fc0:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 8003fc2:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8003fc4:	483a      	ldr	r0, [pc, #232]	; (80040b0 <__early_init+0x220>)
 8003fc6:	6208      	str	r0, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8003fc8:	483a      	ldr	r0, [pc, #232]	; (80040b4 <__early_init+0x224>)
 8003fca:	6248      	str	r0, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003fcc:	f1a0 50d5 	sub.w	r0, r0, #446693376	; 0x1aa00000
 8003fd0:	f5a0 10d4 	sub.w	r0, r0, #1736704	; 0x1a8000
 8003fd4:	f2a0 5072 	subw	r0, r0, #1394	; 0x572
 8003fd8:	6008      	str	r0, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 8003fda:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003fdc:	6095      	str	r5, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8003fde:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003fe0:	6154      	str	r4, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003fe2:	4c35      	ldr	r4, [pc, #212]	; (80040b8 <__early_init+0x228>)
  gpiop->OTYPER  = config->otyper;
 8003fe4:	4835      	ldr	r0, [pc, #212]	; (80040bc <__early_init+0x22c>)
  gpiop->AFRL    = config->afrl;
 8003fe6:	6214      	str	r4, [r2, #32]
  gpiop->OSPEEDR = config->ospeedr;
 8003fe8:	4d35      	ldr	r5, [pc, #212]	; (80040c0 <__early_init+0x230>)
  gpiop->MODER   = config->moder;
 8003fea:	4c36      	ldr	r4, [pc, #216]	; (80040c4 <__early_init+0x234>)
  gpiop->AFRH    = config->afrh;
 8003fec:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003fee:	6014      	str	r4, [r2, #0]
 8003ff0:	f04f 34ff 	mov.w	r4, #4294967295
  gpiop->OTYPER  = config->otyper;
 8003ff4:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003ff6:	6085      	str	r5, [r0, #8]
  gpiop->AFRL    = config->afrl;
 8003ff8:	f1a5 45ab 	sub.w	r5, r5, #1434451968	; 0x55800000
  gpiop->PUPDR   = config->pupdr;
 8003ffc:	60c3      	str	r3, [r0, #12]
  gpiop->AFRL    = config->afrl;
 8003ffe:	f5a5 15dd 	sub.w	r5, r5, #1810432	; 0x1ba000
  gpiop->ODR     = config->odr;
 8004002:	6143      	str	r3, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8004004:	f6a5 757c 	subw	r5, r5, #3964	; 0xf7c
 8004008:	6205      	str	r5, [r0, #32]
  gpiop->MODER   = config->moder;
 800400a:	4d2f      	ldr	r5, [pc, #188]	; (80040c8 <__early_init+0x238>)
  gpiop->AFRH    = config->afrh;
 800400c:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800400e:	6005      	str	r5, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 8004010:	f8c1 3c04 	str.w	r3, [r1, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 8004014:	f8c1 3c08 	str.w	r3, [r1, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 8004018:	f8c1 3c0c 	str.w	r3, [r1, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 800401c:	f8c1 3c14 	str.w	r3, [r1, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 8004020:	f8c1 3c20 	str.w	r3, [r1, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 8004024:	f8c1 3c24 	str.w	r3, [r1, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 8004028:	f8c1 4c00 	str.w	r4, [r1, #3072]	; 0xc00
  gpiop->OTYPER  = config->otyper;
 800402c:	f8c2 3c04 	str.w	r3, [r2, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 8004030:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 8004034:	f8c2 3c0c 	str.w	r3, [r2, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 8004038:	f8c2 3c14 	str.w	r3, [r2, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 800403c:	f8c2 3c20 	str.w	r3, [r2, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 8004040:	f8c2 3c24 	str.w	r3, [r2, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 8004044:	f8c2 4c00 	str.w	r4, [r2, #3072]	; 0xc00

  stm32_gpio_init();
  stm32_clock_init();
}
 8004048:	bc30      	pop	{r4, r5}
  stm32_clock_init();
 800404a:	f7fd bef9 	b.w	8001e40 <stm32_clock_init>
 800404e:	bf00      	nop
 8004050:	58024400 	.word	0x58024400
 8004054:	fffff800 	.word	0xfffff800
 8004058:	3ffd1417 	.word	0x3ffd1417
 800405c:	58020000 	.word	0x58020000
 8004060:	58020400 	.word	0x58020400
 8004064:	50cccccc 	.word	0x50cccccc
 8004068:	000aa770 	.word	0x000aa770
 800406c:	eaa8d7d6 	.word	0xeaa8d7d6
 8004070:	fff04fc0 	.word	0xfff04fc0
 8004074:	cc884400 	.word	0xcc884400
 8004078:	aaaf7abf 	.word	0xaaaf7abf
 800407c:	07430000 	.word	0x07430000
 8004080:	58020c00 	.word	0x58020c00
 8004084:	f27effff 	.word	0xf27effff
 8004088:	f07fd03f 	.word	0xf07fd03f
 800408c:	500006cc 	.word	0x500006cc
 8004090:	cc000ccc 	.word	0xcc000ccc
 8004094:	af6a9fea 	.word	0xaf6a9fea
 8004098:	ffffc01f 	.word	0xffffc01f
 800409c:	c00000cc 	.word	0xc00000cc
 80040a0:	ffdfdfff 	.word	0xffdfdfff
 80040a4:	ccccc055 	.word	0xccccc055
 80040a8:	58021800 	.word	0x58021800
 80040ac:	ffdf1f3f 	.word	0xffdf1f3f
 80040b0:	00cc0ccc 	.word	0x00cc0ccc
 80040b4:	c555505c 	.word	0xc555505c
 80040b8:	00c0cc00 	.word	0x00c0cc00
 80040bc:	58022000 	.word	0x58022000
 80040c0:	0045ffcc 	.word	0x0045ffcc
 80040c4:	ffff7baf 	.word	0xffff7baf
 80040c8:	ff71aabb 	.word	0xff71aabb
 80040cc:	00000000 	.word	0x00000000

080040d0 <boardInit>:
/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
}
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
	...

080040e0 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 80040e0:	b530      	push	{r4, r5, lr}
 80040e2:	b087      	sub	sp, #28
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 80040e4:	4d11      	ldr	r5, [pc, #68]	; (800412c <chSysInit+0x4c>)
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
    ch_system.instances[i] = NULL;
 80040e6:	2300      	movs	r3, #0
  ch_system.state = ch_sys_initializing;
 80040e8:	2201      	movs	r2, #1

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
 80040ea:	4668      	mov	r0, sp
 80040ec:	2404      	movs	r4, #4
 80040ee:	702a      	strb	r2, [r5, #0]
  tcp->offset = (rtcnt_t)0;
 80040f0:	e9c5 3301 	strd	r3, r3, [r5, #4]
  chTMObjectInit(&tm);
 80040f4:	f000 fd24 	bl	8004b40 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 80040f8:	4668      	mov	r0, sp
 80040fa:	f000 fd31 	bl	8004b60 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 80040fe:	4668      	mov	r0, sp
 8004100:	f000 fd36 	bl	8004b70 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 8004104:	3c01      	subs	r4, #1
 8004106:	d1f7      	bne.n	80040f8 <chSysInit+0x18>
  tcp->offset = tm.best;
 8004108:	9b00      	ldr	r3, [sp, #0]
 800410a:	60ab      	str	r3, [r5, #8]
 * @notapi
 */
static inline void __oslib_init(void) {

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 800410c:	f000 fe80 	bl	8004e10 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8004110:	f000 fec6 	bl	8004ea0 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8004114:	f000 fee4 	bl	8004ee0 <__factory_init>

  /* OS library modules.*/
  __oslib_init();

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8004118:	4905      	ldr	r1, [pc, #20]	; (8004130 <chSysInit+0x50>)
 800411a:	4806      	ldr	r0, [pc, #24]	; (8004134 <chSysInit+0x54>)
 800411c:	f000 fb98 	bl	8004850 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8004120:	2302      	movs	r3, #2
 8004122:	702b      	strb	r3, [r5, #0]
 8004124:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
}
 8004128:	b007      	add	sp, #28
 800412a:	bd30      	pop	{r4, r5, pc}
 800412c:	24001c08 	.word	0x24001c08
 8004130:	08006070 	.word	0x08006070
 8004134:	24001248 	.word	0x24001248
	...

08004140 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8004140:	b508      	push	{r3, lr}
 8004142:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 8004144:	b672      	cpsid	i

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 8004146:	f000 f8c3 	bl	80042d0 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 800414a:	4903      	ldr	r1, [pc, #12]	; (8004158 <chSysHalt+0x18>)
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 800414c:	4b03      	ldr	r3, [pc, #12]	; (800415c <chSysHalt+0x1c>)
 800414e:	2203      	movs	r2, #3
  currcore->dbg.panic_msg = reason;
 8004150:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
  ch_system.state = ch_sys_halted;
 8004154:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 8004156:	e7fe      	b.n	8004156 <chSysHalt+0x16>
 8004158:	24001248 	.word	0x24001248
 800415c:	24001c08 	.word	0x24001c08

08004160 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8004160:	f000 b9a6 	b.w	80044b0 <chVTDoTickI>
	...

08004170 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8004170:	4a03      	ldr	r2, [pc, #12]	; (8004180 <chSysPolledDelayX+0x10>)
 8004172:	6851      	ldr	r1, [r2, #4]
 8004174:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8004176:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8004178:	4298      	cmp	r0, r3
 800417a:	d8fb      	bhi.n	8004174 <chSysPolledDelayX+0x4>
  }
}
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	e0001000 	.word	0xe0001000
	...

08004190 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8004190:	4a02      	ldr	r2, [pc, #8]	; (800419c <chRFCUCollectFaultsI+0xc>)
 8004192:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8004194:	4303      	orrs	r3, r0
 8004196:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	24001248 	.word	0x24001248

080041a0 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 80041a0:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80041a2:	4c0c      	ldr	r4, [pc, #48]	; (80041d4 <trace_next.constprop.0+0x34>)
 80041a4:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 80041a8:	f7fc fd9a 	bl	8000ce0 <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80041ac:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 80041b0:	f504 6109 	add.w	r1, r4, #2192	; 0x890
 80041b4:	4a08      	ldr	r2, [pc, #32]	; (80041d8 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80041b6:	6068      	str	r0, [r5, #4]
 80041b8:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	f360 221f 	bfi	r2, r0, #8, #24
 80041c0:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 80041c4:	f104 0290 	add.w	r2, r4, #144	; 0x90
 80041c8:	428b      	cmp	r3, r1
 80041ca:	bf28      	it	cs
 80041cc:	4613      	movcs	r3, r2
 80041ce:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  }
}
 80041d2:	bd38      	pop	{r3, r4, r5, pc}
 80041d4:	24001248 	.word	0x24001248
 80041d8:	e0001000 	.word	0xe0001000
 80041dc:	00000000 	.word	0x00000000

080041e0 <__trace_object_init>:
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 80041e0:	4602      	mov	r2, r0
 80041e2:	4907      	ldr	r1, [pc, #28]	; (8004200 <__trace_object_init+0x20>)
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
  tbp->ptr       = &tbp->buffer[0];
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80041e4:	2300      	movs	r3, #0
  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 80041e6:	f842 1b08 	str.w	r1, [r2], #8
  tbp->ptr       = &tbp->buffer[0];
 80041ea:	6042      	str	r2, [r0, #4]
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80041ec:	eb00 1203 	add.w	r2, r0, r3, lsl #4
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80041f0:	3301      	adds	r3, #1
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80041f2:	7a11      	ldrb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80041f4:	2b80      	cmp	r3, #128	; 0x80
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80041f6:	f36f 0102 	bfc	r1, #0, #3
 80041fa:	7211      	strb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80041fc:	d1f6      	bne.n	80041ec <__trace_object_init+0xc>
  }
}
 80041fe:	4770      	bx	lr
 8004200:	0080ffff 	.word	0x0080ffff
	...

08004210 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8004210:	4b09      	ldr	r3, [pc, #36]	; (8004238 <__trace_ready+0x28>)
 8004212:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8004216:	07d2      	lsls	r2, r2, #31
 8004218:	d500      	bpl.n	800421c <__trace_ready+0xc>
 800421a:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 800421c:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
void __trace_ready(thread_t *tp, msg_t msg) {
 8004220:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8004222:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8004226:	00d3      	lsls	r3, r2, #3
 8004228:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 800422c:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8004230:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8004232:	bc10      	pop	{r4}
    trace_next(oip);
 8004234:	f7ff bfb4 	b.w	80041a0 <trace_next.constprop.0>
 8004238:	24001248 	.word	0x24001248
 800423c:	00000000 	.word	0x00000000

08004240 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8004240:	4b0a      	ldr	r3, [pc, #40]	; (800426c <__trace_switch+0x2c>)
 8004242:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8004246:	0792      	lsls	r2, r2, #30
 8004248:	d500      	bpl.n	800424c <__trace_switch+0xc>
 800424a:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 800424c:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 800424e:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
 8004252:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8004256:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8004258:	6a89      	ldr	r1, [r1, #40]	; 0x28
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 800425a:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 800425e:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8004262:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8004264:	bc10      	pop	{r4}
    trace_next(oip);
 8004266:	f7ff bf9b 	b.w	80041a0 <trace_next.constprop.0>
 800426a:	bf00      	nop
 800426c:	24001248 	.word	0x24001248

08004270 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8004270:	4a0a      	ldr	r2, [pc, #40]	; (800429c <__trace_isr_enter+0x2c>)
 8004272:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_enter(const char *isr) {
 8004276:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8004278:	f013 0404 	ands.w	r4, r3, #4
 800427c:	d000      	beq.n	8004280 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 800427e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004280:	2330      	movs	r3, #48	; 0x30
 8004282:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8004286:	2103      	movs	r1, #3
 8004288:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800428c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 800428e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8004290:	f7ff ff86 	bl	80041a0 <trace_next.constprop.0>
 8004294:	f384 8811 	msr	BASEPRI, r4
}
 8004298:	bd10      	pop	{r4, pc}
 800429a:	bf00      	nop
 800429c:	24001248 	.word	0x24001248

080042a0 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80042a0:	4a0a      	ldr	r2, [pc, #40]	; (80042cc <__trace_isr_leave+0x2c>)
 80042a2:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_leave(const char *isr) {
 80042a6:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80042a8:	f013 0404 	ands.w	r4, r3, #4
 80042ac:	d000      	beq.n	80042b0 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 80042ae:	bd10      	pop	{r4, pc}
 80042b0:	2330      	movs	r3, #48	; 0x30
 80042b2:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 80042b6:	2104      	movs	r1, #4
 80042b8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80042bc:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80042be:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 80042c0:	f7ff ff6e 	bl	80041a0 <trace_next.constprop.0>
 80042c4:	f384 8811 	msr	BASEPRI, r4
}
 80042c8:	bd10      	pop	{r4, pc}
 80042ca:	bf00      	nop
 80042cc:	24001248 	.word	0x24001248

080042d0 <__trace_halt>:
 * @notapi
 */
void __trace_halt(const char *reason) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 80042d0:	4b06      	ldr	r3, [pc, #24]	; (80042ec <__trace_halt+0x1c>)
 80042d2:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 80042d6:	0712      	lsls	r2, r2, #28
 80042d8:	d500      	bpl.n	80042dc <__trace_halt+0xc>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
    oip->trace_buffer.ptr->state         = 0;
    oip->trace_buffer.ptr->u.halt.reason = reason;
    trace_next(oip);
  }
}
 80042da:	4770      	bx	lr
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 80042dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042e0:	2205      	movs	r2, #5
    oip->trace_buffer.ptr->u.halt.reason = reason;
 80042e2:	6098      	str	r0, [r3, #8]
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 80042e4:	701a      	strb	r2, [r3, #0]
    trace_next(oip);
 80042e6:	f7ff bf5b 	b.w	80041a0 <trace_next.constprop.0>
 80042ea:	bf00      	nop
 80042ec:	24001248 	.word	0x24001248

080042f0 <vt_insert_first.constprop.0>:

/**
 * @brief   Inserts a timer as first element in a delta list.
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80042f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042f2:	4614      	mov	r4, r2
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80042f4:	4d14      	ldr	r5, [pc, #80]	; (8004348 <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80042f6:	4603      	mov	r3, r0
 80042f8:	460e      	mov	r6, r1
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 80042fa:	f105 0210 	add.w	r2, r5, #16
 80042fe:	2c02      	cmp	r4, #2
  vtlp->lasttime = now;
 8004300:	61e9      	str	r1, [r5, #28]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8004302:	f04f 0702 	mov.w	r7, #2
  dlp->delta      = delta;
 8004306:	6084      	str	r4, [r0, #8]
  dlp->prev       = dlhp;
 8004308:	bf38      	it	cc
 800430a:	2402      	movcc	r4, #2
 800430c:	6042      	str	r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 800430e:	692a      	ldr	r2, [r5, #16]
 8004310:	6002      	str	r2, [r0, #0]
  dlp->next->prev = dlp;
 8004312:	6050      	str	r0, [r2, #4]
  stStartAlarm(time);
 8004314:	1908      	adds	r0, r1, r4
  dlhp->next      = dlp;
 8004316:	612b      	str	r3, [r5, #16]
 8004318:	f7fc fcea 	bl	8000cf0 <stStartAlarm>
  return stGetCounter();
 800431c:	f7fc fce0 	bl	8000ce0 <stGetCounter>
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8004320:	1b82      	subs	r2, r0, r6
 8004322:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8004324:	42a2      	cmp	r2, r4
 8004326:	d207      	bcs.n	8004338 <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004328:	2f02      	cmp	r7, #2
 800432a:	d800      	bhi.n	800432e <vt_insert_first.constprop.0+0x3e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800432c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800432e:	2001      	movs	r0, #1
}
 8004330:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004334:	f7ff bf2c 	b.w	8004190 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8004338:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 800433a:	1930      	adds	r0, r6, r4
 800433c:	4627      	mov	r7, r4
    now = newnow;
 800433e:	461e      	mov	r6, r3
 8004340:	f7fc fce6 	bl	8000d10 <stSetAlarm>
  while (true) {
 8004344:	e7ea      	b.n	800431c <vt_insert_first.constprop.0+0x2c>
 8004346:	bf00      	nop
 8004348:	24001248 	.word	0x24001248
 800434c:	00000000 	.word	0x00000000

08004350 <vt_enqueue.constprop.0>:
#endif /* CH_CFG_ST_TIMEDELTA > 0 */

/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
 8004350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return (bool)(dlhp == dlhp->next);
 8004354:	f8df 909c 	ldr.w	r9, [pc, #156]	; 80043f4 <vt_enqueue.constprop.0+0xa4>
 8004358:	4607      	mov	r7, r0
 800435a:	460e      	mov	r6, r1
  return stGetCounter();
 800435c:	f7fc fcc0 	bl	8000ce0 <stGetCounter>
 8004360:	464b      	mov	r3, r9
 8004362:	4680      	mov	r8, r0
 8004364:	f853 5f10 	ldr.w	r5, [r3, #16]!
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8004368:	429d      	cmp	r5, r3
 800436a:	d037      	beq.n	80043dc <vt_enqueue.constprop.0+0x8c>
 800436c:	f8d9 401c 	ldr.w	r4, [r9, #28]
      delta = delay;
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8004370:	68ab      	ldr	r3, [r5, #8]
 8004372:	1b04      	subs	r4, r0, r4
      delta = delay;
 8004374:	1934      	adds	r4, r6, r4
 8004376:	bf28      	it	cs
 8004378:	4634      	movcs	r4, r6
    if (delta < vtlp->dlist.next->delta) {
 800437a:	42a3      	cmp	r3, r4
 800437c:	d815      	bhi.n	80043aa <vt_enqueue.constprop.0+0x5a>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 800437e:	429c      	cmp	r4, r3
 8004380:	d904      	bls.n	800438c <vt_enqueue.constprop.0+0x3c>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 8004382:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 8004384:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 8004386:	68ab      	ldr	r3, [r5, #8]
 8004388:	42a3      	cmp	r3, r4
 800438a:	d3fa      	bcc.n	8004382 <vt_enqueue.constprop.0+0x32>
  dlp->prev       = dlp->next->prev;
 800438c:	686b      	ldr	r3, [r5, #4]
  dlp->delta -= delta;

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 800438e:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta      = delta;
 8004392:	60bc      	str	r4, [r7, #8]
  dlp->prev       = dlp->next->prev;
 8004394:	e9c7 5300 	strd	r5, r3, [r7]
  dlp->prev->next = dlp;
 8004398:	601f      	str	r7, [r3, #0]
  dlp->delta -= delta;
 800439a:	68ab      	ldr	r3, [r5, #8]
  dlhp->prev      = dlp;
 800439c:	606f      	str	r7, [r5, #4]
  dlp->delta -= delta;
 800439e:	1b1b      	subs	r3, r3, r4
 80043a0:	60ab      	str	r3, [r5, #8]
  dlhp->delta = (sysinterval_t)-1;
 80043a2:	f8c9 2018 	str.w	r2, [r9, #24]
  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
}
 80043a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (delay < currdelta) {
 80043aa:	2e02      	cmp	r6, #2
    if (delta < vtlp->dlist.next->delta) {
 80043ac:	f04f 0502 	mov.w	r5, #2
 80043b0:	bf38      	it	cc
 80043b2:	2602      	movcc	r6, #2
  stSetAlarm(time);
 80043b4:	eb08 0006 	add.w	r0, r8, r6
 80043b8:	f7fc fcaa 	bl	8000d10 <stSetAlarm>
  return stGetCounter();
 80043bc:	f7fc fc90 	bl	8000ce0 <stGetCounter>
 80043c0:	eba0 0808 	sub.w	r8, r0, r8
    if (likely(nowdelta < delay)) {
 80043c4:	4546      	cmp	r6, r8
 80043c6:	d910      	bls.n	80043ea <vt_enqueue.constprop.0+0x9a>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80043c8:	2d02      	cmp	r5, #2
 80043ca:	d803      	bhi.n	80043d4 <vt_enqueue.constprop.0+0x84>
  dlp = dlhp->next;
 80043cc:	f8d9 5010 	ldr.w	r5, [r9, #16]
  while (likely(dlp->delta < delta)) {
 80043d0:	68ab      	ldr	r3, [r5, #8]
 80043d2:	e7d4      	b.n	800437e <vt_enqueue.constprop.0+0x2e>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80043d4:	2001      	movs	r0, #1
 80043d6:	f7ff fedb 	bl	8004190 <chRFCUCollectFaultsI>
 80043da:	e7f7      	b.n	80043cc <vt_enqueue.constprop.0+0x7c>
      vt_insert_first(vtlp, vtp, now, delay);
 80043dc:	4632      	mov	r2, r6
 80043de:	4601      	mov	r1, r0
 80043e0:	4638      	mov	r0, r7
}
 80043e2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      vt_insert_first(vtlp, vtp, now, delay);
 80043e6:	f7ff bf83 	b.w	80042f0 <vt_insert_first.constprop.0>
    currdelta += (sysinterval_t)1;
 80043ea:	3501      	adds	r5, #1
    now = newnow;
 80043ec:	4680      	mov	r8, r0
    currdelta += (sysinterval_t)1;
 80043ee:	462e      	mov	r6, r5
  while (true) {
 80043f0:	e7e0      	b.n	80043b4 <vt_enqueue.constprop.0+0x64>
 80043f2:	bf00      	nop
 80043f4:	24001248 	.word	0x24001248
	...

08004400 <chVTDoSetI>:

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8004400:	6103      	str	r3, [r0, #16]
  vtp->func    = vtfunc;
  vtp->reload  = (sysinterval_t)0;
 8004402:	2300      	movs	r3, #0
  vtp->func    = vtfunc;
 8004404:	60c2      	str	r2, [r0, #12]
  vtp->reload  = (sysinterval_t)0;
 8004406:	6143      	str	r3, [r0, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8004408:	f7ff bfa2 	b.w	8004350 <vt_enqueue.constprop.0>
 800440c:	0000      	movs	r0, r0
	...

08004410 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8004410:	b570      	push	{r4, r5, r6, lr}
  return (bool)(dlhp->next == dlp);
 8004412:	4c23      	ldr	r4, [pc, #140]	; (80044a0 <chVTDoResetI+0x90>)
 8004414:	6923      	ldr	r3, [r4, #16]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8004416:	4298      	cmp	r0, r3
 8004418:	d00d      	beq.n	8004436 <chVTDoResetI+0x26>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 800441a:	6803      	ldr	r3, [r0, #0]
 800441c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8004420:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8004422:	605a      	str	r2, [r3, #4]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8004424:	689a      	ldr	r2, [r3, #8]
 8004426:	440a      	add	r2, r1

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8004428:	2100      	movs	r1, #0
    vtp->dlist.next->delta += vtp->dlist.delta;
 800442a:	609a      	str	r2, [r3, #8]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 800442c:	f04f 33ff 	mov.w	r3, #4294967295
    vtp->dlist.next = NULL;
 8004430:	6001      	str	r1, [r0, #0]
    vtlp->dlist.delta = (sysinterval_t)-1;
 8004432:	61a3      	str	r3, [r4, #24]
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8004434:	bd70      	pop	{r4, r5, r6, pc}
  dlhp->next       = dlp->next;
 8004436:	6802      	ldr	r2, [r0, #0]
 8004438:	4623      	mov	r3, r4
  vtp->dlist.next = NULL;
 800443a:	2100      	movs	r1, #0
 800443c:	f843 2f10 	str.w	r2, [r3, #16]!
  dlhp->next->prev = dlhp;
 8004440:	6053      	str	r3, [r2, #4]
 8004442:	6001      	str	r1, [r0, #0]
  return (bool)(dlhp == dlhp->next);
 8004444:	6922      	ldr	r2, [r4, #16]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004446:	429a      	cmp	r2, r3
 8004448:	d021      	beq.n	800448e <chVTDoResetI+0x7e>
  vtlp->dlist.next->delta += vtp->dlist.delta;
 800444a:	6893      	ldr	r3, [r2, #8]
 800444c:	6881      	ldr	r1, [r0, #8]
 800444e:	440b      	add	r3, r1
 8004450:	6093      	str	r3, [r2, #8]
 8004452:	f7fc fc45 	bl	8000ce0 <stGetCounter>
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8004456:	69e5      	ldr	r5, [r4, #28]
  if (nowdelta >= vtlp->dlist.next->delta) {
 8004458:	6923      	ldr	r3, [r4, #16]
 800445a:	4604      	mov	r4, r0
 800445c:	1b42      	subs	r2, r0, r5
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	4293      	cmp	r3, r2
 8004462:	d9e7      	bls.n	8004434 <chVTDoResetI+0x24>
  delta = vtlp->dlist.next->delta - nowdelta;
 8004464:	441d      	add	r5, r3
 8004466:	2602      	movs	r6, #2
 8004468:	1a2d      	subs	r5, r5, r0
 800446a:	42b5      	cmp	r5, r6
 800446c:	bf38      	it	cc
 800446e:	4635      	movcc	r5, r6
  stSetAlarm(time);
 8004470:	1960      	adds	r0, r4, r5
 8004472:	f7fc fc4d 	bl	8000d10 <stSetAlarm>
  return stGetCounter();
 8004476:	f7fc fc33 	bl	8000ce0 <stGetCounter>
 800447a:	1b04      	subs	r4, r0, r4
    if (likely(nowdelta < delay)) {
 800447c:	42a5      	cmp	r5, r4
 800447e:	d90a      	bls.n	8004496 <chVTDoResetI+0x86>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004480:	2e02      	cmp	r6, #2
 8004482:	d9d7      	bls.n	8004434 <chVTDoResetI+0x24>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004484:	2001      	movs	r0, #1
}
 8004486:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800448a:	f7ff be81 	b.w	8004190 <chRFCUCollectFaultsI>
}
 800448e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  stStopAlarm();
 8004492:	f7fc bc35 	b.w	8000d00 <stStopAlarm>
    currdelta += (sysinterval_t)1;
 8004496:	3601      	adds	r6, #1
    now = newnow;
 8004498:	4604      	mov	r4, r0
    currdelta += (sysinterval_t)1;
 800449a:	4635      	mov	r5, r6
  while (true) {
 800449c:	e7e8      	b.n	8004470 <chVTDoResetI+0x60>
 800449e:	bf00      	nop
 80044a0:	24001248 	.word	0x24001248
	...

080044b0 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 80044b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044b4:	4e3c      	ldr	r6, [pc, #240]	; (80045a8 <chVTDoTickI+0xf8>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 80044b6:	2700      	movs	r7, #0
 80044b8:	f04f 0930 	mov.w	r9, #48	; 0x30
 80044bc:	f106 0810 	add.w	r8, r6, #16
 80044c0:	e009      	b.n	80044d6 <chVTDoTickI+0x26>
 80044c2:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 80044c6:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 80044ca:	4620      	mov	r0, r4
 80044cc:	4798      	blx	r3
 80044ce:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 80044d2:	6963      	ldr	r3, [r4, #20]
 80044d4:	b9ab      	cbnz	r3, 8004502 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 80044d6:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 80044d8:	f7fc fc02 	bl	8000ce0 <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80044dc:	69f3      	ldr	r3, [r6, #28]
 80044de:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 80044e0:	68a2      	ldr	r2, [r4, #8]
 80044e2:	1ac1      	subs	r1, r0, r3
 80044e4:	428a      	cmp	r2, r1
 80044e6:	d82c      	bhi.n	8004542 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 80044e8:	189d      	adds	r5, r3, r2
  dlp->prev->next = dlp->next;
 80044ea:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 80044ee:	61f5      	str	r5, [r6, #28]
 80044f0:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 80044f2:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 80044f4:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80044f6:	6933      	ldr	r3, [r6, #16]
 80044f8:	4543      	cmp	r3, r8
 80044fa:	d1e2      	bne.n	80044c2 <chVTDoTickI+0x12>
  stStopAlarm();
 80044fc:	f7fc fc00 	bl	8000d00 <stStopAlarm>
}
 8004500:	e7df      	b.n	80044c2 <chVTDoTickI+0x12>
  return stGetCounter();
 8004502:	f7fc fbed 	bl	8000ce0 <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8004506:	6963      	ldr	r3, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 8004508:	eba0 0b05 	sub.w	fp, r0, r5
 800450c:	4682      	mov	sl, r0
 800450e:	455b      	cmp	r3, fp
 8004510:	d32f      	bcc.n	8004572 <chVTDoTickI+0xc2>
  return (bool)(dlhp == dlhp->next);
 8004512:	6931      	ldr	r1, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8004514:	4541      	cmp	r1, r8
 8004516:	d03d      	beq.n	8004594 <chVTDoTickI+0xe4>
  while (likely(dlp->delta < delta)) {
 8004518:	688a      	ldr	r2, [r1, #8]
 800451a:	4293      	cmp	r3, r2
 800451c:	d904      	bls.n	8004528 <chVTDoTickI+0x78>
    dlp = dlp->next;
 800451e:	6809      	ldr	r1, [r1, #0]
    delta -= dlp->delta;
 8004520:	1a9b      	subs	r3, r3, r2
  while (likely(dlp->delta < delta)) {
 8004522:	688a      	ldr	r2, [r1, #8]
 8004524:	429a      	cmp	r2, r3
 8004526:	d3fa      	bcc.n	800451e <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 8004528:	684a      	ldr	r2, [r1, #4]
  dlp->delta      = delta;
 800452a:	60a3      	str	r3, [r4, #8]
  dlp->prev       = dlp->next->prev;
 800452c:	e9c4 1200 	strd	r1, r2, [r4]
  dlp->prev->next = dlp;
 8004530:	6014      	str	r4, [r2, #0]
  dlp->delta -= delta;
 8004532:	688a      	ldr	r2, [r1, #8]
  dlhp->prev      = dlp;
 8004534:	604c      	str	r4, [r1, #4]
  dlp->delta -= delta;
 8004536:	1ad2      	subs	r2, r2, r3
  dlhp->delta = (sysinterval_t)-1;
 8004538:	f04f 33ff 	mov.w	r3, #4294967295
  dlp->delta -= delta;
 800453c:	608a      	str	r2, [r1, #8]
  dlhp->delta = (sysinterval_t)-1;
 800453e:	61b3      	str	r3, [r6, #24]
}
 8004540:	e7c9      	b.n	80044d6 <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004542:	6931      	ldr	r1, [r6, #16]
 8004544:	4541      	cmp	r1, r8
 8004546:	d012      	beq.n	800456e <chVTDoTickI+0xbe>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 8004548:	4413      	add	r3, r2
 800454a:	2702      	movs	r7, #2
  vtlp->lasttime += nowdelta;
 800454c:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 800454e:	1a1b      	subs	r3, r3, r0
 8004550:	42bb      	cmp	r3, r7
 8004552:	461e      	mov	r6, r3
 8004554:	60a3      	str	r3, [r4, #8]
 8004556:	bf38      	it	cc
 8004558:	463e      	movcc	r6, r7
  stSetAlarm(time);
 800455a:	19a8      	adds	r0, r5, r6
 800455c:	f7fc fbd8 	bl	8000d10 <stSetAlarm>
  return stGetCounter();
 8004560:	f7fc fbbe 	bl	8000ce0 <stGetCounter>
 8004564:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8004566:	42ae      	cmp	r6, r5
 8004568:	d910      	bls.n	800458c <chVTDoTickI+0xdc>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 800456a:	2f02      	cmp	r7, #2
 800456c:	d809      	bhi.n	8004582 <chVTDoTickI+0xd2>

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800456e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8004572:	2002      	movs	r0, #2
 8004574:	f7ff fe0c 	bl	8004190 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 8004578:	6931      	ldr	r1, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 800457a:	4541      	cmp	r1, r8
 800457c:	d012      	beq.n	80045a4 <chVTDoTickI+0xf4>
 800457e:	465b      	mov	r3, fp
 8004580:	e7ca      	b.n	8004518 <chVTDoTickI+0x68>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004582:	2001      	movs	r0, #1
}
 8004584:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004588:	f7ff be02 	b.w	8004190 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 800458c:	3701      	adds	r7, #1
    now = newnow;
 800458e:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8004590:	463e      	mov	r6, r7
  while (true) {
 8004592:	e7e2      	b.n	800455a <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 8004594:	442b      	add	r3, r5
 8004596:	1a1a      	subs	r2, r3, r0
        vt_insert_first(vtlp, vtp, now, delay);
 8004598:	4651      	mov	r1, sl
 800459a:	4620      	mov	r0, r4
}
 800459c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 80045a0:	f7ff bea6 	b.w	80042f0 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 80045a4:	2200      	movs	r2, #0
 80045a6:	e7f7      	b.n	8004598 <chVTDoTickI+0xe8>
 80045a8:	24001248 	.word	0x24001248
 80045ac:	00000000 	.word	0x00000000

080045b0 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 80045b0:	b510      	push	{r4, lr}
 80045b2:	2330      	movs	r3, #48	; 0x30
 80045b4:	460c      	mov	r4, r1
 80045b6:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 80045ba:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 80045be:	2b0c      	cmp	r3, #12
 80045c0:	d810      	bhi.n	80045e4 <__sch_wakeup+0x34>
 80045c2:	e8df f003 	tbb	[pc, r3]
 80045c6:	0f2b      	.short	0x0f2b
 80045c8:	070b270f 	.word	0x070b270f
 80045cc:	0f0f0b0f 	.word	0x0f0f0b0f
 80045d0:	0f0f      	.short	0x0f0f
 80045d2:	0b          	.byte	0x0b
 80045d3:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 80045d4:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 80045d6:	6893      	ldr	r3, [r2, #8]
 80045d8:	3301      	adds	r3, #1
 80045da:	6093      	str	r3, [r2, #8]
  p->prev->next = p->next;
 80045dc:	e9d4 3200 	ldrd	r3, r2, [r4]
 80045e0:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 80045e2:	605a      	str	r2, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 80045e4:	f04f 31ff 	mov.w	r1, #4294967295
  __trace_ready(tp, tp->u.rdymsg);
 80045e8:	4620      	mov	r0, r4
  tp->u.rdymsg = MSG_TIMEOUT;
 80045ea:	62a1      	str	r1, [r4, #40]	; 0x28
  __trace_ready(tp, tp->u.rdymsg);
 80045ec:	f7ff fe10 	bl	8004210 <__trace_ready>
  tp->state = CH_STATE_READY;
 80045f0:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80045f2:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 80045f4:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80045f6:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 80045fa:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80045fc:	689a      	ldr	r2, [r3, #8]
 80045fe:	428a      	cmp	r2, r1
 8004600:	d2fb      	bcs.n	80045fa <__sch_wakeup+0x4a>
  p->prev       = pqp->prev;
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	2100      	movs	r1, #0
  p->next       = pqp;
 8004606:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8004608:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 800460a:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 800460c:	605c      	str	r4, [r3, #4]
 800460e:	f381 8811 	msr	BASEPRI, r1
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 8004612:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 8004614:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8004616:	2200      	movs	r2, #0
 8004618:	601a      	str	r2, [r3, #0]
    break;
 800461a:	e7e3      	b.n	80045e4 <__sch_wakeup+0x34>
 800461c:	2300      	movs	r3, #0
 800461e:	f383 8811 	msr	BASEPRI, r3
}
 8004622:	bd10      	pop	{r4, pc}
	...

08004630 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8004630:	b510      	push	{r4, lr}
 8004632:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 8004634:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004636:	f7ff fdeb 	bl	8004210 <__trace_ready>
  tp->state = CH_STATE_READY;
 800463a:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 800463c:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 800463e:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004640:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8004644:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	428a      	cmp	r2, r1
 800464a:	d2fb      	bcs.n	8004644 <chSchReadyI+0x14>
  p->prev       = pqp->prev;
 800464c:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 800464e:	4620      	mov	r0, r4
  p->next       = pqp;
 8004650:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8004652:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8004654:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8004656:	605c      	str	r4, [r3, #4]
 8004658:	bd10      	pop	{r4, pc}
 800465a:	bf00      	nop
 800465c:	0000      	movs	r0, r0
	...

08004660 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8004660:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8004662:	4b0b      	ldr	r3, [pc, #44]	; (8004690 <chSchGoSleepS+0x30>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8004664:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8004666:	681c      	ldr	r4, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8004668:	68dd      	ldr	r5, [r3, #12]
  otp->state = newstate;
 800466a:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800466e:	4620      	mov	r0, r4
  pqp->next       = p->next;
 8004670:	6822      	ldr	r2, [r4, #0]
  pqp->next->prev = pqp;
 8004672:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8004674:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8004676:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  chSysSwitch(ntp, otp);
 800467a:	4629      	mov	r1, r5
  __instance_set_currthread(oip, ntp);
 800467c:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 800467e:	f7ff fddf 	bl	8004240 <__trace_switch>
 8004682:	4629      	mov	r1, r5
 8004684:	4620      	mov	r0, r4
}
 8004686:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 800468a:	f7fb be99 	b.w	80003c0 <__port_switch>
 800468e:	bf00      	nop
 8004690:	24001248 	.word	0x24001248
	...

080046a0 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80046a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 80046a2:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 80046a4:	4c1c      	ldr	r4, [pc, #112]	; (8004718 <chSchGoSleepTimeoutS+0x78>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80046a6:	b087      	sub	sp, #28
 80046a8:	4605      	mov	r5, r0
  thread_t *tp = __instance_get_currthread(currcore);
 80046aa:	68e6      	ldr	r6, [r4, #12]
  if (TIME_INFINITE != timeout) {
 80046ac:	d01f      	beq.n	80046ee <chSchGoSleepTimeoutS+0x4e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 80046ae:	4633      	mov	r3, r6
 80046b0:	4a1a      	ldr	r2, [pc, #104]	; (800471c <chSchGoSleepTimeoutS+0x7c>)
 80046b2:	4668      	mov	r0, sp
 80046b4:	f7ff fea4 	bl	8004400 <chVTDoSetI>
  thread_t *otp = __instance_get_currthread(oip);
 80046b8:	68e7      	ldr	r7, [r4, #12]
  ntp->state = CH_STATE_CURRENT;
 80046ba:	2201      	movs	r2, #1
  otp->state = newstate;
 80046bc:	f887 5024 	strb.w	r5, [r7, #36]	; 0x24
  chSysSwitch(ntp, otp);
 80046c0:	4639      	mov	r1, r7
  ch_priority_queue_t *p = pqp->next;
 80046c2:	6825      	ldr	r5, [r4, #0]
  pqp->next       = p->next;
 80046c4:	682b      	ldr	r3, [r5, #0]
 80046c6:	4628      	mov	r0, r5
  pqp->next->prev = pqp;
 80046c8:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 80046ca:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
  pqp->next       = p->next;
 80046ce:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 80046d0:	60e5      	str	r5, [r4, #12]
  chSysSwitch(ntp, otp);
 80046d2:	f7ff fdb5 	bl	8004240 <__trace_switch>
 80046d6:	4639      	mov	r1, r7
 80046d8:	4628      	mov	r0, r5
 80046da:	f7fb fe71 	bl	80003c0 <__port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 80046de:	9b00      	ldr	r3, [sp, #0]
 80046e0:	b113      	cbz	r3, 80046e8 <chSchGoSleepTimeoutS+0x48>
      chVTDoResetI(&vt);
 80046e2:	4668      	mov	r0, sp
 80046e4:	f7ff fe94 	bl	8004410 <chVTDoResetI>
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 80046e8:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 80046ea:	b007      	add	sp, #28
 80046ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ch_priority_queue_t *p = pqp->next;
 80046ee:	6827      	ldr	r7, [r4, #0]
  ntp->state = CH_STATE_CURRENT;
 80046f0:	2201      	movs	r2, #1
  otp->state = newstate;
 80046f2:	f886 0024 	strb.w	r0, [r6, #36]	; 0x24
  chSysSwitch(ntp, otp);
 80046f6:	4631      	mov	r1, r6
  pqp->next       = p->next;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	4638      	mov	r0, r7
  pqp->next->prev = pqp;
 80046fc:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 80046fe:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
  pqp->next       = p->next;
 8004702:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8004704:	60e7      	str	r7, [r4, #12]
  chSysSwitch(ntp, otp);
 8004706:	f7ff fd9b 	bl	8004240 <__trace_switch>
 800470a:	4638      	mov	r0, r7
 800470c:	4631      	mov	r1, r6
 800470e:	f7fb fe57 	bl	80003c0 <__port_switch>
}
 8004712:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004714:	b007      	add	sp, #28
 8004716:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004718:	24001248 	.word	0x24001248
 800471c:	080045b1 	.word	0x080045b1

08004720 <chSchWakeupS>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8004720:	b570      	push	{r4, r5, r6, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8004722:	4e1c      	ldr	r6, [pc, #112]	; (8004794 <chSchWakeupS+0x74>)
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8004724:	4605      	mov	r5, r0
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.
     Note, we are favoring the path where the woken thread has higher
     priority.*/
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8004726:	6882      	ldr	r2, [r0, #8]
  thread_t *otp = __instance_get_currthread(oip);
 8004728:	68f4      	ldr	r4, [r6, #12]
  ntp->u.rdymsg = msg;
 800472a:	6281      	str	r1, [r0, #40]	; 0x28
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 800472c:	68a3      	ldr	r3, [r4, #8]
 800472e:	429a      	cmp	r2, r3
 8004730:	d91f      	bls.n	8004772 <chSchWakeupS+0x52>
  __trace_ready(tp, tp->u.rdymsg);
 8004732:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004734:	4620      	mov	r0, r4
 8004736:	f7ff fd6b 	bl	8004210 <__trace_ready>
  tp->state = CH_STATE_READY;
 800473a:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 800473c:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio > p->prio));
 800473e:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004740:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8004744:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	428a      	cmp	r2, r1
 800474a:	d8fb      	bhi.n	8004744 <chSchWakeupS+0x24>
  p->prev       = pqp->prev;
 800474c:	685a      	ldr	r2, [r3, #4]
    /* The extracted thread is marked as current.*/
    ntp->state = CH_STATE_CURRENT;
    __instance_set_currthread(oip, ntp);

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
 800474e:	4621      	mov	r1, r4
 8004750:	4628      	mov	r0, r5
 8004752:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
 8004756:	6014      	str	r4, [r2, #0]
    ntp->state = CH_STATE_CURRENT;
 8004758:	2201      	movs	r2, #1
  pqp->prev     = p;
 800475a:	605c      	str	r4, [r3, #4]
 800475c:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
    __instance_set_currthread(oip, ntp);
 8004760:	60f5      	str	r5, [r6, #12]
    chSysSwitch(ntp, otp);
 8004762:	f7ff fd6d 	bl	8004240 <__trace_switch>
 8004766:	4621      	mov	r1, r4
 8004768:	4628      	mov	r0, r5
  }
}
 800476a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chSysSwitch(ntp, otp);
 800476e:	f7fb be27 	b.w	80003c0 <__port_switch>
  __trace_ready(tp, tp->u.rdymsg);
 8004772:	f7ff fd4d 	bl	8004210 <__trace_ready>
  tp->state = CH_STATE_READY;
 8004776:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8004778:	69ab      	ldr	r3, [r5, #24]
  } while (unlikely(pqp->prio >= p->prio));
 800477a:	68a9      	ldr	r1, [r5, #8]
  tp->state = CH_STATE_READY;
 800477c:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
    pqp = pqp->next;
 8004780:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	428a      	cmp	r2, r1
 8004786:	d2fb      	bcs.n	8004780 <chSchWakeupS+0x60>
  p->prev       = pqp->prev;
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	e9c5 3200 	strd	r3, r2, [r5]
  p->prev->next = p;
 800478e:	6015      	str	r5, [r2, #0]
  pqp->prev     = p;
 8004790:	605d      	str	r5, [r3, #4]
}
 8004792:	bd70      	pop	{r4, r5, r6, pc}
 8004794:	24001248 	.word	0x24001248
	...

080047a0 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80047a0:	4b04      	ldr	r3, [pc, #16]	; (80047b4 <chSchIsPreemptionRequired+0x14>)
 80047a2:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80047a4:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 80047a6:	6890      	ldr	r0, [r2, #8]
 80047a8:	689b      	ldr	r3, [r3, #8]
#endif
}
 80047aa:	4298      	cmp	r0, r3
 80047ac:	bf94      	ite	ls
 80047ae:	2000      	movls	r0, #0
 80047b0:	2001      	movhi	r0, #1
 80047b2:	4770      	bx	lr
 80047b4:	24001248 	.word	0x24001248
	...

080047c0 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 80047c0:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 80047c2:	4b13      	ldr	r3, [pc, #76]	; (8004810 <chSchDoPreemption+0x50>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 80047c4:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 80047c6:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 80047c8:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 80047ca:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 80047cc:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 80047ce:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 80047d0:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 80047d2:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
  __trace_ready(tp, tp->u.rdymsg);
 80047d6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  __instance_set_currthread(oip, ntp);
 80047d8:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 80047da:	f7ff fd19 	bl	8004210 <__trace_ready>
  tp->state = CH_STATE_READY;
 80047de:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80047e0:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio > p->prio));
 80047e2:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80047e4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 80047e8:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 80047ea:	689a      	ldr	r2, [r3, #8]
 80047ec:	428a      	cmp	r2, r1
 80047ee:	d8fb      	bhi.n	80047e8 <chSchDoPreemption+0x28>
  p->prev       = pqp->prev;
 80047f0:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80047f2:	4621      	mov	r1, r4
  p->next       = pqp;
 80047f4:	6023      	str	r3, [r4, #0]
 80047f6:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 80047f8:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 80047fa:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 80047fc:	605c      	str	r4, [r3, #4]
 80047fe:	f7ff fd1f 	bl	8004240 <__trace_switch>
 8004802:	4621      	mov	r1, r4
 8004804:	4628      	mov	r0, r5
}
 8004806:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 800480a:	f7fb bdd9 	b.w	80003c0 <__port_switch>
 800480e:	bf00      	nop
 8004810:	24001248 	.word	0x24001248
	...

08004820 <chSchRescheduleS>:
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 8004820:	4b04      	ldr	r3, [pc, #16]	; (8004834 <chSchRescheduleS+0x14>)
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	6892      	ldr	r2, [r2, #8]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	429a      	cmp	r2, r3
 800482c:	d901      	bls.n	8004832 <chSchRescheduleS+0x12>
    __sch_reschedule_ahead();
 800482e:	f7ff bfc7 	b.w	80047c0 <chSchDoPreemption>
}
 8004832:	4770      	bx	lr
 8004834:	24001248 	.word	0x24001248
	...

08004840 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8004840:	e7fe      	b.n	8004840 <__idle_thread>
 8004842:	bf00      	nop
	...

08004850 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8004850:	b570      	push	{r4, r5, r6, lr}
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8004852:	4b21      	ldr	r3, [pc, #132]	; (80048d8 <chInstanceObjectInit+0x88>)

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8004854:	2500      	movs	r5, #0
                          const os_instance_config_t *oicp) {
 8004856:	4604      	mov	r4, r0
 8004858:	b086      	sub	sp, #24

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 800485a:	6381      	str	r1, [r0, #56]	; 0x38
                          const os_instance_config_t *oicp) {
 800485c:	460e      	mov	r6, r1
  oip->core_id = core_id;
 800485e:	6305      	str	r5, [r0, #48]	; 0x30
  ch_system.instances[core_id] = oip;
 8004860:	6058      	str	r0, [r3, #4]

  /* Port initialization for the current instance.*/
  port_init(oip);
 8004862:	f000 fb7d 	bl	8004f60 <port_init>
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {

  ch_dlist_init(&vtlp->dlist);
 8004866:	f104 0310 	add.w	r3, r4, #16
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {

  ch_queue_init(&rp->queue);
 800486a:	f104 0228 	add.w	r2, r4, #40	; 0x28
  pqp->prio = (tprio_t)0;
 800486e:	60a5      	str	r5, [r4, #8]
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 8004870:	6365      	str	r5, [r4, #52]	; 0x34
  dlhp->prev  = dlhp;
 8004872:	e9c4 3304 	strd	r3, r3, [r4, #16]
  dlhp->delta = (sysinterval_t)-1;
 8004876:	f04f 33ff 	mov.w	r3, #4294967295
  qp->prev = qp;
 800487a:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
  dlhp->delta = (sysinterval_t)-1;
 800487e:	e9c4 3506 	strd	r3, r5, [r4, #24]
  pqp->prev = pqp;
 8004882:	e9c4 4400 	strd	r4, r4, [r4]
 8004886:	f7fc fa2b 	bl	8000ce0 <stGetCounter>
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 800488a:	462b      	mov	r3, r5
 800488c:	4602      	mov	r2, r0
  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 800488e:	f104 0088 	add.w	r0, r4, #136	; 0x88
 8004892:	e9c4 2308 	strd	r2, r3, [r4, #32]
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 8004896:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 800489a:	f7ff fca1 	bl	80041e0 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 800489e:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 80048a2:	2380      	movs	r3, #128	; 0x80
 80048a4:	4a0d      	ldr	r2, [pc, #52]	; (80048dc <chInstanceObjectInit+0x8c>)
 80048a6:	4620      	mov	r0, r4
 80048a8:	f000 f822 	bl	80048f0 <__thd_object_init>
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 80048ac:	2201      	movs	r2, #1
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 80048ae:	4603      	mov	r3, r0
  oip->rlist.current->wabase = oicp->mainthread_base;
 80048b0:	6871      	ldr	r1, [r6, #4]
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 80048b2:	9203      	str	r2, [sp, #12]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 80048b4:	4668      	mov	r0, sp
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 80048b6:	60e3      	str	r3, [r4, #12]
  oip->rlist.current->state = CH_STATE_CURRENT;
 80048b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    thread_descriptor_t idle_descriptor = {
 80048bc:	4a08      	ldr	r2, [pc, #32]	; (80048e0 <chInstanceObjectInit+0x90>)
  oip->rlist.current->wabase = oicp->mainthread_base;
 80048be:	6219      	str	r1, [r3, #32]
    thread_descriptor_t idle_descriptor = {
 80048c0:	9200      	str	r2, [sp, #0]
 80048c2:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <chInstanceObjectInit+0x94>)
 80048c4:	9505      	str	r5, [sp, #20]
 80048c6:	9304      	str	r3, [sp, #16]
 80048c8:	e9d6 1203 	ldrd	r1, r2, [r6, #12]
 80048cc:	e9cd 1201 	strd	r1, r2, [sp, #4]
    (void) chThdCreateI(&idle_descriptor);
 80048d0:	f000 f876 	bl	80049c0 <chThdCreateI>
  }
#endif
}
 80048d4:	b006      	add	sp, #24
 80048d6:	bd70      	pop	{r4, r5, r6, pc}
 80048d8:	24001c08 	.word	0x24001c08
 80048dc:	08006094 	.word	0x08006094
 80048e0:	08006084 	.word	0x08006084
 80048e4:	08004841 	.word	0x08004841
	...

080048f0 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 80048f0:	b410      	push	{r4}
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
  tp->mtxlist           = NULL;
 80048f2:	2400      	movs	r4, #0
  tp->hdr.pqueue.prio   = prio;
 80048f4:	608b      	str	r3, [r1, #8]
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
  tp->name              = name;
 80048f6:	61ca      	str	r2, [r1, #28]
  REG_INSERT(oip, tp);
 80048f8:	f101 0210 	add.w	r2, r1, #16
  tp->epending          = (eventmask_t)0;
 80048fc:	638c      	str	r4, [r1, #56]	; 0x38
  tp->owner             = oip;
 80048fe:	6188      	str	r0, [r1, #24]
  tp->mtxlist           = NULL;
 8004900:	e9c1 430f 	strd	r4, r3, [r1, #60]	; 0x3c
  tp->state             = CH_STATE_WTSTART;
 8004904:	2402      	movs	r4, #2
  tp->refs              = (trefs_t)1;
 8004906:	2301      	movs	r3, #1
  tp->state             = CH_STATE_WTSTART;
 8004908:	848c      	strh	r4, [r1, #36]	; 0x24
  REG_INSERT(oip, tp);
 800490a:	f100 0428 	add.w	r4, r0, #40	; 0x28
  tp->refs              = (trefs_t)1;
 800490e:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
  p->prev       = qp->prev;
 8004912:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004914:	e9c1 4304 	strd	r4, r3, [r1, #16]
  p->prev->next = p;
 8004918:	601a      	str	r2, [r3, #0]
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 800491a:	f101 042c 	add.w	r4, r1, #44	; 0x2c
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 800491e:	f101 0330 	add.w	r3, r1, #48	; 0x30
  qp->prev      = p;
 8004922:	62c2      	str	r2, [r0, #44]	; 0x2c
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
}
 8004924:	4608      	mov	r0, r1
  qp->prev = qp;
 8004926:	634b      	str	r3, [r1, #52]	; 0x34
  qp->next = qp;
 8004928:	e9c1 430b 	strd	r4, r3, [r1, #44]	; 0x2c
 800492c:	bc10      	pop	{r4}
 800492e:	4770      	bx	lr

08004930 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8004930:	b570      	push	{r4, r5, r6, lr}
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8004932:	e9d0 3402 	ldrd	r3, r4, [r0, #8]
  tp->wabase = tdp->wbase;
 8004936:	6845      	ldr	r5, [r0, #4]
  tp->flags             = CH_FLAG_MODE_STATIC;
 8004938:	2100      	movs	r1, #0
  tp->owner             = oip;
 800493a:	4a1d      	ldr	r2, [pc, #116]	; (80049b0 <chThdCreateSuspendedI+0x80>)
  tp->state             = CH_STATE_WTSTART;
 800493c:	f04f 0e02 	mov.w	lr, #2
  tp->wabase = tdp->wbase;
 8004940:	f843 5c28 	str.w	r5, [r3, #-40]
  tp->refs              = (trefs_t)1;
 8004944:	f04f 0c01 	mov.w	ip, #1
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004948:	6905      	ldr	r5, [r0, #16]
 800494a:	4e1a      	ldr	r6, [pc, #104]	; (80049b4 <chThdCreateSuspendedI+0x84>)
 800494c:	f843 5c6c 	str.w	r5, [r3, #-108]
 8004950:	6945      	ldr	r5, [r0, #20]
 8004952:	f843 6c4c 	str.w	r6, [r3, #-76]
 8004956:	f843 5c68 	str.w	r5, [r3, #-104]
  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 800495a:	6805      	ldr	r5, [r0, #0]
  REG_INSERT(oip, tp);
 800495c:	f1a3 0038 	sub.w	r0, r3, #56	; 0x38
  tp->flags             = CH_FLAG_MODE_STATIC;
 8004960:	f803 1c23 	strb.w	r1, [r3, #-35]
  tp->state             = CH_STATE_WTSTART;
 8004964:	f803 ec24 	strb.w	lr, [r3, #-36]
  tp->refs              = (trefs_t)1;
 8004968:	f803 cc22 	strb.w	ip, [r3, #-34]
  tp->hdr.pqueue.prio   = prio;
 800496c:	f843 4c40 	str.w	r4, [r3, #-64]
  tp->realprio          = prio;
 8004970:	f843 4c08 	str.w	r4, [r3, #-8]
  p->prev       = qp->prev;
 8004974:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  tp->name              = name;
 8004976:	f843 5c2c 	str.w	r5, [r3, #-44]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 800497a:	f1a3 056c 	sub.w	r5, r3, #108	; 0x6c
 800497e:	f843 4c34 	str.w	r4, [r3, #-52]
 8004982:	f843 5c3c 	str.w	r5, [r3, #-60]
  p->next       = qp;
 8004986:	f102 0528 	add.w	r5, r2, #40	; 0x28
  tp->owner             = oip;
 800498a:	f843 2c30 	str.w	r2, [r3, #-48]
 800498e:	f843 5c38 	str.w	r5, [r3, #-56]
  tp->epending          = (eventmask_t)0;
 8004992:	e943 1104 	strd	r1, r1, [r3, #-16]
  p->prev->next = p;
 8004996:	6020      	str	r0, [r4, #0]
  ch_queue_init(&tp->msgqueue);
 8004998:	f1a3 0118 	sub.w	r1, r3, #24
  ch_list_init(&tp->waiting);
 800499c:	f1a3 041c 	sub.w	r4, r3, #28
  qp->prev      = p;
 80049a0:	62d0      	str	r0, [r2, #44]	; 0x2c
}
 80049a2:	f1a3 0048 	sub.w	r0, r3, #72	; 0x48
  qp->prev = qp;
 80049a6:	f843 1c14 	str.w	r1, [r3, #-20]
  lp->next = lp;
 80049aa:	e943 4107 	strd	r4, r1, [r3, #-28]
 80049ae:	bd70      	pop	{r4, r5, r6, pc}
 80049b0:	24001248 	.word	0x24001248
 80049b4:	080003d1 	.word	0x080003d1
	...

080049c0 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 80049c0:	b508      	push	{r3, lr}

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 80049c2:	f7ff ffb5 	bl	8004930 <chThdCreateSuspendedI>
}
 80049c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 80049ca:	f7ff be31 	b.w	8004630 <chSchReadyI>
 80049ce:	bf00      	nop

080049d0 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 80049d0:	b538      	push	{r3, r4, r5, lr}
 80049d2:	2430      	movs	r4, #48	; 0x30
 80049d4:	f384 8811 	msr	BASEPRI, r4
  chSysLock();

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)wsp + size -
 80049d8:	3948      	subs	r1, #72	; 0x48
  tp->mtxlist           = NULL;
 80049da:	2500      	movs	r5, #0
  tp = threadref(((uint8_t *)wsp + size -
 80049dc:	1844      	adds	r4, r0, r1
  /* Stack boundary.*/
  tp->wabase = (stkalign_t *)wsp;
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 80049de:	4918      	ldr	r1, [pc, #96]	; (8004a40 <chThdCreateStatic+0x70>)
  tp->hdr.pqueue.prio   = prio;
 80049e0:	60a2      	str	r2, [r4, #8]
  tp->realprio          = prio;
 80049e2:	6422      	str	r2, [r4, #64]	; 0x40
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 80049e4:	f1a4 0224 	sub.w	r2, r4, #36	; 0x24
 80049e8:	f844 1c04 	str.w	r1, [r4, #-4]
 80049ec:	60e2      	str	r2, [r4, #12]
  tp->refs              = (trefs_t)1;
 80049ee:	2201      	movs	r2, #1
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 80049f0:	9904      	ldr	r1, [sp, #16]
  tp->refs              = (trefs_t)1;
 80049f2:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 80049f6:	f844 3c24 	str.w	r3, [r4, #-36]
 80049fa:	f844 1c20 	str.w	r1, [r4, #-32]
  tp->state             = CH_STATE_WTSTART;
 80049fe:	2102      	movs	r1, #2
  tp->owner             = oip;
 8004a00:	4b10      	ldr	r3, [pc, #64]	; (8004a44 <chThdCreateStatic+0x74>)
  tp->name              = name;
 8004a02:	4a11      	ldr	r2, [pc, #68]	; (8004a48 <chThdCreateStatic+0x78>)
  tp->state             = CH_STATE_WTSTART;
 8004a04:	84a1      	strh	r1, [r4, #36]	; 0x24
  REG_INSERT(oip, tp);
 8004a06:	f104 0110 	add.w	r1, r4, #16
  tp->wabase = (stkalign_t *)wsp;
 8004a0a:	6220      	str	r0, [r4, #32]
  p->next       = qp;
 8004a0c:	f103 0028 	add.w	r0, r3, #40	; 0x28
  tp->name              = name;
 8004a10:	61e2      	str	r2, [r4, #28]
  p->prev       = qp->prev;
 8004a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  p->next       = qp;
 8004a14:	6120      	str	r0, [r4, #16]
  ch_list_init(&tp->waiting);
 8004a16:	f104 002c 	add.w	r0, r4, #44	; 0x2c
  p->prev       = qp->prev;
 8004a1a:	6162      	str	r2, [r4, #20]
  tp->owner             = oip;
 8004a1c:	61a3      	str	r3, [r4, #24]
  tp->mtxlist           = NULL;
 8004a1e:	63e5      	str	r5, [r4, #60]	; 0x3c
  tp->epending          = (eventmask_t)0;
 8004a20:	63a5      	str	r5, [r4, #56]	; 0x38
  p->prev->next = p;
 8004a22:	6011      	str	r1, [r2, #0]
  ch_queue_init(&tp->msgqueue);
 8004a24:	f104 0230 	add.w	r2, r4, #48	; 0x30
  qp->prev      = p;
 8004a28:	62d9      	str	r1, [r3, #44]	; 0x2c

  tp = __thd_object_init(currcore, tp, "noname", prio);

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 8004a2a:	4629      	mov	r1, r5
  lp->next = lp;
 8004a2c:	62e0      	str	r0, [r4, #44]	; 0x2c
 8004a2e:	4620      	mov	r0, r4
  qp->prev = qp;
 8004a30:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
 8004a34:	f7ff fe74 	bl	8004720 <chSchWakeupS>
 8004a38:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 8004a3c:	4620      	mov	r0, r4
 8004a3e:	bd38      	pop	{r3, r4, r5, pc}
 8004a40:	080003d1 	.word	0x080003d1
 8004a44:	24001248 	.word	0x24001248
 8004a48:	0800608c 	.word	0x0800608c
 8004a4c:	00000000 	.word	0x00000000

08004a50 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8004a50:	b538      	push	{r3, r4, r5, lr}
 8004a52:	2330      	movs	r3, #48	; 0x30
 8004a54:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8004a58:	4b12      	ldr	r3, [pc, #72]	; (8004aa4 <chThdExit+0x54>)
 8004a5a:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004a5c:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  return (bool)(lp->next != lp);
 8004a60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  currtp->u.exitcode = msg;
 8004a62:	62a0      	str	r0, [r4, #40]	; 0x28
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004a64:	429d      	cmp	r5, r3
 8004a66:	d107      	bne.n	8004a78 <chThdExit+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004a68:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8004a6c:	b183      	cbz	r3, 8004a90 <chThdExit+0x40>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8004a6e:	200f      	movs	r0, #15
}
 8004a70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8004a74:	f7ff bdf4 	b.w	8004660 <chSchGoSleepS>
  lp->next = p->next;
 8004a78:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	62e2      	str	r2, [r4, #44]	; 0x2c
 8004a7e:	f7ff fdd7 	bl	8004630 <chSchReadyI>
  return (bool)(lp->next != lp);
 8004a82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004a84:	42ab      	cmp	r3, r5
 8004a86:	d1f7      	bne.n	8004a78 <chThdExit+0x28>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004a88:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1ee      	bne.n	8004a6e <chThdExit+0x1e>
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8004a90:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8004a94:	079b      	lsls	r3, r3, #30
 8004a96:	d1ea      	bne.n	8004a6e <chThdExit+0x1e>
  p->prev->next = p->next;
 8004a98:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8004a9c:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004a9e:	605a      	str	r2, [r3, #4]
  return p;
 8004aa0:	e7e5      	b.n	8004a6e <chThdExit+0x1e>
 8004aa2:	bf00      	nop
 8004aa4:	24001248 	.word	0x24001248
	...

08004ab0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8004ab0:	b508      	push	{r3, lr}
 8004ab2:	4601      	mov	r1, r0
 8004ab4:	2330      	movs	r3, #48	; 0x30
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004aba:	2008      	movs	r0, #8
 8004abc:	f7ff fdf0 	bl	80046a0 <chSchGoSleepTimeoutS>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 8004ac6:	bd08      	pop	{r3, pc}
	...

08004ad0 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8004ad0:	4603      	mov	r3, r0

  if (*trp != NULL) {
 8004ad2:	6800      	ldr	r0, [r0, #0]
 8004ad4:	b120      	cbz	r0, 8004ae0 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8004ada:	6281      	str	r1, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004adc:	f7ff bda8 	b.w	8004630 <chSchReadyI>
  }
}
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
	...

08004af0 <chThdEnqueueTimeoutS>:
  return __sch_get_currthread();
 8004af0:	4a08      	ldr	r2, [pc, #32]	; (8004b14 <chThdEnqueueTimeoutS+0x24>)
 8004af2:	68d2      	ldr	r2, [r2, #12]
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
  thread_t *currtp = chThdGetSelfX();

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8004af4:	b151      	cbz	r1, 8004b0c <chThdEnqueueTimeoutS+0x1c>
 8004af6:	4603      	mov	r3, r0
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8004af8:	b410      	push	{r4}
  p->prev       = qp->prev;
 8004afa:	6844      	ldr	r4, [r0, #4]
  p->next       = qp;
 8004afc:	6010      	str	r0, [r2, #0]
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004afe:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 8004b00:	6054      	str	r4, [r2, #4]
  p->prev->next = p;
 8004b02:	6022      	str	r2, [r4, #0]
}
 8004b04:	bc10      	pop	{r4}
  qp->prev      = p;
 8004b06:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004b08:	f7ff bdca 	b.w	80046a0 <chSchGoSleepTimeoutS>
}
 8004b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	24001248 	.word	0x24001248
	...

08004b20 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8004b20:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 8004b22:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8004b24:	4283      	cmp	r3, r0
 8004b26:	d005      	beq.n	8004b34 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 8004b28:	6802      	ldr	r2, [r0, #0]
 8004b2a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8004b2c:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8004b2e:	6281      	str	r1, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 8004b30:	f7ff bd7e 	b.w	8004630 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
	...

08004b40 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8004b40:	b430      	push	{r4, r5}

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8004b42:	2300      	movs	r3, #0
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8004b44:	2400      	movs	r4, #0
 8004b46:	2500      	movs	r5, #0
  tmp->best       = (rtcnt_t)-1;
 8004b48:	f04f 32ff 	mov.w	r2, #4294967295
  tmp->cumulative = (rttime_t)0;
 8004b4c:	e9c0 4504 	strd	r4, r5, [r0, #16]
  tmp->worst      = (rtcnt_t)0;
 8004b50:	e9c0 2300 	strd	r2, r3, [r0]
}
 8004b54:	bc30      	pop	{r4, r5}
  tmp->n          = (ucnt_t)0;
 8004b56:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
 8004b5a:	4770      	bx	lr
 8004b5c:	0000      	movs	r0, r0
	...

08004b60 <chTMStartMeasurementX>:
 8004b60:	4b01      	ldr	r3, [pc, #4]	; (8004b68 <chTMStartMeasurementX+0x8>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8004b64:	6083      	str	r3, [r0, #8]
}
 8004b66:	4770      	bx	lr
 8004b68:	e0001000 	.word	0xe0001000
 8004b6c:	00000000 	.word	0x00000000

08004b70 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8004b70:	4a0e      	ldr	r2, [pc, #56]	; (8004bac <chTMStopMeasurementX+0x3c>)
 8004b72:	4b0f      	ldr	r3, [pc, #60]	; (8004bb0 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 8004b74:	6881      	ldr	r1, [r0, #8]
 8004b76:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8004b78:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8004b7a:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8004b7c:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 8004b7e:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 8004b80:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8004b82:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 8004b84:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 8004b86:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 8004b88:	18d2      	adds	r2, r2, r3
 8004b8a:	6102      	str	r2, [r0, #16]
 8004b8c:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 8004b90:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 8004b92:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 8004b94:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8004b96:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8004b98:	bf88      	it	hi
 8004b9a:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 8004b9c:	4293      	cmp	r3, r2
  tmp->n++;
 8004b9e:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 8004ba2:	bf38      	it	cc
 8004ba4:	6003      	strcc	r3, [r0, #0]
}
 8004ba6:	bc10      	pop	{r4}
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	24001c08 	.word	0x24001c08
 8004bb0:	e0001000 	.word	0xe0001000
	...

08004bc0 <chSemObjectInit>:
  qp->prev = qp;
 8004bc0:	e9c0 0000 	strd	r0, r0, [r0]
void chSemObjectInit(semaphore_t *sp, cnt_t n) {

  chDbgCheck((sp != NULL) && (n >= (cnt_t)0));

  ch_queue_init(&sp->queue);
  sp->cnt = n;
 8004bc4:	6081      	str	r1, [r0, #8]
}
 8004bc6:	4770      	bx	lr
	...

08004bd0 <chSemWait>:
 8004bd0:	2230      	movs	r2, #48	; 0x30
 8004bd2:	f382 8811 	msr	BASEPRI, r2
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (--sp->cnt < (cnt_t)0) {
 8004bd6:	6882      	ldr	r2, [r0, #8]
 8004bd8:	3a01      	subs	r2, #1
 8004bda:	2a00      	cmp	r2, #0
 8004bdc:	6082      	str	r2, [r0, #8]
 8004bde:	db04      	blt.n	8004bea <chSemWait+0x1a>
    chSchGoSleepS(CH_STATE_WTSEM);

    return currtp->u.rdymsg;
  }

  return MSG_OK;
 8004be0:	2000      	movs	r0, #0
 8004be2:	2300      	movs	r3, #0
 8004be4:	f383 8811 	msr	BASEPRI, r3
}
 8004be8:	4770      	bx	lr
  return __sch_get_currthread();
 8004bea:	4909      	ldr	r1, [pc, #36]	; (8004c10 <chSemWait+0x40>)
 8004bec:	4603      	mov	r3, r0
  p->prev       = qp->prev;
 8004bee:	6842      	ldr	r2, [r0, #4]
    chSchGoSleepS(CH_STATE_WTSEM);
 8004bf0:	2005      	movs	r0, #5
msg_t chSemWait(semaphore_t *sp) {
 8004bf2:	b510      	push	{r4, lr}
 8004bf4:	68cc      	ldr	r4, [r1, #12]
    currtp->u.wtsemp = sp;
 8004bf6:	62a3      	str	r3, [r4, #40]	; 0x28
 8004bf8:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
 8004bfc:	6014      	str	r4, [r2, #0]
  qp->prev      = p;
 8004bfe:	605c      	str	r4, [r3, #4]
    chSchGoSleepS(CH_STATE_WTSEM);
 8004c00:	f7ff fd2e 	bl	8004660 <chSchGoSleepS>
    return currtp->u.rdymsg;
 8004c04:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004c06:	2300      	movs	r3, #0
 8004c08:	f383 8811 	msr	BASEPRI, r3
}
 8004c0c:	bd10      	pop	{r4, pc}
 8004c0e:	bf00      	nop
 8004c10:	24001248 	.word	0x24001248
	...

08004c20 <chSemSignalI>:
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (++sp->cnt <= (cnt_t)0) {
 8004c20:	6882      	ldr	r2, [r0, #8]
void chSemSignalI(semaphore_t *sp) {
 8004c22:	4603      	mov	r3, r0
  if (++sp->cnt <= (cnt_t)0) {
 8004c24:	3201      	adds	r2, #1
 8004c26:	2a00      	cmp	r2, #0
 8004c28:	6082      	str	r2, [r0, #8]
 8004c2a:	dd00      	ble.n	8004c2e <chSemSignalI+0xe>
             chSchReadyI().*/
    thread_t *tp = threadref(ch_queue_fifo_remove(&sp->queue));
    tp->u.rdymsg = MSG_OK;
    (void) chSchReadyI(tp);
  }
}
 8004c2c:	4770      	bx	lr
  ch_queue_t *p = qp->next;
 8004c2e:	6800      	ldr	r0, [r0, #0]
    tp->u.rdymsg = MSG_OK;
 8004c30:	2100      	movs	r1, #0
  qp->next       = p->next;
 8004c32:	6802      	ldr	r2, [r0, #0]
 8004c34:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8004c36:	6053      	str	r3, [r2, #4]
 8004c38:	6281      	str	r1, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004c3a:	f7ff bcf9 	b.w	8004630 <chSchReadyI>
 8004c3e:	bf00      	nop

08004c40 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8004c40:	2300      	movs	r3, #0
  qp->prev = qp;
 8004c42:	e9c0 0000 	strd	r0, r0, [r0]
 8004c46:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	0000      	movs	r0, r0
	...

08004c50 <chMtxLockS>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
 8004c50:	b570      	push	{r4, r5, r6, lr}
 8004c52:	4b2f      	ldr	r3, [pc, #188]	; (8004d10 <chMtxLockS+0xc0>)
 8004c54:	4604      	mov	r4, r0

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8004c56:	6880      	ldr	r0, [r0, #8]
 8004c58:	68dd      	ldr	r5, [r3, #12]
 8004c5a:	b330      	cbz	r0, 8004caa <chMtxLockS+0x5a>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8004c5c:	68aa      	ldr	r2, [r5, #8]
 8004c5e:	6883      	ldr	r3, [r0, #8]
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d207      	bcs.n	8004c74 <chMtxLockS+0x24>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8004c64:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;
 8004c68:	6082      	str	r2, [r0, #8]
        switch (tp->state) {
 8004c6a:	2b06      	cmp	r3, #6
 8004c6c:	d036      	beq.n	8004cdc <chMtxLockS+0x8c>
 8004c6e:	2b07      	cmp	r3, #7
 8004c70:	d020      	beq.n	8004cb4 <chMtxLockS+0x64>
 8004c72:	b19b      	cbz	r3, 8004c9c <chMtxLockS+0x4c>
/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void ch_sch_prio_insert(ch_queue_t *qp, ch_queue_t *tp) {

  ch_queue_t *cp = qp;
 8004c74:	4623      	mov	r3, r4
 8004c76:	e003      	b.n	8004c80 <chMtxLockS+0x30>
  do {
    cp = cp->next;
  } while ((cp != qp) &&
 8004c78:	6899      	ldr	r1, [r3, #8]
 8004c7a:	68aa      	ldr	r2, [r5, #8]
 8004c7c:	4291      	cmp	r1, r2
 8004c7e:	d302      	bcc.n	8004c86 <chMtxLockS+0x36>
    cp = cp->next;
 8004c80:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8004c82:	429c      	cmp	r4, r3
 8004c84:	d1f8      	bne.n	8004c78 <chMtxLockS+0x28>
           (threadref(cp)->hdr.pqueue.prio >= threadref(tp)->hdr.pqueue.prio));
  tp->next       = cp;
  tp->prev       = cp->prev;
 8004c86:	685a      	ldr	r2, [r3, #4]
      }

      /* Sleep on the mutex.*/
      ch_sch_prio_insert(&mp->queue, &currtp->hdr.queue);
      currtp->u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 8004c88:	2006      	movs	r0, #6
  tp->next       = cp;
 8004c8a:	602b      	str	r3, [r5, #0]
  tp->prev       = cp->prev;
 8004c8c:	606a      	str	r2, [r5, #4]
  tp->prev->next = tp;
 8004c8e:	6015      	str	r5, [r2, #0]
  cp->prev       = tp;
 8004c90:	605d      	str	r5, [r3, #4]
      currtp->u.wtmtxp = mp;
 8004c92:	62ac      	str	r4, [r5, #40]	; 0x28
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = currtp;
    mp->next = currtp->mtxlist;
    currtp->mtxlist = mp;
  }
}
 8004c94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      chSchGoSleepS(CH_STATE_WTMTX);
 8004c98:	f7ff bce2 	b.w	8004660 <chSchGoSleepS>
  p->prev->next = p->next;
 8004c9c:	e9d0 3200 	ldrd	r3, r2, [r0]
 8004ca0:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004ca2:	605a      	str	r2, [r3, #4]
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 8004ca4:	f7ff fcc4 	bl	8004630 <chSchReadyI>
          break;
 8004ca8:	e7e4      	b.n	8004c74 <chMtxLockS+0x24>
    mp->next = currtp->mtxlist;
 8004caa:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8004cac:	e9c4 5302 	strd	r5, r3, [r4, #8]
    currtp->mtxlist = mp;
 8004cb0:	63ec      	str	r4, [r5, #60]	; 0x3c
}
 8004cb2:	bd70      	pop	{r4, r5, r6, pc}
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8004cb4:	6a86      	ldr	r6, [r0, #40]	; 0x28
  p->prev->next = p->next;
 8004cb6:	e9d0 3200 	ldrd	r3, r2, [r0]
 8004cba:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004cbc:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 8004cbe:	4633      	mov	r3, r6
 8004cc0:	e003      	b.n	8004cca <chMtxLockS+0x7a>
  } while ((cp != qp) &&
 8004cc2:	6899      	ldr	r1, [r3, #8]
 8004cc4:	6882      	ldr	r2, [r0, #8]
 8004cc6:	4291      	cmp	r1, r2
 8004cc8:	d302      	bcc.n	8004cd0 <chMtxLockS+0x80>
    cp = cp->next;
 8004cca:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8004ccc:	429e      	cmp	r6, r3
 8004cce:	d1f8      	bne.n	8004cc2 <chMtxLockS+0x72>
  tp->prev       = cp->prev;
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	e9c0 3200 	strd	r3, r2, [r0]
  tp->prev->next = tp;
 8004cd6:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 8004cd8:	6058      	str	r0, [r3, #4]
}
 8004cda:	e7cb      	b.n	8004c74 <chMtxLockS+0x24>
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8004cdc:	6a86      	ldr	r6, [r0, #40]	; 0x28
  p->prev->next = p->next;
 8004cde:	e9d0 3200 	ldrd	r3, r2, [r0]
 8004ce2:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004ce4:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 8004ce6:	4633      	mov	r3, r6
 8004ce8:	e003      	b.n	8004cf2 <chMtxLockS+0xa2>
  } while ((cp != qp) &&
 8004cea:	6899      	ldr	r1, [r3, #8]
 8004cec:	6882      	ldr	r2, [r0, #8]
 8004cee:	4291      	cmp	r1, r2
 8004cf0:	d302      	bcc.n	8004cf8 <chMtxLockS+0xa8>
    cp = cp->next;
 8004cf2:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8004cf4:	429e      	cmp	r6, r3
 8004cf6:	d1f8      	bne.n	8004cea <chMtxLockS+0x9a>
  tp->prev       = cp->prev;
 8004cf8:	685a      	ldr	r2, [r3, #4]
  tp->next       = cp;
 8004cfa:	6003      	str	r3, [r0, #0]
  tp->prev       = cp->prev;
 8004cfc:	6042      	str	r2, [r0, #4]
  tp->prev->next = tp;
 8004cfe:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 8004d00:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 8004d02:	68b0      	ldr	r0, [r6, #8]
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8004d04:	68aa      	ldr	r2, [r5, #8]
 8004d06:	6883      	ldr	r3, [r0, #8]
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d3ab      	bcc.n	8004c64 <chMtxLockS+0x14>
 8004d0c:	e7b2      	b.n	8004c74 <chMtxLockS+0x24>
 8004d0e:	bf00      	nop
 8004d10:	24001248 	.word	0x24001248
	...

08004d20 <chMtxLock>:
void chMtxLock(mutex_t *mp) {
 8004d20:	b508      	push	{r3, lr}
 8004d22:	2330      	movs	r3, #48	; 0x30
 8004d24:	f383 8811 	msr	BASEPRI, r3
  chMtxLockS(mp);
 8004d28:	f7ff ff92 	bl	8004c50 <chMtxLockS>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	f383 8811 	msr	BASEPRI, r3
}
 8004d32:	bd08      	pop	{r3, pc}
	...

08004d40 <chMtxUnlock>:
 8004d40:	4a17      	ldr	r2, [pc, #92]	; (8004da0 <chMtxUnlock+0x60>)
 8004d42:	2330      	movs	r3, #48	; 0x30
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 8004d44:	b510      	push	{r4, lr}
 8004d46:	68d4      	ldr	r4, [r2, #12]
 8004d48:	f383 8811 	msr	BASEPRI, r3
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8004d4c:	6802      	ldr	r2, [r0, #0]
    currtp->mtxlist = mp->next;
 8004d4e:	68c3      	ldr	r3, [r0, #12]
    if (chMtxQueueNotEmptyS(mp)) {
 8004d50:	4282      	cmp	r2, r0
    currtp->mtxlist = mp->next;
 8004d52:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (chMtxQueueNotEmptyS(mp)) {
 8004d54:	d01d      	beq.n	8004d92 <chMtxUnlock+0x52>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
 8004d56:	4601      	mov	r1, r0
 8004d58:	6c20      	ldr	r0, [r4, #64]	; 0x40
      lmp = currtp->mtxlist;
      while (lmp != NULL) {
 8004d5a:	b14b      	cbz	r3, 8004d70 <chMtxUnlock+0x30>
  return (bool)(qp->next != qp);
 8004d5c:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d003      	beq.n	8004d6a <chMtxUnlock+0x2a>
 8004d62:	6892      	ldr	r2, [r2, #8]
 8004d64:	4290      	cmp	r0, r2
 8004d66:	bf38      	it	cc
 8004d68:	4610      	movcc	r0, r2
            ((threadref(lmp->queue.next))->hdr.pqueue.prio > newprio)) {
          newprio = (threadref(lmp->queue.next))->hdr.pqueue.prio;
        }
        lmp = lmp->next;
 8004d6a:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1f5      	bne.n	8004d5c <chMtxUnlock+0x1c>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
 8004d70:	60a0      	str	r0, [r4, #8]
  ch_queue_t *p = qp->next;
 8004d72:	6808      	ldr	r0, [r1, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = threadref(ch_queue_fifo_remove(&mp->queue));
      mp->owner = tp;
      mp->next = tp->mtxlist;
 8004d74:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  qp->next       = p->next;
 8004d76:	6803      	ldr	r3, [r0, #0]
 8004d78:	600b      	str	r3, [r1, #0]
  qp->next->prev = qp;
 8004d7a:	6059      	str	r1, [r3, #4]
 8004d7c:	e9c1 0202 	strd	r0, r2, [r1, #8]
      tp->mtxlist = mp;
 8004d80:	63c1      	str	r1, [r0, #60]	; 0x3c

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8004d82:	f7ff fc55 	bl	8004630 <chSchReadyI>
      chSchRescheduleS();
 8004d86:	f7ff fd4b 	bl	8004820 <chSchRescheduleS>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
}
 8004d90:	bd10      	pop	{r4, pc}
      mp->owner = NULL;
 8004d92:	2300      	movs	r3, #0
 8004d94:	6093      	str	r3, [r2, #8]
 8004d96:	2300      	movs	r3, #0
 8004d98:	f383 8811 	msr	BASEPRI, r3
}
 8004d9c:	bd10      	pop	{r4, pc}
 8004d9e:	bf00      	nop
 8004da0:	24001248 	.word	0x24001248
	...

08004db0 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8004db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8004db2:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8004db4:	42a0      	cmp	r0, r4
 8004db6:	d021      	beq.n	8004dfc <chEvtBroadcastFlagsI+0x4c>
 8004db8:	4607      	mov	r7, r0
 8004dba:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 8004dbc:	2600      	movs	r6, #0
 8004dbe:	e004      	b.n	8004dca <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8004dc0:	2a0b      	cmp	r2, #11
 8004dc2:	d01c      	beq.n	8004dfe <chEvtBroadcastFlagsI+0x4e>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 8004dc4:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004dc6:	42a7      	cmp	r7, r4
 8004dc8:	d018      	beq.n	8004dfc <chEvtBroadcastFlagsI+0x4c>
    elp->flags |= flags;
 8004dca:	68e3      	ldr	r3, [r4, #12]
 8004dcc:	432b      	orrs	r3, r5
 8004dce:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8004dd0:	b115      	cbz	r5, 8004dd8 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8004dd2:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 8004dd4:	421d      	tst	r5, r3
 8004dd6:	d0f5      	beq.n	8004dc4 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 8004dd8:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 8004ddc:	6b81      	ldr	r1, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004dde:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
  tp->epending |= events;
 8004de2:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004de4:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 8004de6:	6383      	str	r3, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004de8:	d1ea      	bne.n	8004dc0 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8004dea:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004dec:	4213      	tst	r3, r2
 8004dee:	d0e9      	beq.n	8004dc4 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 8004df0:	6286      	str	r6, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004df2:	f7ff fc1d 	bl	8004630 <chSchReadyI>
    elp = elp->next;
 8004df6:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004df8:	42a7      	cmp	r7, r4
 8004dfa:	d1e6      	bne.n	8004dca <chEvtBroadcastFlagsI+0x1a>
  }
}
 8004dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8004dfe:	6a82      	ldr	r2, [r0, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8004e00:	439a      	bics	r2, r3
 8004e02:	d1df      	bne.n	8004dc4 <chEvtBroadcastFlagsI+0x14>
 8004e04:	e7f4      	b.n	8004df0 <chEvtBroadcastFlagsI+0x40>
 8004e06:	bf00      	nop
	...

08004e10 <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8004e10:	4b02      	ldr	r3, [pc, #8]	; (8004e1c <__core_init+0xc>)
 8004e12:	4903      	ldr	r1, [pc, #12]	; (8004e20 <__core_init+0x10>)
  ch_memcore.topmem  = __heap_end__;
 8004e14:	4a03      	ldr	r2, [pc, #12]	; (8004e24 <__core_init+0x14>)
 8004e16:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8004e1a:	4770      	bx	lr
 8004e1c:	24001c14 	.word	0x24001c14
 8004e20:	24002a00 	.word	0x24002a00
 8004e24:	24080000 	.word	0x24080000
	...

08004e30 <chCoreAllocFromTopI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004e30:	4b08      	ldr	r3, [pc, #32]	; (8004e54 <chCoreAllocFromTopI+0x24>)
 8004e32:	4249      	negs	r1, r1
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8004e34:	b410      	push	{r4}
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004e36:	685c      	ldr	r4, [r3, #4]
 8004e38:	1a20      	subs	r0, r4, r0
 8004e3a:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004e3c:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 8004e3e:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004e40:	428a      	cmp	r2, r1
 8004e42:	d304      	bcc.n	8004e4e <chCoreAllocFromTopI+0x1e>
 8004e44:	42a2      	cmp	r2, r4
 8004e46:	d802      	bhi.n	8004e4e <chCoreAllocFromTopI+0x1e>
  }

  ch_memcore.topmem = prev;

  return p;
}
 8004e48:	bc10      	pop	{r4}
  ch_memcore.topmem = prev;
 8004e4a:	605a      	str	r2, [r3, #4]
}
 8004e4c:	4770      	bx	lr
    return NULL;
 8004e4e:	2000      	movs	r0, #0
}
 8004e50:	bc10      	pop	{r4}
 8004e52:	4770      	bx	lr
 8004e54:	24001c14 	.word	0x24001c14
	...

08004e60 <chCoreAllocFromTop>:
 8004e60:	2330      	movs	r3, #48	; 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8004e62:	b410      	push	{r4}
 8004e64:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004e68:	4b0b      	ldr	r3, [pc, #44]	; (8004e98 <chCoreAllocFromTop+0x38>)
 8004e6a:	4249      	negs	r1, r1
 8004e6c:	685c      	ldr	r4, [r3, #4]
 8004e6e:	1a20      	subs	r0, r4, r0
 8004e70:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004e72:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 8004e74:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004e76:	428a      	cmp	r2, r1
 8004e78:	d307      	bcc.n	8004e8a <chCoreAllocFromTop+0x2a>
 8004e7a:	4294      	cmp	r4, r2
 8004e7c:	d305      	bcc.n	8004e8a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
 8004e7e:	605a      	str	r2, [r3, #4]
 8004e80:	2300      	movs	r3, #0
 8004e82:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8004e86:	bc10      	pop	{r4}
 8004e88:	4770      	bx	lr
    return NULL;
 8004e8a:	2000      	movs	r0, #0
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	f383 8811 	msr	BASEPRI, r3
}
 8004e92:	bc10      	pop	{r4}
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	24001c14 	.word	0x24001c14
 8004e9c:	00000000 	.word	0x00000000

08004ea0 <__heap_init>:
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004ea0:	4b04      	ldr	r3, [pc, #16]	; (8004eb4 <__heap_init+0x14>)
  H_NEXT(&default_heap.header) = NULL;
 8004ea2:	2200      	movs	r2, #0
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004ea4:	4904      	ldr	r1, [pc, #16]	; (8004eb8 <__heap_init+0x18>)
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8004ea6:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 8004eaa:	609a      	str	r2, [r3, #8]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004eac:	e9c3 1200 	strd	r1, r2, [r3]
  chMtxObjectInit(&default_heap.mtx);
 8004eb0:	f7ff bec6 	b.w	8004c40 <chMtxObjectInit>
 8004eb4:	24001c1c 	.word	0x24001c1c
 8004eb8:	08004e61 	.word	0x08004e61
 8004ebc:	00000000 	.word	0x00000000

08004ec0 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8004ec0:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8004ec2:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
  mp->provider = provider;
 8004ec4:	e9c0 2302 	strd	r2, r3, [r0, #8]
  mp->next = NULL;
 8004ec8:	e9c0 4100 	strd	r4, r1, [r0]
}
 8004ecc:	bc10      	pop	{r4}
 8004ece:	4770      	bx	lr

08004ed0 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f7ff bfad 	b.w	8004e30 <chCoreAllocFromTopI>
 8004ed6:	bf00      	nop
	...

08004ee0 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8004ee0:	b538      	push	{r3, r4, r5, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8004ee2:	4c12      	ldr	r4, [pc, #72]	; (8004f2c <__factory_init+0x4c>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8004ee4:	4d12      	ldr	r5, [pc, #72]	; (8004f30 <__factory_init+0x50>)
 8004ee6:	4620      	mov	r0, r4
 8004ee8:	f7ff feaa 	bl	8004c40 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 8004eec:	f104 0110 	add.w	r1, r4, #16
 8004ef0:	462b      	mov	r3, r5
 8004ef2:	2204      	movs	r2, #4
 8004ef4:	6121      	str	r1, [r4, #16]
 8004ef6:	2114      	movs	r1, #20
 8004ef8:	1860      	adds	r0, r4, r1
 8004efa:	f7ff ffe1 	bl	8004ec0 <chPoolObjectInitAligned>
 8004efe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004f02:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8004f06:	462b      	mov	r3, r5
 8004f08:	2204      	movs	r2, #4
 8004f0a:	e9c4 0109 	strd	r0, r1, [r4, #36]	; 0x24
 8004f0e:	211c      	movs	r1, #28
 8004f10:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8004f14:	f7ff ffd4 	bl	8004ec0 <chPoolObjectInitAligned>
 8004f18:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8004f1c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8004f20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f24:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 8004f28:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 8004f2a:	bd38      	pop	{r3, r4, r5, pc}
 8004f2c:	24001c38 	.word	0x24001c38
 8004f30:	08004ed1 	.word	0x08004ed1
	...

08004f40 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004f40:	f3ef 8309 	mrs	r3, PSP
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8004f44:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004f46:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	f383 8811 	msr	BASEPRI, r3
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
	...

08004f60 <port_init>:
 8004f60:	f04f 0c30 	mov.w	ip, #48	; 0x30
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8004f64:	b500      	push	{lr}
 8004f66:	f38c 8811 	msr	BASEPRI, ip
  __ASM volatile ("cpsie i" : : : "memory");
 8004f6a:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f6c:	4b0e      	ldr	r3, [pc, #56]	; (8004fa8 <port_init+0x48>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f6e:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8004f72:	490e      	ldr	r1, [pc, #56]	; (8004fac <port_init+0x4c>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f74:	68d8      	ldr	r0, [r3, #12]
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8004f76:	4a0e      	ldr	r2, [pc, #56]	; (8004fb0 <port_init+0x50>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f78:	ea00 000e 	and.w	r0, r0, lr
  reg_value  =  (reg_value                                   |
 8004f7c:	4301      	orrs	r1, r0
 8004f7e:	480d      	ldr	r0, [pc, #52]	; (8004fb4 <port_init+0x54>)
  SCB->AIRCR =  reg_value;
 8004f80:	60d9      	str	r1, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004f82:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
 8004f86:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8004f8a:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
 8004f8e:	f8c2 0fb0 	str.w	r0, [r2, #4016]	; 0xfb0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f92:	2020      	movs	r0, #32
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004f94:	6811      	ldr	r1, [r2, #0]
 8004f96:	f041 0101 	orr.w	r1, r1, #1
 8004f9a:	6011      	str	r1, [r2, #0]
 8004f9c:	77d8      	strb	r0, [r3, #31]
 8004f9e:	f883 c022 	strb.w	ip, [r3, #34]	; 0x22

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8004fa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fa6:	bf00      	nop
 8004fa8:	e000ed00 	.word	0xe000ed00
 8004fac:	05fa0300 	.word	0x05fa0300
 8004fb0:	e0001000 	.word	0xe0001000
 8004fb4:	c5acce55 	.word	0xc5acce55
	...

08004fc0 <__port_irq_epilogue>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004fc0:	2330      	movs	r3, #48	; 0x30
 8004fc2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8004fc6:	4b0d      	ldr	r3, [pc, #52]	; (8004ffc <__port_irq_epilogue+0x3c>)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8004fce:	d102      	bne.n	8004fd6 <__port_irq_epilogue+0x16>
 8004fd0:	f383 8811 	msr	BASEPRI, r3
 8004fd4:	4770      	bx	lr
void __port_irq_epilogue(void) {
 8004fd6:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004fd8:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8004fdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
 8004fe0:	3c20      	subs	r4, #32
    ectxp->xpsr = 0x01000000U;
 8004fe2:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004fe4:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8004fe8:	f7ff fbda 	bl	80047a0 <chSchIsPreemptionRequired>
 8004fec:	b110      	cbz	r0, 8004ff4 <__port_irq_epilogue+0x34>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8004fee:	4b04      	ldr	r3, [pc, #16]	; (8005000 <__port_irq_epilogue+0x40>)
 8004ff0:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8004ff2:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004ff4:	4b03      	ldr	r3, [pc, #12]	; (8005004 <__port_irq_epilogue+0x44>)
 8004ff6:	61a3      	str	r3, [r4, #24]
}
 8004ff8:	bd10      	pop	{r4, pc}
 8004ffa:	bf00      	nop
 8004ffc:	e000ed00 	.word	0xe000ed00
 8005000:	080003e3 	.word	0x080003e3
 8005004:	080003e6 	.word	0x080003e6
	...

08005010 <logThread>:
      return "UNKNOWN";
  }
}

static THD_WORKING_AREA(logThreadWA, 512);
static THD_FUNCTION(logThread, arg) {
 8005010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 8005014:	4b14      	ldr	r3, [pc, #80]	; (8005068 <logThread+0x58>)
  BaseSequentialStream *chp = (BaseSequentialStream *)arg;
  uint32_t last_half = 0U;
  uint32_t last_full = 0U;
 8005016:	2400      	movs	r4, #0
 8005018:	4a14      	ldr	r2, [pc, #80]	; (800506c <logThread+0x5c>)
static THD_FUNCTION(logThread, arg) {
 800501a:	b083      	sub	sp, #12
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	4680      	mov	r8, r0
  uint32_t last_half = 0U;
 8005020:	4625      	mov	r5, r4
 8005022:	f8df b04c 	ldr.w	fp, [pc, #76]	; 8005070 <logThread+0x60>
 8005026:	f8df a04c 	ldr.w	sl, [pc, #76]	; 8005074 <logThread+0x64>
    uint32_t half_delta = half - last_half;
    uint32_t full_delta = full - last_full;
    last_half = half;
    last_full = full;

    chprintf(chp,
 800502a:	f8df 904c 	ldr.w	r9, [pc, #76]	; 8005078 <logThread+0x68>
 800502e:	61da      	str	r2, [r3, #28]
    chThdSleepSeconds(1);
 8005030:	f242 7010 	movw	r0, #10000	; 0x2710
 8005034:	f7ff fd3c 	bl	8004ab0 <chThdSleep>
    uint32_t half = audio_dma_half_count;
 8005038:	f8db 6000 	ldr.w	r6, [fp]
    uint32_t full = audio_dma_full_count;
 800503c:	f8da 7000 	ldr.w	r7, [sl]
    chprintf(chp,
 8005040:	f000 fa4e 	bl	80054e0 <drv_audio_get_state>
 8005044:	2803      	cmp	r0, #3
    uint32_t half_delta = half - last_half;
 8005046:	eba6 0205 	sub.w	r2, r6, r5
    uint32_t full_delta = full - last_full;
 800504a:	eba7 0304 	sub.w	r3, r7, r4
    chprintf(chp,
 800504e:	4c0b      	ldr	r4, [pc, #44]	; (800507c <logThread+0x6c>)
  switch (state) {
 8005050:	d802      	bhi.n	8005058 <logThread+0x48>
 8005052:	490b      	ldr	r1, [pc, #44]	; (8005080 <logThread+0x70>)
 8005054:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
    chprintf(chp,
 8005058:	9400      	str	r4, [sp, #0]
 800505a:	4649      	mov	r1, r9
 800505c:	4640      	mov	r0, r8
    last_full = full;
 800505e:	463c      	mov	r4, r7
    last_half = half;
 8005060:	4635      	mov	r5, r6
    chprintf(chp,
 8005062:	f7fc fdf5 	bl	8001c50 <chprintf>
  while (true) {
 8005066:	e7e3      	b.n	8005030 <logThread+0x20>
 8005068:	24001248 	.word	0x24001248
 800506c:	080060c8 	.word	0x080060c8
 8005070:	24001c84 	.word	0x24001c84
 8005074:	24001c80 	.word	0x24001c80
 8005078:	080060d4 	.word	0x080060d4
 800507c:	080060c0 	.word	0x080060c0
 8005080:	08006144 	.word	0x08006144
	...

08005090 <drv_audio_dma_half_cb>:
  audio_dma_half_count++;
 8005090:	4a02      	ldr	r2, [pc, #8]	; (800509c <drv_audio_dma_half_cb+0xc>)
 8005092:	6813      	ldr	r3, [r2, #0]
 8005094:	3301      	adds	r3, #1
 8005096:	6013      	str	r3, [r2, #0]
}
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	24001c84 	.word	0x24001c84

080050a0 <drv_audio_dma_full_cb>:
  audio_dma_full_count++;
 80050a0:	4a02      	ldr	r2, [pc, #8]	; (80050ac <drv_audio_dma_full_cb+0xc>)
 80050a2:	6813      	ldr	r3, [r2, #0]
 80050a4:	3301      	adds	r3, #1
 80050a6:	6013      	str	r3, [r2, #0]
}
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	24001c80 	.word	0x24001c80

080050b0 <main>:

int main(void) {
  halInit();
  chSysInit();

  sdStart(&SD1, &uart_cfg);
 80050b0:	4c0f      	ldr	r4, [pc, #60]	; (80050f0 <main+0x40>)
int main(void) {
 80050b2:	b500      	push	{lr}
 80050b4:	b083      	sub	sp, #12
  halInit();
 80050b6:	f7fb fdeb 	bl	8000c90 <halInit>
  chSysInit();
 80050ba:	f7ff f811 	bl	80040e0 <chSysInit>
  sdStart(&SD1, &uart_cfg);
 80050be:	490d      	ldr	r1, [pc, #52]	; (80050f4 <main+0x44>)
 80050c0:	4620      	mov	r0, r4
 80050c2:	f7fc f85d 	bl	8001180 <sdStart>
  chprintf((BaseSequentialStream *)&SD1, "\r\nAudio bring-up test (no codec)\r\n");
 80050c6:	490c      	ldr	r1, [pc, #48]	; (80050f8 <main+0x48>)
 80050c8:	4620      	mov	r0, r4
 80050ca:	f7fc fdc1 	bl	8001c50 <chprintf>

  drv_audio_init();
 80050ce:	f000 f8ff 	bl	80052d0 <drv_audio_init>
  drv_audio_start();
 80050d2:	f000 f955 	bl	8005380 <drv_audio_start>

  chThdCreateStatic(logThreadWA,
 80050d6:	4b09      	ldr	r3, [pc, #36]	; (80050fc <main+0x4c>)
 80050d8:	2202      	movs	r2, #2
 80050da:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 80050de:	4808      	ldr	r0, [pc, #32]	; (8005100 <main+0x50>)
 80050e0:	9400      	str	r4, [sp, #0]
 80050e2:	f7ff fc75 	bl	80049d0 <chThdCreateStatic>
                    LOWPRIO,
                    logThread,
                    (void *)&SD1);

  while (true) {
    chThdSleepSeconds(5);
 80050e6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80050ea:	f7ff fce1 	bl	8004ab0 <chThdSleep>
  while (true) {
 80050ee:	e7fa      	b.n	80050e6 <main+0x36>
 80050f0:	24001144 	.word	0x24001144
 80050f4:	08006154 	.word	0x08006154
 80050f8:	08006100 	.word	0x08006100
 80050fc:	08005011 	.word	0x08005011
 8005100:	24001c88 	.word	0x24001c88
	...

08005110 <mpu_config_init_once>:
  return true;
}

bool mpu_config_init_once(void) {

  if (initialized) {
 8005110:	4b1d      	ldr	r3, [pc, #116]	; (8005188 <mpu_config_init_once+0x78>)
 8005112:	7818      	ldrb	r0, [r3, #0]
 8005114:	bb98      	cbnz	r0, 800517e <mpu_config_init_once+0x6e>
  initialized = true;

#if CORTEX_MODEL == 7

  uintptr_t base = (uintptr_t)&__nocache_base__;
  size_t size    = (size_t)(&__nocache_end__ - &__nocache_base__);
 8005116:	491d      	ldr	r1, [pc, #116]	; (800518c <mpu_config_init_once+0x7c>)
  initialized = true;
 8005118:	2201      	movs	r2, #1
bool mpu_config_init_once(void) {
 800511a:	b430      	push	{r4, r5}
  size_t size    = (size_t)(&__nocache_end__ - &__nocache_base__);
 800511c:	4c1c      	ldr	r4, [pc, #112]	; (8005190 <mpu_config_init_once+0x80>)
  initialized = true;
 800511e:	701a      	strb	r2, [r3, #0]
  size_t size    = (size_t)(&__nocache_end__ - &__nocache_base__);
 8005120:	1b09      	subs	r1, r1, r4
  if (size < 32U) {
 8005122:	291f      	cmp	r1, #31
 8005124:	d929      	bls.n	800517a <mpu_config_init_once+0x6a>
  while (region_size < size) {
 8005126:	2920      	cmp	r1, #32
 8005128:	d02a      	beq.n	8005180 <mpu_config_init_once+0x70>
  uint32_t rasr      = MPU_RASR_SIZE_32;
 800512a:	2208      	movs	r2, #8
  size_t region_size = 32U;
 800512c:	2320      	movs	r3, #32
    region_size <<= 1;
 800512e:	005b      	lsls	r3, r3, #1
    rasr++;
 8005130:	3201      	adds	r2, #1
  while (region_size < size) {
 8005132:	4299      	cmp	r1, r3
 8005134:	d8fb      	bhi.n	800512e <mpu_config_init_once+0x1e>
  /*
   * Configure ONE region for .nocache
   * - non-cacheable
   * - background region still enabled
   */
  mpuConfigureRegion(
 8005136:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
  mpuDisable();
 800513a:	4b16      	ldr	r3, [pc, #88]	; (8005194 <mpu_config_init_once+0x84>)
  mpuConfigureRegion(
 800513c:	2001      	movs	r0, #1
  mpuDisable();
 800513e:	2500      	movs	r5, #0
 8005140:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005142:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005146:	6259      	str	r1, [r3, #36]	; 0x24
  mpuConfigureRegion(
 8005148:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
  mpuDisable();
 800514c:	f8c3 5094 	str.w	r5, [r3, #148]	; 0x94
  mpuConfigureRegion(
 8005150:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
 8005154:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
 8005158:	490f      	ldr	r1, [pc, #60]	; (8005198 <mpu_config_init_once+0x88>)
 800515a:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
  mpuConfigureRegion(
 800515e:	2103      	movs	r1, #3
 8005160:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
      rasr_size |
      MPU_RASR_ATTR_NON_CACHEABLE
  );

  /* Re-enable MPU with default memory map */
  mpuEnable(MPU_CTRL_PRIVDEFENA_Msk);
 8005164:	2105      	movs	r1, #5
  mpuConfigureRegion(
 8005166:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
 800516a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  mpuEnable(MPU_CTRL_PRIVDEFENA_Msk);
 800516e:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
 8005172:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005174:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005178:	625a      	str	r2, [r3, #36]	; 0x24

#endif

  return true;
}
 800517a:	bc30      	pop	{r4, r5}
 800517c:	4770      	bx	lr
 800517e:	4770      	bx	lr
  while (region_size < size) {
 8005180:	f04f 1208 	mov.w	r2, #524296	; 0x80008
 8005184:	e7d9      	b.n	800513a <mpu_config_init_once+0x2a>
 8005186:	bf00      	nop
 8005188:	24001f78 	.word	0x24001f78
 800518c:	30040000 	.word	0x30040000
 8005190:	30040000 	.word	0x30040000
 8005194:	e000ed00 	.word	0xe000ed00
 8005198:	00080030 	.word	0x00080030
 800519c:	00000000 	.word	0x00000000

080051a0 <audio_codec_pcm4104_init>:
    /* Si un jour une broche MUTE est ajoute en hardware,
       elle sera configure ici automatiquement. */
    palSetLineMode(AUDIO_HP_MUTE_LINE, PAL_MODE_OUTPUT_PUSHPULL);
    palClearLine(AUDIO_HP_MUTE_LINE); /* Mute par dfaut au boot. */
#endif
}
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
	...

080051b0 <audio_codec_pcm4104_set_mute>:
    }
#else
    /* Mute purement logiciel : aucune action hardware */
    (void)mute;
#endif
}
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
	...

080051c0 <audio_routes_reset_defaults>:
    audio_control.state.routes[track].gain_main = clamp_0_1(gain_main);
    audio_control.state.routes[track].gain_cue = clamp_0_1(gain_cue);
    chMtxUnlock(&audio_control.lock);
}

static void audio_routes_reset_defaults(void) {
 80051c0:	b570      	push	{r4, r5, r6, lr}
    chMtxLock(&audio_control.lock);
 80051c2:	4e11      	ldr	r6, [pc, #68]	; (8005208 <audio_routes_reset_defaults+0x48>)
    audio_control.state.master_volume = 1.0f;
    for (uint8_t t = 0U; t < 4U; ++t) {
        audio_control.state.routes[t].gain_main = 1.0f;
        audio_control.state.routes[t].gain_cue = 1.0f;
        audio_control.state.routes[t].to_main = true;
 80051c4:	2501      	movs	r5, #1
    chMtxLock(&audio_control.lock);
 80051c6:	4630      	mov	r0, r6
 80051c8:	f106 0430 	add.w	r4, r6, #48	; 0x30
 80051cc:	f7ff fda8 	bl	8004d20 <chMtxLock>
    audio_control.state.master_volume = 1.0f;
 80051d0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80051d4:	4633      	mov	r3, r6
        audio_control.state.routes[t].to_cue = false;
 80051d6:	2100      	movs	r1, #0
    audio_control.state.master_volume = 1.0f;
 80051d8:	6132      	str	r2, [r6, #16]
        audio_control.state.routes[t].gain_main = 1.0f;
 80051da:	615a      	str	r2, [r3, #20]
    for (uint8_t t = 0U; t < 4U; ++t) {
 80051dc:	330c      	adds	r3, #12
        audio_control.state.routes[t].gain_cue = 1.0f;
 80051de:	60da      	str	r2, [r3, #12]
        audio_control.state.routes[t].to_main = true;
 80051e0:	741d      	strb	r5, [r3, #16]
        audio_control.state.routes[t].to_cue = false;
 80051e2:	7459      	strb	r1, [r3, #17]
    for (uint8_t t = 0U; t < 4U; ++t) {
 80051e4:	42a3      	cmp	r3, r4
 80051e6:	d1f8      	bne.n	80051da <audio_routes_reset_defaults+0x1a>
    }
    audio_control_cached = audio_control.state;
 80051e8:	4d08      	ldr	r5, [pc, #32]	; (800520c <audio_routes_reset_defaults+0x4c>)
 80051ea:	4c09      	ldr	r4, [pc, #36]	; (8005210 <audio_routes_reset_defaults+0x50>)
 80051ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051f8:	4628      	mov	r0, r5
 80051fa:	f850 3940 	ldr.w	r3, [r0], #-64
 80051fe:	6023      	str	r3, [r4, #0]
    chMtxUnlock(&audio_control.lock);
}
 8005200:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chMtxUnlock(&audio_control.lock);
 8005204:	f7ff bd9c 	b.w	8004d40 <chMtxUnlock>
 8005208:	24002960 	.word	0x24002960
 800520c:	24002970 	.word	0x24002970
 8005210:	240029a4 	.word	0x240029a4
	...

08005220 <audio_dma_sync_mark>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005220:	2330      	movs	r3, #48	; 0x30
        return -threshold + (excess / (1.0f + (excess * excess)));
    }
    return x;
}

static void audio_dma_sync_mark(uint8_t half, uint8_t flag) {
 8005222:	b510      	push	{r4, lr}
 8005224:	f383 8811 	msr	BASEPRI, r3
    chSysLockFromISR();

    if (audio_sync_half != half) {
 8005228:	4c11      	ldr	r4, [pc, #68]	; (8005270 <audio_dma_sync_mark+0x50>)
 800522a:	7823      	ldrb	r3, [r4, #0]
 800522c:	4283      	cmp	r3, r0
        audio_sync_half = half;
        audio_sync_mask = 0U;
 800522e:	4b11      	ldr	r3, [pc, #68]	; (8005274 <audio_dma_sync_mark+0x54>)
    if (audio_sync_half != half) {
 8005230:	d002      	beq.n	8005238 <audio_dma_sync_mark+0x18>
        audio_sync_mask = 0U;
 8005232:	2200      	movs	r2, #0
        audio_sync_half = half;
 8005234:	7020      	strb	r0, [r4, #0]
        audio_sync_mask = 0U;
 8005236:	701a      	strb	r2, [r3, #0]
    }

    audio_sync_mask |= flag;
 8005238:	781a      	ldrb	r2, [r3, #0]
 800523a:	4311      	orrs	r1, r2
 800523c:	7019      	strb	r1, [r3, #0]

    if ((audio_sync_mask & (AUDIO_SYNC_FLAG_RX | AUDIO_SYNC_FLAG_TX)) ==
 800523e:	781a      	ldrb	r2, [r3, #0]
 8005240:	f002 0203 	and.w	r2, r2, #3
 8005244:	2a03      	cmp	r2, #3
 8005246:	d003      	beq.n	8005250 <audio_dma_sync_mark+0x30>
 8005248:	2300      	movs	r3, #0
 800524a:	f383 8811 	msr	BASEPRI, r3
        audio_sync_half = 0xFFU;
        chBSemSignalI(&audio_dma_sem);
    }

    chSysUnlockFromISR();
}
 800524e:	bd10      	pop	{r4, pc}
        audio_in_ready_index = half;
 8005250:	4909      	ldr	r1, [pc, #36]	; (8005278 <audio_dma_sync_mark+0x58>)
 */
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->sem.cnt < (cnt_t)1) {
 8005252:	4a0a      	ldr	r2, [pc, #40]	; (800527c <audio_dma_sync_mark+0x5c>)
 8005254:	7008      	strb	r0, [r1, #0]
        audio_out_ready_index = half;
 8005256:	490a      	ldr	r1, [pc, #40]	; (8005280 <audio_dma_sync_mark+0x60>)
 8005258:	7008      	strb	r0, [r1, #0]
        audio_sync_mask = 0U;
 800525a:	2000      	movs	r0, #0
        audio_sync_half = 0xFFU;
 800525c:	21ff      	movs	r1, #255	; 0xff
        audio_sync_mask = 0U;
 800525e:	7018      	strb	r0, [r3, #0]
 8005260:	6893      	ldr	r3, [r2, #8]
        audio_sync_half = 0xFFU;
 8005262:	7021      	strb	r1, [r4, #0]
 8005264:	4283      	cmp	r3, r0
 8005266:	dcef      	bgt.n	8005248 <audio_dma_sync_mark+0x28>
    chSemSignalI(&bsp->sem);
 8005268:	4610      	mov	r0, r2
 800526a:	f7ff fcd9 	bl	8004c20 <chSemSignalI>
 800526e:	e7eb      	b.n	8005248 <audio_dma_sync_mark+0x28>
 8005270:	24000002 	.word	0x24000002
 8005274:	240029e6 	.word	0x240029e6
 8005278:	24000000 	.word	0x24000000
 800527c:	240029d8 	.word	0x240029d8
 8005280:	24000001 	.word	0x24000001
	...

08005290 <audio_dma_tx_cb>:
    }
}

static void audio_dma_tx_cb(void *p, uint32_t flags) {
    (void)p;
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF | STM32_DMA_ISR_FEIF)) != 0U) {
 8005290:	f011 0f0d 	tst.w	r1, #13
static void audio_dma_tx_cb(void *p, uint32_t flags) {
 8005294:	b510      	push	{r4, lr}
 8005296:	460c      	mov	r4, r1
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF | STM32_DMA_ISR_FEIF)) != 0U) {
 8005298:	d103      	bne.n	80052a2 <audio_dma_tx_cb+0x12>
        chSysHalt("AUDIO DMA ERROR");
    }
    if ((flags & (STM32_DMA_ISR_HTIF | STM32_DMA_ISR_TCIF)) != 0U) {
 800529a:	f014 0f30 	tst.w	r4, #48	; 0x30
 800529e:	d106      	bne.n	80052ae <audio_dma_tx_cb+0x1e>
        uint8_t half = ((flags & STM32_DMA_ISR_HTIF) != 0U) ? 0U : 1U;
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_TX);
    }
}
 80052a0:	bd10      	pop	{r4, pc}
        chSysHalt("AUDIO DMA ERROR");
 80052a2:	4807      	ldr	r0, [pc, #28]	; (80052c0 <audio_dma_tx_cb+0x30>)
 80052a4:	f7fe ff4c 	bl	8004140 <chSysHalt>
    if ((flags & (STM32_DMA_ISR_HTIF | STM32_DMA_ISR_TCIF)) != 0U) {
 80052a8:	f014 0f30 	tst.w	r4, #48	; 0x30
 80052ac:	d0f8      	beq.n	80052a0 <audio_dma_tx_cb+0x10>
        uint8_t half = ((flags & STM32_DMA_ISR_HTIF) != 0U) ? 0U : 1U;
 80052ae:	f084 0010 	eor.w	r0, r4, #16
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_TX);
 80052b2:	2102      	movs	r1, #2
 80052b4:	f3c0 1000 	ubfx	r0, r0, #4, #1
}
 80052b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_TX);
 80052bc:	f7ff bfb0 	b.w	8005220 <audio_dma_sync_mark>
 80052c0:	08006164 	.word	0x08006164
	...

080052d0 <drv_audio_init>:
void drv_audio_init(void) {
 80052d0:	b538      	push	{r3, r4, r5, lr}
    if (audio_initialized) {
 80052d2:	4d1f      	ldr	r5, [pc, #124]	; (8005350 <drv_audio_init+0x80>)
 80052d4:	782c      	ldrb	r4, [r5, #0]
 80052d6:	b104      	cbz	r4, 80052da <drv_audio_init+0xa>
}
 80052d8:	bd38      	pop	{r3, r4, r5, pc}
    if (!mpu_config_init_once()) {
 80052da:	f7ff ff19 	bl	8005110 <mpu_config_init_once>
 80052de:	b918      	cbnz	r0, 80052e8 <drv_audio_init+0x18>
        audio_state = DRV_AUDIO_FAULT;
 80052e0:	4b1c      	ldr	r3, [pc, #112]	; (8005354 <drv_audio_init+0x84>)
 80052e2:	2203      	movs	r2, #3
 80052e4:	701a      	strb	r2, [r3, #0]
}
 80052e6:	bd38      	pop	{r3, r4, r5, pc}
  chSemObjectInit(&bsp->sem, taken ? (cnt_t)0 : (cnt_t)1);
 80052e8:	2101      	movs	r1, #1
 80052ea:	481b      	ldr	r0, [pc, #108]	; (8005358 <drv_audio_init+0x88>)
 80052ec:	f7ff fc68 	bl	8004bc0 <chSemObjectInit>
    chMtxObjectInit(&audio_control.lock);
 80052f0:	481a      	ldr	r0, [pc, #104]	; (800535c <drv_audio_init+0x8c>)
 80052f2:	f7ff fca5 	bl	8004c40 <chMtxObjectInit>
    audio_routes_reset_defaults();
 80052f6:	f7ff ff63 	bl	80051c0 <audio_routes_reset_defaults>
    audio_codec_pcm4104_init();
 80052fa:	f7ff ff51 	bl	80051a0 <audio_codec_pcm4104_init>
    audio_in_ready_index = 0xFFU;
 80052fe:	23ff      	movs	r3, #255	; 0xff
 8005300:	4917      	ldr	r1, [pc, #92]	; (8005360 <drv_audio_init+0x90>)
    audio_out_ready_index = 0xFFU;
 8005302:	4a18      	ldr	r2, [pc, #96]	; (8005364 <drv_audio_init+0x94>)
    audio_in_ready_index = 0xFFU;
 8005304:	700b      	strb	r3, [r1, #0]
    audio_out_ready_index = 0xFFU;
 8005306:	7013      	strb	r3, [r2, #0]
    audio_sync_mask = 0U;
 8005308:	4917      	ldr	r1, [pc, #92]	; (8005368 <drv_audio_init+0x98>)
    audio_sync_half = 0xFFU;
 800530a:	4a18      	ldr	r2, [pc, #96]	; (800536c <drv_audio_init+0x9c>)
    audio_sync_mask = 0U;
 800530c:	700c      	strb	r4, [r1, #0]
    memset((void *)audio_in_buffers, 0, sizeof(audio_in_buffers));
 800530e:	4621      	mov	r1, r4
    audio_sync_half = 0xFFU;
 8005310:	7013      	strb	r3, [r2, #0]
    memset((void *)audio_in_buffers, 0, sizeof(audio_in_buffers));
 8005312:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005316:	4816      	ldr	r0, [pc, #88]	; (8005370 <drv_audio_init+0xa0>)
 8005318:	f000 fc32 	bl	8005b80 <memset>
    memset((void *)audio_out_buffers, 0, sizeof(audio_out_buffers));
 800531c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005320:	4621      	mov	r1, r4
 8005322:	4814      	ldr	r0, [pc, #80]	; (8005374 <drv_audio_init+0xa4>)
 8005324:	f000 fc2c 	bl	8005b80 <memset>
    memset((void *)spi_in_buffers, 0, sizeof(spi_in_buffers));
 8005328:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800532c:	4621      	mov	r1, r4
 800532e:	4812      	ldr	r0, [pc, #72]	; (8005378 <drv_audio_init+0xa8>)
 8005330:	f000 fc26 	bl	8005b80 <memset>
    memset((void *)spi_out_buffers, 0, sizeof(spi_out_buffers));
 8005334:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005338:	4621      	mov	r1, r4
 800533a:	4810      	ldr	r0, [pc, #64]	; (800537c <drv_audio_init+0xac>)
 800533c:	f000 fc20 	bl	8005b80 <memset>
    audio_routes_reset_defaults();
 8005340:	f7ff ff3e 	bl	80051c0 <audio_routes_reset_defaults>
    audio_state = DRV_AUDIO_READY;
 8005344:	2301      	movs	r3, #1
 8005346:	4a03      	ldr	r2, [pc, #12]	; (8005354 <drv_audio_init+0x84>)
    audio_initialized = true;
 8005348:	702b      	strb	r3, [r5, #0]
    audio_state = DRV_AUDIO_READY;
 800534a:	7013      	strb	r3, [r2, #0]
}
 800534c:	bd38      	pop	{r3, r4, r5, pc}
 800534e:	bf00      	nop
 8005350:	240029e4 	.word	0x240029e4
 8005354:	240029e5 	.word	0x240029e5
 8005358:	240029d8 	.word	0x240029d8
 800535c:	24002960 	.word	0x24002960
 8005360:	24000000 	.word	0x24000000
 8005364:	24000001 	.word	0x24000001
 8005368:	240029e6 	.word	0x240029e6
 800536c:	24000002 	.word	0x24000002
 8005370:	24000020 	.word	0x24000020
 8005374:	24000420 	.word	0x24000420
 8005378:	24000620 	.word	0x24000620
 800537c:	24000a20 	.word	0x24000a20

08005380 <drv_audio_start>:
void drv_audio_start(void) {
 8005380:	b570      	push	{r4, r5, r6, lr}
    if (audio_state == DRV_AUDIO_RUNNING) {
 8005382:	4d42      	ldr	r5, [pc, #264]	; (800548c <drv_audio_start+0x10c>)
void drv_audio_start(void) {
 8005384:	b082      	sub	sp, #8
    if (audio_state == DRV_AUDIO_RUNNING) {
 8005386:	782b      	ldrb	r3, [r5, #0]
 8005388:	2b02      	cmp	r3, #2
 800538a:	d073      	beq.n	8005474 <drv_audio_start+0xf4>
    if (!audio_initialized) {
 800538c:	4a40      	ldr	r2, [pc, #256]	; (8005490 <drv_audio_start+0x110>)
 800538e:	7812      	ldrb	r2, [r2, #0]
 8005390:	2a00      	cmp	r2, #0
 8005392:	d064      	beq.n	800545e <drv_audio_start+0xde>
    if (audio_state == DRV_AUDIO_FAULT) {
 8005394:	2b03      	cmp	r3, #3
 8005396:	d067      	beq.n	8005468 <drv_audio_start+0xe8>
    audio_codec_pcm4104_set_mute(true);
 8005398:	2001      	movs	r0, #1
    audio_sync_mask = 0U;
 800539a:	2400      	movs	r4, #0
    audio_codec_pcm4104_set_mute(true);
 800539c:	f7ff ff08 	bl	80051b0 <audio_codec_pcm4104_set_mute>
    audio_in_ready_index = 0xFFU;
 80053a0:	23ff      	movs	r3, #255	; 0xff
 80053a2:	493c      	ldr	r1, [pc, #240]	; (8005494 <drv_audio_start+0x114>)
    sai_rx_dma = dmaStreamAlloc(AUDIO_SAI_RX_DMA_STREAM,
 80053a4:	4620      	mov	r0, r4
    audio_out_ready_index = 0xFFU;
 80053a6:	4a3c      	ldr	r2, [pc, #240]	; (8005498 <drv_audio_start+0x118>)
    audio_in_ready_index = 0xFFU;
 80053a8:	700b      	strb	r3, [r1, #0]
    audio_out_ready_index = 0xFFU;
 80053aa:	7013      	strb	r3, [r2, #0]
    audio_sync_mask = 0U;
 80053ac:	493b      	ldr	r1, [pc, #236]	; (800549c <drv_audio_start+0x11c>)
    audio_sync_half = 0xFFU;
 80053ae:	4a3c      	ldr	r2, [pc, #240]	; (80054a0 <drv_audio_start+0x120>)
    audio_sync_mask = 0U;
 80053b0:	700c      	strb	r4, [r1, #0]
    sai_rx_dma = dmaStreamAlloc(AUDIO_SAI_RX_DMA_STREAM,
 80053b2:	2102      	movs	r1, #2
 80053b4:	4e3b      	ldr	r6, [pc, #236]	; (80054a4 <drv_audio_start+0x124>)
    audio_sync_half = 0xFFU;
 80053b6:	7013      	strb	r3, [r2, #0]
    sai_rx_dma = dmaStreamAlloc(AUDIO_SAI_RX_DMA_STREAM,
 80053b8:	4623      	mov	r3, r4
 80053ba:	4a3b      	ldr	r2, [pc, #236]	; (80054a8 <drv_audio_start+0x128>)
 80053bc:	f7fd fac8 	bl	8002950 <dmaStreamAlloc>
    sai_tx_dma = dmaStreamAlloc(AUDIO_SAI_TX_DMA_STREAM,
 80053c0:	4623      	mov	r3, r4
 80053c2:	4c3a      	ldr	r4, [pc, #232]	; (80054ac <drv_audio_start+0x12c>)
 80053c4:	2102      	movs	r1, #2
 80053c6:	4a3a      	ldr	r2, [pc, #232]	; (80054b0 <drv_audio_start+0x130>)
    sai_rx_dma = dmaStreamAlloc(AUDIO_SAI_RX_DMA_STREAM,
 80053c8:	6030      	str	r0, [r6, #0]
    sai_tx_dma = dmaStreamAlloc(AUDIO_SAI_TX_DMA_STREAM,
 80053ca:	2001      	movs	r0, #1
 80053cc:	f7fd fac0 	bl	8002950 <dmaStreamAlloc>
    dmaSetRequestSource(sai_rx_dma, AUDIO_SAI_RX_DMA_REQUEST);
 80053d0:	215a      	movs	r1, #90	; 0x5a
    sai_tx_dma = dmaStreamAlloc(AUDIO_SAI_TX_DMA_STREAM,
 80053d2:	6020      	str	r0, [r4, #0]
    dmaSetRequestSource(sai_rx_dma, AUDIO_SAI_RX_DMA_REQUEST);
 80053d4:	6830      	ldr	r0, [r6, #0]
 80053d6:	f7fd facb 	bl	8002970 <dmaSetRequestSource>
    dmaSetRequestSource(sai_tx_dma, AUDIO_SAI_TX_DMA_REQUEST);
 80053da:	6820      	ldr	r0, [r4, #0]
 80053dc:	2159      	movs	r1, #89	; 0x59
 80053de:	f7fd fac7 	bl	8002970 <dmaSetRequestSource>
    dmaStreamSetPeripheral(sai_rx_dma, &AUDIO_SAI_RX_BLOCK->DR);
 80053e2:	6831      	ldr	r1, [r6, #0]
    dmaStreamSetPeripheral(sai_tx_dma, &AUDIO_SAI_TX_BLOCK->DR);
 80053e4:	6822      	ldr	r2, [r4, #0]
    dmaStreamSetPeripheral(sai_rx_dma, &AUDIO_SAI_RX_BLOCK->DR);
 80053e6:	6809      	ldr	r1, [r1, #0]
 80053e8:	4832      	ldr	r0, [pc, #200]	; (80054b4 <drv_audio_start+0x134>)
    dmaStreamSetPeripheral(sai_tx_dma, &AUDIO_SAI_TX_BLOCK->DR);
 80053ea:	6812      	ldr	r2, [r2, #0]
    dmaStreamSetMemory0(sai_rx_dma, (void *)audio_in_buffers);
 80053ec:	4b32      	ldr	r3, [pc, #200]	; (80054b8 <drv_audio_start+0x138>)
    dmaStreamSetPeripheral(sai_rx_dma, &AUDIO_SAI_RX_BLOCK->DR);
 80053ee:	6088      	str	r0, [r1, #8]
    dmaStreamSetTransactionSize(sai_rx_dma, AUDIO_DMA_IN_SAMPLES);
 80053f0:	f44f 7080 	mov.w	r0, #256	; 0x100
    dmaStreamSetMemory0(sai_rx_dma, (void *)audio_in_buffers);
 80053f4:	60cb      	str	r3, [r1, #12]
    dmaStreamSetMemory0(sai_tx_dma, (void *)audio_out_buffers);
 80053f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    dmaStreamSetTransactionSize(sai_rx_dma, AUDIO_DMA_IN_SAMPLES);
 80053fa:	6048      	str	r0, [r1, #4]
    dmaStreamSetMode(sai_rx_dma, rx_mode);
 80053fc:	482f      	ldr	r0, [pc, #188]	; (80054bc <drv_audio_start+0x13c>)
    if (audio_thread == NULL) {
 80053fe:	4c30      	ldr	r4, [pc, #192]	; (80054c0 <drv_audio_start+0x140>)
    dmaStreamSetMode(sai_rx_dma, rx_mode);
 8005400:	6008      	str	r0, [r1, #0]
    dmaStreamSetPeripheral(sai_tx_dma, &AUDIO_SAI_TX_BLOCK->DR);
 8005402:	4830      	ldr	r0, [pc, #192]	; (80054c4 <drv_audio_start+0x144>)
 8005404:	6090      	str	r0, [r2, #8]
    dmaStreamSetTransactionSize(sai_tx_dma, AUDIO_DMA_OUT_SAMPLES);
 8005406:	2080      	movs	r0, #128	; 0x80
    dmaStreamSetMemory0(sai_tx_dma, (void *)audio_out_buffers);
 8005408:	60d3      	str	r3, [r2, #12]
    dmaStreamSetTransactionSize(sai_tx_dma, AUDIO_DMA_OUT_SAMPLES);
 800540a:	6050      	str	r0, [r2, #4]
    dmaStreamSetMode(sai_tx_dma, tx_mode);
 800540c:	482e      	ldr	r0, [pc, #184]	; (80054c8 <drv_audio_start+0x148>)
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_DMAEN;
 800540e:	4b2f      	ldr	r3, [pc, #188]	; (80054cc <drv_audio_start+0x14c>)
    dmaStreamSetMode(sai_tx_dma, tx_mode);
 8005410:	6010      	str	r0, [r2, #0]
    dmaStreamEnable(sai_rx_dma);
 8005412:	6808      	ldr	r0, [r1, #0]
 8005414:	f040 0001 	orr.w	r0, r0, #1
 8005418:	6008      	str	r0, [r1, #0]
    dmaStreamEnable(sai_tx_dma);
 800541a:	6811      	ldr	r1, [r2, #0]
 800541c:	f041 0101 	orr.w	r1, r1, #1
 8005420:	6011      	str	r1, [r2, #0]
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_DMAEN;
 8005422:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    if (audio_thread == NULL) {
 8005424:	6821      	ldr	r1, [r4, #0]
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_DMAEN;
 8005426:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800542a:	625a      	str	r2, [r3, #36]	; 0x24
    AUDIO_SAI_TX_BLOCK->CR1 |= SAI_xCR1_DMAEN;
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005432:	605a      	str	r2, [r3, #4]
    AUDIO_SAI_TX_BLOCK->CR1 |= SAI_xCR1_SAIEN;
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800543a:	605a      	str	r2, [r3, #4]
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_MCKEN;
 800543c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800543e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8005442:	625a      	str	r2, [r3, #36]	; 0x24
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_SAIEN;
 8005444:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005446:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800544a:	625a      	str	r2, [r3, #36]	; 0x24
    if (audio_thread == NULL) {
 800544c:	b1a1      	cbz	r1, 8005478 <drv_audio_start+0xf8>
    audio_state = DRV_AUDIO_RUNNING;
 800544e:	2302      	movs	r3, #2
    audio_codec_pcm4104_set_mute(false);
 8005450:	2000      	movs	r0, #0
    audio_state = DRV_AUDIO_RUNNING;
 8005452:	702b      	strb	r3, [r5, #0]
}
 8005454:	b002      	add	sp, #8
 8005456:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    audio_codec_pcm4104_set_mute(false);
 800545a:	f7ff bea9 	b.w	80051b0 <audio_codec_pcm4104_set_mute>
        drv_audio_init();
 800545e:	f7ff ff37 	bl	80052d0 <drv_audio_init>
    if (audio_state == DRV_AUDIO_FAULT) {
 8005462:	782b      	ldrb	r3, [r5, #0]
 8005464:	2b03      	cmp	r3, #3
 8005466:	d197      	bne.n	8005398 <drv_audio_start+0x18>
        audio_codec_pcm4104_set_mute(true);
 8005468:	2001      	movs	r0, #1
}
 800546a:	b002      	add	sp, #8
 800546c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    audio_codec_pcm4104_set_mute(false);
 8005470:	f7ff be9e 	b.w	80051b0 <audio_codec_pcm4104_set_mute>
}
 8005474:	b002      	add	sp, #8
 8005476:	bd70      	pop	{r4, r5, r6, pc}
        audio_thread = chThdCreateStatic(audioThreadWA,
 8005478:	9100      	str	r1, [sp, #0]
 800547a:	22fe      	movs	r2, #254	; 0xfe
 800547c:	4b14      	ldr	r3, [pc, #80]	; (80054d0 <drv_audio_start+0x150>)
 800547e:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 8005482:	4814      	ldr	r0, [pc, #80]	; (80054d4 <drv_audio_start+0x154>)
 8005484:	f7ff faa4 	bl	80049d0 <chThdCreateStatic>
 8005488:	6020      	str	r0, [r4, #0]
 800548a:	e7e0      	b.n	800544e <drv_audio_start+0xce>
 800548c:	240029e5 	.word	0x240029e5
 8005490:	240029e4 	.word	0x240029e4
 8005494:	24000000 	.word	0x24000000
 8005498:	24000001 	.word	0x24000001
 800549c:	240029e6 	.word	0x240029e6
 80054a0:	24000002 	.word	0x24000002
 80054a4:	240029ec 	.word	0x240029ec
 80054a8:	08005b31 	.word	0x08005b31
 80054ac:	240029f0 	.word	0x240029f0
 80054b0:	08005291 	.word	0x08005291
 80054b4:	40015c40 	.word	0x40015c40
 80054b8:	24000020 	.word	0x24000020
 80054bc:	00025518 	.word	0x00025518
 80054c0:	240029e8 	.word	0x240029e8
 80054c4:	40015c20 	.word	0x40015c20
 80054c8:	00025558 	.word	0x00025558
 80054cc:	40015c00 	.word	0x40015c00
 80054d0:	080059f1 	.word	0x080059f1
 80054d4:	24001f80 	.word	0x24001f80
	...

080054e0 <drv_audio_get_state>:
    return audio_state;
 80054e0:	4b01      	ldr	r3, [pc, #4]	; (80054e8 <drv_audio_get_state+0x8>)
}
 80054e2:	7818      	ldrb	r0, [r3, #0]
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	240029e5 	.word	0x240029e5
 80054ec:	00000000 	.word	0x00000000

080054f0 <drv_audio_process_block>:
    float master = ctrl->master_volume;
 80054f0:	49a6      	ldr	r1, [pc, #664]	; (800578c <drv_audio_process_block+0x29c>)
                                                   size_t                      frames) {
 80054f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f6:	b08b      	sub	sp, #44	; 0x2c
    float master = ctrl->master_volume;
 80054f8:	680e      	ldr	r6, [r1, #0]
                                                   size_t                      frames) {
 80054fa:	4604      	mov	r4, r0
    if (master < 0.0f) {
 80054fc:	2100      	movs	r1, #0
                                                   size_t                      frames) {
 80054fe:	9309      	str	r3, [sp, #36]	; 0x24
    if (master < 0.0f) {
 8005500:	4630      	mov	r0, r6
                                                   size_t                      frames) {
 8005502:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005504:	4615      	mov	r5, r2
    float master = ctrl->master_volume;
 8005506:	9604      	str	r6, [sp, #16]
                                                   size_t                      frames) {
 8005508:	9308      	str	r3, [sp, #32]
    if (master < 0.0f) {
 800550a:	f7fb fa1b 	bl	8000944 <__aeabi_fcmplt>
 800550e:	b108      	cbz	r0, 8005514 <drv_audio_process_block+0x24>
        master = 0.0f;
 8005510:	2300      	movs	r3, #0
 8005512:	9304      	str	r3, [sp, #16]
    for (size_t n = 0; n < frames; ++n) {
 8005514:	9b08      	ldr	r3, [sp, #32]
 8005516:	2b00      	cmp	r3, #0
 8005518:	f000 81a7 	beq.w	800586a <drv_audio_process_block+0x37a>
 800551c:	f105 0310 	add.w	r3, r5, #16
            float in_l = (float)adc_ptr[base] * inv_scale;
 8005520:	f8df 926c 	ldr.w	r9, [pc, #620]	; 8005790 <drv_audio_process_block+0x2a0>
    if (x > threshold) {
 8005524:	f8df b26c 	ldr.w	fp, [pc, #620]	; 8005794 <drv_audio_process_block+0x2a4>
 8005528:	9307      	str	r3, [sp, #28]
 800552a:	1d23      	adds	r3, r4, #4
 800552c:	9300      	str	r3, [sp, #0]
    for (size_t n = 0; n < frames; ++n) {
 800552e:	2300      	movs	r3, #0
 8005530:	9306      	str	r3, [sp, #24]
        float cue_r  = 0.0f;
 8005532:	f04f 0a00 	mov.w	sl, #0
 8005536:	9b00      	ldr	r3, [sp, #0]
 8005538:	4d94      	ldr	r5, [pc, #592]	; (800578c <drv_audio_process_block+0x29c>)
    for (size_t n = 0; n < frames; ++n) {
 800553a:	2400      	movs	r4, #0
 800553c:	3b04      	subs	r3, #4
        float cue_l  = 0.0f;
 800553e:	4656      	mov	r6, sl
        float main_l = 0.0f;
 8005540:	46d0      	mov	r8, sl
 8005542:	f8cd a004 	str.w	sl, [sp, #4]
 8005546:	9303      	str	r3, [sp, #12]
 8005548:	f8cd a008 	str.w	sl, [sp, #8]
            float in_l = (float)adc_ptr[base] * inv_scale;
 800554c:	9b03      	ldr	r3, [sp, #12]
 800554e:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
 8005552:	f7fb f805 	bl	8000560 <__aeabi_i2f>
 8005556:	4649      	mov	r1, r9
 8005558:	f7fb f856 	bl	8000608 <__aeabi_fmul>
            float in_r = (float)adc_ptr[base + 1U] * inv_scale;
 800555c:	9b00      	ldr	r3, [sp, #0]
            float in_l = (float)adc_ptr[base] * inv_scale;
 800555e:	4682      	mov	sl, r0
            float in_r = (float)adc_ptr[base + 1U] * inv_scale;
 8005560:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
        for (uint8_t track = 0U; track < 4U; ++track) {
 8005564:	3401      	adds	r4, #1
            float in_r = (float)adc_ptr[base + 1U] * inv_scale;
 8005566:	f7fa fffb 	bl	8000560 <__aeabi_i2f>
 800556a:	4649      	mov	r1, r9
 800556c:	f7fb f84c 	bl	8000608 <__aeabi_fmul>
            if (route->to_main) {
 8005570:	7b2a      	ldrb	r2, [r5, #12]
                main_l += in_l * route->gain_main;
 8005572:	4651      	mov	r1, sl
            float in_r = (float)adc_ptr[base + 1U] * inv_scale;
 8005574:	4607      	mov	r7, r0
            if (route->to_main) {
 8005576:	b19a      	cbz	r2, 80055a0 <drv_audio_process_block+0xb0>
                main_l += in_l * route->gain_main;
 8005578:	686a      	ldr	r2, [r5, #4]
 800557a:	4610      	mov	r0, r2
 800557c:	9205      	str	r2, [sp, #20]
 800557e:	f7fb f843 	bl	8000608 <__aeabi_fmul>
 8005582:	4601      	mov	r1, r0
 8005584:	4640      	mov	r0, r8
 8005586:	f7fa ff37 	bl	80003f8 <__addsf3>
                main_r += in_r * route->gain_main;
 800558a:	9a05      	ldr	r2, [sp, #20]
 800558c:	4639      	mov	r1, r7
                main_l += in_l * route->gain_main;
 800558e:	4680      	mov	r8, r0
                main_r += in_r * route->gain_main;
 8005590:	4610      	mov	r0, r2
 8005592:	f7fb f839 	bl	8000608 <__aeabi_fmul>
 8005596:	4601      	mov	r1, r0
 8005598:	9801      	ldr	r0, [sp, #4]
 800559a:	f7fa ff2d 	bl	80003f8 <__addsf3>
 800559e:	9001      	str	r0, [sp, #4]
            if (route->to_cue) {
 80055a0:	7b6b      	ldrb	r3, [r5, #13]
                cue_l += in_l * route->gain_cue;
 80055a2:	4651      	mov	r1, sl
            if (route->to_cue) {
 80055a4:	b19b      	cbz	r3, 80055ce <drv_audio_process_block+0xde>
                cue_l += in_l * route->gain_cue;
 80055a6:	68ab      	ldr	r3, [r5, #8]
 80055a8:	4618      	mov	r0, r3
 80055aa:	9305      	str	r3, [sp, #20]
 80055ac:	f7fb f82c 	bl	8000608 <__aeabi_fmul>
 80055b0:	4601      	mov	r1, r0
 80055b2:	4630      	mov	r0, r6
 80055b4:	f7fa ff20 	bl	80003f8 <__addsf3>
                cue_r += in_r * route->gain_cue;
 80055b8:	9b05      	ldr	r3, [sp, #20]
 80055ba:	4639      	mov	r1, r7
                cue_l += in_l * route->gain_cue;
 80055bc:	4606      	mov	r6, r0
                cue_r += in_r * route->gain_cue;
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fb f822 	bl	8000608 <__aeabi_fmul>
 80055c4:	4601      	mov	r1, r0
 80055c6:	9802      	ldr	r0, [sp, #8]
 80055c8:	f7fa ff16 	bl	80003f8 <__addsf3>
 80055cc:	9002      	str	r0, [sp, #8]
        for (uint8_t track = 0U; track < 4U; ++track) {
 80055ce:	2c04      	cmp	r4, #4
 80055d0:	f105 050c 	add.w	r5, r5, #12
 80055d4:	d1ba      	bne.n	800554c <drv_audio_process_block+0x5c>
    if (x > threshold) {
 80055d6:	4659      	mov	r1, fp
 80055d8:	4640      	mov	r0, r8
 80055da:	9f01      	ldr	r7, [sp, #4]
 80055dc:	f8dd a008 	ldr.w	sl, [sp, #8]
 80055e0:	f7fb f9ce 	bl	8000980 <__aeabi_fcmpgt>
 80055e4:	2800      	cmp	r0, #0
 80055e6:	f040 81cb 	bne.w	8005980 <drv_audio_process_block+0x490>
    if (x < -threshold) {
 80055ea:	496b      	ldr	r1, [pc, #428]	; (8005798 <drv_audio_process_block+0x2a8>)
 80055ec:	4640      	mov	r0, r8
 80055ee:	f7fb f9a9 	bl	8000944 <__aeabi_fcmplt>
 80055f2:	b198      	cbz	r0, 800561c <drv_audio_process_block+0x12c>
        const float excess = x + threshold;
 80055f4:	4640      	mov	r0, r8
 80055f6:	4659      	mov	r1, fp
 80055f8:	f7fa fefe 	bl	80003f8 <__addsf3>
 80055fc:	4604      	mov	r4, r0
        return -threshold + (excess / (1.0f + (excess * excess)));
 80055fe:	4601      	mov	r1, r0
 8005600:	f7fb f802 	bl	8000608 <__aeabi_fmul>
 8005604:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005608:	f7fa fef6 	bl	80003f8 <__addsf3>
 800560c:	4601      	mov	r1, r0
 800560e:	4620      	mov	r0, r4
 8005610:	f7fb f8ae 	bl	8000770 <__aeabi_fdiv>
 8005614:	4659      	mov	r1, fp
 8005616:	f7fa feed 	bl	80003f4 <__aeabi_fsub>
 800561a:	4680      	mov	r8, r0
    if (x > threshold) {
 800561c:	4659      	mov	r1, fp
 800561e:	4638      	mov	r0, r7
 8005620:	f7fb f9ae 	bl	8000980 <__aeabi_fcmpgt>
 8005624:	2800      	cmp	r0, #0
 8005626:	f040 81c6 	bne.w	80059b6 <drv_audio_process_block+0x4c6>
    if (x < -threshold) {
 800562a:	495b      	ldr	r1, [pc, #364]	; (8005798 <drv_audio_process_block+0x2a8>)
 800562c:	4638      	mov	r0, r7
 800562e:	f7fb f989 	bl	8000944 <__aeabi_fcmplt>
 8005632:	b198      	cbz	r0, 800565c <drv_audio_process_block+0x16c>
        const float excess = x + threshold;
 8005634:	4638      	mov	r0, r7
 8005636:	4659      	mov	r1, fp
 8005638:	f7fa fede 	bl	80003f8 <__addsf3>
 800563c:	4604      	mov	r4, r0
        return -threshold + (excess / (1.0f + (excess * excess)));
 800563e:	4601      	mov	r1, r0
 8005640:	f7fa ffe2 	bl	8000608 <__aeabi_fmul>
 8005644:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005648:	f7fa fed6 	bl	80003f8 <__addsf3>
 800564c:	4601      	mov	r1, r0
 800564e:	4620      	mov	r0, r4
 8005650:	f7fb f88e 	bl	8000770 <__aeabi_fdiv>
 8005654:	4659      	mov	r1, fp
 8005656:	f7fa fecd 	bl	80003f4 <__aeabi_fsub>
 800565a:	4607      	mov	r7, r0
    if (x > threshold) {
 800565c:	4659      	mov	r1, fp
 800565e:	4630      	mov	r0, r6
 8005660:	f7fb f98e 	bl	8000980 <__aeabi_fcmpgt>
 8005664:	2800      	cmp	r0, #0
 8005666:	f040 8176 	bne.w	8005956 <drv_audio_process_block+0x466>
    if (x < -threshold) {
 800566a:	494b      	ldr	r1, [pc, #300]	; (8005798 <drv_audio_process_block+0x2a8>)
 800566c:	4630      	mov	r0, r6
 800566e:	f7fb f969 	bl	8000944 <__aeabi_fcmplt>
 8005672:	b198      	cbz	r0, 800569c <drv_audio_process_block+0x1ac>
        const float excess = x + threshold;
 8005674:	4630      	mov	r0, r6
 8005676:	4659      	mov	r1, fp
 8005678:	f7fa febe 	bl	80003f8 <__addsf3>
 800567c:	4604      	mov	r4, r0
        return -threshold + (excess / (1.0f + (excess * excess)));
 800567e:	4601      	mov	r1, r0
 8005680:	f7fa ffc2 	bl	8000608 <__aeabi_fmul>
 8005684:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005688:	f7fa feb6 	bl	80003f8 <__addsf3>
 800568c:	4601      	mov	r1, r0
 800568e:	4620      	mov	r0, r4
 8005690:	f7fb f86e 	bl	8000770 <__aeabi_fdiv>
 8005694:	4659      	mov	r1, fp
 8005696:	f7fa fead 	bl	80003f4 <__aeabi_fsub>
 800569a:	4606      	mov	r6, r0
    if (x > threshold) {
 800569c:	4659      	mov	r1, fp
 800569e:	4650      	mov	r0, sl
 80056a0:	f7fb f96e 	bl	8000980 <__aeabi_fcmpgt>
 80056a4:	2800      	cmp	r0, #0
 80056a6:	f040 8141 	bne.w	800592c <drv_audio_process_block+0x43c>
    if (x < -threshold) {
 80056aa:	493b      	ldr	r1, [pc, #236]	; (8005798 <drv_audio_process_block+0x2a8>)
 80056ac:	4650      	mov	r0, sl
 80056ae:	f7fb f949 	bl	8000944 <__aeabi_fcmplt>
 80056b2:	b198      	cbz	r0, 80056dc <drv_audio_process_block+0x1ec>
        const float excess = x + threshold;
 80056b4:	4650      	mov	r0, sl
 80056b6:	4659      	mov	r1, fp
 80056b8:	f7fa fe9e 	bl	80003f8 <__addsf3>
 80056bc:	4604      	mov	r4, r0
        return -threshold + (excess / (1.0f + (excess * excess)));
 80056be:	4601      	mov	r1, r0
 80056c0:	f7fa ffa2 	bl	8000608 <__aeabi_fmul>
 80056c4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80056c8:	f7fa fe96 	bl	80003f8 <__addsf3>
 80056cc:	4601      	mov	r1, r0
 80056ce:	4620      	mov	r0, r4
 80056d0:	f7fb f84e 	bl	8000770 <__aeabi_fdiv>
 80056d4:	4659      	mov	r1, fp
 80056d6:	f7fa fe8d 	bl	80003f4 <__aeabi_fsub>
 80056da:	4682      	mov	sl, r0
        main_l = soft_clip(main_l * master);
 80056dc:	4641      	mov	r1, r8
 80056de:	9804      	ldr	r0, [sp, #16]
 80056e0:	f7fa ff92 	bl	8000608 <__aeabi_fmul>
    if (x > threshold) {
 80056e4:	4659      	mov	r1, fp
        main_l = soft_clip(main_l * master);
 80056e6:	4604      	mov	r4, r0
    if (x > threshold) {
 80056e8:	f7fb f94a 	bl	8000980 <__aeabi_fcmpgt>
 80056ec:	2800      	cmp	r0, #0
 80056ee:	f040 8108 	bne.w	8005902 <drv_audio_process_block+0x412>
    if (x < -threshold) {
 80056f2:	4929      	ldr	r1, [pc, #164]	; (8005798 <drv_audio_process_block+0x2a8>)
 80056f4:	4620      	mov	r0, r4
 80056f6:	f7fb f925 	bl	8000944 <__aeabi_fcmplt>
 80056fa:	b198      	cbz	r0, 8005724 <drv_audio_process_block+0x234>
        const float excess = x + threshold;
 80056fc:	4620      	mov	r0, r4
 80056fe:	4659      	mov	r1, fp
 8005700:	f7fa fe7a 	bl	80003f8 <__addsf3>
 8005704:	4604      	mov	r4, r0
        return -threshold + (excess / (1.0f + (excess * excess)));
 8005706:	4601      	mov	r1, r0
 8005708:	f7fa ff7e 	bl	8000608 <__aeabi_fmul>
 800570c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005710:	f7fa fe72 	bl	80003f8 <__addsf3>
 8005714:	4601      	mov	r1, r0
 8005716:	4620      	mov	r0, r4
 8005718:	f7fb f82a 	bl	8000770 <__aeabi_fdiv>
 800571c:	4659      	mov	r1, fp
 800571e:	f7fa fe69 	bl	80003f4 <__aeabi_fsub>
 8005722:	4604      	mov	r4, r0
        main_r = soft_clip(main_r * master);
 8005724:	4639      	mov	r1, r7
 8005726:	9804      	ldr	r0, [sp, #16]
 8005728:	f7fa ff6e 	bl	8000608 <__aeabi_fmul>
    if (x > threshold) {
 800572c:	4659      	mov	r1, fp
        main_r = soft_clip(main_r * master);
 800572e:	4605      	mov	r5, r0
    if (x > threshold) {
 8005730:	f7fb f926 	bl	8000980 <__aeabi_fcmpgt>
 8005734:	2800      	cmp	r0, #0
 8005736:	f040 80cf 	bne.w	80058d8 <drv_audio_process_block+0x3e8>
    if (x < -threshold) {
 800573a:	4917      	ldr	r1, [pc, #92]	; (8005798 <drv_audio_process_block+0x2a8>)
 800573c:	4628      	mov	r0, r5
 800573e:	f7fb f901 	bl	8000944 <__aeabi_fcmplt>
 8005742:	b198      	cbz	r0, 800576c <drv_audio_process_block+0x27c>
        const float excess = x + threshold;
 8005744:	4628      	mov	r0, r5
 8005746:	4659      	mov	r1, fp
 8005748:	f7fa fe56 	bl	80003f8 <__addsf3>
 800574c:	4605      	mov	r5, r0
        return -threshold + (excess / (1.0f + (excess * excess)));
 800574e:	4601      	mov	r1, r0
 8005750:	f7fa ff5a 	bl	8000608 <__aeabi_fmul>
 8005754:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005758:	f7fa fe4e 	bl	80003f8 <__addsf3>
 800575c:	4601      	mov	r1, r0
 800575e:	4628      	mov	r0, r5
 8005760:	f7fb f806 	bl	8000770 <__aeabi_fdiv>
 8005764:	4659      	mov	r1, fp
 8005766:	f7fa fe45 	bl	80003f4 <__aeabi_fsub>
 800576a:	4605      	mov	r5, r0
        cue_l = soft_clip(cue_l * master);
 800576c:	4631      	mov	r1, r6
 800576e:	9804      	ldr	r0, [sp, #16]
 8005770:	f7fa ff4a 	bl	8000608 <__aeabi_fmul>
    if (x > threshold) {
 8005774:	4659      	mov	r1, fp
        cue_l = soft_clip(cue_l * master);
 8005776:	4606      	mov	r6, r0
    if (x > threshold) {
 8005778:	f7fb f902 	bl	8000980 <__aeabi_fcmpgt>
 800577c:	2800      	cmp	r0, #0
 800577e:	f040 8096 	bne.w	80058ae <drv_audio_process_block+0x3be>
    if (x < -threshold) {
 8005782:	4905      	ldr	r1, [pc, #20]	; (8005798 <drv_audio_process_block+0x2a8>)
 8005784:	4630      	mov	r0, r6
 8005786:	f7fb f8dd 	bl	8000944 <__aeabi_fcmplt>
 800578a:	e007      	b.n	800579c <drv_audio_process_block+0x2ac>
 800578c:	240029a4 	.word	0x240029a4
 8005790:	34000001 	.word	0x34000001
 8005794:	3f733333 	.word	0x3f733333
 8005798:	bf733333 	.word	0xbf733333
 800579c:	b198      	cbz	r0, 80057c6 <drv_audio_process_block+0x2d6>
        const float excess = x + threshold;
 800579e:	4630      	mov	r0, r6
 80057a0:	4659      	mov	r1, fp
 80057a2:	f7fa fe29 	bl	80003f8 <__addsf3>
 80057a6:	4606      	mov	r6, r0
        return -threshold + (excess / (1.0f + (excess * excess)));
 80057a8:	4601      	mov	r1, r0
 80057aa:	f7fa ff2d 	bl	8000608 <__aeabi_fmul>
 80057ae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80057b2:	f7fa fe21 	bl	80003f8 <__addsf3>
 80057b6:	4601      	mov	r1, r0
 80057b8:	4630      	mov	r0, r6
 80057ba:	f7fa ffd9 	bl	8000770 <__aeabi_fdiv>
 80057be:	4659      	mov	r1, fp
 80057c0:	f7fa fe18 	bl	80003f4 <__aeabi_fsub>
 80057c4:	4606      	mov	r6, r0
        cue_r = soft_clip(cue_r * master);
 80057c6:	4651      	mov	r1, sl
 80057c8:	9804      	ldr	r0, [sp, #16]
 80057ca:	f7fa ff1d 	bl	8000608 <__aeabi_fmul>
    if (x > threshold) {
 80057ce:	4659      	mov	r1, fp
        cue_r = soft_clip(cue_r * master);
 80057d0:	4607      	mov	r7, r0
    if (x > threshold) {
 80057d2:	f7fb f8d5 	bl	8000980 <__aeabi_fcmpgt>
 80057d6:	2800      	cmp	r0, #0
 80057d8:	d154      	bne.n	8005884 <drv_audio_process_block+0x394>
    if (x < -threshold) {
 80057da:	4983      	ldr	r1, [pc, #524]	; (80059e8 <drv_audio_process_block+0x4f8>)
 80057dc:	4638      	mov	r0, r7
 80057de:	f7fb f8b1 	bl	8000944 <__aeabi_fcmplt>
 80057e2:	b198      	cbz	r0, 800580c <drv_audio_process_block+0x31c>
        const float excess = x + threshold;
 80057e4:	4638      	mov	r0, r7
 80057e6:	4659      	mov	r1, fp
 80057e8:	f7fa fe06 	bl	80003f8 <__addsf3>
 80057ec:	4607      	mov	r7, r0
        return -threshold + (excess / (1.0f + (excess * excess)));
 80057ee:	4601      	mov	r1, r0
 80057f0:	f7fa ff0a 	bl	8000608 <__aeabi_fmul>
 80057f4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80057f8:	f7fa fdfe 	bl	80003f8 <__addsf3>
 80057fc:	4601      	mov	r1, r0
 80057fe:	4638      	mov	r0, r7
 8005800:	f7fa ffb6 	bl	8000770 <__aeabi_fdiv>
 8005804:	4659      	mov	r1, fp
 8005806:	f7fa fdf5 	bl	80003f4 <__aeabi_fsub>
 800580a:	4607      	mov	r7, r0
        dac_ptr[0] = (int32_t)(main_l * AUDIO_INT24_MAX_F);
 800580c:	4620      	mov	r0, r4
    for (size_t n = 0; n < frames; ++n) {
 800580e:	9b00      	ldr	r3, [sp, #0]
 8005810:	9c06      	ldr	r4, [sp, #24]
 8005812:	3320      	adds	r3, #32
        dac_ptr[0] = (int32_t)(main_l * AUDIO_INT24_MAX_F);
 8005814:	4975      	ldr	r1, [pc, #468]	; (80059ec <drv_audio_process_block+0x4fc>)
    for (size_t n = 0; n < frames; ++n) {
 8005816:	3401      	adds	r4, #1
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	9406      	str	r4, [sp, #24]
        dac_ptr[0] = (int32_t)(main_l * AUDIO_INT24_MAX_F);
 800581c:	f7fa fef4 	bl	8000608 <__aeabi_fmul>
 8005820:	f7fb f8b8 	bl	8000994 <__aeabi_f2iz>
 8005824:	f8dd 801c 	ldr.w	r8, [sp, #28]
        dac_ptr[1] = (int32_t)(main_r * AUDIO_INT24_MAX_F);
 8005828:	4970      	ldr	r1, [pc, #448]	; (80059ec <drv_audio_process_block+0x4fc>)
        dac_ptr[0] = (int32_t)(main_l * AUDIO_INT24_MAX_F);
 800582a:	f848 0c10 	str.w	r0, [r8, #-16]
        dac_ptr[1] = (int32_t)(main_r * AUDIO_INT24_MAX_F);
 800582e:	4628      	mov	r0, r5
 8005830:	f7fa feea 	bl	8000608 <__aeabi_fmul>
 8005834:	f7fb f8ae 	bl	8000994 <__aeabi_f2iz>
        dac_ptr[2] = (int32_t)(cue_l * AUDIO_INT24_MAX_F);
 8005838:	496c      	ldr	r1, [pc, #432]	; (80059ec <drv_audio_process_block+0x4fc>)
        dac_ptr[1] = (int32_t)(main_r * AUDIO_INT24_MAX_F);
 800583a:	f848 0c0c 	str.w	r0, [r8, #-12]
        dac_ptr[2] = (int32_t)(cue_l * AUDIO_INT24_MAX_F);
 800583e:	4630      	mov	r0, r6
 8005840:	f7fa fee2 	bl	8000608 <__aeabi_fmul>
 8005844:	f7fb f8a6 	bl	8000994 <__aeabi_f2iz>
        dac_ptr[3] = (int32_t)(cue_r * AUDIO_INT24_MAX_F);
 8005848:	4968      	ldr	r1, [pc, #416]	; (80059ec <drv_audio_process_block+0x4fc>)
        dac_ptr[2] = (int32_t)(cue_l * AUDIO_INT24_MAX_F);
 800584a:	f848 0c08 	str.w	r0, [r8, #-8]
        dac_ptr[3] = (int32_t)(cue_r * AUDIO_INT24_MAX_F);
 800584e:	4638      	mov	r0, r7
 8005850:	f7fa feda 	bl	8000608 <__aeabi_fmul>
 8005854:	f7fb f89e 	bl	8000994 <__aeabi_f2iz>
    for (size_t n = 0; n < frames; ++n) {
 8005858:	f108 0310 	add.w	r3, r8, #16
        dac_ptr[3] = (int32_t)(cue_r * AUDIO_INT24_MAX_F);
 800585c:	f848 0c04 	str.w	r0, [r8, #-4]
    for (size_t n = 0; n < frames; ++n) {
 8005860:	9307      	str	r3, [sp, #28]
 8005862:	9b08      	ldr	r3, [sp, #32]
 8005864:	42a3      	cmp	r3, r4
 8005866:	f47f ae64 	bne.w	8005532 <drv_audio_process_block+0x42>
    if (spi_out != NULL) {
 800586a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800586c:	2b00      	cmp	r3, #0
 800586e:	f000 80b7 	beq.w	80059e0 <drv_audio_process_block+0x4f0>
        memset(spi_out, 0, sizeof(spi_out_buffers));
 8005872:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005876:	2100      	movs	r1, #0
 8005878:	4618      	mov	r0, r3
}
 800587a:	b00b      	add	sp, #44	; 0x2c
 800587c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        memset(spi_out, 0, sizeof(spi_out_buffers));
 8005880:	f000 b97e 	b.w	8005b80 <memset>
        const float excess = x - threshold;
 8005884:	4638      	mov	r0, r7
 8005886:	4659      	mov	r1, fp
 8005888:	f7fa fdb4 	bl	80003f4 <__aeabi_fsub>
 800588c:	4607      	mov	r7, r0
        return threshold + (excess / (1.0f + (excess * excess)));
 800588e:	4601      	mov	r1, r0
 8005890:	f7fa feba 	bl	8000608 <__aeabi_fmul>
 8005894:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005898:	f7fa fdae 	bl	80003f8 <__addsf3>
 800589c:	4601      	mov	r1, r0
 800589e:	4638      	mov	r0, r7
 80058a0:	f7fa ff66 	bl	8000770 <__aeabi_fdiv>
 80058a4:	4659      	mov	r1, fp
 80058a6:	f7fa fda7 	bl	80003f8 <__addsf3>
 80058aa:	4607      	mov	r7, r0
 80058ac:	e7ae      	b.n	800580c <drv_audio_process_block+0x31c>
        const float excess = x - threshold;
 80058ae:	4630      	mov	r0, r6
 80058b0:	4659      	mov	r1, fp
 80058b2:	f7fa fd9f 	bl	80003f4 <__aeabi_fsub>
 80058b6:	4606      	mov	r6, r0
        return threshold + (excess / (1.0f + (excess * excess)));
 80058b8:	4601      	mov	r1, r0
 80058ba:	f7fa fea5 	bl	8000608 <__aeabi_fmul>
 80058be:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80058c2:	f7fa fd99 	bl	80003f8 <__addsf3>
 80058c6:	4601      	mov	r1, r0
 80058c8:	4630      	mov	r0, r6
 80058ca:	f7fa ff51 	bl	8000770 <__aeabi_fdiv>
 80058ce:	4659      	mov	r1, fp
 80058d0:	f7fa fd92 	bl	80003f8 <__addsf3>
 80058d4:	4606      	mov	r6, r0
 80058d6:	e776      	b.n	80057c6 <drv_audio_process_block+0x2d6>
        const float excess = x - threshold;
 80058d8:	4628      	mov	r0, r5
 80058da:	4659      	mov	r1, fp
 80058dc:	f7fa fd8a 	bl	80003f4 <__aeabi_fsub>
 80058e0:	4605      	mov	r5, r0
        return threshold + (excess / (1.0f + (excess * excess)));
 80058e2:	4601      	mov	r1, r0
 80058e4:	f7fa fe90 	bl	8000608 <__aeabi_fmul>
 80058e8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80058ec:	f7fa fd84 	bl	80003f8 <__addsf3>
 80058f0:	4601      	mov	r1, r0
 80058f2:	4628      	mov	r0, r5
 80058f4:	f7fa ff3c 	bl	8000770 <__aeabi_fdiv>
 80058f8:	4659      	mov	r1, fp
 80058fa:	f7fa fd7d 	bl	80003f8 <__addsf3>
 80058fe:	4605      	mov	r5, r0
 8005900:	e734      	b.n	800576c <drv_audio_process_block+0x27c>
        const float excess = x - threshold;
 8005902:	4620      	mov	r0, r4
 8005904:	4659      	mov	r1, fp
 8005906:	f7fa fd75 	bl	80003f4 <__aeabi_fsub>
 800590a:	4604      	mov	r4, r0
        return threshold + (excess / (1.0f + (excess * excess)));
 800590c:	4601      	mov	r1, r0
 800590e:	f7fa fe7b 	bl	8000608 <__aeabi_fmul>
 8005912:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005916:	f7fa fd6f 	bl	80003f8 <__addsf3>
 800591a:	4601      	mov	r1, r0
 800591c:	4620      	mov	r0, r4
 800591e:	f7fa ff27 	bl	8000770 <__aeabi_fdiv>
 8005922:	4659      	mov	r1, fp
 8005924:	f7fa fd68 	bl	80003f8 <__addsf3>
 8005928:	4604      	mov	r4, r0
 800592a:	e6fb      	b.n	8005724 <drv_audio_process_block+0x234>
        const float excess = x - threshold;
 800592c:	4650      	mov	r0, sl
 800592e:	4659      	mov	r1, fp
 8005930:	f7fa fd60 	bl	80003f4 <__aeabi_fsub>
 8005934:	4604      	mov	r4, r0
        return threshold + (excess / (1.0f + (excess * excess)));
 8005936:	4601      	mov	r1, r0
 8005938:	f7fa fe66 	bl	8000608 <__aeabi_fmul>
 800593c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005940:	f7fa fd5a 	bl	80003f8 <__addsf3>
 8005944:	4601      	mov	r1, r0
 8005946:	4620      	mov	r0, r4
 8005948:	f7fa ff12 	bl	8000770 <__aeabi_fdiv>
 800594c:	4659      	mov	r1, fp
 800594e:	f7fa fd53 	bl	80003f8 <__addsf3>
 8005952:	4682      	mov	sl, r0
 8005954:	e6c2      	b.n	80056dc <drv_audio_process_block+0x1ec>
        const float excess = x - threshold;
 8005956:	4630      	mov	r0, r6
 8005958:	4659      	mov	r1, fp
 800595a:	f7fa fd4b 	bl	80003f4 <__aeabi_fsub>
 800595e:	4604      	mov	r4, r0
        return threshold + (excess / (1.0f + (excess * excess)));
 8005960:	4601      	mov	r1, r0
 8005962:	f7fa fe51 	bl	8000608 <__aeabi_fmul>
 8005966:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800596a:	f7fa fd45 	bl	80003f8 <__addsf3>
 800596e:	4601      	mov	r1, r0
 8005970:	4620      	mov	r0, r4
 8005972:	f7fa fefd 	bl	8000770 <__aeabi_fdiv>
 8005976:	4659      	mov	r1, fp
 8005978:	f7fa fd3e 	bl	80003f8 <__addsf3>
 800597c:	4606      	mov	r6, r0
 800597e:	e68d      	b.n	800569c <drv_audio_process_block+0x1ac>
        const float excess = x - threshold;
 8005980:	4640      	mov	r0, r8
 8005982:	4659      	mov	r1, fp
 8005984:	f7fa fd36 	bl	80003f4 <__aeabi_fsub>
 8005988:	4604      	mov	r4, r0
        return threshold + (excess / (1.0f + (excess * excess)));
 800598a:	4601      	mov	r1, r0
 800598c:	f7fa fe3c 	bl	8000608 <__aeabi_fmul>
 8005990:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005994:	f7fa fd30 	bl	80003f8 <__addsf3>
 8005998:	4601      	mov	r1, r0
 800599a:	4620      	mov	r0, r4
 800599c:	f7fa fee8 	bl	8000770 <__aeabi_fdiv>
 80059a0:	4659      	mov	r1, fp
 80059a2:	f7fa fd29 	bl	80003f8 <__addsf3>
    if (x > threshold) {
 80059a6:	4659      	mov	r1, fp
        return threshold + (excess / (1.0f + (excess * excess)));
 80059a8:	4680      	mov	r8, r0
    if (x > threshold) {
 80059aa:	4638      	mov	r0, r7
 80059ac:	f7fa ffe8 	bl	8000980 <__aeabi_fcmpgt>
 80059b0:	2800      	cmp	r0, #0
 80059b2:	f43f ae3a 	beq.w	800562a <drv_audio_process_block+0x13a>
        const float excess = x - threshold;
 80059b6:	4638      	mov	r0, r7
 80059b8:	4659      	mov	r1, fp
 80059ba:	f7fa fd1b 	bl	80003f4 <__aeabi_fsub>
 80059be:	4604      	mov	r4, r0
        return threshold + (excess / (1.0f + (excess * excess)));
 80059c0:	4601      	mov	r1, r0
 80059c2:	f7fa fe21 	bl	8000608 <__aeabi_fmul>
 80059c6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80059ca:	f7fa fd15 	bl	80003f8 <__addsf3>
 80059ce:	4601      	mov	r1, r0
 80059d0:	4620      	mov	r0, r4
 80059d2:	f7fa fecd 	bl	8000770 <__aeabi_fdiv>
 80059d6:	4659      	mov	r1, fp
 80059d8:	f7fa fd0e 	bl	80003f8 <__addsf3>
 80059dc:	4607      	mov	r7, r0
 80059de:	e63d      	b.n	800565c <drv_audio_process_block+0x16c>
}
 80059e0:	b00b      	add	sp, #44	; 0x2c
 80059e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059e6:	bf00      	nop
 80059e8:	bf733333 	.word	0xbf733333
 80059ec:	4afffffe 	.word	0x4afffffe

080059f0 <audioThread>:
static THD_FUNCTION(audioThread, arg) {
 80059f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059f4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8005af8 <audioThread+0x108>
 80059f8:	b091      	sub	sp, #68	; 0x44
 80059fa:	4940      	ldr	r1, [pc, #256]	; (8005afc <audioThread+0x10c>)
 80059fc:	f8d9 300c 	ldr.w	r3, [r9, #12]
    while (!chThdShouldTerminateX()) {
 8005a00:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8005a04:	61d9      	str	r1, [r3, #28]
 8005a06:	0752      	lsls	r2, r2, #29
 8005a08:	d46c      	bmi.n	8005ae4 <audioThread+0xf4>
        const int32_t *in_buf = (const int32_t *)audio_in_buffers[in_idx];
 8005a0a:	f8df b0f4 	ldr.w	fp, [pc, #244]	; 8005b00 <audioThread+0x110>
 8005a0e:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 8005b04 <audioThread+0x114>
  return chSemWait(&bsp->sem);
 8005a12:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 8005b08 <audioThread+0x118>
 8005a16:	e04f      	b.n	8005ab8 <audioThread+0xc8>
        if (audio_in_ready_index == 0xFFU || audio_out_ready_index == 0xFFU) {
 8005a18:	7819      	ldrb	r1, [r3, #0]
 8005a1a:	4291      	cmp	r1, r2
 8005a1c:	d059      	beq.n	8005ad2 <audioThread+0xe2>
        in_idx = audio_in_ready_index;
 8005a1e:	f898 6000 	ldrb.w	r6, [r8]
        out_idx = audio_out_ready_index;
 8005a22:	781f      	ldrb	r7, [r3, #0]
        in_idx = audio_in_ready_index;
 8005a24:	b2f6      	uxtb	r6, r6
        audio_in_ready_index = 0xFFU;
 8005a26:	f888 2000 	strb.w	r2, [r8]
        out_idx = audio_out_ready_index;
 8005a2a:	b2ff      	uxtb	r7, r7
        audio_out_ready_index = 0xFFU;
 8005a2c:	701a      	strb	r2, [r3, #0]
 8005a2e:	f380 8811 	msr	BASEPRI, r0
        if (spilink_pull_cb != NULL) {
 8005a32:	4b36      	ldr	r3, [pc, #216]	; (8005b0c <audioThread+0x11c>)
            spilink_pull_cb((int32_t (*)[AUDIO_FRAMES_PER_BUFFER][4])spi_in_buffers, frames);
 8005a34:	2110      	movs	r1, #16
 8005a36:	4836      	ldr	r0, [pc, #216]	; (8005b10 <audioThread+0x120>)
        const int32_t *in_buf = (const int32_t *)audio_in_buffers[in_idx];
 8005a38:	eb0b 2646 	add.w	r6, fp, r6, lsl #9
        if (spilink_pull_cb != NULL) {
 8005a3c:	681b      	ldr	r3, [r3, #0]
        int32_t *out_buf = (int32_t *)audio_out_buffers[out_idx];
 8005a3e:	f5a0 7200 	sub.w	r2, r0, #512	; 0x200
 8005a42:	eb02 2707 	add.w	r7, r2, r7, lsl #8
        if (spilink_pull_cb != NULL) {
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d04f      	beq.n	8005aea <audioThread+0xfa>
            spilink_pull_cb((int32_t (*)[AUDIO_FRAMES_PER_BUFFER][4])spi_in_buffers, frames);
 8005a4a:	4798      	blx	r3
    *dst = audio_control.state;
 8005a4c:	4d31      	ldr	r5, [pc, #196]	; (8005b14 <audioThread+0x124>)
 8005a4e:	ac03      	add	r4, sp, #12
    chMtxLock(&audio_control.lock);
 8005a50:	4831      	ldr	r0, [pc, #196]	; (8005b18 <audioThread+0x128>)
 8005a52:	f7ff f965 	bl	8004d20 <chMtxLock>
    *dst = audio_control.state;
 8005a56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a62:	4628      	mov	r0, r5
        audio_control_cached = ctrl_snapshot;
 8005a64:	4d2d      	ldr	r5, [pc, #180]	; (8005b1c <audioThread+0x12c>)
    *dst = audio_control.state;
 8005a66:	f850 3940 	ldr.w	r3, [r0], #-64
 8005a6a:	6023      	str	r3, [r4, #0]
    chMtxUnlock(&audio_control.lock);
 8005a6c:	f7ff f968 	bl	8004d40 <chMtxUnlock>
        audio_control_cached = ctrl_snapshot;
 8005a70:	f8d4 e000 	ldr.w	lr, [r4]
 8005a74:	f10d 0c0c 	add.w	ip, sp, #12
        drv_audio_process_block(in_buf,
 8005a78:	2410      	movs	r4, #16
 8005a7a:	9400      	str	r4, [sp, #0]
        audio_control_cached = ctrl_snapshot;
 8005a7c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005a80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005a86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005a8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
        drv_audio_process_block(in_buf,
 8005a8e:	4b24      	ldr	r3, [pc, #144]	; (8005b20 <audioThread+0x130>)
 8005a90:	4630      	mov	r0, r6
 8005a92:	463a      	mov	r2, r7
        audio_control_cached = ctrl_snapshot;
 8005a94:	f8c5 e000 	str.w	lr, [r5]
        drv_audio_process_block(in_buf,
 8005a98:	f5a3 6180 	sub.w	r1, r3, #1024	; 0x400
 8005a9c:	f7ff fd28 	bl	80054f0 <drv_audio_process_block>
        if (spilink_push_cb != NULL) {
 8005aa0:	4b20      	ldr	r3, [pc, #128]	; (8005b24 <audioThread+0x134>)
            spilink_push_cb((int32_t (*)[AUDIO_FRAMES_PER_BUFFER][4])spi_out_buffers, frames);
 8005aa2:	4621      	mov	r1, r4
 8005aa4:	481e      	ldr	r0, [pc, #120]	; (8005b20 <audioThread+0x130>)
        if (spilink_push_cb != NULL) {
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	b103      	cbz	r3, 8005aac <audioThread+0xbc>
            spilink_push_cb((int32_t (*)[AUDIO_FRAMES_PER_BUFFER][4])spi_out_buffers, frames);
 8005aaa:	4798      	blx	r3
  return (bool)((chThdGetSelfX()->flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 8005aac:	f8d9 300c 	ldr.w	r3, [r9, #12]
    while (!chThdShouldTerminateX()) {
 8005ab0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ab4:	075b      	lsls	r3, r3, #29
 8005ab6:	d415      	bmi.n	8005ae4 <audioThread+0xf4>
 8005ab8:	4650      	mov	r0, sl
 8005aba:	f7ff f889 	bl	8004bd0 <chSemWait>
 8005abe:	2330      	movs	r3, #48	; 0x30
 8005ac0:	f383 8811 	msr	BASEPRI, r3
        audio_in_ready_index = 0xFFU;
 8005ac4:	22ff      	movs	r2, #255	; 0xff
        if (audio_in_ready_index == 0xFFU || audio_out_ready_index == 0xFFU) {
 8005ac6:	f898 1000 	ldrb.w	r1, [r8]
 8005aca:	4b17      	ldr	r3, [pc, #92]	; (8005b28 <audioThread+0x138>)
 8005acc:	2000      	movs	r0, #0
 8005ace:	4291      	cmp	r1, r2
 8005ad0:	d1a2      	bne.n	8005a18 <audioThread+0x28>
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f383 8811 	msr	BASEPRI, r3
 8005ad8:	f8d9 300c 	ldr.w	r3, [r9, #12]
    while (!chThdShouldTerminateX()) {
 8005adc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ae0:	075b      	lsls	r3, r3, #29
 8005ae2:	d5e9      	bpl.n	8005ab8 <audioThread+0xc8>
}
 8005ae4:	b011      	add	sp, #68	; 0x44
 8005ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            memset((void *)spi_in_buffers, 0, sizeof(spi_in_buffers));
 8005aea:	4619      	mov	r1, r3
 8005aec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005af0:	4807      	ldr	r0, [pc, #28]	; (8005b10 <audioThread+0x120>)
 8005af2:	f000 f845 	bl	8005b80 <memset>
 8005af6:	e7a9      	b.n	8005a4c <audioThread+0x5c>
 8005af8:	24001248 	.word	0x24001248
 8005afc:	08006174 	.word	0x08006174
 8005b00:	24000020 	.word	0x24000020
 8005b04:	24000000 	.word	0x24000000
 8005b08:	240029d8 	.word	0x240029d8
 8005b0c:	240029f4 	.word	0x240029f4
 8005b10:	24000620 	.word	0x24000620
 8005b14:	24002970 	.word	0x24002970
 8005b18:	24002960 	.word	0x24002960
 8005b1c:	240029a4 	.word	0x240029a4
 8005b20:	24000a20 	.word	0x24000a20
 8005b24:	240029f8 	.word	0x240029f8
 8005b28:	24000001 	.word	0x24000001
 8005b2c:	00000000 	.word	0x00000000

08005b30 <audio_dma_rx_cb>:
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF | STM32_DMA_ISR_FEIF)) != 0U) {
 8005b30:	f011 0f0d 	tst.w	r1, #13
static void audio_dma_rx_cb(void *p, uint32_t flags) {
 8005b34:	b510      	push	{r4, lr}
 8005b36:	460c      	mov	r4, r1
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF | STM32_DMA_ISR_FEIF)) != 0U) {
 8005b38:	d11b      	bne.n	8005b72 <audio_dma_rx_cb+0x42>
    if ((flags & (STM32_DMA_ISR_HTIF | STM32_DMA_ISR_TCIF)) != 0U) {
 8005b3a:	f014 0f30 	tst.w	r4, #48	; 0x30
 8005b3e:	d017      	beq.n	8005b70 <audio_dma_rx_cb+0x40>
        bool is_half = ((flags & STM32_DMA_ISR_HTIF) != 0U);
 8005b40:	f004 0410 	and.w	r4, r4, #16
        uint8_t half = is_half ? 0U : 1U;
 8005b44:	2c00      	cmp	r4, #0
 8005b46:	bf0c      	ite	eq
 8005b48:	2401      	moveq	r4, #1
 8005b4a:	2400      	movne	r4, #0
            drv_audio_dma_half_cb(half);
 8005b4c:	4620      	mov	r0, r4
        if (is_half) {
 8005b4e:	d107      	bne.n	8005b60 <audio_dma_rx_cb+0x30>
            drv_audio_dma_full_cb(half);
 8005b50:	f7ff faa6 	bl	80050a0 <drv_audio_dma_full_cb>
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_RX);
 8005b54:	4620      	mov	r0, r4
 8005b56:	2101      	movs	r1, #1
}
 8005b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_RX);
 8005b5c:	f7ff bb60 	b.w	8005220 <audio_dma_sync_mark>
            drv_audio_dma_half_cb(half);
 8005b60:	f7ff fa96 	bl	8005090 <drv_audio_dma_half_cb>
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_RX);
 8005b64:	4620      	mov	r0, r4
 8005b66:	2101      	movs	r1, #1
}
 8005b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_RX);
 8005b6c:	f7ff bb58 	b.w	8005220 <audio_dma_sync_mark>
}
 8005b70:	bd10      	pop	{r4, pc}
        chSysHalt("AUDIO DMA ERROR");
 8005b72:	4802      	ldr	r0, [pc, #8]	; (8005b7c <audio_dma_rx_cb+0x4c>)
 8005b74:	f7fe fae4 	bl	8004140 <chSysHalt>
 8005b78:	e7df      	b.n	8005b3a <audio_dma_rx_cb+0xa>
 8005b7a:	bf00      	nop
 8005b7c:	08006164 	.word	0x08006164

08005b80 <memset>:
 8005b80:	0783      	lsls	r3, r0, #30
 8005b82:	b530      	push	{r4, r5, lr}
 8005b84:	d048      	beq.n	8005c18 <memset+0x98>
 8005b86:	1e54      	subs	r4, r2, #1
 8005b88:	2a00      	cmp	r2, #0
 8005b8a:	d03f      	beq.n	8005c0c <memset+0x8c>
 8005b8c:	b2ca      	uxtb	r2, r1
 8005b8e:	4603      	mov	r3, r0
 8005b90:	e001      	b.n	8005b96 <memset+0x16>
 8005b92:	3c01      	subs	r4, #1
 8005b94:	d33a      	bcc.n	8005c0c <memset+0x8c>
 8005b96:	f803 2b01 	strb.w	r2, [r3], #1
 8005b9a:	079d      	lsls	r5, r3, #30
 8005b9c:	d1f9      	bne.n	8005b92 <memset+0x12>
 8005b9e:	2c03      	cmp	r4, #3
 8005ba0:	d92d      	bls.n	8005bfe <memset+0x7e>
 8005ba2:	b2cd      	uxtb	r5, r1
 8005ba4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005ba8:	2c0f      	cmp	r4, #15
 8005baa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8005bae:	d936      	bls.n	8005c1e <memset+0x9e>
 8005bb0:	f1a4 0210 	sub.w	r2, r4, #16
 8005bb4:	f022 0c0f 	bic.w	ip, r2, #15
 8005bb8:	f103 0e20 	add.w	lr, r3, #32
 8005bbc:	44e6      	add	lr, ip
 8005bbe:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8005bc2:	f103 0210 	add.w	r2, r3, #16
 8005bc6:	e942 5504 	strd	r5, r5, [r2, #-16]
 8005bca:	e942 5502 	strd	r5, r5, [r2, #-8]
 8005bce:	3210      	adds	r2, #16
 8005bd0:	4572      	cmp	r2, lr
 8005bd2:	d1f8      	bne.n	8005bc6 <memset+0x46>
 8005bd4:	f10c 0201 	add.w	r2, ip, #1
 8005bd8:	f014 0f0c 	tst.w	r4, #12
 8005bdc:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8005be0:	f004 0c0f 	and.w	ip, r4, #15
 8005be4:	d013      	beq.n	8005c0e <memset+0x8e>
 8005be6:	f1ac 0304 	sub.w	r3, ip, #4
 8005bea:	f023 0303 	bic.w	r3, r3, #3
 8005bee:	3304      	adds	r3, #4
 8005bf0:	4413      	add	r3, r2
 8005bf2:	f842 5b04 	str.w	r5, [r2], #4
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d1fb      	bne.n	8005bf2 <memset+0x72>
 8005bfa:	f00c 0403 	and.w	r4, ip, #3
 8005bfe:	b12c      	cbz	r4, 8005c0c <memset+0x8c>
 8005c00:	b2c9      	uxtb	r1, r1
 8005c02:	441c      	add	r4, r3
 8005c04:	f803 1b01 	strb.w	r1, [r3], #1
 8005c08:	429c      	cmp	r4, r3
 8005c0a:	d1fb      	bne.n	8005c04 <memset+0x84>
 8005c0c:	bd30      	pop	{r4, r5, pc}
 8005c0e:	4664      	mov	r4, ip
 8005c10:	4613      	mov	r3, r2
 8005c12:	2c00      	cmp	r4, #0
 8005c14:	d1f4      	bne.n	8005c00 <memset+0x80>
 8005c16:	e7f9      	b.n	8005c0c <memset+0x8c>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	4614      	mov	r4, r2
 8005c1c:	e7bf      	b.n	8005b9e <memset+0x1e>
 8005c1e:	461a      	mov	r2, r3
 8005c20:	46a4      	mov	ip, r4
 8005c22:	e7e0      	b.n	8005be6 <memset+0x66>
