# Generate Make include to aid in flow
vlsi.core.build_system: make

vlsi.inputs.power_spec_type: "cpf"
vlsi.inputs.power_spec_mode: "auto"

synthesis.inputs:
  top_module: "pass"
  input_files: ["src/pass.v"]

vlsi.inputs.hierarchical:
  mode: hierarchical
  top_module: ChipTop
  config_source: manual
  manual_modules:
    - ChipTop:
        - SubModA
        - SubModB
    - SubModA:
        - SubModC
        - SubModD
    - SubModB:
        - SubModE
  constraints:
    - ChipTop:
        vlsi.inputs.placement_constraints:
        - path: ChipTop
          type: toplevel
          x: 0
          y: 0
          width: 1000
          height: 1000
          margins:
            left: 0
            right: 0
            top: 0
            bottom: 0
    - SubModC:
        vlsi.inputs.placement_constraints:
        - path: SubModC
          type: toplevel
          x: 0
          y: 0
          width: 100
          height: 100
          margins:
            left: 0
            right: 0
            top: 0
            bottom: 0
        vlsi.inputs.power_spec_type: manual
        vlsi.inputs.power_spec_contents: fake_command
        #par.generate_power_straps_options.by_tracks.strap_layers: [m3, m4, m5]

vlsi.core.synthesis_tool: "hammer.synthesis.mocksynth"
#synthesis.mocksynth.temp_folder: "obj_dir"
vlsi.core.par_tool: "hammer.par.mockpar"
vlsi.core.sim_tool: "hammer.sim.mocksim"
vlsi.core.drc_tool: "hammer.drc.mockdrc"
vlsi.core.lvs_tool: "hammer.lvs.mocklvs"
