@inproceedings{conf/fpl/KrishnanGV03,
  title = {Encoded-Low Swing Technique for Ultra Low Power Interconnect},
  pages = {240-251},
  doi = {10.1007/978-3-540-45234-8_24},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Rohini Krishnan and José Pineda de Gyvez and Harry J. M. Veendrick}
}
@inproceedings{conf/fpl/WakabaIWN11,
  title = {An Efficient Hardware Matching Engine for Regular Expression with Nested Kleene Operators},
  pages = {157-161},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.36},
  crossref = {conf/fpl/2011},
  author = {Yoichi Wakaba and Masato Inagi and Shin'ichi Wakabayashi and Shinobu Nagayama}
}
@inproceedings{conf/fpl/GreggMMCMMG07,
  title = {FPGA based Sparse Matrix Vector Multiplication using Commodity DRAM Memory},
  pages = {786-791},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380769},
  crossref = {conf/fpl/2007},
  author = {David Gregg and Colm McSweeney and Ciarán McElroy and Fergal Connor and Séamas McGettrick and David Moloney and Dermot Geraghty}
}
@inproceedings{conf/fpl/BuyukkurtN08,
  title = {Compiler generated systolic arrays for wavefront algorithm acceleration on FPGAs},
  pages = {655-658},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630032},
  crossref = {conf/fpl/2008},
  author = {Betul Buyukkurt and Walid A. Najjar}
}
@inproceedings{conf/fpl/RoanHL06,
  title = {Shift-Or Circuit for Efficient Network Intrusion Detection Pattern Matching},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311314},
  author = {Huang-Chun Roan and Wen-Jyi Hwang and Chia-Tien Dan Lo}
}
@inproceedings{conf/fpl/KressPS00,
  title = {FPGA-Based Prototyping for Product Definition},
  pages = {78-86},
  doi = {10.1007/3-540-44614-1_9},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Rainer Kress 0002 and Andreas Pyttel and Alexander Sedlmeier}
}
@inproceedings{conf/fpl/HochbergerLRV12,
  title = {Influence of operating conditions on ring oscillator-based entropy sources in FPGAs},
  pages = {555-558},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339378},
  crossref = {conf/fpl/2012},
  author = {Christian Hochberger and Changgong Li and Michael Raitza and Markus Vogt}
}
@inproceedings{conf/fpl/JiangLYWY14,
  title = {Exploring architecture parameters for dual-output LUT based FPGAs},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927470},
  crossref = {conf/fpl/2014},
  author = {Zhenghong Jiang and Colin Yu Lin and Liqun Yang and Fei Wang and Haigang Yang}
}
@inproceedings{conf/fpl/James-RoxbyC99,
  title = {A Wildcarding Mechanism for Acceleration of Partial Configurations},
  pages = {444-449},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_51},
  author = {Philip James-Roxby and Elena Cerro-Prada}
}
@inproceedings{conf/fpl/CotretGDC12,
  title = {Lightweight reconfiguration security services for AXI-based MPSoCs},
  pages = {655-658},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339233},
  crossref = {conf/fpl/2012},
  author = {Pascal Cotret and Guy Gogniat and Jean-Philippe Diguet and Jérémie Crenne}
}
@inproceedings{conf/fpl/KempaR94,
  title = {MARC: A Macintosh NUBUS-Expansion Board Based Reconfigurable Test System for Validating Communication Systems},
  pages = {409-420},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_125},
  author = {Georg J. Kempa and Peter Rieger}
}
@inproceedings{conf/fpl/FerreiraRSNWC13,
  title = {A run-time graph-based Polynomial Placement and routing algorithm for virtual FPGAS},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645514},
  crossref = {conf/fpl/2013},
  author = {Ricardo S. Ferreira and Luciana Rocha and André G. Santos and José Augusto Miranda Nacif and Stephan Wong and Luigi Carro}
}
@inproceedings{conf/fpl/BexigaLSTTVFRV11,
  title = {Performance Failure Prediction Using Built-In Delay Sensors in FPGAs},
  pages = {301-304},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.61},
  crossref = {conf/fpl/2011},
  author = {Vasco Bexiga and Carlos Leong and Jorge Semião and Isabel C. Teixeira and João Paulo Teixeira and María Dolores Valdés and Judit Freijedo and Juan J. Rodríguez-Andina and Fabian Vargas}
}
@inproceedings{conf/fpl/HongBIE12,
  title = {Design and implementation of fault-tolerant soft processors on FPGAs},
  pages = {683-686},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339177},
  crossref = {conf/fpl/2012},
  author = {Chuan Hong and Khaled Benkrid and Xabier Iturbe and Ali Ebrahim}
}
@inproceedings{conf/fpl/KekelyPBK14,
  title = {Trade-offs and progressive adoption of FPGA acceleration in network traffic monitoring},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927443},
  crossref = {conf/fpl/2014},
  author = {Lukas Kekely and Viktor Pus and Pavel Benácek and Jan Korenek}
}
@inproceedings{conf/fpl/NiuCL13,
  title = {A scalable design approach for stencil computation on reconfigurable clusters},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645551},
  crossref = {conf/fpl/2013},
  author = {Xinyu Niu and José Gabriel F. Coutinho and Wayne Luk}
}
@inproceedings{conf/fpl/HsiungHL06,
  title = {Perfecto: A Systemc-Based Performance Evaluation Framework for Dynamically Partially Reconfigurable Systems},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311213},
  author = {Pao-Ann Hsiung and Chun-Hsian Huang and Chih-Feng Liao}
}
@inproceedings{conf/fpl/SinnappanH01,
  title = {A Reconfigurable Approach to Packet Filtering},
  pages = {638-642},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_70},
  author = {Raymond Sinnappan and Scott Hazelhurst}
}
@inproceedings{conf/fpl/PechanF11,
  title = {Molecular Docking on FPGA and GPU Platforms},
  pages = {474-477},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.93},
  crossref = {conf/fpl/2011},
  author = {Imre Pechan and Béla Fehér}
}
@inproceedings{conf/fpl/AmouriT12,
  title = {High-level aging estimation for FPGA-mapped designs},
  pages = {284-291},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339194},
  crossref = {conf/fpl/2012},
  author = {Abdulazim Amouri and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpl/KocanM04,
  title = {Logic Modules with Shared SRAM Tables for Field-Programmable Gate Arrays},
  pages = {289-300},
  doi = {10.1007/978-3-540-30117-2_31},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Fatih Kocan and Jason Meyer}
}
@inproceedings{conf/fpl/QuartanaRBFR05,
  title = {GALS systems prototyping using multiclock FPGAs and asynchronous network-on-chips},
  pages = {299-304},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Jerome Quartana and Salim Renane and Arnaud Baixas and Laurent Fesquet and Marc Renaudin}
}
@inproceedings{conf/fpl/RamaswamyT02,
  title = {The Integration of SystemC and Hardware-Assisted Verification},
  pages = {1007-1016},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_103},
  author = {Ramaswamy Ramaswamy and Russell Tessier}
}
@inproceedings{conf/fpl/GhaniMMH06,
  title = {Area Efficient Architecture for Large Scale Implementation of Biologically Plausible Spiking Neural Networks on Reconfigurable Hardware},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311352},
  author = {Arfan Ghani and T. Martin McGinnity and Liam P. Maguire and Jim Harkin}
}
@inproceedings{conf/fpl/Hamann94,
  title = {A Testbench Design Method Suitable for FPGA-Based Prototyping of Reactive Systems},
  pages = {111-113},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_74},
  author = {Volker Hamann}
}
@inproceedings{conf/fpl/GortA11,
  title = {Reducing FPGA Router Run-Time through Algorithm and Architecture},
  pages = {336-342},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.67},
  crossref = {conf/fpl/2011},
  author = {Marcel Gort and Jason Helge Anderson}
}
@inproceedings{conf/fpl/WolfsAM12,
  title = {Design space exploration for automatically generated cryptographic hardware using functional languages},
  pages = {671-674},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339174},
  crossref = {conf/fpl/2012},
  author = {Davy Wolfs and Kris Aerts and Nele Mentens}
}
@inproceedings{conf/fpl/Kean01,
  title = {Secure Configuration of Field Programmable Gate Arrays},
  pages = {142-151},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_15},
  author = {Tom Kean}
}
@inproceedings{conf/fpl/ParreiraTS04,
  title = {FPGAs BIST Evaluation},
  pages = {333-343},
  doi = {10.1007/978-3-540-30117-2_35},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Abilio Parreira and João Paulo Teixeira and Marcelino B. Santos}
}
@inproceedings{conf/fpl/PayaPBM03,
  title = {Fully Parameterized Discrete Wavelet Packet Transform Architecture Oriented to FPGA},
  pages = {533-542},
  doi = {10.1007/978-3-540-45234-8_52},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Guillermo Payá Vayá and Marcos Martínez Peiró and Francisco Ballester and Francisco Mora Campos}
}
@inproceedings{conf/fpl/HuangLC14,
  title = {A scalable, high-performance customized priority queue},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927413},
  crossref = {conf/fpl/2014},
  author = {Muhuan Huang and Kevin Lim and Jason Cong}
}
@inproceedings{conf/fpl/Torresen00,
  title = {Possibilities and Limitations of Applying Evolvable Hardware to Real-World Applications},
  pages = {230-239},
  doi = {10.1007/3-540-44614-1_26},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jim Tørresen}
}
@inproceedings{conf/fpl/GlackinHMMW09,
  title = {Emulating Spiking Neural Networks for edge detection on FPGA hardware},
  pages = {670-673},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272339},
  crossref = {conf/fpl/2009},
  author = {Brendan P. Glackin and Jim Harkin and T. Martin McGinnity and Liam P. Maguire and Qingxiang Wu}
}
@inproceedings{conf/fpl/MarkettosFMM14,
  title = {Interconnect for commodity FPGA clusters: Standardized or customized?},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927472},
  crossref = {conf/fpl/2014},
  author = {A. Theodore Markettos and Paul J. Fox and Simon W. Moore and Andrew W. Moore 0002}
}
@inproceedings{conf/fpl/AlnajiarKIKHMHOO09,
  title = {Coarse-grained dynamically reconfigurable architecture with flexible reliability},
  pages = {186-192},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272317},
  crossref = {conf/fpl/2009},
  author = {Dawood Alnajiar and Younghun Ko and Takashi Imagawa and Hiroaki Konoura and Masayuki Hiromoto and Yukio Mitsuyama and Masanori Hashimoto and Hiroyuki Ochi and Takao Onoye}
}
@inproceedings{conf/fpl/YoshimiINKOFHSIYKA07,
  title = {FPGA Implementation of a Data-Driven Stochastic Biochemical Simulator with the Next Reaction Method},
  pages = {254-259},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380656},
  crossref = {conf/fpl/2007},
  author = {Masato Yoshimi and Yow Iwaoka and Yuri Nishikawa and Toshinori Kojima and Yasunori Osana and Akira Funahashi and Noriko Hiroi and Yuichiro Shibata and Naoki Iwanaga and Hideki Yamada and Hiroaki Kitano and Hideharu Amano}
}
@inproceedings{conf/fpl/RissaCL04,
  title = {SoftSONIC: A Customisable Modular Platform for Video Applications},
  pages = {54-63},
  doi = {10.1007/978-3-540-30117-2_8},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Tero Rissa and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/KochBL13,
  title = {An efficient FPGA overlay for portable custom instruction set extensions},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645517},
  crossref = {conf/fpl/2013},
  author = {Dirk Koch and Christian Beckhoff and Guy G. F. Lemieux}
}
@inproceedings{conf/fpl/SutterBD04,
  title = {Comparative Study of SRT-Dividers in FPGA},
  pages = {209-220},
  doi = {10.1007/978-3-540-30117-2_23},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Gustavo Sutter and Gery Bioul and Jean-Pierre Deschamps}
}
@inproceedings{conf/fpl/TsusakaIUOA13,
  title = {A hardware complete detection mechanism for an energy efficient reconfigurable accelerator CMA},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645594},
  crossref = {conf/fpl/2013},
  author = {Akihito Tsusaka and Mai Izawa and Rie Uno and Nobuyuki Ozaki and Hideharu Amano}
}
@inproceedings{conf/fpl/TeerapnyawattA97,
  title = {An NTSC and PAL closed caption processor},
  pages = {374-381},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_242},
  author = {Sayan Teerapnyawatt and Krit Athikulwongse}
}
@inproceedings{conf/fpl/RisingDBS97,
  title = {Parallel Graph colouring using FPGAs},
  pages = {121-130},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_217},
  author = {Barry Rising and Max van Daalen and Peter Burge and John Shawe-Taylor}
}
@inproceedings{conf/fpl/GrigoreK15,
  title = {Placing partially reconfigurable stream processing applications on FPGAs},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294001},
  crossref = {conf/fpl/2015},
  author = {Nicolae Bogdan Grigore and Dirk Koch}
}
@inproceedings{conf/fpl/YamamotoSKA00,
  title = {A Reconfigurable Stochastic Model Simulator for Analysis of Parallel Systems},
  pages = {475-484},
  doi = {10.1007/3-540-44614-1_52},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Ou Yamamoto and Yuichiro Shibata and Hitoshi Kurosawa and Hideharu Amano}
}
@inproceedings{conf/fpl/TakenakaTI12,
  title = {A scalable complex event processing framework for combination of SQL-based continuous queries and C/C++ functions},
  pages = {237-242},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339187},
  crossref = {conf/fpl/2012},
  author = {Takashi Takenaka and Masamichi Takagi and Hiroaki Inoue}
}
@inproceedings{conf/fpl/WuLYWZ14,
  title = {FPGA implementation of a multi-algorithm parallel FEC for SDR platforms},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927446},
  crossref = {conf/fpl/2014},
  author = {Zhenzhi Wu and Dake Liu and Zheng Yang and Qingying Wang and Wei Zhou}
}
@inproceedings{conf/fpl/GroverSL00,
  title = {A Comparison of FPGA Implementations of Bit-Level and Word-Level Matrix Multipliers},
  pages = {422-431},
  doi = {10.1007/3-540-44614-1_45},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Radhika S. Grover and Weijia Shang and Qiang Li}
}
@inproceedings{conf/fpl/KoizumiMTMKASNUKN13,
  title = {Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645628},
  crossref = {conf/fpl/2013},
  author = {Yusuke Koizumi and Noriyuki Miura and Yasuhiro Take and Hiroki Matsutani and Tadahiro Kuroda and Hideharu Amano and Ryuichi Sakamoto and Mitaro Namiki and Kimiyoshi Usami and Masaaki Kondo and Hiroshi Nakamura}
}
@inproceedings{conf/fpl/HoffmannUVW00,
  title = {A Stream Processor Architecture Based on the Configurable CEPRA-S},
  pages = {822-825},
  doi = {10.1007/3-540-44614-1_94},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Rolf Hoffmann and Bernd Ulmann and Klaus-Peter Völkmann and Stefan Waldschmidt}
}
@inproceedings{conf/fpl/AngaritaPSV05,
  title = {Efficient FPGA Implementation of CORDIC Algorithm for Circular and Linear Coordinates},
  pages = {535-538},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Fabian Angarita and A. Perez-Pascual and T. Sansaloni and Javier Valls}
}
@inproceedings{conf/fpl/KnodelS13,
  title = {Integration of a multi-FPGA system in a common cluster environment},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645612},
  crossref = {conf/fpl/2013},
  author = {Oliver Knodel and Rainer G. Spallek}
}
@inproceedings{conf/fpl/KochT11,
  title = {A Routing Architecture for Mapping Dataflow Graphs at Run-Time},
  pages = {286-290},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.58},
  crossref = {conf/fpl/2011},
  author = {Dirk Koch and Jim Tørresen}
}
@inproceedings{conf/fpl/MotaRDOAC04,
  title = {Real-Time Visual Motion Detection of Overtaking Cars for Driving Assistance Using FPGAs},
  pages = {1158-1161},
  doi = {10.1007/978-3-540-30117-2_155},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Sonia Mota and Eduardo Ros and Javier Díaz and Eva M. Ortigosa and Rodrigo Agís and Richard R. Carrillo}
}
@inproceedings{conf/fpl/Koch99,
  title = {On Tool Integration in High-Performance FPGA Design Flows},
  pages = {165-174},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_17},
  author = {Andreas Koch}
}
@inproceedings{conf/fpl/HadzicS97,
  title = {P4: A platform for FPGA implementation of protocol boosters},
  pages = {438-447},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_249},
  author = {Ilija Hadzic and Jonathan M. Smith}
}
@inproceedings{conf/fpl/WolinskiKTH08,
  title = {Area and reconfiguration time minimization of the communication network in regular 2D reconfigurable architectures},
  pages = {391-396},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629969},
  crossref = {conf/fpl/2008},
  author = {Christophe Wolinski and Krzysztof Kuchcinski and Jürgen Teich and Frank Hannig}
}
@inproceedings{conf/fpl/WeinkopfHB07,
  title = {Incremental Fault Emulation},
  pages = {542-545},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380712},
  crossref = {conf/fpl/2007},
  author = {Jan Torben Weinkopf and Klaus Harbich and Erich Barke}
}
@inproceedings{conf/fpl/TurnerW03,
  title = {Design Flow for Efficient FPGA Reconfiguration},
  pages = {972-975},
  doi = {10.1007/978-3-540-45234-8_98},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Richard H. Turner and Roger F. Woods}
}
@inproceedings{conf/fpl/ChowELL10,
  title = {A Karatsuba-Based Montgomery Multiplier},
  pages = {434-437},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.89},
  crossref = {conf/fpl/2010},
  author = {Gary Chun Tak Chow and Ken Eguro and Wayne Luk and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/WongL06,
  title = {An FPGA-Based Electronic Cochlea with Dual Fixed-Point Arithmetic},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311215},
  author = {C. K. Wong and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/Al-Mistarihi08,
  title = {Separable implementation of the second order Volterra filter (SOVF) in Xilinx Virtex-E FPGA},
  pages = {531-534},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630001},
  crossref = {conf/fpl/2008},
  author = {Mamoun F. Al-Mistarihi}
}
@inproceedings{conf/fpl/YokotaNMYOB02,
  title = {Real-Time Medical Diagnosis on a Multiple FPGA-based System},
  pages = {1088-1091},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_114},
  author = {Takashi Yokota and Masamichi Nagafuchi and Yoshito Mekada and Tsutomu Yoshinaga and Kanemitsu Ootsu and Takanobu Baba}
}
@inproceedings{conf/fpl/AhmedSTR10,
  title = {Survey of New Trends in Industry for Programmable Hardware: FPGAs, MPPAs, MPSoCs, Structured ASICs, eFPGAs and New Wave of Innovation in FPGAs},
  pages = {291-297},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.66},
  crossref = {conf/fpl/2010},
  author = {Syed Zahid Ahmed and Gilles Sassatelli and Lionel Torres and Laurent Rouge}
}
@inproceedings{conf/fpl/VeltenK03,
  title = {FPGA-Implementation of Signal Processing Algorithms for Video Based Industrial Safety Applications},
  pages = {1004-1007},
  doi = {10.1007/978-3-540-45234-8_106},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jörg Velten and Anton Kummert}
}
@inproceedings{conf/fpl/PearsonNPMGMGPR06,
  title = {A Biologically Inspired FPGA Based Implementation of a Tactile Sensory System for Object Recognition and Texture Discrimination},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311339},
  author = {Martin J. Pearson and Mokhtar Nibouche and Anthony G. Pipe and Chris Melhuish and Ian Gilhespy and Benjamin Mitchinson and Kevin N. Gurney and Tony J. Prescott and Peter Redgrave}
}
@inproceedings{conf/fpl/FeketeKSTVAKT08,
  title = {No-break dynamic defragmentation of reconfigurable devices},
  pages = {113-118},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629917},
  crossref = {conf/fpl/2008},
  author = {Sándor P. Fekete and Tom Kamphans and Nils Schweer and Christopher Tessars and Jan van der Veen and Josef Angermeier and Dirk Koch and Jürgen Teich}
}
@inproceedings{conf/fpl/GalliniPFRB07,
  title = {An Automatic Compilation Framework for Configurable Architectures},
  pages = {525-528},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380708},
  crossref = {conf/fpl/2007},
  author = {Alberto Gallini and Lorenzo Pavesi and Claudio Ferretti and Alberto Rosti and Sara Bocchio}
}
@inproceedings{conf/fpl/SedcoleCCL04,
  title = {A Structured Methodology for System-on-an-FPGA Design},
  pages = {1047-1051},
  doi = {10.1007/978-3-540-30117-2_124},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {N. Pete Sedcole and Peter Y. K. Cheung and George A. Constantinides and Wayne Luk}
}
@inproceedings{conf/fpl/Ramos-LaraGNP09,
  title = {SVM speaker verification system based on a low-cost FPGA},
  pages = {582-586},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272430},
  crossref = {conf/fpl/2009},
  author = {Rafael Ramos-Lara and Mariano Lopez Garcia and Enrique F. Cantó-Navarro and Luis Puente-Rodriguez}
}
@inproceedings{conf/fpl/DoringL00,
  title = {Generating Addresses for Multi-dimensional Array Access in FPGA On-chip Memory},
  pages = {626-635},
  doi = {10.1007/3-540-44614-1_67},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Andreas C. Döring and Gunther Lustig}
}
@inproceedings{conf/fpl/Benitez02,
  title = {A Quantitative Understanding of the Performance of Reconfigurable Coprocessors},
  pages = {976-986},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_100},
  author = {Domingo Benitez}
}
@inproceedings{conf/fpl/Dick96,
  title = {Computing 2-D DFTs Using FPGAs},
  pages = {96-105},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_10},
  author = {Chris Dick}
}
@inproceedings{conf/fpl/HoLLW08,
  title = {Rapid estimation of power consumption for hybrid FPGAs},
  pages = {227-232},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629936},
  crossref = {conf/fpl/2008},
  author = {Chun Hok Ho and Philip Heng Wai Leong and Wayne Luk and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/KoutroumpezisTSBMT02,
  title = {Architecture Design of a Reconfigurable Multiplier for Flexible Coarse-Grain Implementations},
  pages = {1027-1036},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_105},
  author = {George Koutroumpezis and Konstantinos Tatas and Dimitrios Soudris and Spyros Blionas and Kostas Masselos and Adonios Thanailakis}
}
@inproceedings{conf/fpl/SivaswamyB07,
  title = {Statistical Generic And Chip-Specific Skew Assignment for Improving Timing Yield of FPGAs},
  pages = {429-434},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380684},
  crossref = {conf/fpl/2007},
  author = {Satish Sivaswamy and Kia Bazargan}
}
@inproceedings{conf/fpl/DenolfCTSV05,
  title = {Memory Efficient Design of an MPEG-4 Video Encoder for FPGAs},
  pages = {391-396},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kristof Denolf and Adrian Chirila-Rus and Robert D. Turney and Paul R. Schumacher and Kees A. Vissers}
}
@inproceedings{conf/fpl/HermannH94,
  title = {Fault Modeling and Test Generation for FPGAs},
  pages = {1-10},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_64},
  author = {Michael Hermann and Wolfgang Hoffmann}
}
@inproceedings{conf/fpl/ChandrasekaranA05,
  title = {High Speed / Low Power Architectures for the Finite Radon Transform},
  pages = {450-455},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Shrutisagar Chandrasekaran and Abbes Amira}
}
@inproceedings{conf/fpl/IskanderPC11,
  title = {Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug},
  pages = {518-523},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.102},
  crossref = {conf/fpl/2011},
  author = {Yousef Iskander and Cameron D. Patterson and Stephen D. Craven}
}
@inproceedings{conf/fpl/ChoongBZ10,
  title = {Parallelizing Simulated Annealing-Based Placement Using GPGPU},
  pages = {31-34},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.17},
  crossref = {conf/fpl/2010},
  author = {Alexander Choong and Rami Beidas and Jianwen Zhu}
}
@inproceedings{conf/fpl/DonningerL04,
  title = {The Chess Monster Hydra},
  pages = {927-932},
  doi = {10.1007/978-3-540-30117-2_101},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Chrilly Donninger and Ulf Lorenz}
}
@inproceedings{conf/fpl/KastnerCLL05,
  title = {HAIL: A Hardware-Accelerated Algorithm for Language Identification},
  pages = {499-504},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Charles M. Kastner and G. Adam Covington and Andrew A. Levine and John W. Lockwood}
}
@inproceedings{conf/fpl/PiedraTB13,
  title = {Compact implementation of CCM and GCM modes of AES using DSP blocks},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645572},
  crossref = {conf/fpl/2013},
  author = {Antonio de la Piedra and Abdellah Touhafi and An Braeken}
}
@inproceedings{conf/fpl/MacVicarPS99,
  title = {Rendering Postscript Fonts on FPGAs},
  pages = {223-232},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_23},
  author = {Donald MacVicar and John W. Patterson and Satnam Singh}
}
@inproceedings{conf/fpl/OetkenWTK10,
  title = {A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs},
  pages = {234-239},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.54},
  crossref = {conf/fpl/2010},
  author = {Andreas Oetken and Stefan Wildermann and Jürgen Teich and Dirk Koch}
}
@inproceedings{conf/fpl/TangAJ00,
  title = {A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors},
  pages = {29-38},
  doi = {10.1007/3-540-44614-1_4},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Xinan Tang and Manning Aalsma and Raymond Jou}
}
@inproceedings{conf/fpl/HaritaogluA94,
  title = {A Global Routing Heuristic for FPGAs Based on Mean Field Annealing},
  pages = {45-56},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_68},
  author = {Ismail Haritaoglu and Cevdet Aykanat}
}
@inproceedings{conf/fpl/TodmanL12,
  title = {Verification of streaming designs by combining symbolic simulation and equivalence checking},
  pages = {203-208},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339261},
  crossref = {conf/fpl/2012},
  author = {Tim Todman and Wayne Luk}
}
@inproceedings{conf/fpl/SmithCC05,
  title = {An Analytical Approach to Generation and Exploration of Reconfigurable Architectures},
  pages = {341-346},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Alastair M. Smith and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/KyriakoulakosP09,
  title = {A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support},
  pages = {193-198},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272319},
  crossref = {conf/fpl/2009},
  author = {Konstantinos Kyriakoulakos and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/fpl/ChuSK15,
  title = {Ultra-fast NoC emulation on a single FPGA},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294021},
  crossref = {conf/fpl/2015},
  author = {Thiem Van Chu and Shimpei Sato and Kenji Kise}
}
@inproceedings{conf/fpl/McGregorL99,
  title = {Self Controlling Dynamic Reconfiguration: A Case Study},
  pages = {144-154},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_15},
  author = {Gordon McGregor and Patrick Lysaght}
}
@inproceedings{conf/fpl/SirigirASKT10,
  title = {Ultra-low-Power Ultra-fast Hybrid CNEMS-CMOS FPGA},
  pages = {368-373},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.79},
  crossref = {conf/fpl/2010},
  author = {Vijay K. Sirigir and Khawla Alzoubi and Daniel G. Saab and Fatih Kocan and Massood Tabib-Azar}
}
@inproceedings{conf/fpl/AsherR09,
  title = {Binary Synthesis with multiple memory banks targeting array references},
  pages = {600-603},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272381},
  crossref = {conf/fpl/2009},
  author = {Yosi Ben-Asher and Nadav Rotem}
}
@inproceedings{conf/fpl/OppoldSKRKS05,
  title = {Evaluation of Ray Casting on Processor-Like Reconfigurable Architectures},
  pages = {185-190},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Tobias Oppold and Thomas Schweizer and Tommy Kuhn and Wolfgang Rosenstiel and Urs Kanus and Wolfgang Straßer}
}
@inproceedings{conf/fpl/HuangV05,
  title = {PAHLS: Towards Run-Time Synthesis for FPGAs},
  pages = {739-740},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Renqiu Huang and Ranga Vemuri}
}
@inproceedings{conf/fpl/AndradeGKNSIF15,
  title = {From low-architectural expertise up to high-throughput non-binary LDPC decoders: Optimization guidelines using high-level synthesis},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293940},
  crossref = {conf/fpl/2015},
  author = {João Andrade and Nithin George and Kimon Karras and David Novo and Vitor Silva and Paolo Ienne and Gabriel Falcão Paiva Fernandes}
}
@inproceedings{conf/fpl/MatosN06,
  title = {On Reconfigurable Architectures for Efficient Matrix Inversion},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311239},
  author = {Goncalo M. de Matos and Horácio C. Neto}
}
@inproceedings{conf/fpl/WangMKA07,
  title = {A Temporal Correlation Based Port Combination Methodology for Networks-on-chip on Reconfigurable Systems},
  pages = {383-388},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380676},
  crossref = {conf/fpl/2007},
  author = {Daihan Wang and Hiroki Matsutani and Michihiro Koibuchi and Hideharu Amano}
}
@inproceedings{conf/fpl/BaldwinBLHHOM10,
  title = {FPGA Implementations of the Round Two SHA-3 Candidates},
  pages = {400-407},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.84},
  crossref = {conf/fpl/2010},
  author = {Brian Baldwin and Andrew Byrne and Liang Lu and Mark Hamilton and Neil Hanley and Máire O'Neill and William P. Marnane}
}
@inproceedings{conf/fpl/AmouriT13,
  title = {Degradation in FPGAs: Monitoring, modeling and mitigation (PHD forum paper: Thesis broad overview)},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645614},
  crossref = {conf/fpl/2013},
  author = {Abdulazim Amouri and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpl/KachrisV06,
  title = {A Dynamically Reconfigurable Queue Scheduler},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311332},
  author = {Christoforos Kachris and Stamatis Vassiliadis}
}
@inproceedings{conf/fpl/DickH96,
  title = {FIR Filtering with FPGAs Using Quadrature Sigma-Delta Modulation Encoding},
  pages = {361-365},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_39},
  author = {Chris Dick and Fred Harris}
}
@inproceedings{conf/fpl/PillementTRC96,
  title = {Concurrent Design of Hardware/Software Dedicated Systems},
  pages = {410-414},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_48},
  author = {Sébastien Pillement and Lionel Torres and Michel Robert and Gaston Cambon}
}
@inproceedings{conf/fpl/HiltonN05,
  title = {A Flexible Circuit-Switched NOC for FPGA-Based Systems},
  pages = {191-196},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Clint Hilton and Brent E. Nelson}
}
@inproceedings{conf/fpl/Campregher05,
  title = {FPGA Interconnect Fault tolerance},
  pages = {725-726},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Nicola Campregher}
}
@inproceedings{conf/fpl/SidiropoulosSS11a,
  title = {A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs},
  pages = {238-243},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.110},
  crossref = {conf/fpl/2011},
  author = {Harry Sidiropoulos and Kostas Siozios and Dimitrios Soudris}
}
@inproceedings{conf/fpl/BenzSH12,
  title = {Bil: A tool-chain for bitstream reverse-engineering},
  pages = {735-738},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339165},
  crossref = {conf/fpl/2012},
  author = {Florian Benz and André Seffrin and Sorin A. Huss}
}
@inproceedings{conf/fpl/NunezFJB01,
  title = {X-MatchPRO: A ProASIC-Based 200 Mbytes/s Full-Duplex Lossless Data Compressor},
  pages = {613-617},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_65},
  author = {Jose Luis Nunez and Claudia Feregrino and Simon R. Jones and Stephen Bateman}
}
@inproceedings{conf/fpl/SetoNMS08,
  title = {SAT-based resource binding for reducing critical path delays},
  pages = {507-510},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629995},
  crossref = {conf/fpl/2008},
  author = {Kenshu Seto and Yuta Nonaka and Takuya Maruizumi and Yasuhiro Shiraki}
}
@inproceedings{conf/fpl/MatasaruJ00,
  title = {FPGA Implementation of an Extended Binary GCD Algorithm for Systolic Reduction of Rational Numbers},
  pages = {810-813},
  doi = {10.1007/3-540-44614-1_91},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Bogdan Matasaru and Tudor Jebelean}
}
@inproceedings{conf/fpl/PaulssonHADB07,
  title = {Implementation of a Virtual Internal Configuration Access Port (JCAP) for Enabling Partial Self-Reconfiguration on Xilinx Spartan III FPGAs},
  pages = {351-356},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380671},
  crossref = {conf/fpl/2007},
  author = {Katarina Paulsson and Michael Hübner and Günther Auer and Michael Dreschmann and Jürgen Becker}
}
@inproceedings{conf/fpl/KalayciogluUH09,
  title = {Low power techniques for Motion Estimation hardware},
  pages = {180-185},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272508},
  crossref = {conf/fpl/2009},
  author = {Caglar Kalaycioglu and Onur Can Ulusel and Ilker Hamzaoglu}
}
@inproceedings{conf/fpl/MackinlayCLS97,
  title = {Riley-2: A flexible platform for codesign and dynamic reconfigurable computing research},
  pages = {91-100},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_214},
  author = {Patrick I. Mackinlay and Peter Y. K. Cheung and Wayne Luk and Richard Sandiford}
}
@inproceedings{conf/fpl/NisbetG97,
  title = {The XC6200DS development system},
  pages = {61-68},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_211},
  author = {Stuart Nisbet and Steve Guccione}
}
@inproceedings{conf/fpl/EssenPWEH10,
  title = {Managing Short-Lived and Long-Lived Values in Coarse-Grained Reconfigurable Arrays},
  pages = {380-387},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.81},
  crossref = {conf/fpl/2010},
  author = {Brian Van Essen and Robin Panda and Aaron Wood and Carl Ebeling and Scott Hauck}
}
@inproceedings{conf/fpl/NaoulouBFD06,
  title = {An Alternative to Sequential Architectures to Improve the Processing Time of Passive Stereovision Algorithms},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311322},
  author = {Abdelelah Naoulou and Jean-Louis Boizard and Jean-Yves Fourniols and Michel Devy}
}
@inproceedings{conf/fpl/AmouriT11,
  title = {A Low-Cost Sensor for Aging and Late Transitions Detection in Modern FPGAs},
  pages = {329-335},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.66},
  crossref = {conf/fpl/2011},
  author = {Abdulazim Amouri and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpl/SchellekensPV06,
  title = {FPGA Vendor Agnostic True Random Number Generator},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311206},
  author = {Dries Schellekens and Bart Preneel and Ingrid Verbauwhede}
}
@inproceedings{conf/fpl/HartensteinBK96,
  title = {Custom Computing Machines vs. Hardware/Software Codesign: From a globalized point of view},
  pages = {65-76},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_7},
  author = {Reiner W. Hartenstein and Jürgen Becker and Rainer Kress 0002}
}
@inproceedings{conf/fpl/GrieseVPR04,
  title = {Hardware Support for Dynamic Reconfiguration in Reconfigurable SoC Architectures},
  pages = {842-846},
  doi = {10.1007/978-3-540-30117-2_86},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Björn Griese and Erik Vonnahme and Mario Porrmann and Ulrich Rückert 0001}
}
@inproceedings{conf/fpl/LaskowskiT03,
  title = {Inter-processor Connection Reconfiguration Based on Dynamic Look-Ahead Control of Multiple Crossbar Switches},
  pages = {71-80},
  doi = {10.1007/978-3-540-45234-8_8},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Eryk Laskowski and Marek Tudruj}
}
@inproceedings{conf/fpl/Parandeh-AfsharZNPI13,
  title = {Shadow And-Inverter Cones},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645566},
  crossref = {conf/fpl/2013},
  author = {Hadi Parandeh-Afshar and Grace Zgheib and David Novo and Madhura Purnaprajna and Paolo Ienne}
}
@inproceedings{conf/fpl/WeinkopfHB06,
  title = {Parsifal: A Generic and Configurable Fault Emulation Environment with Non-Classical Fault Models},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311220},
  author = {Jan Torben Weinkopf and Klaus Harbich and Erich Barke}
}
@inproceedings{conf/fpl/SchmidAHT14,
  title = {An image processing library for C-based high-level synthesis},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927424},
  crossref = {conf/fpl/2014},
  author = {Moritz Schmid and Nicolas Apelt and Frank Hannig and Jürgen Teich}
}
@inproceedings{conf/fpl/ThomasL06,
  title = {Non-Uniform Random Number Generation Through Piecewise Linear Approximations},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311219},
  author = {David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpl/LightbodyWF07,
  title = {Soft IP core implementation of recursive least squares filter using only multplicative and additive operators},
  pages = {597-600},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380725},
  crossref = {conf/fpl/2007},
  author = {Gaye Lightbody and Roger F. Woods and Jonathan Francey}
}
@inproceedings{conf/fpl/NaylorM14,
  title = {Rapid codesign of a soft vector processor and its compiler},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927425},
  crossref = {conf/fpl/2014},
  author = {Matthew Naylor and Simon W. Moore}
}
@inproceedings{conf/fpl/GovindarajanV00,
  title = {Tightly Integrated Design Space Exploration with Spatial and Temporal Partitioning in SPARCS},
  pages = {7-18},
  doi = {10.1007/3-540-44614-1_2},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Sriram Govindarajan and Ranga Vemuri}
}
@inproceedings{conf/fpl/YusufL05,
  title = {Bitwise Optimised CAM for Network Intrusion Detection Systems},
  pages = {444-449},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Sherif Yusuf and Wayne Luk}
}
@inproceedings{conf/fpl/Oppold06,
  title = {Evaluation and Design of Processor-Like Reconfigurable Architectures},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311351},
  author = {Tobias Oppold}
}
@inproceedings{conf/fpl/FeilenISS12,
  title = {Efficient DVB-T2 decoding accelerator design by time-multiplexing FPGA resources},
  pages = {75-82},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339244},
  crossref = {conf/fpl/2012},
  author = {Michael Feilen and Matthias Ihmig and Christian Schwarzbauer and Walter Stechele}
}
@inproceedings{conf/fpl/HudaMA09,
  title = {Clock gating architectures for FPGA power reduction},
  pages = {112-118},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272538},
  crossref = {conf/fpl/2009},
  author = {Safeen Huda and Muntasir Mallick and Jason Helge Anderson}
}
@inproceedings{conf/fpl/Rodriguez-RamosAGGHV06,
  title = {Adaptive Optics Real-Time Control Using FPGA},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311250},
  author = {Luis F. Rodríguez-Ramos and Angel Alonso and Fernando Gago and Jose V. Gigante and Guillermo Herrera and Teodora Viera}
}
@inproceedings{conf/fpl/ChadjiminasKTMT15,
  title = {In-field vulnerability analysis of hardware-accelerated computer vision applications},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294003},
  crossref = {conf/fpl/2015},
  author = {I. Chadjiminas and Christos Kyrkou and Theocharis Theocharides and Maria K. Michael and Christos Ttofis}
}
@inproceedings{conf/fpl/AkamineIOFA12,
  title = {Reconfigurable out-of-order mechanism generator for unstructured grid computation in computational fluid dynamics},
  pages = {136-142},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339277},
  crossref = {conf/fpl/2012},
  author = {Takayuki Akamine and Kenta Inakagata and Yasunori Osana and Naoyuki Fujita and Hideharu Amano}
}
@inproceedings{conf/fpl/HeronW96,
  title = {Architectural Strategies for Implementing an Image Processing Algorithm on XC6000 FPGA},
  pages = {317-326},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_34},
  author = {Jean-Paul Heron and Roger F. Woods}
}
@inproceedings{conf/fpl/SegalMCW14,
  title = {High level programming framework for FPGAs in the data center},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927442},
  crossref = {conf/fpl/2014},
  author = {Oren Segal and Martin Margala and Sai Rahul Chalamalasetti and Mitch Wright}
}
@inproceedings{conf/fpl/DamajMD02,
  title = {2D and 3D Computer Graphics Algorithms under MORPHOSYS},
  pages = {1076-1079},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_111},
  author = {Issam Damaj and Sohaib Majzoub and Hassan B. Diab}
}
@inproceedings{conf/fpl/KasatOV01,
  title = {Memory Synthesis for FPGA-Based Reconfigurable Computers},
  pages = {70-80},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_8},
  author = {Amit Kasat and Iyad Ouaiss and Ranga Vemuri}
}
@inproceedings{conf/fpl/AstHKRS94,
  title = {Data-Procedural Languages for FPL-based Machines},
  pages = {183-195},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_89},
  author = {Andreas Ast and Jürgen Becker and Reiner W. Hartenstein and Rainer Kress 0002 and Helmut Reinig and Karin Schmidt}
}
@inproceedings{conf/fpl/KornarosLSL08,
  title = {Architecture and implementation of a Frame Aggregation Unit for optical frame-based switching},
  pages = {639-642},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630028},
  crossref = {conf/fpl/2008},
  author = {George Kornaros and Wolfram Lautenschlaeger and Matthias Sund and Helen-Catherine Leligou}
}
@inproceedings{conf/fpl/ChiassonB13,
  title = {Should FPGAS abandon the pass-gate?},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645511},
  crossref = {conf/fpl/2013},
  author = {Charles Chiasson and Vaughn Betz}
}
@inproceedings{conf/fpl/TangGM15,
  title = {Accurate power analysis for near-Vt RRAM-based FPGA},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293982},
  crossref = {conf/fpl/2015},
  author = {Xifan Tang and Pierre-Emmanuel Gaillardon and Giovanni De Micheli}
}
@inproceedings{conf/fpl/AhmadiniaBFTV04,
  title = {Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices},
  pages = {847-851},
  doi = {10.1007/978-3-540-30117-2_87},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Ali Ahmadinia and Christophe Bobda and Sándor P. Fekete and Jürgen Teich and Jan van der Veen}
}
@inproceedings{conf/fpl/FuJQYH10,
  title = {A Reconfigurable Analog Processor Based on FPAA with Coarse-Grained, Heterogeneous Configurable Analog Blocks},
  pages = {211-216},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.50},
  crossref = {conf/fpl/2010},
  author = {Wen-Hui Fu and Jun Jiang and Xi Qin and Ting Yi and Zhiliang Hong}
}
@inproceedings{conf/fpl/AstarloaLBMZ04,
  title = {A Self-Reconfiguration Framework for Multiprocessor CSoPCs},
  pages = {1124-1126},
  doi = {10.1007/978-3-540-30117-2_144},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Armando Astarloa and Jesús Lázaro and Unai Bidarte and José Luis Martín and Aitzol Zuloaga}
}
@inproceedings{conf/fpl/ManimegalaiKJK04,
  title = {MemMap-pd: Performance Driven Technology Mapping Algorithm for FPGAs with Embedded Memory Blocks},
  pages = {1185},
  doi = {10.1007/978-3-540-30117-2_172},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {R. Manimegalai and A. Manoj Kumar and B. Jayaram and V. Kamakoti}
}
@inproceedings{conf/fpl/Siripokarpirom05,
  title = {A Run-Time Reconfigurable Hardware Infrastructure for IP-Core Evaluation and Test},
  pages = {505-508},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Rawat Siripokarpirom}
}
@inproceedings{conf/fpl/MemoryMW15,
  title = {OpenCL computing on FPGA using multiported shared memory},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293983},
  crossref = {conf/fpl/2015},
  author = {Tahsin Turker Mutlugun and Sheng-De Wang}
}
@inproceedings{conf/fpl/LoveZA13,
  title = {In pursuit of instant gratification for FPGA design},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645505},
  crossref = {conf/fpl/2013},
  author = {Andrew Love and Wenwei Zha and Peter Athanas}
}
@inproceedings{conf/fpl/LuMS11,
  title = {Generic Low-Latency NoC Router Architecture for FPGA Computing Systems},
  pages = {82-89},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.25},
  crossref = {conf/fpl/2011},
  author = {Ye Lu and John V. McCanny and Sakir Sezer}
}
@inproceedings{conf/fpl/OomenNKC15,
  title = {An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293980},
  crossref = {conf/fpl/2015},
  author = {Roel Oomen and Tuan D. A. Nguyen and Akash Kumar and Henk Corporaal}
}
@inproceedings{conf/fpl/Krasniewski04,
  title = {Optimization of Testability of Sequential Circuits Implemented in FPGAs with Embedded Memory},
  pages = {1067-1072},
  doi = {10.1007/978-3-540-30117-2_128},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Andrzej Krasniewski}
}
@inproceedings{conf/fpl/WeiZP13,
  title = {Aging-based leakage energy reduction in FPGAs},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645562},
  crossref = {conf/fpl/2013},
  author = {Sheng Wei 0001 and Jason Xin Zheng and Miodrag Potkonjak}
}
@inproceedings{conf/fpl/RennerBG00,
  title = {Field Programmable Communication Emulation and Optimization for Embedded System Design},
  pages = {58-67},
  doi = {10.1007/3-540-44614-1_7},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Frank-Michael Renner and Jürgen Becker and Manfred Glesner}
}
@inproceedings{conf/fpl/BeckhoffKT14,
  title = {Portable module relocation and bitstream compression for Xilinx FPGAs},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927480},
  crossref = {conf/fpl/2014},
  author = {Christian Beckhoff and Dirk Koch and Jim Tørresen}
}
@inproceedings{conf/fpl/RenovellPFZ98,
  title = {SRAM-Based FPGAs: A Fault Model for the Configurable Logig Modules},
  pages = {139-148},
  doi = {10.1007/BFb0055241},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Michel Renovell and Jean Michel Portal and Joan Figueras and Yervant Zorian}
}
@inproceedings{conf/fpl/KhawamAW03,
  title = {Domain-Specific Reconfigurable Array for Distributed Arithmetic},
  pages = {1139-1144},
  doi = {10.1007/978-3-540-45234-8_139},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Sami Khawam and Tughrul Arslan and Fred Westall}
}
@inproceedings{conf/fpl/SanA11,
  title = {Compact Hardware Architecture for Hummingbird Cryptographic Algorithm},
  pages = {376-381},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.73},
  crossref = {conf/fpl/2011},
  author = {Ismail San and Nuray At}
}
@inproceedings{conf/fpl/Torres-HuitzilCL04,
  title = {Design and Implementation of a CFAR Processor for Target Detection},
  pages = {943-947},
  doi = {10.1007/978-3-540-30117-2_104},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Cesar Torres-Huitzil and René Cumplido-Parra and Santos López-Estrada}
}
@inproceedings{conf/fpl/Siripokarpirom04,
  title = {Distribution of Bitstream-Level IP Cores for Functional Evaluation Using FPGAs},
  pages = {700-709},
  doi = {10.1007/978-3-540-30117-2_71},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Rawat Siripokarpirom}
}
@inproceedings{conf/fpl/BauerZW00,
  title = {System Design with Genetic Algorithms},
  pages = {250-259},
  doi = {10.1007/3-540-44614-1_28},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Christine Bauer and Peter Zipf and Hans Wojtkowiak}
}
@inproceedings{conf/fpl/DoKRP98,
  title = {A Flexible Implementation of High-Performance FIR Filters on Xilinx FPGAs},
  pages = {441-445},
  doi = {10.1007/BFb0055277},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Tien-Toan Do and Holger Kropp and Carsten Reuter and Peter Pirsch}
}
@inproceedings{conf/fpl/GironesHSS00,
  title = {The Role of the Embedded Memories in the Implementation of Artificial Neural Networks},
  pages = {785-788},
  doi = {10.1007/3-540-44614-1_85},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Rafael Gadea Gironés and Vicente Herrero and Angel Sebastia and Antonio Mocholí Salcedo}
}
@inproceedings{conf/fpl/Rose09,
  title = {The evolution of architecture exploration of programmable devices},
  pages = {3},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272566},
  crossref = {conf/fpl/2009},
  author = {Jonathan Rose}
}
@inproceedings{conf/fpl/PapachristouWVW06,
  title = {A Dynamic Reconfigurable Fabric for Platform SoCs},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311277},
  author = {Christos A. Papachristou and J. Weaver and R. Vijayakumar and Francis G. Wolff}
}
@inproceedings{conf/fpl/WolzK00,
  title = {A New Floorplanning Method for FPGA Architectural Research},
  pages = {432-442},
  doi = {10.1007/3-540-44614-1_46},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Frank Wolz and Reiner Kolla}
}
@inproceedings{conf/fpl/ZhaoAIKS13,
  title = {An automatic FPGA design and implementation framework},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645593},
  crossref = {conf/fpl/2013},
  author = {Qian Zhao and Motoki Amagasaki and Masahiro Iida and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/ZampetakisSD08,
  title = {A reconfigurable accelerator for quantum computations},
  pages = {623-626},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630024},
  crossref = {conf/fpl/2008},
  author = {Michail Zampetakis and Vasilis Samoladas and Apostolos Dollas}
}
@inproceedings{conf/fpl/GilroyI06,
  title = {RAID 6 Hardware Acceleration},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311196},
  author = {Michael Gilroy and James Irvine}
}
@inproceedings{conf/fpl/GuajardoKST07,
  title = {Physical Unclonable Functions, FPGAs and Public-Key Crypto for IP Protection},
  pages = {189-195},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380646},
  crossref = {conf/fpl/2007},
  author = {Jorge Guajardo and Sandeep S. Kumar and Geert Jan Schrijen and Pim Tuyls}
}
@inproceedings{conf/fpl/AgronA09,
  title = {Building heterogeneous reconfigurable systems using threads},
  pages = {435-438},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272501},
  crossref = {conf/fpl/2009},
  author = {Jason Agron and David L. Andrews}
}
@inproceedings{conf/fpl/KenningsMVPK10,
  title = {Efficient FPGA Resynthesis Using Precomputed LUT Structures},
  pages = {532-537},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.105},
  crossref = {conf/fpl/2010},
  author = {Andrew A. Kennings and Alan Mishchenko and Kristofer Vorwerk and Val Pevzner and Arun Kundu}
}
@inproceedings{conf/fpl/ZissulescuSKD03,
  title = {Laura: Leiden Architecture Research and Exploration Tool},
  pages = {911-920},
  doi = {10.1007/978-3-540-45234-8_88},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Claudiu Zissulescu and Todor Stefanov and Bart Kienhuis and Ed F. Deprettere}
}
@inproceedings{conf/fpl/WolkotteSB05,
  title = {Energy-Efficient NoC for Best-Effort Communication},
  pages = {197-202},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Pascal T. Wolkotte and Gerard J. M. Smit and Jens E. Becker}
}
@inproceedings{conf/fpl/BenkridCBB02,
  title = {A Prolog-Based Hardware Development Environment},
  pages = {370-380},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_39},
  author = {Khaled Benkrid and Danny Crookes and Abdsamad Benkrid and S. Belkacemi}
}
@inproceedings{conf/fpl/SidahaoCC04,
  title = {Multiple Restricted Multiplication},
  pages = {374-383},
  doi = {10.1007/978-3-540-30117-2_39},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Nalin Sidahao and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/MichalskiGB05,
  title = {High-Throughput Reconfigurable Computing: A Design Study of an IDEA Encryption Cryptosystem on the SRC-6e Reconfigurable Computer},
  pages = {681-686},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Allen Michalski and Kris Gaj and Duncan A. Buell}
}
@inproceedings{conf/fpl/GeorgeLNOAOI15,
  title = {Automatic support for multi-module parallelism from computational patterns},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294011},
  crossref = {conf/fpl/2015},
  author = {Nithin George and HyoukJoong Lee and David Novo and Muhsen Owaida and David Andrews and Kunle Olukotun and Paolo Ienne}
}
@inproceedings{conf/fpl/Milojevic05,
  title = {Implementation of Ranking Filters on General Purpose and Reconfigurable Architecture Based on High Density FPGA Devices},
  pages = {602-605},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Dragomir Milojevic}
}
@inproceedings{conf/fpl/EslamiS11,
  title = {Capacitive Boosting for FPGA Interconnection Networks},
  pages = {453-458},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.89},
  crossref = {conf/fpl/2011},
  author = {Fatemeh Eslami and Mihai Sima}
}
@inproceedings{conf/fpl/LazaroAABC04,
  title = {High Throughput Serpent Encryption Implementation},
  pages = {996-1000},
  doi = {10.1007/978-3-540-30117-2_114},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jesús Lázaro and Armando Astarloa and Jagoba Arias and Unai Bidarte and Carlos Cuadrado}
}
@inproceedings{conf/fpl/Hesener96,
  title = {Implementing Reconfigurable Datapaths in FPGAs for Adaptive Filter Design},
  pages = {220-229},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_23},
  author = {Alfred Hesener}
}
@inproceedings{conf/fpl/AcherKL98,
  title = {PCI-SCI Protocol Translations: Applying Microprogramming Concepts to FPGAs},
  pages = {238-247},
  doi = {10.1007/BFb0055251},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Georg Acher and Wolfgang Karl and Markus Leberecht}
}
@inproceedings{conf/fpl/LysaghtDMMS95,
  title = {Prototyping Environment for Dynamically Reconfigurable Logic},
  pages = {409-418},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_135},
  author = {Patrick Lysaght and Hugh Dick and Gordon McGregor and David McConnell and Jon Stockwood}
}
@inproceedings{conf/fpl/FawcettSW94,
  title = {HardWire: A Risk-Free FPGA-to-ASIC Migration Path},
  pages = {280-282},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_100},
  author = {Bradly K. Fawcett and Nick Sawyer and Tony Williams}
}
@inproceedings{conf/fpl/LeongAABCDGHLLL15,
  title = {Significant papers from the first 25 years of the FPL conference},
  pages = {1-3},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293747},
  crossref = {conf/fpl/2015},
  author = {Philip H. W. Leong and Hideharu Amano and Jason Anderson and Koen Bertels and João M. P. Cardoso and Oliver Diessel and Guy Gogniat and Mike Hutton and JunKyu Lee and Wayne Luk and Patrick Lysaght and Marco Platzner and Viktor K. Prasanna and Tero Rissa and Cristina Silvano and Hayden Kwok-Hay So and Yu Wang}
}
@inproceedings{conf/fpl/LeeMPL04,
  title = {Automating Optimized Table-with-Polynomial Function Evaluation for FPGAs},
  pages = {364-373},
  doi = {10.1007/978-3-540-30117-2_38},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Dong-U Lee and Oskar Mencer and David J. Pearce and Wayne Luk}
}
@inproceedings{conf/fpl/SinghalB07,
  title = {Novel Multi-Layer floorplanning for Heterogeneous FPGAs},
  pages = {613-616},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380729},
  crossref = {conf/fpl/2007},
  author = {Love Singhal and Elaheh Bozorgzadeh}
}
@inproceedings{conf/fpl/ChandrasekaranA06a,
  title = {Power Reduction for FPGA Implementations : Design Optimisation and High Level Modelling},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311363},
  author = {Shrutisagar Chandrasekaran and Abbes Amira}
}
@inproceedings{conf/fpl/OteroTRCLCS11,
  title = {Run-Time Scalable Architecture for Deblocking Filtering in H.264/AVC-SVC Video Codecs},
  pages = {369-375},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.72},
  crossref = {conf/fpl/2011},
  author = {Andrés Otero and Eduardo de la Torre and Teresa Riesgo and Teresa Cervero and Sebastián López and Gustavo Marrero Callicó and Roberto Sarmiento}
}
@inproceedings{conf/fpl/BaleaniCFFS02,
  title = {An Enhanced POLIS Framework for Fast Exploration and Implementation of I/O Subsystems on CSoC Platforms},
  pages = {677-686},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_70},
  author = {Massimo Baleani and Massimo Conti and Alberto Ferrari and Valerio Frascolla and Alberto L. Sangiovanni-Vincentelli}
}
@inproceedings{conf/fpl/FisherRXBBNPPSE01,
  title = {An Emulator for Exploring RaPiD Configurable Computing Architectures},
  pages = {17-26},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_3},
  author = {Chris Fisher and Kevin Rennie and Guanbin Xing and Stefan G. Berg and Kevin Bolding and John H. Naegle and Daniel Parshall and Dmitriy Portnov and Adnan Sulejmanpasic and Carl Ebeling}
}
@inproceedings{conf/fpl/BoludaP03,
  title = {Synthesizing on a Reconfigurable Chip an Autonomous Robot Image Processing System},
  pages = {458-467},
  doi = {10.1007/978-3-540-45234-8_45},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jose Antonio Boluda and Fernando Pardo}
}
@inproceedings{conf/fpl/BlionasMDDIPPTTVM02,
  title = {A HIPERLAN/2 - IEEE 802.11a Reconfigurable System-on-Chip},
  pages = {1080-1083},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_112},
  author = {Spyros Blionas and Kostas Masselos and Chrissavgi Dre and Christos Drosos and F. Z. Ieromnimon and T. Pagonis and A. Pneymatikakis and Anna Tatsaki and T. Trimis and A. Vontzalidis and Dimitris Metafas}
}
@inproceedings{conf/fpl/WangH13,
  title = {FPGA based Rekeying for cryptographic key management in Storage Area Network},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645526},
  crossref = {conf/fpl/2013},
  author = {Yi Wang 0016 and Yajun Ha}
}
@inproceedings{conf/fpl/LandakerWH02,
  title = {Multitasking Hardware on the SLAAC1-V Reconfigurable Computing System},
  pages = {806-815},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_83},
  author = {Wesley J. Landaker and Michael J. Wirthlin and Brad L. Hutchings}
}
@inproceedings{conf/fpl/KroppRWDP99,
  title = {An FPGA-based Prototyping System for Real-Time Verification of Video Processing Schemes},
  pages = {333-338},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_34},
  author = {Holger Kropp and Carsten Reuter and Matthias Wiege and Tien-Toan Do and Peter Pirsch}
}
@inproceedings{conf/fpl/BonatoMFFM03,
  title = {Propose of a Hardware Implementation for Fingerprint Systems},
  pages = {1158-1161},
  doi = {10.1007/978-3-540-45234-8_143},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Vanderlei Bonato and Rolf Fredi Molz and João Carlos Furtado and Marcos Flôres Ferrão and Fernando Gehm Moraes}
}
@inproceedings{conf/fpl/PnevmatikatosA06,
  title = {Variable-Length Hashing for Exact Pattern Matching},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311244},
  author = {Dionisios N. Pnevmatikatos and Aggelos Arelakis}
}
@inproceedings{conf/fpl/FeskeMKE97,
  title = {Technology-driven FSM partitioning for synthesis of large sequential circuits targeting lookup-table based FPGAs},
  pages = {235-244},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_228},
  author = {Klaus Feske and Sven Mulka and Manfred Koegst and Günter Elst}
}
@inproceedings{conf/fpl/GokhaleM95,
  title = {Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays},
  pages = {399-408},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_134},
  author = {Maya Gokhale and Aaron Marks}
}
@inproceedings{conf/fpl/ClarkeCC07,
  title = {On the feasibility of early routing capacitance estimation for FPGAs},
  pages = {234-239},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380653},
  crossref = {conf/fpl/2007},
  author = {Jonathan A. Clarke and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/WatanabeK06,
  title = {A Reconfiguration Speed Adjustment Technique for ORGAs with a Holographic Memory},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311344},
  author = {Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/fpl/LubbersP08,
  title = {A portable abstraction layer for hardware threads},
  pages = {17-22},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629901},
  crossref = {conf/fpl/2008},
  author = {Enno Lübbers and Marco Platzner}
}
@inproceedings{conf/fpl/BondalapatiP98,
  title = {Mapping Loops onto Reconfigurable Architectures},
  pages = {268-277},
  doi = {10.1007/BFb0055254},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Kiran Bondalapati and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/ChenVK07,
  title = {Improving Timing-Driven FPGA Packing With Physical Information},
  pages = {117-123},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380635},
  crossref = {conf/fpl/2007},
  author = {Doris T. Chen and Kristofer Vorwerk and Andrew A. Kennings}
}
@inproceedings{conf/fpl/IturbeAMPA09,
  title = {A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs},
  pages = {569-573},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272410},
  crossref = {conf/fpl/2009},
  author = {Xabier Iturbe and Mikel Azkarate-askasua and Imanol Martinez and Jon Perez and Armando Astarloa}
}
@inproceedings{conf/fpl/VasiljevicC14,
  title = {Using buffer-to-BRAM mapping approaches to trade-off throughput vs. memory use},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927469},
  crossref = {conf/fpl/2014},
  author = {Jasmina Vasiljevic and Paul Chow}
}
@inproceedings{conf/fpl/HartensteinHHN00,
  title = {Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures},
  pages = {389-399},
  doi = {10.1007/3-540-44614-1_42},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Reiner W. Hartenstein and Michael Herz and Thomas Hoffmann and Ulrich Nageldinger}
}
@inproceedings{conf/fpl/LaurentBS97,
  title = {Structural versus algorithmic approaches for efficient adders on Xilinx 5200 FPGA},
  pages = {462-471},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_252},
  author = {Bernard Laurent and G. Bosco and Gabriele Saucier}
}
@inproceedings{conf/fpl/Kennedy07,
  title = {Implementation of Low Frequency Finite State Machines Using the VIRTEX SRL16 Primitive},
  pages = {675-678},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380743},
  crossref = {conf/fpl/2007},
  author = {Irwin O. Kennedy}
}
@inproceedings{conf/fpl/NiboucheBMN01,
  title = {FPGA-Based Discrete Wavelet Transforms System},
  pages = {607-612},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_64},
  author = {Mokhtar Nibouche and Ahmed Bouridane and Fionn Murtagh and Omar Nibouche}
}
@inproceedings{conf/fpl/HermaanekPK03,
  title = {FPGA Implementation of the Adpaptive Lattice Filter},
  pages = {1095-1098},
  doi = {10.1007/978-3-540-45234-8_128},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Antonin Hermanek and Zdenek Pohl and Jiri Kadlec}
}
@inproceedings{conf/fpl/HaglundMLT03,
  title = {Hardware Design with a Scripting Language},
  pages = {1040-1043},
  doi = {10.1007/978-3-540-45234-8_115},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Per Haglund and Oskar Mencer and Wayne Luk and Benjamin Tai}
}
@inproceedings{conf/fpl/ResendeC15,
  title = {Compact dual block AES core on FPGA for CCM Protocol},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293948},
  crossref = {conf/fpl/2015},
  author = {João Carlos Resende and Ricardo Chaves}
}
@inproceedings{conf/fpl/YangLWYCW14,
  title = {Configuration approaches to improve computing efficiency of coarse-grained reconfigurable multimedia processor},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927439},
  crossref = {conf/fpl/2014},
  author = {Chen Yang and Leibo Liu and Yansheng Wang and Shouyi Yin and Peng Cao and Shaojun Wei}
}
@inproceedings{conf/fpl/DimitroulakosGG05,
  title = {Performance Improvements using Coarse-Grain Reconfigurable Logic in Embedded SoCs},
  pages = {630-635},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Grigoris Dimitroulakos and Michalis D. Galanis and Costas E. Goutis}
}
@inproceedings{conf/fpl/TingWC01,
  title = {Virtex Implementation of Pipelined Adaptive LMS Predictor in Electronic Support Measures Receiver},
  pages = {367-376},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_38},
  author = {Lok-Kee Ting and Roger F. Woods and Colin Cowan}
}
@inproceedings{conf/fpl/LavinPLLNH11,
  title = {RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs},
  pages = {349-355},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.69},
  crossref = {conf/fpl/2011},
  author = {Christopher Lavin and Marc Padilla and Jaren Lamprecht and Philip Lundrigan and Brent E. Nelson and Brad L. Hutchings}
}
@inproceedings{conf/fpl/ChavesKS08,
  title = {On-the-fly attestation of reconfigurable hardware},
  pages = {71-76},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629910},
  crossref = {conf/fpl/2008},
  author = {Ricardo Chaves and Georgi Kuzmanov and Leonel Sousa}
}
@inproceedings{conf/fpl/AthanasA94,
  title = {Image Processing on a Custom Computing Platform},
  pages = {156-167},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_86},
  author = {Peter M. Athanas and A. Lynn Abbott}
}
@inproceedings{conf/fpl/HechtKHT05,
  title = {Dynamic Reconfiguration with hardwired Networks-on-Chip on future FPGAs},
  pages = {527-530},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Ronald Hecht and Stephan Kubisch and Andreas Herrholtz and Dirk Timmermann}
}
@inproceedings{conf/fpl/MaitiMS11,
  title = {The Impact of Aging on an FPGA-Based Physical Unclonable Function},
  pages = {151-156},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.35},
  crossref = {conf/fpl/2011},
  author = {Abhranil Maiti and Logan McDougall and Patrick Schaumont}
}
@inproceedings{conf/fpl/YamaguchiMK04,
  title = {Three-Dimensional Dynamic Programming for Homology Search},
  pages = {505-515},
  doi = {10.1007/978-3-540-30117-2_52},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Yoshiki Yamaguchi and Tsutomu Maruyama and Akihiko Konagaya}
}
@inproceedings{conf/fpl/ChinW09,
  title = {An analytical model relating FPGA architecture and place and route runtime},
  pages = {146-153},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272519},
  crossref = {conf/fpl/2009},
  author = {Scott Y. L. Chin and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/QiaoIA00,
  title = {Optimum Functional Decomposition for LUT-Based FPGA Synthesis},
  pages = {555-564},
  doi = {10.1007/3-540-44614-1_60},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jian Qiao and Makoto Ikeda and Kunihiro Asada}
}
@inproceedings{conf/fpl/BaileyJM08,
  title = {Connected components analysis of streamed images},
  pages = {679-682},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630038},
  crossref = {conf/fpl/2008},
  author = {Donald G. Bailey and Christopher T. Johnston and Ni Ma}
}
@inproceedings{conf/fpl/ChalimbaudB04,
  title = {Versatile Imaging Architecture Based on a System on Chip},
  pages = {1162-1164},
  doi = {10.1007/978-3-540-30117-2_156},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Pierre Chalimbaud and François Berry}
}
@inproceedings{conf/fpl/MoscolaCL06,
  title = {Implementation of Network Application Layer Parser for Multiple TCP/IP Flows in Reconfigurable Devices},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311308},
  author = {James Moscola and Young H. Cho and John W. Lockwood}
}
@inproceedings{conf/fpl/GauseCL00,
  title = {Static and Dynamic Reconfigurable Designs for a 2D Shape-Adaptive DCT},
  pages = {96-105},
  doi = {10.1007/3-540-44614-1_11},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jörn Gause and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/ValverdeRCOPTR14,
  title = {A dynamically adaptable bus architecture for trading-off among performance, consumption and dependability in Cyber-Physical Systems},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927394},
  crossref = {conf/fpl/2014},
  author = {Juan Valverde and Alfonso Rodriguez and Julio Camarero and Andrés Otero and Jorge Portilla and Eduardo de la Torre and Teresa Riesgo}
}
@inproceedings{conf/fpl/TakagiM09,
  title = {Accelerating HMMER search using FPGA},
  pages = {332-337},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272276},
  crossref = {conf/fpl/2009},
  author = {Toyokazu Takagi and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/PhilippG13,
  title = {An event-based middleware for the remote management of runtime hardware reconfiguration},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645578},
  crossref = {conf/fpl/2013},
  author = {François Philipp and Manfred Glesner}
}
@inproceedings{conf/fpl/FarisiBS13,
  title = {Staticroute: A novel router for the Dynamic Partial Reconfiguration of FPGAS},
  pages = {1-7},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645512},
  crossref = {conf/fpl/2013},
  author = {Brahim Al Farisi and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/fpl/TsoiL05,
  title = {Mullet - A Parallel Multiplier Generator},
  pages = {691-694},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kuen Hung Tsoi and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/ManohararajahBBV02,
  title = {Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices},
  pages = {232-241},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_25},
  author = {Valavan Manohararajah and Terry P. Borer and Stephen Dean Brown and Zvonko G. Vranesic}
}
@inproceedings{conf/fpl/AhariET15,
  title = {Energy efficient partitioning of dynamic reconfigurable MRAM-FPGAs},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293947},
  crossref = {conf/fpl/2015},
  author = {Ali Ahari and Mojtaba Ebrahimi and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpl/LinSL11,
  title = {A Model for Matrix Multiplication Performance on FPGAs},
  pages = {305-310},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.62},
  crossref = {conf/fpl/2011},
  author = {Colin Yu Lin and Hayden Kwok-Hay So and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/BurovskiyGSL15,
  title = {Efficient assembly for high order unstructured FEM meshes},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293749},
  crossref = {conf/fpl/2015},
  author = {Pavel Burovskiy and Paul Grigoras and Spencer J. Sherwin and Wayne Luk}
}
@inproceedings{conf/fpl/KoeuneRSQDL02,
  title = {An FPGA Implementation of the Linear Cryptanalysis},
  pages = {845-852},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_87},
  author = {François Koeune and Gaël Rouvroy and François-Xavier Standaert and Jean-Jacques Quisquater and Jean-Pierre David and Jean-Didier Legat}
}
@inproceedings{conf/fpl/GaoSS09,
  title = {Hardware implementation of MPI_Barrier on an FPGA cluster},
  pages = {12-17},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272560},
  crossref = {conf/fpl/2009},
  author = {Shanyuan Gao and Andrew G. Schmidt and Ron Sass}
}
@inproceedings{conf/fpl/Lopez-OngilSLCSE04,
  title = {FPGA Implementation of Biometric Authentication System Based on Hand Geometry},
  pages = {43-53},
  doi = {10.1007/978-3-540-30117-2_7},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Celia López-Ongil and Raul Sánchez-Reillo and Judith Liu-Jimenez and Fernando Casado and Leslie Sánchez and Luis Entrena}
}
@inproceedings{conf/fpl/LudewigSZGPTLL04,
  title = {IP Generation for an FPGA-Based Audio DAC Sigma-Delta Converter},
  pages = {526-535},
  doi = {10.1007/978-3-540-30117-2_54},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Ralf Ludewig and Oliver Soffke and Peter Zipf and Manfred Glesner and Kong-Pang Pun and Kuen Hung Tsoi and Kin-Hong Lee and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/MonsonH14,
  title = {New approaches for in-system debug of behaviorally-synthesized FPGA circuits},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927495},
  crossref = {conf/fpl/2014},
  author = {Joshua S. Monson and Brad L. Hutchings}
}
@inproceedings{conf/fpl/MasudW99,
  title = {A New Switch Block for Segmented FPGAs},
  pages = {274-281},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_28},
  author = {M. Imran Masud and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/BlockM14,
  title = {An FPGA hardware acceleration of the indirect calculation of tree lengths method for phylogenetic tree reconstruction},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927430},
  crossref = {conf/fpl/2014},
  author = {Henry Block and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/SuFA14,
  title = {Body bias control for a coarse grained reconfigurable accelerator implemented with Silicon on Thin BOX technology},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927486},
  crossref = {conf/fpl/2014},
  author = {Honlian Su and Yu Fujita and Hideharu Amano}
}
@inproceedings{conf/fpl/KarroC01,
  title = {Gambit: A Tool for the Simultaneous Placement and Detailed Routing of Gate-Arrays},
  pages = {243-253},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_26},
  author = {John Karro and James P. Cohoon}
}
@inproceedings{conf/fpl/ShayeePD03,
  title = {Performance and Area Modeling of Cmplete FPGA Designs in the Presence of Loop Transformations},
  pages = {313-323},
  doi = {10.1007/978-3-540-45234-8_31},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {K. R. Shesha Shayee and Joonseok Park and Pedro C. Diniz}
}
@inproceedings{conf/fpl/PongyupinpanichG11,
  title = {Pipelined Floating-Point Architecture for a Phase and Magnitude Detector Based on CORDIC},
  pages = {382-384},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.74},
  crossref = {conf/fpl/2011},
  author = {Surapong Pongyupinpanich and Manfred Glesner}
}
@inproceedings{conf/fpl/MartinezMW06,
  title = {FPGA Based Imaging Particle Detector Trigger System},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311334},
  author = {Gustavo Martinez and Jesus Marin and Carlos Willmott}
}
@inproceedings{conf/fpl/NakatsukaTCTK14,
  title = {Ultrasmall: The smallest MIPS soft processor},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927387},
  crossref = {conf/fpl/2014},
  author = {Hiroshi Nakatsuka and Yuichiro Tanaka and Thiem Van Chu and Shinya Takamaeda-Yamazaki and Kenji Kise}
}
@inproceedings{conf/fpl/BruneelS08,
  title = {Automatic generation of run-time parameterizable configurations},
  pages = {361-366},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629964},
  crossref = {conf/fpl/2008},
  author = {Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/fpl/XuMHP12,
  title = {HCM: An abstraction layer for seamless programming of DPR FPGA},
  pages = {583-586},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339212},
  crossref = {conf/fpl/2012},
  author = {Yan Xu and Olivier Muller and Pierre-Henri Horrein and Frédéric Pétrot}
}
@inproceedings{conf/fpl/JaveedW14,
  title = {Radix-4 and radix-8 booth encoded interleaved modular multipliers over general Fp},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927452},
  crossref = {conf/fpl/2014},
  author = {Khalid Javeed and Xiaojun Wang}
}
@inproceedings{conf/fpl/ChenZL13,
  title = {A hardware security scheme for RRAM-based FPGA},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645556},
  crossref = {conf/fpl/2013},
  author = {Yi-Chung Chen and Wei Zhang and Hai Helen Li}
}
@inproceedings{conf/fpl/KannanBB01,
  title = {fGREP - Fast Generic Routing Demand Estimation for Placed FPGA Circuits},
  pages = {37-47},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_5},
  author = {PariVallal Kannan and Shankar Balachandran and Dinesh Bhatia}
}
@inproceedings{conf/fpl/WatkinsCA08,
  title = {Shared reconfigurable architectures for CMPS},
  pages = {299-304},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629948},
  crossref = {conf/fpl/2008},
  author = {Matthew A. Watkins and Mark J. Cianchetti and David H. Albonesi}
}
@inproceedings{conf/fpl/Vasilko99,
  title = {DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems},
  pages = {124-133},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_13},
  author = {Milan Vasilko}
}
@inproceedings{conf/fpl/Lee95,
  title = {An FPGA Prototype for a Multiplierless FIR Filter Built Using the Logarithmic Number System},
  pages = {303-310},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_124},
  author = {Peter Lee 0001}
}
@inproceedings{conf/fpl/YamadaISOYINKAFHKO07,
  title = {A Combining technique of rate law functions for a cost-effective reconfigurable biological simulator},
  pages = {808-811},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380774},
  crossref = {conf/fpl/2007},
  author = {Hideki Yamada and Naoki Iwanaga and Yuichiro Shibata and Yasunori Osana and Masato Yoshimi and Yow Iwaoka and Yuri Nishikawa and Toshinori Kojima and Hideharu Amano and Akira Funahashi and Noriko Hiroi and Hiroaki Kitano and Kiyoshi Oguri}
}
@inproceedings{conf/fpl/StylesL05,
  title = {Compilation and Management of Phase-Optimized Reconfigurable Systems},
  pages = {311-316},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Henry Styles and Wayne Luk}
}
@inproceedings{conf/fpl/PanjkovWOH15,
  title = {Hybrid FPGA debug approach},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294023},
  crossref = {conf/fpl/2015},
  author = {Zdravko Panjkov and Andreas Wasserbauer and Timm Ostermann and Richard Hagelauer}
}
@inproceedings{conf/fpl/MacVicarS98,
  title = {Accelerating DTP with Reconfigurable Computing Engines},
  pages = {391-395},
  doi = {10.1007/BFb0055267},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Donald MacVicar and Satnam Singh}
}
@inproceedings{conf/fpl/Giefers08,
  title = {Reconfigurable many-cores with lean interconnect},
  pages = {707-708},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630048},
  crossref = {conf/fpl/2008},
  author = {Heiner Giefers}
}
@inproceedings{conf/fpl/ValdesMMS99,
  title = {An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis},
  pages = {462-468},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_54},
  author = {María Dolores Valdés and María José Moure and Enrique Mandado and Angel Salaverría}
}
@inproceedings{conf/fpl/LabbeP02,
  title = {AES Implementation on FPGA: Time - Flexibility Tradeoff},
  pages = {836-844},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_86},
  author = {Anna Labbé and Annie Pérez}
}
@inproceedings{conf/fpl/NelissenBS07,
  title = {Mapping A VLIWxSIMD Processor on an FPGA: Scalability and Performance},
  pages = {521-524},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380707},
  crossref = {conf/fpl/2007},
  author = {Micha Nelissen and Kees van Berkel and Sergei Sawitzki}
}
@inproceedings{conf/fpl/MakL04,
  title = {FPGA-Based Computation for Maximum Likelihood Phylogenetic Tree Evaluation},
  pages = {1076-1079},
  doi = {10.1007/978-3-540-30117-2_130},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Terrence S. T. Mak and Kai-Pui Lam}
}
@inproceedings{conf/fpl/CourtH06,
  title = {Application-Specific Memory Interleaving for FPGA-Based Grid Computations: A General Design Technique},
  pages = {1-7},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311243},
  author = {Tom Van Court and Martin C. Herbordt}
}
@inproceedings{conf/fpl/ZipfSSDG05,
  title = {Programmable and Reconfigurable Hardware Architectures for the Rapid Prototyping of Cellular Automata},
  pages = {329-334},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Peter Zipf and Oliver Soffke and Andre Schumacher and Radu Dogaru and Manfred Glesner}
}
@inproceedings{conf/fpl/Brebner98,
  title = {Field-Programmable Logic: Catalyst for New Computing Paradigms},
  pages = {49-58},
  doi = {10.1007/BFb0055232},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Gordon J. Brebner}
}
@inproceedings{conf/fpl/KroppR00,
  title = {A Mapping Methodology for Code Trees onto LUT-Based FPGAs},
  pages = {221-229},
  doi = {10.1007/3-540-44614-1_25},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Holger Kropp and Carsten Reuter}
}
@inproceedings{conf/fpl/FesquetR05,
  title = {A Programmable Logic Architecture for Prototyping Clockless Circuits},
  pages = {293-298},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Laurent Fesquet and Marc Renaudin}
}
@inproceedings{conf/fpl/HartensteinHG98,
  title = {Designing for Xilinx XC6200 FPGAs},
  pages = {29-38},
  doi = {10.1007/BFb0055230},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Reiner W. Hartenstein and Michael Herz and Frank Gilbert}
}
@inproceedings{conf/fpl/HoLTLZOG02,
  title = {Fly - A Modifiable Hardware Compiler},
  pages = {381-390},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_40},
  author = {Chun Hok Ho and Philip Heng Wai Leong and Kuen Hung Tsoi and Ralf Ludewig and Peter Zipf and Alberto García Ortiz and Manfred Glesner}
}
@inproceedings{conf/fpl/LorenzMVE04,
  title = {Power Consumption Reduction Through Dynamic Reconfiguration},
  pages = {751-760},
  doi = {10.1007/978-3-540-30117-2_76},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Michael G. Lorenz and Luis Mengibar and Mario García-Valderas and Luis Entrena}
}
@inproceedings{conf/fpl/Makimoto00,
  title = {The Rising Wave of Field Programmability},
  pages = {1-6},
  doi = {10.1007/3-540-44614-1_1},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Tsugio Makimoto}
}
@inproceedings{conf/fpl/Ludwig96,
  title = {The Design of a Coprocessor Board Using Xilinx's XC6200 FPGA - An Experience Report},
  pages = {77-86},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_8},
  author = {Stefan H.-M. Ludwig}
}
@inproceedings{conf/fpl/OvtcharovTS13,
  title = {TILT: A multithreaded VLIW soft processor family},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645553},
  crossref = {conf/fpl/2013},
  author = {Kalin Ovtcharov and Ilian Tili and J. Gregory Steffan}
}
@inproceedings{conf/fpl/DinechinJPR10,
  title = {Multiplicative Square Root Algorithms for FPGAs},
  pages = {574-577},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.112},
  crossref = {conf/fpl/2010},
  author = {Florent de Dinechin and Mioara Joldes and Bogdan Pasca and Guillaume Revy}
}
@inproceedings{conf/fpl/HaMSVLM01,
  title = {Development of a Design Framework for Platform-Independent Networked Reconfiguration of Software and Hardware},
  pages = {264-274},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_28},
  author = {Yajun Ha and Bingfeng Mei and Patrick Schaumont and Serge Vernalde and Rudy Lauwereins and Hugo De Man}
}
@inproceedings{conf/fpl/ShafiqPNA10,
  title = {FEM: A Step Towards a Common Memory Layout for FPGA Based Accelerators},
  pages = {568-573},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.111},
  crossref = {conf/fpl/2010},
  author = {Muhammad Shafiq and Miquel Pericàs and Nacho Navarro and Eduard Ayguadé}
}
@inproceedings{conf/fpl/BlumerMP07,
  title = {Formal Modeling of Process Migration},
  pages = {104-110},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380633},
  crossref = {conf/fpl/2007},
  author = {Aric D. Blumer and Henning S. Mortveit and Cameron D. Patterson}
}
@inproceedings{conf/fpl/LubbersP09,
  title = {Cooperative multithreading in dynamically reconfigurable systems},
  pages = {551-554},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272418},
  crossref = {conf/fpl/2009},
  author = {Enno Lübbers and Marco Platzner}
}
@inproceedings{conf/fpl/NeelyBS10,
  title = {Flexible and Modular Support for Timing Functions in High Performance Networking Acceleration},
  pages = {513-518},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.102},
  crossref = {conf/fpl/2010},
  author = {Christopher E. Neely and Gordon J. Brebner and Weijia Shang}
}
@inproceedings{conf/fpl/BeatGPTW12,
  title = {On reconfigurable fabrics and generic side-channel countermeasures},
  pages = {663-666},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339147},
  crossref = {conf/fpl/2012},
  author = {Robert Beat and Philipp Grabher and Daniel Page and Stefan Tillich and Marcin Wójcik}
}
@inproceedings{conf/fpl/PfleidererL09,
  title = {Numerically controlled oscillators using linear approximation},
  pages = {695-698},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272366},
  crossref = {conf/fpl/2009},
  author = {Hans-Jörg Pfleiderer and Stefan Lachowicz}
}
@proceedings{conf/fpl/1999,
  editor = {Patrick Lysaght},
  editor = {James Irvine},
  editor = {Reiner W. Hartenstein},
  title = {Field-Programmable Logic and Applications, 9th International Workshop, FPL'99, Glasgow, UK, August 30 - September 1, 1999, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {1673},
  publisher = {Springer},
  year = {1999},
  isbn = {3-540-66457-2},
  author = {}
}
@inproceedings{conf/fpl/Cope06,
  title = {Can Graphics Processing Units be Used to Improve Video Processing Systems?},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311356},
  author = {Ben Cope}
}
@inproceedings{conf/fpl/KadlecBD07,
  title = {Accelerating Microblaze Floating Point Operations},
  pages = {621-624},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380731},
  crossref = {conf/fpl/2007},
  author = {Jiri Kadlec and Roman Bartosinski and Martin Danek}
}
@inproceedings{conf/fpl/WirthlinM01,
  title = {Efficient Constant Coefficient Multiplication Using Advanced FPGA Architectures},
  pages = {555-564},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_57},
  author = {Michael J. Wirthlin and Brian McMurtrey}
}
@inproceedings{conf/fpl/PorrmannWKR02,
  title = {Dynamically Reconfigurable Hardware - A New Perspective for Neural Network Implementations},
  pages = {1048-1057},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_107},
  author = {Mario Porrmann and Ulf Witkowski and Heiko Kalte and Ulrich Rückert 0001}
}
@inproceedings{conf/fpl/McCullochC03,
  title = {Quark Routing},
  pages = {131-140},
  doi = {10.1007/978-3-540-45234-8_14},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Sean T. McCulloch and James P. Cohoon}
}
@inproceedings{conf/fpl/LeeYLSLD03,
  title = {Irregular Reconfigurable CAM Structures for Firewall Applications},
  pages = {890-899},
  doi = {10.1007/978-3-540-45234-8_86},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {T. K. Lee and Sherif Yusuf and Wayne Luk and Morris Sloman and Emil Lupu and Naranker Dulay}
}
@inproceedings{conf/fpl/FerreraC03,
  title = {Reconfigurable Circuits Using Hybrid Hall Effect Devices},
  pages = {1-10},
  doi = {10.1007/978-3-540-45234-8_1},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Steve Ferrera and Nicholas P. Carter}
}
@inproceedings{conf/fpl/SousaGBM02,
  title = {DARP - A Digital Audio Reconfigurable Processor},
  pages = {556-566},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_58},
  author = {José T. de Sousa and Fernando M. Gonçalves and Nuno Barreiro and João Moura 0002}
}
@inproceedings{conf/fpl/WisdomL07,
  title = {An Efficient Implementation of a 2D DWT on FPGA},
  pages = {222-227},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380651},
  crossref = {conf/fpl/2007},
  author = {Michael Wisdom and Peter Lee 0002}
}
@inproceedings{conf/fpl/Sotiriou-Xanthopoulos15,
  title = {Rapid prototyping and Design Space Exploration methodologies for many-accelerator systems},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293990},
  crossref = {conf/fpl/2015},
  author = {Efstathios Sotiriou-Xanthopoulos and Sotirios Xydis and Kostas Siozios and George Economakos and Dimitrios Soudris}
}
@inproceedings{conf/fpl/LanuzzaPMC05,
  title = {Low-Cost Fully Reconfigurable Data-Path for FPGA-Based Multimedia Processor},
  pages = {13-18},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Marco Lanuzza and Stefania Perri and Martin Margala and Pasquale Corsonello}
}
@inproceedings{conf/fpl/PandeyGM05,
  title = {On-Chip Communication Topology Synthesis for a Shared Memory Architecture},
  pages = {374-379},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Sujan Pandey and Manfred Glesner and Max Mühlhäuser}
}
@inproceedings{conf/fpl/BeckerJLCR08,
  title = {Towards benchmarking energy efficiency of reconfigurable architectures},
  pages = {691-694},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630041},
  crossref = {conf/fpl/2008},
  author = {Tobias Becker and Peter Jamieson and Wayne Luk and Peter Y. K. Cheung and Tero Rissa}
}
@inproceedings{conf/fpl/BuchenriederNPS02,
  title = {Integration of Reconfigurable Hardware into System-Level Design},
  pages = {987-996},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_101},
  author = {Klaus Buchenrieder and Ulrich Nageldinger and Andreas Pyttel and Alexander Sedlmeier}
}
@inproceedings{conf/fpl/MaideeB07,
  title = {A generalized and unified SPFD-based rewiring technique},
  pages = {305-310},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380664},
  crossref = {conf/fpl/2007},
  author = {Pongstorn Maidee and Kia Bazargan}
}
@inproceedings{conf/fpl/TatasSST03,
  title = {Power-Efficient Implementations of Multimedia Applications on Reconfigurable Platforms},
  pages = {1032-1035},
  doi = {10.1007/978-3-540-45234-8_113},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Konstantinos Tatas and Kostas Siozios and Dimitrios Soudris and Adonios Thanailakis}
}
@inproceedings{conf/fpl/NicolauSC09,
  title = {Clock duplicity for high-precision timestamping in Gigabit Ethernet},
  pages = {379-384},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272258},
  crossref = {conf/fpl/2009},
  author = {Carles Nicolau and Dolors Sala and Enrique Cantó}
}
@inproceedings{conf/fpl/GoshornCKM10,
  title = {Field Programmable Gate Array Implementation of Parts-Based Object Detection for Real Time Video Applications},
  pages = {582-587},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.114},
  crossref = {conf/fpl/2010},
  author = {Deborah Goshorn and Junguk Cho and Ryan Kastner and Shahnam Mirzaei}
}
@inproceedings{conf/fpl/SchmidtK03,
  title = {Fast Region Labeling on the Reconfigurable Platform ACE-V},
  pages = {1083-1086},
  doi = {10.1007/978-3-540-45234-8_125},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Christian Schmidt and Andreas Koch}
}
@inproceedings{conf/fpl/PionteckSSG04,
  title = {A Dynamically Reconfigurable Function-Unit for Error Detection and Correction in Mobile Terminals},
  pages = {1090-1092},
  doi = {10.1007/978-3-540-30117-2_134},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Thilo Pionteck and Thomas Stiefmeier and Thorsten Staake and Manfred Glesner}
}
@inproceedings{conf/fpl/KumarG09,
  title = {Macs: A Minimal Adaptive routing circuit-switched architecture for scalable and parametric NoCs},
  pages = {525-529},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272440},
  crossref = {conf/fpl/2009},
  author = {Rohit Kumar and Ann Gordon-Ross}
}
@inproceedings{conf/fpl/ShuklaYBB13,
  title = {Shared memory heterogeneous computation on PCIe-supported platforms},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645580},
  crossref = {conf/fpl/2013},
  author = {Sambit K. Shukla and Yang Yang and Laxmi N. Bhuyan and Philip Brisk}
}
@inproceedings{conf/fpl/JozwikTHT10,
  title = {A Novel Mechanism for Effective Hardware Task Preemption in Dynamically Reconfigurable Systems},
  pages = {352-355},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.76},
  crossref = {conf/fpl/2010},
  author = {Krzysztof Jozwik and Hiroyuki Tomiyama and Shinya Honda and Hiroaki Takada}
}
@inproceedings{conf/fpl/BauerSH09,
  title = {RISPP: A run-time adaptive reconfigurable embedded processor},
  pages = {725-726},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272323},
  crossref = {conf/fpl/2009},
  author = {Lars Bauer and Muhammad Shafique and Jörg Henkel}
}
@inproceedings{conf/fpl/AmiraBMB02,
  title = {Custom Coprocessor Based Matrix Algorithms for Image and Signal Processing},
  pages = {730-739},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_75},
  author = {Abbes Amira and Ahmed Bouridane and Peter Milligan and Faycal Bensaali}
}
@inproceedings{conf/fpl/PionteckKA06,
  title = {Applying Partial Reconfiguration to Networks-On-Chips},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311208},
  author = {Thilo Pionteck and Roman Koch and Carsten Albrecht}
}
@inproceedings{conf/fpl/BlanchardonCMA14,
  title = {Improve defect tolerance in a cluster of a SRAM-based Mesh of Cluster FPGA using hardware redundancy},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927389},
  crossref = {conf/fpl/2014},
  author = {Adrien Blanchardon and Roselyne Chotin-Avot and Habib Mehrez and Emna Amouri}
}
@inproceedings{conf/fpl/VillarrealN08,
  title = {Compiled hardware acceleration of Molecular Dynamics code},
  pages = {667-670},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630035},
  crossref = {conf/fpl/2008},
  author = {Jason R. Villarreal and Walid A. Najjar}
}
@inproceedings{conf/fpl/YuM07,
  title = {Disjoint Pattern Enumeration for Custom Instructions Identification},
  pages = {273-278},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380659},
  crossref = {conf/fpl/2007},
  author = {Pan Yu and Tulika Mitra}
}
@inproceedings{conf/fpl/ChuB12,
  title = {Low area memory-free FPGA implementation of the AES algorithm},
  pages = {623-626},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339250},
  crossref = {conf/fpl/2012},
  author = {Junfeng Chu and Mohammed Benaissa}
}
@inproceedings{conf/fpl/FawcettK94,
  title = {FPGA Development Tools: Keeping Pace with Design Complexity},
  pages = {271-273},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_97},
  author = {Bradly K. Fawcett and Steven H. Kelem}
}
@inproceedings{conf/fpl/BruguierBMT11,
  title = {A New Process Characterization Method for FPGAs Based on Electromagnetic Analysis},
  pages = {20-23},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.15},
  crossref = {conf/fpl/2011},
  author = {Florent Bruguier and Pascal Benoit and Philippe Maurine and Lionel Torres}
}
@inproceedings{conf/fpl/Arias-EstradaX01,
  title = {Multiple Stereo Matching Using an Extended Architecture},
  pages = {203-212},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_21},
  author = {Miguel Arias-Estrada and Juan M. Xicotencatl}
}
@inproceedings{conf/fpl/TraboulsiZSSB12,
  title = {An energy-efficient hardware accelerator for Robust Header Compression in LTE-Advanced terminals},
  pages = {691-694},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339154},
  crossref = {conf/fpl/2012},
  author = {Shadi Traboulsi and Wenlong Zhang and David Szczesny and Anas Showk and Attila Bilgic}
}
@inproceedings{conf/fpl/GuccioneK02,
  title = {Gene Matching Using JBits},
  pages = {1168-1171},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_133},
  author = {Steve Guccione and Eric Keller}
}
@inproceedings{conf/fpl/LesterS96,
  title = {Logic Synthesis for FPGAs Using A Mixed Exclusive-/Inclusive-OR Form},
  pages = {185-192},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_19},
  author = {Nigel Lester and Jonathan Saul}
}
@inproceedings{conf/fpl/WeinhardtL99,
  title = {Memory Access Optimization and RAM Inference for Pipeline Vectorization},
  pages = {61-70},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_7},
  author = {Markus Weinhardt and Wayne Luk}
}
@inproceedings{conf/fpl/BymaSC13,
  title = {NetThreads-10G: Software packet processing on NetFPGA-10G in a virtualized networking environment demonstration abstract},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645624},
  crossref = {conf/fpl/2013},
  author = {Stuart Byma and J. Gregory Steffan and Paul Chow}
}
@inproceedings{conf/fpl/RachakondaAA95,
  title = {High-Speed Region Detection and Labeling Using an FPGA Based Custom Computing Platform},
  pages = {86-93},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_101},
  author = {Ramana V. Rachakonda and Peter M. Athanas and A. Lynn Abbott}
}
@inproceedings{conf/fpl/SidiropoulosSS11,
  title = {A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs},
  pages = {30-33},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.109},
  crossref = {conf/fpl/2011},
  author = {Harry Sidiropoulos and Kostas Siozios and Dimitrios Soudris}
}
@inproceedings{conf/fpl/Stansfield03,
  title = {Using Multiplexers for Control and Data in D-Fabrix},
  pages = {416-425},
  doi = {10.1007/978-3-540-45234-8_41},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Tony Stansfield}
}
@inproceedings{conf/fpl/GlasmacherW00,
  title = {Design and Implementation of an XC6216 FPGA Model in Verilog},
  pages = {449-455},
  doi = {10.1007/3-540-44614-1_48},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Alexander Glasmacher and Kai Woska}
}
@inproceedings{conf/fpl/LlamoccaCP11,
  title = {Separable FIR Filtering in FPGA and GPU Implementations: Energy, Performance, and Accuracy Considerations},
  pages = {363-368},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.71},
  crossref = {conf/fpl/2011},
  author = {Daniel Llamocca and Cesar Carranza and Marios S. Pattichis}
}
@inproceedings{conf/fpl/CamardaPN09,
  title = {Implementation of a reconfigurable Fast Fourier Transform application to digital terrestrial television broadcasting},
  pages = {353-358},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272266},
  crossref = {conf/fpl/2009},
  author = {Florent Camarda and Jean-Christophe Prévotet and Fabienne Nouvel}
}
@inproceedings{conf/fpl/SugawaraIH04,
  title = {Over 10Gbps String Matching Mechanism for Multi-stream Packet Scanning Systems},
  pages = {484-493},
  doi = {10.1007/978-3-540-30117-2_50},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Yutaka Sugawara and Mary Inaba and Kei Hiraki}
}
@inproceedings{conf/fpl/MakL04a,
  title = {On Computing Maximum Likelihood Phylogeny Using FPGA p},
  pages = {1188},
  doi = {10.1007/978-3-540-30117-2_174},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Terrence S. T. Mak and Kai-Pui Lam}
}
@inproceedings{conf/fpl/KhanB15,
  title = {High speed ECC implementation on FPGA over GF(2m)},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293951},
  crossref = {conf/fpl/2015},
  author = {Zia Uddin Ahamed Khan and Mohammed Benaissa}
}
@inproceedings{conf/fpl/Takano03,
  title = {Adaptive Processor: A Dynamically Reconfiguration Technology for Stream Processing},
  pages = {952-955},
  doi = {10.1007/978-3-540-45234-8_93},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Shigeyuki Takano}
}
@inproceedings{conf/fpl/TsuyamaM12,
  title = {An FPGA acceleration of a level set segmentation method},
  pages = {414-420},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339138},
  crossref = {conf/fpl/2012},
  author = {Haruhisa Tsuyama and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/AbramoviciS97,
  title = {Satisfiability on reconfigurable hardware},
  pages = {448-456},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_250},
  author = {Miron Abramovici and Daniel G. Saab}
}
@inproceedings{conf/fpl/SaundersF06,
  title = {A High Speed, Low Memory FPGA Based LDPC Decoder Architecture for Quasi-Cyclic LDPC Codes},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311328},
  author = {Paul Saunders and Anthony D. Fagan}
}
@inproceedings{conf/fpl/AlbuKSMHCF01,
  title = {Implementation of (Normalised) RLS Lattice on Virtex},
  pages = {91-100},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_10},
  author = {Felix Albu and Jiri Kadlec and Christopher I. Softley and Rudolf Matousek and Antonin Hermanek and Nick Coleman and Anthony D. Fagan}
}
@inproceedings{conf/fpl/GebeleinEK09,
  title = {An approach to system-wide fault tolerance for FPGAs},
  pages = {467-471},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272477},
  crossref = {conf/fpl/2009},
  author = {Jano Gebelein and Heiko Engel and Udo Kebschull}
}
@inproceedings{conf/fpl/FlemingT14,
  title = {Heterogeneous Heartbeats: A framework for dynamic management of Autonomous SoCs},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927489},
  crossref = {conf/fpl/2014},
  author = {Shane T. Fleming and David B. Thomas}
}
@inproceedings{conf/fpl/GuanWCCC12,
  title = {A two-stage variation-aware placement method for FPGAS exploiting variation maps classification},
  pages = {519-522},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339269},
  crossref = {conf/fpl/2012},
  author = {Zhenyu Guan and Justin S. Wong and Sumanta Chaudhuri and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/TammemaeOH96,
  title = {Flexible Codesign Target Architecture for Early Prototyping of CMIST Systems},
  pages = {193-199},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_20},
  author = {Kalle Tammemäe and Mattias O'Nils and Ahmed Hemani}
}
@inproceedings{conf/fpl/EskoJHLTM10,
  title = {Customized Exposed Datapath Soft-Core Design Flow with Compiler Support},
  pages = {217-222},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.51},
  crossref = {conf/fpl/2010},
  author = {Otto Esko and Pekka Jääskeläinen and Pablo Huerta and Carlos S. de La Lama and Jarmo Takala and José Ignacio Martínez}
}
@inproceedings{conf/fpl/HamiltonMT11,
  title = {A Comparison on FPGA of Modular Multipliers Suitable for Elliptic Curve Cryptography over GF(p) for Specific p Values},
  pages = {273-276},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.55},
  crossref = {conf/fpl/2011},
  author = {Mark Hamilton and William P. Marnane and Arnaud Tisserand}
}
@inproceedings{conf/fpl/PaschalakisLB03,
  title = {An FPGA System for the High Speed Extraction, Normalization and Classification of Moment Descriptors},
  pages = {543-552},
  doi = {10.1007/978-3-540-45234-8_53},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Stavros Paschalakis and Peter Lee 0002 and Miroslaw Bober}
}
@inproceedings{conf/fpl/TurnerG95,
  title = {Rapid Hardware Prototyping of Digital Signal Processing Systems Using FPGAs},
  pages = {129-138},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_106},
  author = {Laurence E. Turner and Peter J. W. Graumann}
}
@inproceedings{conf/fpl/ChenY08,
  title = {The effect of sparse switch patterns on the area efficiency of multi-bit routing resources in field-programmable gate arrays},
  pages = {427-430},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629975},
  crossref = {conf/fpl/2008},
  author = {Ping Chen and Andy Ye}
}
@inproceedings{conf/fpl/BalachandranB05,
  title = {Timing Aware Interconnect Prediction Models for FPGAs},
  pages = {167-172},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Shankar Balachandran and Dinesh Bhatia}
}
@inproceedings{conf/fpl/FerizisE06,
  title = {Mapping Recursive Functions to Reconfigurable Hardware},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311226},
  author = {George Ferizis and Hossam A. ElGindy}
}
@inproceedings{conf/fpl/MencerHMF00,
  title = {StReAm: Object-Oriented Programming of Stream Architectures Using PAM-Blox},
  pages = {595-604},
  doi = {10.1007/3-540-44614-1_64},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Oskar Mencer and Heiko Hübert and Martin Morf and Michael J. Flynn}
}
@inproceedings{conf/fpl/WheelerGNH01,
  title = {Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification},
  pages = {483-492},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_50},
  author = {Timothy Wheeler and Paul S. Graham and Brent E. Nelson and Brad L. Hutchings}
}
@inproceedings{conf/fpl/HooK12,
  title = {An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay},
  pages = {400-406},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339136},
  crossref = {conf/fpl/2012},
  author = {Chin Hau Hoo and Akash Kumar}
}
@inproceedings{conf/fpl/YuL05,
  title = {Defect-Tolerant FPGA Switch Block and Connection Block with Fine-Grain Redundancy for Yield Enhancement},
  pages = {255-262},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Anthony J. Yu and Guy G. Lemieux}
}
@inproceedings{conf/fpl/MelnikoffQR01,
  title = {Implementing a Hidden Markov Model Speech Recognition System in Programmable Logic},
  pages = {81-90},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_9},
  author = {Stephen J. Melnikoff and Steven F. Quigley and Martin J. Russell}
}
@inproceedings{conf/fpl/YaoLSC13,
  title = {FPGA based hardware-software co-designed dynamic binary translation system},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645554},
  crossref = {conf/fpl/2013},
  author = {Yuan Yao and Zhongyong Lu and Qingsong Shi and Wenzhi Chen}
}
@inproceedings{conf/fpl/KumarA10,
  title = {Robust FPGA Design under Variations},
  pages = {259-262},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.60},
  crossref = {conf/fpl/2010},
  author = {Akhilesh Kumar and Mohab Anis}
}
@inproceedings{conf/fpl/Arce-NazarioJR06,
  title = {High-Level Partitioning of Discrete Signal Transforms for Multi-FPGA Architectures},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311341},
  author = {Rafael A. Arce-Nazario and Manuel Jiménez and Domingo Rodríguez}
}
@inproceedings{conf/fpl/0002MLB15,
  title = {Software-in-the-Loop simulation of embedded control applications based on Virtual Platforms},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294020},
  crossref = {conf/fpl/2015},
  author = {Stephan Werner 0002 and Leonard Masing and Fabian Lesniak and Jürgen Becker}
}
@inproceedings{conf/fpl/Hutchings97,
  title = {Exploiting reconfigurability through domain-specific systems},
  pages = {193-202},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_224},
  author = {Brad L. Hutchings}
}
@inproceedings{conf/fpl/HussainPNA12,
  title = {PPMC: Hardware scheduling and memory management support for multi accelerators},
  pages = {571-574},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339373},
  crossref = {conf/fpl/2012},
  author = {Tassadaq Hussain and Miquel Pericàs and Nacho Navarro and Eduard Ayguadé}
}
@inproceedings{conf/fpl/AhmedBWHK14,
  title = {High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927433},
  crossref = {conf/fpl/2014},
  author = {Rehan Ahmed and Assem A. M. Bsoul and Steven J. E. Wilton and Peter Hallschmid and Richard Klukas}
}
@inproceedings{conf/fpl/PapademetriouD06,
  title = {Performance Evaluation of a Preloading Model in Dynamically Reconfigurable Processors},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311340},
  author = {Kyprianos Papademetriou and Apostolos Dollas}
}
@inproceedings{conf/fpl/NinosD08,
  title = {Modeling recursion data structures for FPGA-based implementation},
  pages = {11-16},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629900},
  crossref = {conf/fpl/2008},
  author = {Spyridon Ninos and Apostolos Dollas}
}
@inproceedings{conf/fpl/ChandrapalaCAAS12,
  title = {Hardware implementation of motion blur removal},
  pages = {243-248},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339188},
  crossref = {conf/fpl/2012},
  author = {Thusitha N. Chandrapala and Amila P. Cabral and Sapumal Ahangama and Thilina S. Ambagahawaththa and Jayathu G. Samarawickrama}
}
@inproceedings{conf/fpl/BrunelliGNCP08,
  title = {Reconfigurable hardware: The holy grail of matching performance with programming productivity},
  pages = {409-414},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629972},
  crossref = {conf/fpl/2008},
  author = {Claudio Brunelli and Fabio Garzia and Jari Nurmi and Fabio Campi and Damien Picard}
}
@inproceedings{conf/fpl/Lhairech-LebretonCM10,
  title = {Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA},
  pages = {464-468},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.94},
  crossref = {conf/fpl/2010},
  author = {Ghizlane Lhairech-Lebreton and Philippe Coussy and Eric Martin 0001}
}
@inproceedings{conf/fpl/AgostiniB06,
  title = {FPGA Based Architectures for H. 264/AVC Video Compression Standard},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311361},
  author = {Luciano Volcan Agostini and Sergio Bampi}
}
@inproceedings{conf/fpl/DunnC97,
  title = {Real-time stereopsis using FPGAs},
  pages = {400-409},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_245},
  author = {Paul A. Dunn and Peter I. Corke}
}
@inproceedings{conf/fpl/GuneysuRSW14,
  title = {THOR - The hardware onion router},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927408},
  crossref = {conf/fpl/2014},
  author = {Tim Güneysu and Francesco Regazzoni and Pascal Sasdrich and Marcin Wójcik}
}
@inproceedings{conf/fpl/Kaviani02,
  title = {Using Design Hierarchy to Improve Quality of Results in FPGAs},
  pages = {1017-1026},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_104},
  author = {Alireza Kaviani}
}
@inproceedings{conf/fpl/VestiasN11,
  title = {Revisiting the Newton-Raphson Iterative Method for Decimal Division},
  pages = {138-143},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.33},
  crossref = {conf/fpl/2011},
  author = {Mário P. Véstias and Horácio C. Neto}
}
@inproceedings{conf/fpl/WatanabeW11,
  title = {Dependable Optically Reconfigurable Gate Array with a Phase-Modulation Type Holographic Memory},
  pages = {34-37},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.17},
  crossref = {conf/fpl/2011},
  author = {Takahiro Watanabe and Minoru Watanabe}
}
@inproceedings{conf/fpl/TanigawaZUH08,
  title = {Exploring compact design on high throughput coarse grained reconfigurable architectures},
  pages = {543-546},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630004},
  crossref = {conf/fpl/2008},
  author = {Kazuya Tanigawa and Tetsuya Zuyama and Takuro Uchida and Tetsuo Hironaka}
}
@inproceedings{conf/fpl/Brebner04,
  title = {Programmable Logic Has More Computational Power than Fixed Logic},
  pages = {404-413},
  doi = {10.1007/978-3-540-30117-2_42},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Gordon J. Brebner}
}
@inproceedings{conf/fpl/SengLC02,
  title = {Run-Time Adaptive Flexible Instruction Processors},
  pages = {545-555},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_57},
  author = {Shay Ping Seng and Wayne Luk and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/SniderKCCBA95,
  title = {The Teramac Configurable Computer Engine},
  pages = {44-53},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_97},
  author = {Greg Snider and Philip Kuekes and W. Bruce Culbertson and Richard J. Carter and Arnold S. Berger and Rick Amerson}
}
@inproceedings{conf/fpl/FerreiraRAD04,
  title = {Artificial Neural Networks Processor - A Hardware Implementation Using a FPGA},
  pages = {1084-1086},
  doi = {10.1007/978-3-540-30117-2_132},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Pedro Ferreira and Pedro Ribeiro and Ana Antunes and Fernando Morgado Dias}
}
@inproceedings{conf/fpl/VansteenkisteBS12,
  title = {Maximizing the reuse of routing resources in a reconfiguration-aware connection router},
  pages = {322-329},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339225},
  crossref = {conf/fpl/2012},
  author = {Elias Vansteenkiste and Karel Bruneel and Dirk Stroobandt}
}
@proceedings{conf/fpl/2009,
  editor = {Martin Danek},
  editor = {Jiri Kadlec},
  editor = {Brent E. Nelson},
  title = {19th International Conference on Field Programmable Logic and Applications, FPL 2009, August 31 - September 2, 2009, Prague, Czech Republic},
  isbn = {978-1-4244-3892-1},
  publisher = {IEEE},
  year = {2009},
  booktitle = {FPL},
  author = {}
}
@inproceedings{conf/fpl/InagiTN09,
  title = {Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems},
  pages = {212-217},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272309},
  crossref = {conf/fpl/2009},
  author = {Masato Inagi and Yasuhiro Takashima and Yuichi Nakamura}
}
@inproceedings{conf/fpl/LevineSCC13,
  title = {SMI: Slack Measurement Insertion for online timing monitoring in FPGAs},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645598},
  crossref = {conf/fpl/2013},
  author = {Joshua M. Levine and Edward A. Stott and George A. Constantinides and Peter Y. K. Cheung}
}
@proceedings{conf/fpl/1998,
  editor = {Reiner W. Hartenstein},
  editor = {Andres Keevallik},
  title = {Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, 8th International Workshop, FPL'98, Tallinn, Estonia, August 31 - September 3, 1998, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {1482},
  publisher = {Springer},
  year = {1998},
  isbn = {3-540-64948-4},
  author = {}
}
@inproceedings{conf/fpl/NaneSOMYB12,
  title = {DWARV 2.0: A CoSy-based C-to-VHDL hardware compiler},
  pages = {619-622},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339221},
  crossref = {conf/fpl/2012},
  author = {Razvan Nane and Vlad Mihai Sima and Bryan Olivier and Roel Meeuws and Yana Yankova and Koen Bertels}
}
@inproceedings{conf/fpl/LavinNH13,
  title = {Impact of hard macro size on FPGA clock rate and place/route time},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645510},
  crossref = {conf/fpl/2013},
  author = {Christopher Lavin and Brent E. Nelson and Brad L. Hutchings}
}
@inproceedings{conf/fpl/ManohararajahBV06,
  title = {Adaptive FPGAs: High-Level Architecture and a Synthesis Method},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311224},
  author = {Valavan Manohararajah and Stephen Dean Brown and Zvonko G. Vranesic}
}
@inproceedings{conf/fpl/MiyazakiNTYO94,
  title = {A Speed-Up Technique for Synchronous Circuits Realized as LUT-Based FPGAs},
  pages = {89-98},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_72},
  author = {Toshiaki Miyazaki and Hiroshi Nakada and Akihiro Tsutsui and Kazuhisa Yamada and Naohisa Ohta}
}
@inproceedings{conf/fpl/GarciaRMCL05,
  title = {Efficient Embedded FPL Resource Usage for RNS-based Polyphase DWT Filter Banks},
  pages = {531-534},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Antonio García and Javier Ramírez and Uwe Meyer-Bäse and Encarnación Castillo and Antonio Lloris-Ruíz}
}
@inproceedings{conf/fpl/ChenS10,
  title = {Parallelizing FPGA Technology Mapping Using Graphics Processing Units (GPUs)},
  pages = {125-132},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.33},
  crossref = {conf/fpl/2010},
  author = {Doris Chen and Deshanand P. Singh}
}
@inproceedings{conf/fpl/KellerBJ03,
  title = {Software Decelerators},
  pages = {385-395},
  doi = {10.1007/978-3-540-45234-8_38},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Eric Keller and Gordon J. Brebner and Philip James-Roxby}
}
@inproceedings{conf/fpl/FujinamiYSK13,
  title = {The study of three-dimensional multiphase-flow simulator},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645575},
  crossref = {conf/fpl/2013},
  author = {Kenta Fujinami and Yoshiki Yamaguchi and Akira Sugiura and Yuetsu Kodama}
}
@inproceedings{conf/fpl/SatrawalaVANN07,
  title = {REDEFINE: Architecture of a SoC Fabric for Runtime Composition of Computation Structures},
  pages = {558-561},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380716},
  crossref = {conf/fpl/2007},
  author = {A. N. Satrawala and Keshavan Varadarajan and Mythri Alle and S. K. Nandy and Ranjani Narayan}
}
@inproceedings{conf/fpl/DondoRBMVVL07,
  title = {Dynamic reconfiguration management based on a distributed object model},
  pages = {684-687},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380745},
  crossref = {conf/fpl/2007},
  author = {Julio Dondo and Fernando Rincón and Jesús Barba and Francisco Moya and Felix Jesús Villanueva and David Villa and Juan Carlos López}
}
@inproceedings{conf/fpl/ChengXHH06,
  title = {FPGA Performance Optimization Via Chipwise Placement Considering Process Variations},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311193},
  author = {Lerong Cheng and Jinjun Xiong and Lei He and Mike Hutton}
}
@inproceedings{conf/fpl/NukataSAA97,
  title = {A reconfigurable sensor-data processing system for personal robots},
  pages = {491-500},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_255},
  author = {Kazumasa Nukata and Yuichiro Shibata and Hideharu Amano and Yuichiro Anzai}
}
@inproceedings{conf/fpl/TurnerWC02,
  title = {Multiplier-less Realization of a Poly-phase Filter Using LUT-based FPGAs},
  pages = {192-201},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_21},
  author = {Richard H. Turner and Roger F. Woods and Tim Courtney}
}
@inproceedings{conf/fpl/HosseinabadyN15a,
  title = {Optimised OpenCL workgroup synthesis for hybrid ARM-FPGA devices},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294016},
  crossref = {conf/fpl/2015},
  author = {Mohammad Hosseinabady and Jose Luis Nunez-Yanez}
}
@inproceedings{conf/fpl/Cardells-TormoV02,
  title = {High Performance Quadrature Digital Mixers for FPGAs},
  pages = {905-914},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_93},
  author = {Francisco Cardells-Tormo and Javier Valls-Coquillat}
}
@inproceedings{conf/fpl/KellerKM05,
  title = {FPGA Implementation of a GF(24M) Multiplier for use in Pairing Based Cryptosystems},
  pages = {594-597},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Maurice Keller and Tim Kerins and William P. Marnane}
}
@inproceedings{conf/fpl/TanigawaHKY02,
  title = {A Generalized Execution Model for Programming on Reconfigurable Architectures and an Architecture Supporting the Model},
  pages = {434-443},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_46},
  author = {Kazuya Tanigawa and Tetsuo Hironaka and Akira Kojima and Noriyoshi Yoshida}
}
@inproceedings{conf/fpl/BhatiaKSP98,
  title = {REACT: Reactive Environment for Runtime Reconfiguration},
  pages = {209-217},
  doi = {10.1007/BFb0055248},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Dinesh Bhatia and PariVallal Kannan and Kuldeep S. Simha and Karthikeya M. Gajjala Purna}
}
@inproceedings{conf/fpl/SriramK06,
  title = {High Speed High Fidelity Infrared Scene Simulation Using Reconfigurable Computing},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311360},
  author = {Vinay Sriram and David Kearney}
}
@inproceedings{conf/fpl/ChenLP13,
  title = {Energy efficient parameterized FFT architecture},
  pages = {1-7},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645545},
  crossref = {conf/fpl/2013},
  author = {Ren Chen and Hoang Le and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/AguirreTSF03,
  title = {UNSHADES-1: An Advanced Tool for In-System Run-Time Hardware Debugging},
  pages = {1170-1173},
  doi = {10.1007/978-3-540-45234-8_146},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Miguel Angel Aguirre Echánove and Jonathan Noel Tombs and Antonio Jesús Torralba Silgado and Leopoldo García Franquelo}
}
@inproceedings{conf/fpl/JacobsenSFK14,
  title = {Improving FPGA accelerated tracking with multiple online trained classifiers},
  pages = {1-7},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927505},
  crossref = {conf/fpl/2014},
  author = {Matthew Jacobsen and Siddarth Sampangi and Yoav Freund and Ryan Kastner}
}
@inproceedings{conf/fpl/PloogST00,
  title = {Security Upgrade of Existing ISDN Devices by Using Reconfigurable Logic},
  pages = {505-514},
  doi = {10.1007/3-540-44614-1_55},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Hagen Ploog and Mathias Schmalisch and Dirk Timmermann}
}
@inproceedings{conf/fpl/TurnerGG95,
  title = {BIT-Serial FIR Filters with CSD Coefficients for FPGAs},
  pages = {311-320},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_125},
  author = {Laurence E. Turner and Peter J. W. Graumann and S. G. Gibb}
}
@inproceedings{conf/fpl/AbouelellaBS12,
  title = {Automatically exploiting regularity in applications to reduce reconfiguration memory requirements},
  pages = {307-314},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339223},
  crossref = {conf/fpl/2012},
  author = {Fatma Abouelella and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/fpl/ZhaoYAIKS14,
  title = {A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927460},
  crossref = {conf/fpl/2014},
  author = {Qian Zhao and Kyosei Yanagida and Motoki Amagasaki and Masahiro Iida and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/FlemingBTCG15,
  title = {PushPush: Seamless integration of hardware and software objects via function calls over AXI},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294024},
  crossref = {conf/fpl/2015},
  author = {Shane T. Fleming and Ivan Beretta and David B. Thomas and George A. Constantinides and Dan R. Ghica}
}
@inproceedings{conf/fpl/VirtanenTPIL05,
  title = {Highly Automated FPGA Synthesis of Application-Specific Protocol Processors},
  pages = {269-274},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Seppo Virtanen and Dragos Truscan and Jani Paakkulainen and Jouni Isoaho and Johan Lilius}
}
@inproceedings{conf/fpl/MaitiS09,
  title = {Improving the quality of a Physical Unclonable Function using configurable Ring Oscillators},
  pages = {703-707},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272361},
  crossref = {conf/fpl/2009},
  author = {Abhranil Maiti and Patrick Schaumont}
}
@inproceedings{conf/fpl/SanoISK13,
  title = {Parallel and scalable custom computing for real-time fluid simulation on a cluster node with four tightly-coupled FPGAs},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645625},
  crossref = {conf/fpl/2013},
  author = {Kentaro Sano and Ryo Ito and Hayato Suzuki and Yoshiaki Kono}
}
@inproceedings{conf/fpl/WiangtongCL03,
  title = {A Unified Codesign Run-Time Environment for the UltraSONIC Reconfigurable Computer},
  pages = {396-405},
  doi = {10.1007/978-3-540-45234-8_39},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Theerayod Wiangtong and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/SidahaoCC05,
  title = {Power and Area Optimization for Multiple Restricted Multiplication},
  pages = {112-117},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Nalin Sidahao and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/BrebnerG95,
  title = {Use of Reconfigurability in Variable-Length Code Detection at Video Rates},
  pages = {429-438},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_137},
  author = {Gordon J. Brebner and John Gray}
}
@inproceedings{conf/fpl/HochbergerW08,
  title = {A new methodology for debugging and validation of soft cores},
  pages = {551-554},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630006},
  crossref = {conf/fpl/2008},
  author = {Christian Hochberger and Alexander Weiss}
}
@inproceedings{conf/fpl/Schmit03,
  title = {Extra-dimensional Island-Style FPGAs},
  pages = {406-415},
  doi = {10.1007/978-3-540-45234-8_40},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Herman Schmit}
}
@inproceedings{conf/fpl/FischerBH13,
  title = {An open-source multi-FPGA modular system for fair benchmarking of True Random Number Generators},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645570},
  crossref = {conf/fpl/2013},
  author = {Viktor Fischer and Florent Bernard and Patrick Haddad}
}
@inproceedings{conf/fpl/SiddharthaK14,
  title = {Heterogeneous dataflow architectures for FPGA-based sparse LU factorization},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927401},
  crossref = {conf/fpl/2014},
  author = {Siddhartha and Nachiket Kapre}
}
@inproceedings{conf/fpl/ThomasL10,
  title = {FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers},
  pages = {77-82},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.25},
  crossref = {conf/fpl/2010},
  author = {David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpl/DerrienR01,
  title = {Loop Tiling for Reconfigurable Accelerators},
  pages = {398-408},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_41},
  author = {Steven Derrien and Sanjay V. Rajopadhye}
}
@inproceedings{conf/fpl/AmanoJA03,
  title = {A Dynamically Adaptive Switching Fabric on a Multicontext Reconfigurable Device},
  pages = {161-170},
  doi = {10.1007/978-3-540-45234-8_17},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Hideharu Amano and Akiya Jouraku and Kenichiro Anjo}
}
@inproceedings{conf/fpl/KoorapatyP02,
  title = {Modular, Fabric-Specific Synthesis for Programmable Architectures},
  pages = {132-141},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_15},
  author = {Aneesh Koorapaty and Lawrence T. Pileggi}
}
@inproceedings{conf/fpl/LoveA13,
  title = {Rapid modular assembly of Xilinx FPGA designs},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645620},
  crossref = {conf/fpl/2013},
  author = {Andrew Love and Peter Athanas}
}
@inproceedings{conf/fpl/HaHVVELM02,
  title = {Adding Hardware Support to the HotSpot Virtual Machine for Domain Specific Applications},
  pages = {1135-1138},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_125},
  author = {Yajun Ha and Radovan Hipik and Serge Vernalde and Diederik Verkest and Marc Engels and Rudy Lauwereins and Hugo De Man}
}
@inproceedings{conf/fpl/FanWCL04,
  title = {On Optimal Irregular Switch Box Designs},
  pages = {189-199},
  doi = {10.1007/978-3-540-30117-2_21},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Hongbing Fan and Yu-Liang Wu and Chak-Chung Cheung and Jiping Liu}
}
@inproceedings{conf/fpl/PhilippG12,
  title = {(GECO)2: A graphical tool for the generation of configuration bitstreams for a smart sensor interface based on a Coarse-Grained Dynamically Reconfigurable Architecture},
  pages = {679-682},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339176},
  crossref = {conf/fpl/2012},
  author = {François Philipp and Manfred Glesner}
}
@inproceedings{conf/fpl/Koch04,
  title = {Preemptive Hardware Task Management},
  pages = {1174},
  doi = {10.1007/978-3-540-30117-2_164},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Dirk Koch}
}
@inproceedings{conf/fpl/ZhuoLM06,
  title = {A Congestion Driven Placement Algorithm for FPGA Synthesis},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311290},
  author = {Yue Zhuo and Hao Li and Saraju P. Mohanty}
}
@inproceedings{conf/fpl/ZickLF14,
  title = {High-precision self-characterization for the LUT burn-in information leakage threat},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927475},
  crossref = {conf/fpl/2014},
  author = {Kenneth M. Zick and Sen Li and Matthew French}
}
@inproceedings{conf/fpl/SkliarovaS09,
  title = {Recursion in reconfigurable computing: A survey of implementation approaches},
  pages = {224-229},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272304},
  crossref = {conf/fpl/2009},
  author = {Iouliia Skliarova and Valery Sklyarov}
}
@inproceedings{conf/fpl/PaulssonHB08,
  title = {Exploitation of dynamic and partial hardware reconfiguration for on-line power/performance optimization},
  pages = {699-700},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630044},
  crossref = {conf/fpl/2008},
  author = {Katarina Paulsson and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/fpl/TrippPAPG05,
  title = {Trident: An FPGA Compiler Framework for Floating-Point Algorithms},
  pages = {317-322},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Justin L. Tripp and Kristopher D. Peterson and Christine Ahrens and Jeffrey D. Poznanovic and Maya Gokhale}
}
@inproceedings{conf/fpl/NiitsumaM10,
  title = {Sum of Absolute Difference Implementations for Image Processing on FPGAs},
  pages = {167-170},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.40},
  crossref = {conf/fpl/2010},
  author = {Hiroaki Niitsuma and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/FonsFCL07,
  title = {Design of a hardware accelerator for fingerprint alignment},
  pages = {485-488},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380695},
  crossref = {conf/fpl/2007},
  author = {Mariano Fons and Francisco Fons and Enrique Cantó and Mariano López}
}
@inproceedings{conf/fpl/SaitoFUY05,
  title = {Cluster Architecture for Reconfigurable Signal Processing Engine for Wireless Communication},
  pages = {353-359},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Miyoshi Saito and Hisanori Fujisawa and Nobuo Ujiie and Hideki Yoshizawa}
}
@inproceedings{conf/fpl/TseTTL10,
  title = {Reconfigurable Control Variate Monte-Carlo Designs for Pricing Exotic Options},
  pages = {364-367},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.46},
  crossref = {conf/fpl/2010},
  author = {Anson H. T. Tse and David B. Thomas and Kuen Hung Tsoi and Wayne Luk}
}
@inproceedings{conf/fpl/LehmannS01,
  title = {Case Study of Integration of Reconfigurable Logic as a Coprocessor into a SCI-Cluster under RT-Linux},
  pages = {633-637},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_69},
  author = {Thomas Lehmann and Andreas Schreckenberg}
}
@inproceedings{conf/fpl/AhonenN05,
  title = {Integration of a NoC-Based Multimedia Processing Platform},
  pages = {606-611},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Tapani Ahonen and Jari Nurmi}
}
@inproceedings{conf/fpl/PoetterHPANS04,
  title = {JHDLBits: The Merging of Two Worlds},
  pages = {414-423},
  doi = {10.1007/978-3-540-30117-2_43},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Alexandra Poetter and Jesse Hunter and Cameron D. Patterson and Peter M. Athanas and Brent E. Nelson and Neil Steiner}
}
@inproceedings{conf/fpl/MoreiraMH02,
  title = {Rijndael Cryptographic Engine on the UltraSONIC Reconfigurable Platform},
  pages = {770-779},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_79},
  author = {Emmanuel A. Moreira and Paul L. McAlpine and Simon D. Haynes}
}
@inproceedings{conf/fpl/BellasCDLL09,
  title = {Proteus: An architectural synthesis tool based on the stream programming paradigm},
  pages = {596-599},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272389},
  crossref = {conf/fpl/2009},
  author = {Nikolaos Bellas and Sek M. Chai and Malcolm Dwyer and Dan Linzmeier and Abelardo López-Lagunas}
}
@inproceedings{conf/fpl/CartwrightSMA14,
  title = {Achieving portability and efficiency over chip heterogeneous multiprocessor systems},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927395},
  crossref = {conf/fpl/2014},
  author = {Eugene Cartwright and Alborz Sadeghian and Sen Ma and David L. Andrews}
}
@inproceedings{conf/fpl/JangCP02,
  title = {Energy-Efficient Matrix Multiplication on FPGAs},
  pages = {534-544},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_56},
  author = {Ju-wook Jang and Seonil Choi and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/GeLW05,
  title = {A Reconfigurable Instruction Memory Hierarchy for Embedded Systems},
  pages = {7-12},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Zhiguo Ge and Hock-Beng Lim and Weng-Fai Wong}
}
@inproceedings{conf/fpl/ChenWLZ12,
  title = {Non-volatile 3D stacking RRAM-based FPGA},
  pages = {367-372},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339206},
  crossref = {conf/fpl/2012},
  author = {Yi-Chung Chen and Wenhua Wang and Hai Li and Wei Zhang}
}
@inproceedings{conf/fpl/SaegusaMY08,
  title = {How fast is an FPGA in image processing?},
  pages = {77-82},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629911},
  crossref = {conf/fpl/2008},
  author = {Takashi Saegusa and Tsutomu Maruyama and Yoshiki Yamaguchi}
}
@inproceedings{conf/fpl/WoldTA13,
  title = {Generation of multi-core systems from multithreaded software},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645582},
  crossref = {conf/fpl/2013},
  author = {Alexander Wold and Jim Tørresen and Andreas Agne}
}
@inproceedings{conf/fpl/PetrovMMVZG04,
  title = {The XPP Architecture and Its Co-simulation Within the Simulink Environment},
  pages = {761-770},
  doi = {10.1007/978-3-540-30117-2_77},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Mihail Petrov and Tudor Murgan and Frank May and Martin Vorbach and Peter Zipf and Manfred Glesner}
}
@inproceedings{conf/fpl/VenkataramanS0K14,
  title = {A bit-interleaved embedded hamming scheme to correct single-bit and multi-bit upsets for SRAM-based FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927385},
  crossref = {conf/fpl/2014},
  author = {Shyamsundar Venkataraman and Rui Santos and Anup Das 0001 and Akash Kumar}
}
@inproceedings{conf/fpl/SchaferQC01,
  title = {Evaluation of an FPGA Implementation of the Discrete Element Method},
  pages = {306-314},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_32},
  author = {Benjamin Carrión Schäfer and Steven F. Quigley and Andrew H. C. Chan}
}
@inproceedings{conf/fpl/GschwindM96,
  title = {Migration from Schematic-Based Designs to a VHDL Synthesis Environment},
  pages = {346-355},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_37},
  author = {Michael Gschwind and Christian Mautner}
}
@inproceedings{conf/fpl/BraunPKHB08,
  title = {Data path driven waveform-like reconfiguration},
  pages = {607-610},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630020},
  crossref = {conf/fpl/2008},
  author = {Lars Braun and Katarina Paulsson and Herrmann Krömer and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/fpl/PramstallerW04,
  title = {A Universal and Efficient AES Co-processor for Field Programmable Logic Arrays},
  pages = {565-574},
  doi = {10.1007/978-3-540-30117-2_58},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Norbert Pramstaller and Johannes Wolkerstorfer}
}
@inproceedings{conf/fpl/Holler03,
  title = {FPGAs for High Accuracy Clock Synchronization over Ethernet Networks},
  pages = {960-963},
  doi = {10.1007/978-3-540-45234-8_95},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Roland Höller}
}
@inproceedings{conf/fpl/Torres-HuitzilA03,
  title = {Configurable Hardware Architecture for Real-Time Window-Based Image Processing},
  pages = {1008-1011},
  doi = {10.1007/978-3-540-45234-8_107},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Cesar Torres-Huitzil and Miguel O. Arias-Estrada}
}
@inproceedings{conf/fpl/MenottiCFM09,
  title = {Automatic generation of FPGA hardware accelerators using a domain specific language},
  pages = {457-461},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272485},
  crossref = {conf/fpl/2009},
  author = {Ricardo Menotti and João M. P. Cardoso and Marcio Merino Fernandes and Eduardo Marques}
}
@inproceedings{conf/fpl/XunWWZS12,
  title = {Extending BORPH for shared memory reconfigurable computers},
  pages = {563-566},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339371},
  crossref = {conf/fpl/2012},
  author = {Changqing Xun and Mei Wen and Nan Wu 0003 and Chunyuan Zhang and Hayden Kwok-Hay So}
}
@inproceedings{conf/fpl/WoodKYH12,
  title = {Multi-kernel floorplanning for enhanced CGRAS},
  pages = {157-164},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339255},
  crossref = {conf/fpl/2012},
  author = {Aaron Wood and Adam Knight and Benjamin Ylvisaker and Scott Hauck}
}
@inproceedings{conf/fpl/QiangSA05,
  title = {An Emulation Model for Sequential ATPG-Based Bounded Model Checking},
  pages = {469-474},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Qiang Qiang and Daniel G. Saab and Jacob A. Abraham}
}
@inproceedings{conf/fpl/BenkridSCB03,
  title = {An FPGA-Based Image Connected Component Labeller},
  pages = {1012-1015},
  doi = {10.1007/978-3-540-45234-8_108},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Khaled Benkrid and S. Sukhsawas and Danny Crookes and Abdsamad Benkrid}
}
@inproceedings{conf/fpl/BrandonSG10,
  title = {General Purpose Computing with Reconfigurable Acceleration},
  pages = {588-591},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.115},
  crossref = {conf/fpl/2010},
  author = {Anthony Brandon and Ioannis Sourdis and Georgi Nedeltchev Gaydadjiev}
}
@inproceedings{conf/fpl/SekaninaS00,
  title = {Toward Uniform Approach to Design of Evolvable Hardware Based Systems},
  pages = {814-817},
  doi = {10.1007/3-540-44614-1_92},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Lukás Sekanina and Azeddien M. Sllame}
}
@inproceedings{conf/fpl/KressP99,
  title = {Debugging Application-Specific Programmable Products},
  pages = {481-486},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_57},
  author = {Rainer Kress 0002 and Andreas Pyttel}
}
@inproceedings{conf/fpl/VillataBKAL14,
  title = {Fast and accurate SEU-tolerance characterization method for Zynq SoCs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927416},
  crossref = {conf/fpl/2014},
  author = {Igor Villata and Unai Bidarte and Uli Kretzschmar and Armando Astarloa and Jesús Lázaro}
}
@inproceedings{conf/fpl/ChangJGGANAKBSC10,
  title = {ERCBench: An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing},
  pages = {408-413},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.85},
  crossref = {conf/fpl/2010},
  author = {Daniel W. Chang and Christipher D. Jenkins and Philip C. Garcia and Syed Zohaib Gilani and Paula Aguilera and Aishwarya Nagarajan and Michael J. Anderson and Matthew A. Kenny and Sean M. Bauer and Michael J. Schulte and Katherine Compton}
}
@inproceedings{conf/fpl/OlivaresBHVZ06,
  title = {Fast Full-Search Block Matching Algorithm Motion Estimation Alternatives in FPGA},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311287},
  author = {Joaquín Olivares and Ignacio Benavides and Javier Hormigo and Julio Villalba and Emilio L. Zapata}
}
@inproceedings{conf/fpl/RonakF12,
  title = {Evaluating the efficiency of DSP Block synthesis inference from flow graphs},
  pages = {727-730},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339163},
  crossref = {conf/fpl/2012},
  author = {Bajaj Ronak and Suhaib A. Fahmy}
}
@inproceedings{conf/fpl/BeldachiN14,
  title = {Accurate power control and monitoring in ZYNQ boards},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927415},
  crossref = {conf/fpl/2014},
  author = {Arash Farhadi Beldachi and José L. Núñez-Yáñez}
}
@inproceedings{conf/fpl/CantoFL08,
  title = {Self-recofigurable embedded systems on Spartan-3},
  pages = {571-574},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630011},
  crossref = {conf/fpl/2008},
  author = {Enrique Cantó and Francesc Fons and Mariano López}
}
@inproceedings{conf/fpl/EiroaB13,
  title = {FPGA implementation and DPA resistance analysis of a lightweight HMAC construction based on photon hash family},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645605},
  crossref = {conf/fpl/2013},
  author = {Susana Eiroa and Iluminada Baturone}
}
@inproceedings{conf/fpl/TingYLL02,
  title = {An FPGA Based SHA-256 Processor},
  pages = {577-585},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_60},
  author = {Kurt K. Ting and Steve C. L. Yuen and Kin-Hong Lee and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/TheocharoulisPM10,
  title = {Implementing Rainbow Tables in High-End FPGAs for Super-Fast Password Cracking},
  pages = {145-150},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.120},
  crossref = {conf/fpl/2010},
  author = {Kostas Theocharoulis and Ioannis Papaefstathiou and Charalampos Manifavas}
}
@inproceedings{conf/fpl/RoyP94,
  title = {Power Dissipation Driven FPGA Place and Route Under Delay Constraints},
  pages = {57-65},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_69},
  author = {Kaushik Roy and Sharat Prasad}
}
@proceedings{conf/fpl/2003,
  editor = {Peter Y. K. Cheung},
  editor = {George A. Constantinides},
  editor = {José T. de Sousa},
  title = {Field Programmable Logic and Application, 13th International Conference, FPL 2003, Lisbon, Portugal, September 1-3, 2003, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {2778},
  publisher = {Springer},
  year = {2003},
  isbn = {3-540-40822-3},
  author = {}
}
@inproceedings{conf/fpl/WadhwaD00,
  title = {Efficient Self-Reconfigurable Implementations Using On-chip Memory},
  pages = {443-448},
  doi = {10.1007/3-540-44614-1_47},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Sameer Wadhwa and Andreas Dandalis}
}
@inproceedings{conf/fpl/BalochAS06,
  title = {An Efficient Fault Tolerance Scheme for Preventing Single Event Disruptions in Reconfigurable Architectures},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311295},
  author = {Sajid Baloch and Tughrul Arslan and Adrian Stoica}
}
@inproceedings{conf/fpl/UmurogluMJ15,
  title = {Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293939},
  crossref = {conf/fpl/2015},
  author = {Yaman Umuroglu and Donn Morrison and Magnus Jahre}
}
@inproceedings{conf/fpl/AbkeB00,
  title = {CoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs},
  pages = {191-200},
  doi = {10.1007/3-540-44614-1_22},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Joerg Abke and Erich Barke}
}
@inproceedings{conf/fpl/DenolfNV09,
  title = {Using C-to-gates to program streaming image processing kernels efficiently on FPGAs},
  pages = {626-630},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272373},
  crossref = {conf/fpl/2009},
  author = {Kristof Denolf and Stephen Neuendorffer and Kees A. Vissers}
}
@inproceedings{conf/fpl/SaitoKSHMSKYNMKA09,
  title = {MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link},
  pages = {6-11},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272565},
  crossref = {conf/fpl/2009},
  author = {Shotaro Saito and Yoshinori Kohama and Yasufumi Sugimori and Yohei Hasegawa and Hiroki Matsutani and Toru Sano and Kazutaka Kasuga and Yoichi Yoshida and Kiichi Niitsu and Noriyuki Miura and Tadahiro Kuroda and Hideharu Amano}
}
@inproceedings{conf/fpl/SmithB96,
  title = {RACE: Reconfigurable and Adaptive Computing Environment},
  pages = {87-95},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_9},
  author = {Doug Smith and Dinesh Bhatia}
}
@inproceedings{conf/fpl/ShidaSOB08,
  title = {An optimization method of DMA transfer for a general purpose reconfigurable machine},
  pages = {647-650},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630030},
  crossref = {conf/fpl/2008},
  author = {Sayaka Shida and Yuichiro Shibata and Kiyoshi Oguri and Duncan A. Buell}
}
@inproceedings{conf/fpl/ChinLW06,
  title = {Power Implications of Implementing Logic Using FPGA Embedded Memory Arrays},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311200},
  author = {Scott Y. L. Chin and Clarence S. P. Lee and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/ErdemLP11,
  title = {Clustered Hierarchical Search Structure for Large-Scale Packet Classification on FPGA},
  pages = {201-206},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.44},
  crossref = {conf/fpl/2011},
  author = {Oguzhan Erdem and Hoang Le and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/HinkelmannZG09,
  title = {Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes},
  pages = {359-366},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272268},
  crossref = {conf/fpl/2009},
  author = {Heiko Hinkelmann and Peter Zipf and Manfred Glesner}
}
@inproceedings{conf/fpl/DevlinC99,
  title = {DIME - The First Module Standard for FPGA Based High Performance Computing},
  pages = {425-430},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_48},
  author = {Malachy Devlin and Allan J. Cantle}
}
@inproceedings{conf/fpl/SomervilleK12,
  title = {Improving memory support in the VTR flow},
  pages = {197-202},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339260},
  crossref = {conf/fpl/2012},
  author = {Andrew Somerville and Kenneth B. Kent}
}
@inproceedings{conf/fpl/LeberGL11,
  title = {High Frequency Trading Acceleration Using FPGAs},
  pages = {317-322},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.64},
  crossref = {conf/fpl/2011},
  author = {Christian Leber and Benjamin Geib and Heiner Litz}
}
@inproceedings{conf/fpl/GehringL96,
  title = {The Trianus System and Its Application to Custom Computing},
  pages = {176-184},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_18},
  author = {Stephan W. Gehring and Stefan H.-M. Ludwig}
}
@inproceedings{conf/fpl/BecherBZT14,
  title = {Energy-aware SQL query acceleration through FPGA-based dynamic partial reconfiguration},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927502},
  crossref = {conf/fpl/2014},
  author = {Andreas Becher and Florian Bauer and Daniel Ziener and Jürgen Teich}
}
@inproceedings{conf/fpl/ZhaoFYL14,
  title = {Patra: Parallel tree-reweighted message passing architecture},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927506},
  crossref = {conf/fpl/2014},
  author = {Wenlai Zhao and Haohuan Fu and Guangwen Yang and Wayne Luk}
}
@proceedings{conf/fpl/2001,
  editor = {Gordon J. Brebner},
  editor = {Roger F. Woods},
  title = {Field-Programmable Logic and Applications, 11th International Conference, FPL 2001, Belfast, Northern Ireland, UK, August 27-29, 2001, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {2147},
  publisher = {Springer},
  year = {2001},
  isbn = {3-540-42499-7},
  author = {}
}
@inproceedings{conf/fpl/TrippJH02,
  title = {Sea Cucumber: A Synthesizing Compiler for FPGAs},
  pages = {875-885},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_90},
  author = {Justin L. Tripp and Preston A. Jackson and Brad L. Hutchings}
}
@inproceedings{conf/fpl/BrandMR94,
  title = {Specification and Synthesis of Complex Arithmetic Operators for FPGAs},
  pages = {78-88},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_71},
  author = {Hans-Jürgen Brand and Dietmar Mueller and Wolfgang Rosenstiel}
}
@inproceedings{conf/fpl/ReordaV03,
  title = {Emulation-Based Analysis of Soft Errors in Deep Sub-micron Circuits},
  pages = {616-626},
  doi = {10.1007/978-3-540-45234-8_60},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Matteo Sonza Reorda and Massimo Violante}
}
@inproceedings{conf/fpl/FrederickS06,
  title = {Multi-Bit Carry Chains for High-Performance Reconfigurable Fabrics},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311225},
  author = {Michael T. Frederick and Arun K. Somani}
}
@inproceedings{conf/fpl/VasicekS07,
  title = {An area-efficient alternative to adaptive median filtering in FPGAs},
  pages = {216-221},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380650},
  crossref = {conf/fpl/2007},
  author = {Zdenek Vasícek and Lukás Sekanina}
}
@inproceedings{conf/fpl/Romero-XimilD09,
  title = {An FPGA design for evaluating score function in protein energy calculation},
  pages = {666-669},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272344},
  crossref = {conf/fpl/2009},
  author = {Jose Manuel Romero-Ximil and Arturo Diaz-Perez}
}
@inproceedings{conf/fpl/ThomasL04,
  title = {Implementing Graphics Shaders Using FPGAs},
  pages = {1173},
  doi = {10.1007/978-3-540-30117-2_163},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpl/Malik04,
  title = {Minimising Reconfiguration Overheads in Embedded Applications (Abstract)},
  pages = {1189},
  doi = {10.1007/978-3-540-30117-2_175},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Usama Malik}
}
@inproceedings{conf/fpl/NovotnyS06,
  title = {General Digit Width Normal Basis Multipliers with Circular and Linear Structure},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311333},
  author = {Martin Novotný and Jan Schmidt}
}
@inproceedings{conf/fpl/KumarFHMC07,
  title = {Multi-processor System-level Synthesis for Multiple Applications on Platform FPGA},
  pages = {92-97},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380631},
  crossref = {conf/fpl/2007},
  author = {Akash Kumar and Shakith Fernando and Yajun Ha and Bart Mesman and Henk Corporaal}
}
@inproceedings{conf/fpl/YuKLL03,
  title = {A Smith-Waterman Systolic Cell},
  pages = {375-384},
  doi = {10.1007/978-3-540-45234-8_37},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Chi Wai Yu and K. H. Kwong and Kin-Hong Lee and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/CarlineC02,
  title = {A Novel Watermarking Technique for LUT Based FPGA Designs},
  pages = {1152-1155},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_129},
  author = {Dylan Carline and Paul Coulton}
}
@inproceedings{conf/fpl/CarrollE06,
  title = {Reducing the Space Complexity of Pipelined Routing Using Modified Range Encoding},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311274},
  author = {Allan Carroll and Carl Ebeling}
}
@inproceedings{conf/fpl/AmanoHAITKNN06,
  title = {A Context Dependent Clock Control Mechanism for Dynamically Reconfigurable Processors},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311269},
  author = {Hideharu Amano and Yohei Hasegawa and Shohei Abe and Kenichiro Ishikawa and Shunsuke Tsutsumi and Shunsuke Kurotaki and Takuro Nakamura and Takashi Nishimura}
}
@inproceedings{conf/fpl/CadenasM02,
  title = {A Clocking Technique with Power Savings in Virtex-Based Pipelined Designs},
  pages = {322-331},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_34},
  author = {Oswaldo Cadenas and Graham M. Megson}
}
@inproceedings{conf/fpl/SidhuMP99,
  title = {Genetic Programming Using Self-Reconfigurable FPGAs},
  pages = {301-312},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_31},
  author = {Reetinder P. S. Sidhu and Alessandro Mei and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/AndersonSNMJ00,
  title = {A Placement Algorithm for FPGA Designs with Multiple I/O Standards},
  pages = {211-220},
  doi = {10.1007/3-540-44614-1_24},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jason Helge Anderson and Jim Saunders and Sudip Nag and Chari Madabhushi and Rajeev Jayaraman}
}
@inproceedings{conf/fpl/WoodruffMM13,
  title = {A 64-bit MIPS processor running freebsd on a portable FPGA tablet},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645630},
  crossref = {conf/fpl/2013},
  author = {Jonathan Woodruff and A. Theodore Markettos and Simon W. Moore}
}
@inproceedings{conf/fpl/JingLFHMWWH11,
  title = {Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms},
  pages = {282-285},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.57},
  crossref = {conf/fpl/2011},
  author = {Naifeng Jing and Ju-Yueh Lee and Zhe Feng 0002 and Weifeng He and Zhigang Mao and Shi-Jie Wen and Rick Wong and Lei He}
}
@inproceedings{conf/fpl/JunLXA15,
  title = {A transport-layer network for distributed FPGA platforms},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293976},
  crossref = {conf/fpl/2015},
  author = {Sang Woo Jun and Ming Liu and Shuotao Xu and Arvind}
}
@inproceedings{conf/fpl/PardoLCB06,
  title = {FPGA Implementation of 3-D Thermal Model Simulator},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311278},
  author = {Fernando Pardo and P. López and Diego Cabello and M. Balsi}
}
@inproceedings{conf/fpl/CheemaNAK14,
  title = {Power-efficient re-gridding architecture for accelerating Non-uniform Fast Fourier Transform},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927451},
  crossref = {conf/fpl/2014},
  author = {Umer I. Cheema and Gregory Nash and Rashid Ansari and Ashfaq A. Khokhar}
}
@inproceedings{conf/fpl/VeredasSMM05,
  title = {Custom Implementation of the Coarse-Grained Reconfigurable ADRES Architecture for Multimedia Purposes},
  pages = {106-111},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Francisco-Javier Veredas and Michael Scheppler and Will Moffat and Bingfeng Mei}
}
@inproceedings{conf/fpl/BlodgetJKMS03,
  title = {A Self-reconfiguring Platform},
  pages = {565-574},
  doi = {10.1007/978-3-540-45234-8_55},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Brandon Blodget and Philip James-Roxby and Eric Keller and Scott McMillan and Prasanna Sundararajan}
}
@inproceedings{conf/fpl/BattezzatiDSV09,
  title = {Soft errors in Flash-based FPGAs: Analysis methodologies and first results},
  pages = {723-724},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272321},
  crossref = {conf/fpl/2009},
  author = {Niccolò Battezzati and Filomena Decuzzi and Luca Sterpone and Massimo Violante}
}
@inproceedings{conf/fpl/HollandH05,
  title = {Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC},
  pages = {95-100},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Mark Holland and Scott Hauck}
}
@inproceedings{conf/fpl/WildG14,
  title = {Enabling SRAM-PUFs on Xilinx FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927384},
  crossref = {conf/fpl/2014},
  author = {Alexander Wild and Tim Güneysu}
}
@inproceedings{conf/fpl/KyrkouTT11,
  title = {FPGA-Accelerated Object Detection Using Edge Information},
  pages = {167-170},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.38},
  crossref = {conf/fpl/2011},
  author = {Christos Kyrkou and Christos Ttofis and Theocharis Theocharides}
}
@inproceedings{conf/fpl/PoligAH13,
  title = {Token-based dictionary pattern matching for text analytics},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645535},
  crossref = {conf/fpl/2013},
  author = {Raphael Polig and Kubilay Atasu and Christoph Hagleitner}
}
@inproceedings{conf/fpl/Cardells-TormoVA03,
  title = {Symbol Timing Synchronization in FPGA-Based Software Radios: Application to DVB-S},
  pages = {31-40},
  doi = {10.1007/978-3-540-45234-8_4},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Francisco Cardells-Tormo and Javier Valls-Coquillat and Vicenc Almenar-Terre}
}
@inproceedings{conf/fpl/KepaMK09,
  title = {IP protection in Partially Reconfigurable FPGAs},
  pages = {403-409},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272250},
  crossref = {conf/fpl/2009},
  author = {Krzysztof Kepa and Fearghal Morgan and Krzysztof Kosciuszkiewicz}
}
@inproceedings{conf/fpl/OzcanAH13,
  title = {A high performance deblocking filter hardware for High Efficiency Video Coding},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645602},
  crossref = {conf/fpl/2013},
  author = {Erdem Ozcan and Yusuf Adibelli and Ilker Hamzaoglu}
}
@inproceedings{conf/fpl/IlaGCB04,
  title = {FPGA Implementation of a Vision-Based Motion Estimation Algorithm for an Underwater Robot},
  pages = {1152-1154},
  doi = {10.1007/978-3-540-30117-2_153},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Viorela Ila and Rafael García and François Charot and Joan Batlle}
}
@inproceedings{conf/fpl/CrockerNH07,
  title = {Fault Models and Yield Analysis for QCA-based PLAs},
  pages = {435-440},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380685},
  crossref = {conf/fpl/2007},
  author = {Michael Crocker and Michael T. Niemier and Xiaobo Sharon Hu}
}
@inproceedings{conf/fpl/Shand97,
  title = {A case study of algorithm implementation in reconfigurable hardware and software},
  pages = {333-343},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_238},
  author = {Mark Shand}
}
@inproceedings{conf/fpl/SerotBA11,
  title = {Implementing Stream-Processing Applications on FPGAs: A DSL-Based Approach},
  pages = {130-137},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.32},
  crossref = {conf/fpl/2011},
  author = {Jocelyn Sérot and François Berry and Sameer Ahmed}
}
@inproceedings{conf/fpl/WoodsV08,
  title = {FPGA acceleration of quasi-Monte Carlo in finance},
  pages = {335-340},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629954},
  crossref = {conf/fpl/2008},
  author = {Nathan A. Woods and Tom VanCourt}
}
@inproceedings{conf/fpl/Takamaeda-YamazakiK14,
  title = {flipSyrup: Cycle-accurate hardware simulation framework on abstract FPGA platforms},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927436},
  crossref = {conf/fpl/2014},
  author = {Shinya Takamaeda-Yamazaki and Kenji Kise}
}
@inproceedings{conf/fpl/RupnowAFC09,
  title = {Performance metrics for hybrid multi-tasking systems},
  pages = {547-550},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272416},
  crossref = {conf/fpl/2009},
  author = {Kyle Rupnow and Jacob Adriaens and Wenyin Fu and Katherine Compton}
}
@inproceedings{conf/fpl/HaqueB11,
  title = {A Radiation Hard Lut Block with Auto-Scrubbing},
  pages = {441-446},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.87},
  crossref = {conf/fpl/2011},
  author = {Kashfia Haque and Paul Beckett}
}
@inproceedings{conf/fpl/LeeM03,
  title = {Building Run-Time Reconfigurable Systems from Tiles},
  pages = {252-261},
  doi = {10.1007/978-3-540-45234-8_25},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Gareth Lee and George Milne}
}
@inproceedings{conf/fpl/JiaLGCWGY14,
  title = {A survey of open source processors for FPGAs},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927482},
  crossref = {conf/fpl/2014},
  author = {Rui Jia and Colin Yu Lin and Zhenhong Guo and Rui Chen and Fei Wang and Tongqiang Gao and Haigang Yang}
}
@inproceedings{conf/fpl/PhamPD10,
  title = {Evaluation of Fault-Mitigation Schemes for Fault-Tolerant Dynamic MPSoC},
  pages = {159-162},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.38},
  crossref = {conf/fpl/2010},
  author = {Hung-Manh Pham and Sébastien Pillement and Didier Demigny}
}
@inproceedings{conf/fpl/KalenderiPPM12,
  title = {Breaking the GSM A5/1 cryptography algorithm with rainbow tables and high-end FPGAS},
  pages = {747-753},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339146},
  crossref = {conf/fpl/2012},
  author = {Maria Kalenderi and Dionisios N. Pnevmatikatos and Ioannis Papaefstathiou and Charalampos Manifavas}
}
@inproceedings{conf/fpl/HollandH04,
  title = {Automatic Creation of Reconfigurable PALs/PLAs for SoC},
  pages = {536-545},
  doi = {10.1007/978-3-540-30117-2_55},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Mark Holland and Scott Hauck}
}
@inproceedings{conf/fpl/EisenhardtSFORTBHKDTHZG08,
  title = {Coarse-grained reconfiguration},
  pages = {349},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629957},
  crossref = {conf/fpl/2008},
  author = {Sven Eisenhardt and Thomas Schweizer and Julio A. de Oliveira Filho and Tobias Oppold and Wolfgang Rosenstiel and Alexander Thomas and Jürgen Becker and Frank Hannig and Dmitrij Kissler and Hritam Dutta and Jürgen Teich and Heiko Hinkelmann and Peter Zipf and Manfred Glesner}
}
@inproceedings{conf/fpl/ZhangNL00,
  title = {A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems},
  pages = {361-370},
  doi = {10.1007/3-540-44614-1_39},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Xue-Jie Zhang and Kam-Wing Ng and Wayne Luk}
}
@inproceedings{conf/fpl/LockwoodNZMDL03,
  title = {An Extensible, System-On-Programmable-Chip, Content-Aware Internet Firewall},
  pages = {859-868},
  doi = {10.1007/978-3-540-45234-8_83},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {John W. Lockwood and Christopher E. Neely and Christopher K. Zuver and James Moscola and Sarang Dharmapurikar and David Lim}
}
@inproceedings{conf/fpl/NguyenMMC05,
  title = {Real-Time Feature Extraction for High Speed Networks},
  pages = {438-443},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {David Nguyen and Gokhan Memik and Seda Ogrenci Memik and Alok N. Choudhary}
}
@inproceedings{conf/fpl/BroxS06,
  title = {Development of IP Modules of Fuzzy Controllers for the Design of Embedded Systems on FPGAs},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311359},
  author = {María Brox and Santiago Sánchez-Solano}
}
@inproceedings{conf/fpl/MartinezRPMR06,
  title = {A Codesign Tool for High Level Systhesis of Vision Models on FPL},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311324},
  author = {Antonio Martínez and Leonardo Maria Reyneri and Francisco J. Pelayo and Christian A. Morillas and Samuel F. Romero}
}
@inproceedings{conf/fpl/GunturJHAV13,
  title = {Design of a multi GBPS Single Carrier digital baseband for 60GHz applications and its FPGA implementation},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645573},
  crossref = {conf/fpl/2013},
  author = {Surendra Guntur and Feike Jansen and Jan Hoogerbrugge and Lotfi Abkari and Eric Vos}
}
@inproceedings{conf/fpl/Cheung04,
  title = {A System on Chip Design Framework for Prime Number Validation Using Reconfigurable Hardware},
  pages = {1186-1187},
  doi = {10.1007/978-3-540-30117-2_173},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Ray C. C. Cheung}
}
@inproceedings{conf/fpl/AndersonNCKMC04,
  title = {Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis},
  pages = {168-178},
  doi = {10.1007/978-3-540-30117-2_19},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jason Helge Anderson and Sudip Nag and Kamal Chaudhary and Sandor Kalman and Chari Madabhushi and Paul Cheng}
}
@inproceedings{conf/fpl/MartinaMNV03,
  title = {Design of a Power Conscious, Customizable CDMA Receiver},
  pages = {1028-1031},
  doi = {10.1007/978-3-540-45234-8_112},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Maurizio Martina and Andrea Molino and Mario Nicola and Fabrizio Vacca}
}
@inproceedings{conf/fpl/ToledoMGFR06,
  title = {Skin Color Detection for Real Time Mobile Applications},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311299},
  author = {F. Javier Toledo and José-Javier Martínez and F. Javier Garrigós and José M. Ferrández and V. Rodellar}
}
@inproceedings{conf/fpl/LavinPGNHW10,
  title = {Using Hard Macros to Reduce FPGA Compilation Time},
  pages = {438-441},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.90},
  crossref = {conf/fpl/2010},
  author = {Christopher Lavin and Marc Padilla and Subhrashankha Ghosh and Brent E. Nelson and Brad L. Hutchings and Michael J. Wirthlin}
}
@inproceedings{conf/fpl/QianNSM14,
  title = {FPGA implementation of low-power split-radix FFT processors},
  pages = {1-2},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927379},
  crossref = {conf/fpl/2014},
  author = {Zhuo Qian and Nasibeh Nasiri and Oren Segal and Martin Margala}
}
@inproceedings{conf/fpl/GramataTG94,
  title = {The MD5 Message-Digest Algorithm in the XILINX FPGA},
  pages = {126-128},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_79},
  author = {P. Gramata and P. Trebaticky and Elena Gramatová}
}
@inproceedings{conf/fpl/ChathaV99,
  title = {Hardware-Software Codesign for Dynamically Reconfigurable Architectures},
  pages = {175-184},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_18},
  author = {Karam S. Chatha and Ranga Vemuri}
}
@inproceedings{conf/fpl/LangeS05,
  title = {Evaluation Strategies for Coarse Grained Reconfigurable Architectures},
  pages = {586-589},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Hendrik Lange and Hartmut Schröder}
}
@inproceedings{conf/fpl/Resano04,
  title = {A Specific Scheduling Flow for Dynamically Reconfigurable Hardware},
  pages = {1178-1179},
  doi = {10.1007/978-3-540-30117-2_167},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Javier Resano}
}
@inproceedings{conf/fpl/SugiharaKKO08,
  title = {Performance optimization by track swapping on critical paths utilizing random variations for FPGAS},
  pages = {503-506},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629994},
  crossref = {conf/fpl/2008},
  author = {Yuuri Sugihara and Yohei Kume and Kazutoshi Kobayashi and Hidetoshi Onodera}
}
@inproceedings{conf/fpl/PoussierRW02,
  title = {SOPC-based Embedded Smart Strain Gage Sensor},
  pages = {1131-1134},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_124},
  author = {Sylvain Poussier and Hassan Rabah and Serge Weber}
}
@inproceedings{conf/fpl/VorwerkKGC07,
  title = {Improving Annealing Via Directed Moves},
  pages = {363-370},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380673},
  crossref = {conf/fpl/2007},
  author = {Kristofer Vorwerk and Andrew A. Kennings and Jonathan W. Greene and Doris T. Chen}
}
@inproceedings{conf/fpl/MohantyP03,
  title = {An Algorithm Designer's Workbench for Platform FPGA's},
  pages = {41-50},
  doi = {10.1007/978-3-540-45234-8_5},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Sumit Mohanty and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/HermanekKT10,
  title = {Reducing Power Consumption of an Embedded DSP Platform through the Clock-Gating Technique},
  pages = {336-339},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.73},
  crossref = {conf/fpl/2010},
  author = {Antonin Hermanek and Michal Kunes and Milan Tichý}
}
@inproceedings{conf/fpl/ZimmermannGP10,
  title = {High-Performance Integer Factoring with Reconfigurable Devices},
  pages = {83-88},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.26},
  crossref = {conf/fpl/2010},
  author = {Ralf Zimmermann 0001 and Tim Güneysu and Christof Paar}
}
@inproceedings{conf/fpl/BowenB08,
  title = {Real-time image super resolution using an FPGA},
  pages = {89-94},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629913},
  crossref = {conf/fpl/2008},
  author = {Oliver Bowen and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpl/MiyazakiYTNO95,
  title = {Telecommunication-Oriented FPGA and Dedicated CAD System},
  pages = {54-67},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_98},
  author = {Toshiaki Miyazaki and Kazuhisa Yamada and Akihiro Tsutsui and Hiroshi Nakada and Naohisa Ohta}
}
@inproceedings{conf/fpl/Klindworth94,
  title = {A Tool-Set for Simulating Altera-PLDs Using VHDL},
  pages = {306-308},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_108},
  author = {André Klindworth}
}
@inproceedings{conf/fpl/HartensteinHNH99,
  title = {An Internet Based Development Framework for Reconfigurable Computing},
  pages = {155-164},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_16},
  author = {Reiner W. Hartenstein and Michael Herz and Ulrich Nageldinger and Thomas Hoffmann}
}
@inproceedings{conf/fpl/BelwalPT15,
  title = {Enabling seamless execution on hybrid CPU/FPGA systems: Challenges & directions},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294022},
  crossref = {conf/fpl/2015},
  author = {Meena Belwal and Madhura Purnaprajna and T. S. B. Sudarshan}
}
@inproceedings{conf/fpl/JoseSNV14,
  title = {Efficient implementation of a single-precision floating-point arithmetic unit on FPGA},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927391},
  crossref = {conf/fpl/2014},
  author = {Wilson Jose and Ana Rita Silva and Horácio C. Neto and Mário P. Véstias}
}
@inproceedings{conf/fpl/HerpelOG95,
  title = {Prototype Generation of Application-Specific Embedded Controllers for Microsystems},
  pages = {341-351},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_128},
  author = {Hans-Jürgen Herpel and Ulrike Ober and Manfred Glesner}
}
@inproceedings{conf/fpl/EeckhautCS07,
  title = {Improving External Memory Access for Avalon Systems on Programmable Chips.},
  pages = {311-316},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380665},
  crossref = {conf/fpl/2007},
  author = {Hendrik Eeckhaut and Mark Christiaens and Dirk Stroobandt}
}
@inproceedings{conf/fpl/PalB07,
  title = {A Behavioral Synthesis Approach for Distributed Memory FPGA Architectures},
  pages = {517-520},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380706},
  crossref = {conf/fpl/2007},
  author = {Ashutosh Pal and M. Balakrishnan}
}
@inproceedings{conf/fpl/MoureVRRF06,
  title = {An FPGA-Based System on Chip for the Measurement of QCM Sensors Resolution},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311292},
  author = {María José Moure and María Dolores Valdés and Pablo Rodiz and Loreto Rodríguez-Pardo and José Fariña Rodríguez}
}
@inproceedings{conf/fpl/ChengB13,
  title = {Accelerating Random Forest training process using FPGA},
  pages = {1-7},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645500},
  crossref = {conf/fpl/2013},
  author = {Chuan Cheng and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpl/Wohlmuth08,
  title = {Keynote: High performance computing based on FPGAS},
  pages = {4},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629898},
  crossref = {conf/fpl/2008},
  author = {O. Wohlmuth}
}
@inproceedings{conf/fpl/SchelleFG07,
  title = {A Software Defined Radio Application Utilizing Modern FPGAs and NoC Interconnects},
  pages = {177-182},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380644},
  crossref = {conf/fpl/2007},
  author = {Graham Schelle and Jeff Fifield and Dirk Grunwald}
}
@inproceedings{conf/fpl/SioziosTKST05,
  title = {An Integrated Framework for Architecture Level Exploration of Reconfigurable Platform},
  pages = {658-661},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kostas Siozios and Konstantinos Tatas and George Koutroumpezis and D. J. Soudris and Adonios Thanailakis}
}
@inproceedings{conf/fpl/MurtazaHS07,
  title = {Performance Modeling of 2D Cellular Automata on FPGA},
  pages = {74-78},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380628},
  crossref = {conf/fpl/2007},
  author = {S. Murtaza and Alfons G. Hoekstra and Peter M. A. Sloot}
}
@inproceedings{conf/fpl/TchoumatchenkoVRG96,
  title = {FPGA Design Migration: Some Remarks},
  pages = {405-409},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_47},
  author = {Vassilliy Tchoumatchenko and Tania Vassileva and R. Ribas and Alain Guyot}
}
@inproceedings{conf/fpl/GrullK14,
  title = {Biomedical image processing and reconstruction with dataflow computing on FPGAs},
  pages = {1-2},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927378},
  crossref = {conf/fpl/2014},
  author = {Frederik Grüll and Udo Kebschull}
}
@inproceedings{conf/fpl/TrostZZ00,
  title = {Educational Programmable Hardware Prototyping and Verification System},
  pages = {818-821},
  doi = {10.1007/3-540-44614-1_93},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Andrej Trost and Andrej Zemva and Baldomir Zajc}
}
@inproceedings{conf/fpl/SaqibRD03,
  title = {Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core},
  pages = {303-312},
  doi = {10.1007/978-3-540-45234-8_30},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Nazar A. Saqib and Francisco Rodríguez-Henríquez and Arturo Díaz-Pérez}
}
@inproceedings{conf/fpl/SaegusaM06,
  title = {An FPGA Implementation of K-Means Clustering for Color Images Based on Kd-Tree},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311268},
  author = {Takashi Saegusa and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/CadenasM06,
  title = {Verification and FPGA Circuits of a Block-2 Fast Path-Based Predictor},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311216},
  author = {Oswaldo Cadenas and Graham M. Megson}
}
@inproceedings{conf/fpl/McLooneM03,
  title = {Very High Speed 17 Gbps SHACAL Encryption Architecture},
  pages = {111-120},
  doi = {10.1007/978-3-540-45234-8_12},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Máire McLoone and John V. McCanny}
}
@inproceedings{conf/fpl/WijeyasingheT14,
  title = {Using high-level knowledge to enhance data channels in FPGA streaming systems},
  pages = {1-2},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927381},
  crossref = {conf/fpl/2014},
  author = {Marlon Wijeyasinghe and David Thomas}
}
@inproceedings{conf/fpl/NikolovSD07,
  title = {Efficient External Memory Interface for Multi-processor Platforms Realized on FPGA Chips},
  pages = {580-584},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380721},
  crossref = {conf/fpl/2007},
  author = {Hristo Nikolov and Todor Stefanov and Ed F. Deprettere}
}
@inproceedings{conf/fpl/FobelGS14,
  title = {A scalable, serially-equivalent, high-quality parallel placement methodology suitable for modern multicore and GPU architectures},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927481},
  crossref = {conf/fpl/2014},
  author = {Christian Fobel and Gary William Grewal and Deborah Stacey}
}
@inproceedings{conf/fpl/BalijepalliN12,
  title = {Design of a novel Quantum-dot Cellular Automata Field Programmable Gate Array},
  pages = {611-614},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339219},
  crossref = {conf/fpl/2012},
  author = {Hemant Balijepalli and Mohammed Y. Niamat}
}
@inproceedings{conf/fpl/FaesCBS05,
  title = {FPGA-Aware Garbage Collection in Java},
  pages = {675-680},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Philippe Faes and Mark Christiaens and Dries Buytaert and Dirk Stroobandt}
}
@inproceedings{conf/fpl/KulkarniB06,
  title = {Micro-Coded Datapaths: Populating the Space Between Finite State Machine and Processor},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311228},
  author = {Chidamber Kulkarni and Gordon J. Brebner}
}
@inproceedings{conf/fpl/Stevens07,
  title = {Hybridthreads Compiler: Generation of Application Specific Hardware Thread Cores from C},
  pages = {511-512},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380704},
  crossref = {conf/fpl/2007},
  author = {Jim Stevens}
}
@inproceedings{conf/fpl/NietoBV09,
  title = {FPGA-accelerated retinal vessel-tree extraction},
  pages = {485-488},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272498},
  crossref = {conf/fpl/2009},
  author = {Alejandro Nieto and Victor M. Brea and David López Vilariño}
}
@inproceedings{conf/fpl/Jain-MendonS13,
  title = {Performance evaluation of Sparse Matrix-Matrix Multiplication},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645561},
  crossref = {conf/fpl/2013},
  author = {Shweta Jain-Mendon and Ron Sass}
}
@inproceedings{conf/fpl/Weinhardt96a,
  title = {Computing Weight Distributions of Binary Linear Block Codes on a CCM},
  pages = {425-430},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_50},
  author = {Markus Weinhardt}
}
@inproceedings{conf/fpl/Abel10,
  title = {Design and Implementation of an Object-Oriented Framework for Dynamic Partial Reconfiguration},
  pages = {240-243},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.55},
  crossref = {conf/fpl/2010},
  author = {Norbert Abel}
}
@inproceedings{conf/fpl/RenterghemVVDVQ06,
  title = {A Scalable Network ASIP Enabling Flow Awareness in Ethernet Access},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311282},
  author = {Koen Van Renterghem and Dieter Verhulst and S. Verschuere and Pieter Demuytere and Jan Vandewege and Xing-Zhi Qiu}
}
@inproceedings{conf/fpl/SinghalB06,
  title = {Multi-layer Floorplanning on a Sequence of Reconfigurable Designs},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311273},
  author = {Love Singhal and Elaheh Bozorgzadeh}
}
@inproceedings{conf/fpl/SaggeseMMS03,
  title = {An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm},
  pages = {292-302},
  doi = {10.1007/978-3-540-45234-8_29},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Giacinto Paolo Saggese and Antonino Mazzeo and Nicola Mazzocca and Antonio G. M. Strollo}
}
@inproceedings{conf/fpl/SchleupenLMGNV07,
  title = {Dynamic Partial FPGA Reconfiguration in a Prototype Microprocessor System},
  pages = {533-536},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380710},
  crossref = {conf/fpl/2007},
  author = {Kai Schleupen and Scott Lekuch and Ryan Mannion and Zhi Guo and Walid A. Najjar and Frank Vahid}
}
@inproceedings{conf/fpl/CabralAM02,
  title = {TDR: A Distributed-Memory Parallel Routing Algorithm for FPGAs},
  pages = {263-270},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_28},
  author = {Lucídio dos Anjos Formiga Cabral and Júlio S. Aude and Nelson Maculan}
}
@inproceedings{conf/fpl/HosseinabadyN09,
  title = {Run-time resource management in fault-tolerant network on reconfigurable chips},
  pages = {574-577},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272400},
  crossref = {conf/fpl/2009},
  author = {Mohammad Hosseinabady and José L. Núñez-Yáñez}
}
@inproceedings{conf/fpl/Agrawal94,
  title = {A High Density Complex PLD Family Optimized for Flexibility, Predictability and 100% Routability},
  pages = {295-297},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_105},
  author = {Om P. Agrawal}
}
@inproceedings{conf/fpl/BellowsFGPCG03,
  title = {IPsec-Protected Transport of HDTV over IP},
  pages = {869-879},
  doi = {10.1007/978-3-540-45234-8_84},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Peter Bellows and Jaroslav Flidr and Ladan Gharai and Colin Perkins and Pawel Chodowiec and Kris Gaj}
}
@inproceedings{conf/fpl/IliopoulosA00,
  title = {Reconfigurable Network Processors Based on Field Programmable System Level Integrated Circuits},
  pages = {39-47},
  doi = {10.1007/3-540-44614-1_5},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Marios Iliopoulos and Theodore Antonakopoulos}
}
@inproceedings{conf/fpl/CourtHB03,
  title = {Case Study of a Functional Genomics Application},
  pages = {365-374},
  doi = {10.1007/978-3-540-45234-8_36},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Tom Van Court and Martin C. Herbordt and Richard J. Barton}
}
@inproceedings{conf/fpl/AtasuPHR13,
  title = {Hardware-accelerated regular expression matching for high-throughput text analytics},
  pages = {1-7},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645534},
  crossref = {conf/fpl/2013},
  author = {Kubilay Atasu and Raphael Polig and Christoph Hagleitner and Frederick R. Reiss}
}
@inproceedings{conf/fpl/YamaguchiMMH00,
  title = {A Co-processor System with a Virtex FPGA for Evolutionary Computation},
  pages = {240-249},
  doi = {10.1007/3-540-44614-1_27},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Yoshiki Yamaguchi and Akira Miyashita and Tsutomu Maruyama and Tsutomu Hoshino}
}
@inproceedings{conf/fpl/KnodelZLS14,
  title = {Educating hardware design - From primary school children to postgraduate engineers},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927445},
  crossref = {conf/fpl/2014},
  author = {Oliver Knodel and Martin Zabel and Patrick Lehmann and Rainer G. Spallek}
}
@inproceedings{conf/fpl/BetkaouiWTL12,
  title = {Parallel FPGA-based all pairs shortest paths for sparse networks: A human brain connectome case study},
  pages = {99-104},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339247},
  crossref = {conf/fpl/2012},
  author = {Brahim Betkaoui and Yu Wang 0002 and David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpl/Tomachev98,
  title = {The PLD-Implementation of Boolean Function Characterized by Minimum Delay},
  pages = {481-484},
  doi = {10.1007/BFb0055285},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Valeri Tomachev}
}
@inproceedings{conf/fpl/CerdaGHS03,
  title = {On the Implementation of a Margolus Neighborhood Cellular Automata on FPGA},
  pages = {776-785},
  doi = {10.1007/978-3-540-45234-8_75},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Joaquín Cerdá and Rafael Gadea Gironés and Vicente Herrero and Angel Sebastia}
}
@inproceedings{conf/fpl/IrickDNSMM07,
  title = {A Unified Streaming Architecture for Real Time Face Detection and Gender Classification},
  pages = {267-272},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380658},
  crossref = {conf/fpl/2007},
  author = {Kevin M. Irick and Michael DeBole and Vijaykrishnan Narayanan and Rajeev Sharma and Hankyu Moon and Satish Mummareddy}
}
@inproceedings{conf/fpl/OoyaYISOOYNFHA09,
  title = {Configuring area and performance: Empirical evaluation on an FPGA-based biochemical simulator},
  pages = {679-682},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272335},
  crossref = {conf/fpl/2009},
  author = {Tomonori Ooya and Hideki Yamada and Tomoya Ishimori and Yuichiro Shibata and Yasunori Osana and Kiyoshi Oguri and Masato Yoshimi and Yuri Nishikawa and Akira Funahashi and Noriko Hiroi and Hideharu Amano}
}
@inproceedings{conf/fpl/KeanNS96,
  title = {A Fast Constant Coefficient Multiplier for the XC6200},
  pages = {230-236},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_24},
  author = {Tom Kean and Bernie New and Robert Slous}
}
@inproceedings{conf/fpl/ChaudhuriZKCM10,
  title = {High Density Asynchronous LUT Based on Non-volatile MRAM Technology},
  pages = {374-379},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.80},
  crossref = {conf/fpl/2010},
  author = {Sumanta Chaudhuri and Weisheng Zhao and Jacques-Olivier Klein and Claude Chappert and Pascale Mazoyer}
}
@inproceedings{conf/fpl/MenottiMC07,
  title = {Aggressive Loop Pipelining for Reconfigurable Architectures},
  pages = {501-502},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380699},
  crossref = {conf/fpl/2007},
  author = {Ricardo Menotti and Eduardo Marques and João M. P. Cardoso}
}
@inproceedings{conf/fpl/WillenbergC13,
  title = {Simulation-based HW/SW co-debugging for field-programmable systems-on-chip},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645542},
  crossref = {conf/fpl/2013},
  author = {Ruediger Willenberg and Paul Chow}
}
@inproceedings{conf/fpl/OanceaSGK15,
  title = {A resilient, flash-free soft error mitigation concept for the CBM-ToF read-out chain via GBT-SCA},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293999},
  crossref = {conf/fpl/2015},
  author = {Andrei-Dumitru Oancea and Christian Stüllein and Jano Gebelein and Udo Kebschull}
}
@inproceedings{conf/fpl/LysaghtSLG94,
  title = {Artificial Neural Network Implementation on a Fine-Grained FPGA},
  pages = {421-432},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_126},
  author = {Patrick Lysaght and Jon Stockwood and J. Law and D. Girma}
}
@inproceedings{conf/fpl/SchelleG08,
  title = {Exploring FPGA network on chip implementations across various application and network loads},
  pages = {41-46},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629905},
  crossref = {conf/fpl/2008},
  author = {Graham Schelle and Dirk Grunwald}
}
@inproceedings{conf/fpl/Sethuraman06,
  title = {Novel Methodologies for Performance & Power Efficient Reconfigurable Networks-on-Chip},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311345},
  author = {Balasubramanian Sethuraman}
}
@inproceedings{conf/fpl/SchumacherJKBF11,
  title = {Fast RTL Power Estimation for FPGA Designs},
  pages = {343-348},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.68},
  crossref = {conf/fpl/2011},
  author = {Paul Schumacher and Pradip Jha and Sudha Kuntur and Tim Burke and Alan Frost}
}
@inproceedings{conf/fpl/JonesLC06,
  title = {A Thermal Management and Profiling Method for Reconfigurable Hardware Applications},
  pages = {1-7},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311201},
  author = {Phillip H. Jones and John W. Lockwood and Young H. Cho}
}
@inproceedings{conf/fpl/SlorachFS99,
  title = {A Distributed, Scalable, Multi-layered Approach to Evolvable System Design Using FPGAs},
  pages = {501-506},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_60},
  author = {Craig Slorach and Steve Fulton and Ken Sharman}
}
@inproceedings{conf/fpl/Leijten-NowakM02,
  title = {Embedded Reconfigurable Logic Core for DSP Applications},
  pages = {89-101},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_11},
  author = {Katarzyna Leijten-Nowak and Jef L. van Meerbergen}
}
@inproceedings{conf/fpl/FarrahiS94,
  title = {FPGA Technology Mapping for Power Minimization},
  pages = {66-77},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_70},
  author = {Amir H. Farrahi and Majid Sarrafzadeh}
}
@inproceedings{conf/fpl/JinM12,
  title = {A fast and high quality stereo matching algorithm on FPGA},
  pages = {507-510},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339266},
  crossref = {conf/fpl/2012},
  author = {Minxi Jin and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/HungW11,
  title = {Speculative Debug Insertion for FPGAs},
  pages = {524-531},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.103},
  crossref = {conf/fpl/2011},
  author = {Eddie Hung and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/Stansfield02,
  title = {Wordlength as an Architectural Parameter for Reconfigurable Computing Devices},
  pages = {667-676},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_69},
  author = {Tony Stansfield}
}
@inproceedings{conf/fpl/BakosCM06,
  title = {Predictive Load Balancing for Interconnected FPGAs},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311342},
  author = {Jason D. Bakos and Charles L. Cathey and Allen Michalski}
}
@inproceedings{conf/fpl/KochBT08,
  title = {ReCoBus-Builder - A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS},
  pages = {119-124},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629918},
  crossref = {conf/fpl/2008},
  author = {Dirk Koch and Christian Beckhoff and Jürgen Teich}
}
@inproceedings{conf/fpl/HallasMBBG94,
  title = {A CAD Tool for the Development of an Extra-Fast Fuzzy Logic Controller Based on FPGAs and Memory Modules},
  pages = {309-311},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_109},
  author = {John Ant. Hallas and Evaggelinos P. Mariatos and Michael K. Birbas and Alexios N. Birbas and Constantinos E. Goutis}
}
@inproceedings{conf/fpl/Arcas-AbellaNSGAN0MCL14,
  title = {An empirical evaluation of High-Level Synthesis languages and tools for database acceleration},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927484},
  crossref = {conf/fpl/2014},
  author = {Oriol Arcas-Abella and Geoffrey Ndu and Nehir Sönmez and Mohsen Ghasempour and Adrià Armejach and Javier Navaridas and Wei Song 0002 and John Mawer and Adrián Cristal and Mikel Luján}
}
@inproceedings{conf/fpl/ChoNM02,
  title = {Specialized Hardware for Deep Network Packet Filtering},
  pages = {452-461},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_48},
  author = {Young H. Cho and Shiva Navab and William H. Mangione-Smith}
}
@inproceedings{conf/fpl/SmithCC06,
  title = {A Novel Heuristic and Provable Bounds for Reconfigurable Architecture Design},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311261},
  author = {Alastair M. Smith and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/WigleyKW02,
  title = {Introducing ReConfigME: An Operating System for Reconfigurable Computing},
  pages = {687-697},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_71},
  author = {Grant B. Wigley and David A. Kearney and David Warren}
}
@inproceedings{conf/fpl/WakabayashiK04,
  title = {An Instance-Specific Hardware Algorithm for Finding a Maximum Clique},
  pages = {516-525},
  doi = {10.1007/978-3-540-30117-2_53},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Shin'ichi Wakabayashi and Kenji Kikuchi}
}
@inproceedings{conf/fpl/BraunLW01,
  title = {Reconfigurable Router Modules Using Network Protocol Wrappers},
  pages = {254-263},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_27},
  author = {Florian Braun and John W. Lockwood and Marcel Waldvogel}
}
@inproceedings{conf/fpl/LeeLVC03,
  title = {Non-uniform Segmentation for Hardware Function Evaluation},
  pages = {796-807},
  doi = {10.1007/978-3-540-45234-8_77},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Dong-U Lee and Wayne Luk and John D. Villasenor and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/PuschiniCBST08,
  title = {Convergence analysis of run-time distributed optimization on adaptive systems using game theory},
  pages = {555-558},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630007},
  crossref = {conf/fpl/2008},
  author = {Diego Puschini and Fabien Clermidy and Pascal Benoit and Gilles Sassatelli and Lionel Torres}
}
@inproceedings{conf/fpl/DuarteN94,
  title = {A Test Methodology Applied to Cellular Logic Programmable Gate Arrays},
  pages = {11-22},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_65},
  author = {Ricardo de Oliveira Duarte and Michael Nicolaidis}
}
@inproceedings{conf/fpl/MalekMK08,
  title = {GICS: Generic interconnection system},
  pages = {263-268},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629942},
  crossref = {conf/fpl/2008},
  author = {Tamas Malek and Tomás Martínek and Jan Korenek}
}
@inproceedings{conf/fpl/Pfeifer15,
  title = {AmBRAMs - An analysis tool, method and framework for advanced measurements and reliability assessments on modern nanoscale FPGAs},
  pages = {1},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293963},
  crossref = {conf/fpl/2015},
  author = {Petr Pfeifer}
}
@inproceedings{conf/fpl/ThomaSAT03,
  title = {A Dynamic Routing Algorithm for a Bio-inspired Reconfigurable Circuit},
  pages = {681-690},
  doi = {10.1007/978-3-540-45234-8_66},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Yann Thoma and Eduardo Sanchez and Juan-Manuel Moreno Aróstegui and Gianluca Tempesti}
}
@inproceedings{conf/fpl/Meyer-Base96,
  title = {Coherent Demodulation with FPGAs},
  pages = {166-175},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_17},
  author = {Uwe Meyer-Bäse}
}
@inproceedings{conf/fpl/YamagakiSK08,
  title = {High-speed regular expression matching engine using multi-character NFA},
  pages = {131-136},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629920},
  crossref = {conf/fpl/2008},
  author = {Norio Yamagaki and Reetinder P. S. Sidhu and Satoshi Kamiya}
}
@inproceedings{conf/fpl/LangeK04,
  title = {HW/SW Co-design by Automatic Embedding of Complex IP Cores},
  pages = {679-689},
  doi = {10.1007/978-3-540-30117-2_69},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Holger Lange and Andreas Koch 0001}
}
@inproceedings{conf/fpl/SoB08,
  title = {File system access from reconfigurable FPGA hardware processes in BORPH},
  pages = {567-570},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630010},
  crossref = {conf/fpl/2008},
  author = {Hayden Kwok-Hay So and Robert W. Brodersen}
}
@inproceedings{conf/fpl/SeverensVHS15,
  title = {Estimating circuit delays in FPGAs after technology mapping},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294010},
  crossref = {conf/fpl/2015},
  author = {Berg Severens and Elias Vansteenkiste and Karel Heyse and Dirk Stroobandt}
}
@inproceedings{conf/fpl/BostelmannS15,
  title = {Towards a guided design flow for heterogeneous reconfigurable architectures},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293991},
  crossref = {conf/fpl/2015},
  author = {Timm Bostelmann and Sergei Sawitzki}
}
@inproceedings{conf/fpl/MasleL12,
  title = {Detecting power attacks on reconfigurable hardware},
  pages = {14-19},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339235},
  crossref = {conf/fpl/2012},
  author = {Adrien Le Masle and Wayne Luk}
}
@inproceedings{conf/fpl/AsanoMY09,
  title = {Performance comparison of FPGA, GPU and CPU in image processing},
  pages = {126-131},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272532},
  crossref = {conf/fpl/2009},
  author = {Shuichi Asano and Tsutomu Maruyama and Yoshiki Yamaguchi}
}
@inproceedings{conf/fpl/MarekNC04,
  title = {Design and Implementation of the Memory Scheduler for the PC-Based Router},
  pages = {1133-1135},
  doi = {10.1007/978-3-540-30117-2_147},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Tomás Marek and Martin Novotný and Ludek Crha}
}
@inproceedings{conf/fpl/Azarian13,
  title = {Pipelining computing stages in configurable multicore architectures},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645611},
  crossref = {conf/fpl/2013},
  author = {Ali Azarian}
}
@inproceedings{conf/fpl/LeeB03,
  title = {A Dual-Path Logarithmic Number System Addition/Subtraction Scheme for FPGA},
  pages = {808-817},
  doi = {10.1007/978-3-540-45234-8_78},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Barry Lee and Neil Burgess}
}
@inproceedings{conf/fpl/LamWLL08,
  title = {An analytical model describing the relationships between logic architecture and FPGA density},
  pages = {221-226},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629935},
  crossref = {conf/fpl/2008},
  author = {Andrew Lam and Steven J. E. Wilton and Philip Heng Wai Leong and Wayne Luk}
}
@inproceedings{conf/fpl/OrtigosaOCRAO03,
  title = {FPGA Implemenation of Multi-layer Perceptrons for Speech Recognition},
  pages = {1048-1052},
  doi = {10.1007/978-3-540-45234-8_117},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Eva M. Ortigosa and Pilar Martínez Ortigosa and Antonio Cañas and Eduardo Ros and Rodrigo Agís and Julio Ortega}
}
@inproceedings{conf/fpl/NguyenPP11,
  title = {FPGA-Specific Arithmetic Optimizations of Short-Latency Adders},
  pages = {232-237},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.49},
  crossref = {conf/fpl/2011},
  author = {Hong Diep Nguyen and Bogdan Pasca and Thomas B. Preußer}
}
@inproceedings{conf/fpl/KrastevaTRJ06,
  title = {Virtex II FPGA Bitstream Manipulation: Application to Reconfiguration Control Systems},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311298},
  author = {Yana Esteves Krasteva and Eduardo de la Torre and Teresa Riesgo and Didier Joly}
}
@inproceedings{conf/fpl/NiedermeierKS12,
  title = {High level structural description of streaming applications},
  pages = {485-486},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339203},
  crossref = {conf/fpl/2012},
  author = {Anja Niedermeier and Jan Kuper and Gerard J. M. Smit}
}
@inproceedings{conf/fpl/GowanNHSLKS06,
  title = {Intelligent Parking System Design Using FPGA},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311249},
  author = {Keith Gowan and Jason Nery and Henrick Han and Tony Sheng and Howard Li and Fakhreddine Karray and Insop Song}
}
@inproceedings{conf/fpl/HoKP14,
  title = {A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927437},
  crossref = {conf/fpl/2014},
  author = {Nam Ho and Paul Kaufmann and Marco Platzner}
}
@inproceedings{conf/fpl/KalteP05,
  title = {Context Saving and Restoring for Multitasking in Reconfigurable Systems},
  pages = {223-228},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Heiko Kalte and Mario Porrmann}
}
@inproceedings{conf/fpl/YanJWZLW15,
  title = {UniStream: A unified stream architecture combining configuration and data processing},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294000},
  crossref = {conf/fpl/2015},
  author = {Jian Yan and Jifang Jin and Ying Wang and Xuegong Zhou and Philip Leong and Lingli Wang}
}
@inproceedings{conf/fpl/RedlichF13,
  title = {A digital architecture for real-time nonuniformity correction of infrared focal-plane arrays},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645589},
  crossref = {conf/fpl/2013},
  author = {Rodolfo Redlich and Miguel Figueroa}
}
@inproceedings{conf/fpl/BelanovicL02,
  title = {A Library of Parameterized Floating-Point Modules and Their Use},
  pages = {657-666},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_68},
  author = {Pavle Belanovic and Miriam Leeser}
}
@inproceedings{conf/fpl/LangeM08,
  title = {Hyperreconfigurable architectures},
  pages = {353},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629961},
  crossref = {conf/fpl/2008},
  author = {Sebastian Lange and Martin Middendorf}
}
@inproceedings{conf/fpl/PapantonakisPPM13,
  title = {Fast, FPGA-based Rainbow Table creation for attacking encrypted mobile communications},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645525},
  crossref = {conf/fpl/2013},
  author = {Panagiotis Papantonakis and Dionisios N. Pnevmatikatos and Ioannis Papaefstathiou and Charalampos Manifavas}
}
@inproceedings{conf/fpl/HoW99,
  title = {Logical-to-Physical Memory Mapping for FPGAs with Dual-Port Embedded Arrays},
  pages = {111-123},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_12},
  author = {William K. C. Ho and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/AsaadW98,
  title = {Speed Optimization of the ALR Circuit Using an FPGA with Embedded RAM: A Design Experience},
  pages = {278-287},
  doi = {10.1007/BFb0055255},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Sameh W. Asaad and Kevin W. Warren}
}
@inproceedings{conf/fpl/SinhaS12,
  title = {Dataflow graph partitioning for high level synthesis},
  pages = {503-506},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339265},
  crossref = {conf/fpl/2012},
  author = {Sharad Sinha and Thambipillai Srikanthan}
}
@inproceedings{conf/fpl/ArifinC06,
  title = {Towards Affective Level Video Applications: A Novel FPGA-Based Video Arousal Content Modeling System},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311297},
  author = {Sutjipto Arifin and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/EllerveeRTT04,
  title = {Evaluating Fault Emulation on FPGA},
  pages = {354-363},
  doi = {10.1007/978-3-540-30117-2_37},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Peeter Ellervee and Jaan Raik and Valentin Tihhomirov and Kalle Tammemäe}
}
@inproceedings{conf/fpl/Pfeifer00,
  title = {Multifunctional Programmable Single-Board CAN Monitoring Module},
  pages = {163-168},
  doi = {10.1007/3-540-44614-1_18},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Petr Pfeifer}
}
@inproceedings{conf/fpl/KanekoA02,
  title = {A General Hardware Design Model for Multicontext FPGAs},
  pages = {1037-1047},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_106},
  author = {Naoto Kaneko and Hideharu Amano}
}
@inproceedings{conf/fpl/YasarDTSM96,
  title = {Growable FPGA Macro Generator},
  pages = {307-316},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_33},
  author = {Gulsun Yasar and Julie Devins and Yelena Tsyrkina and Gregg Stadtlander and Eric Millham}
}
@inproceedings{conf/fpl/SourdisPWV05,
  title = {A Reconfigurable Perfect-Hashing Scheme for Packet Inspection},
  pages = {644-647},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Ioannis Sourdis and Dionisios N. Pnevmatikatos and Stephan Wong and Stamatis Vassiliadis}
}
@inproceedings{conf/fpl/JoseSNV13,
  title = {Analysis of matrix multiplication on high density Virtex-7 FPGA},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645604},
  crossref = {conf/fpl/2013},
  author = {Wilson Jose and Ana Rita Silva and Horácio C. Neto and Mário P. Véstias}
}
@inproceedings{conf/fpl/MeiVM05,
  title = {Mapping an H.264/AVC Decoder onto the ADRES Reconfigurable Architecture},
  pages = {622-625},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Bingfeng Mei and Francisco-Javier Veredas and Bart Masschelein}
}
@inproceedings{conf/fpl/Ojeda-GuerraEEMS98,
  title = {Hardware Mapping of a Parallel Algorithm for Matrix-Vector Multiplication Overlapping Communications and Computations},
  pages = {396-400},
  doi = {10.1007/BFb0055268},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Carmen N. Ojeda-Guerra and Roberto Esper-Chaín and M. Estupiñán and Elsa M. Macías and Álvaro Suárez}
}
@inproceedings{conf/fpl/AndersonW09,
  title = {Improving logic density through synthesis-inspired architecture},
  pages = {105-111},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272537},
  crossref = {conf/fpl/2009},
  author = {Jason Helge Anderson and Qiang Wang}
}
@inproceedings{conf/fpl/McCready00,
  title = {Real-Time Face Detection on a Configurable Hardware System},
  pages = {157-162},
  doi = {10.1007/3-540-44614-1_17},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Rob McCready}
}
@inproceedings{conf/fpl/LysaghtBMYB06,
  title = {Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311188},
  author = {Patrick Lysaght and Brandon Blodget and Jeff Mason and Jay Young and Brendan Bridgford}
}
@inproceedings{conf/fpl/KloubMH11,
  title = {Heterogeneous Platform for Stream Based Applications on FPGAs},
  pages = {401-404},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.80},
  crossref = {conf/fpl/2011},
  author = {Jan Kloub and Tomas Mazanec and Antonin Hermanek}
}
@inproceedings{conf/fpl/KapreKGMB15,
  title = {Limits of FPGA acceleration of 3D Green's Function computation for geophysical applications},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293942},
  crossref = {conf/fpl/2015},
  author = {Nachiket Kapre and Jayakrishnan Selva Kumar and Parjanya Gupta and Sagar Shrishailappa Masuti and Sylvain Barbot}
}
@inproceedings{conf/fpl/NaylorFMM13,
  title = {A spiking neural network on a portable FPGA tablet},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645629},
  crossref = {conf/fpl/2013},
  author = {Matthew Naylor and Paul J. Fox and A. Theodore Markettos and Simon W. Moore}
}
@inproceedings{conf/fpl/MoctarLB12,
  title = {Routing algorithms for FPGAS with sparse intra-cluster routing crossbars},
  pages = {91-98},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339246},
  crossref = {conf/fpl/2012},
  author = {Yehdhih Ould Mohammed Moctar and Guy G. F. Lemieux and Philip Brisk}
}
@inproceedings{conf/fpl/HarkinCPMM03,
  title = {On-chip and Off-chip Real-Time Debugging for Remotely-Accessed Embedded Programmable Systems},
  pages = {1079-1082},
  doi = {10.1007/978-3-540-45234-8_124},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jim Harkin and Michael J. Callaghan and Chris Peters and T. Martin McGinnity and Liam P. Maguire}
}
@inproceedings{conf/fpl/SawadaN12,
  title = {Hardware acceleration and data-utility improvement for low-latency privacy preserving mechanism},
  pages = {499-502},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339264},
  crossref = {conf/fpl/2012},
  author = {Junichi Sawada and Hiroaki Nishi}
}
@inproceedings{conf/fpl/ChiuH09,
  title = {Efficient particle-pair filtering for acceleration of molecular dynamics simulation},
  pages = {345-352},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272272},
  crossref = {conf/fpl/2009},
  author = {Matt Chiu and Martin C. Herbordt}
}
@inproceedings{conf/fpl/Saint-JeanSBTR08,
  title = {Bio-inspiration helps computers: A new machine},
  pages = {697-698},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630043},
  crossref = {conf/fpl/2008},
  author = {Nicolas Saint-Jean and Gilles Sassatelli and Pascal Benoit and Lionel Torres and Michel Robert}
}
@inproceedings{conf/fpl/TouhafiBD99,
  title = {Reconfigurable Programming in the Large on Extendable Uniform Reconfigurable Computing Array's: An Integrated Approach Based on Reconfigurable Virtual Architectures},
  pages = {469-474},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_55},
  author = {Abdellah Touhafi and Wouter Brissinck and Erik F. Dirkx}
}
@inproceedings{conf/fpl/BeckerM06,
  title = {Synthesis of Analog Filters on a Continuous-Time FPAA Using a Genetic Algorithm},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311283},
  author = {Joachim Becker and Yiannos Manoli}
}
@inproceedings{conf/fpl/DedekMM07,
  title = {High Level Abstraction Language as an Alternative to Embedded Processors for Internet Packet Processing in FPGA},
  pages = {648-651},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380737},
  crossref = {conf/fpl/2007},
  author = {Tomas Dedek and Tomas Marek and Tomás Martínek}
}
@inproceedings{conf/fpl/Bolsens08,
  title = {FPGA: The future platform for transforming, transporting and computing data},
  pages = {1},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629895},
  crossref = {conf/fpl/2008},
  author = {Ivo Bolsens}
}
@inproceedings{conf/fpl/NishimuraHSNHTTA08,
  title = {Power reduction techniques for Dynamically Reconfigurable Processor Arrays},
  pages = {305-310},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629949},
  crossref = {conf/fpl/2008},
  author = {Takashi Nishimura and Keiichiro Hirai and Yoshiki Saito and Takuro Nakamura and Yohei Hasegawa and Satoshi Tsutsumi and Vasutan Tunbunheng and Hideharu Amano}
}
@inproceedings{conf/fpl/NetoV08,
  title = {Decimal multiplier on FPGA using embedded binary multipliers},
  pages = {197-202},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629931},
  crossref = {conf/fpl/2008},
  author = {Horácio C. Neto and Mário P. Véstias}
}
@inproceedings{conf/fpl/BenoitSTRCD03,
  title = {A Novel Approach for Architectural Model Characterization. An Example through the Systolic Ring},
  pages = {722-732},
  doi = {10.1007/978-3-540-45234-8_70},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Pascal Benoit and Gilles Sassatelli and Lionel Torres and Michel Robert and Gaston Cambon and Didier Demigny}
}
@inproceedings{conf/fpl/MalikD05,
  title = {A Configuration Memory Architecture for Fast Run-Time-Reconfiguration of FPGAs},
  pages = {636-639},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Usama Malik and Oliver Diessel}
}
@inproceedings{conf/fpl/MiyoshiKTY11,
  title = {A Coarse Grain Reconfigurable Processor Architecture for Stream Processing Engine},
  pages = {490-495},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.97},
  crossref = {conf/fpl/2011},
  author = {Takefumi Miyoshi and Hideyuki Kawashima and Yuta Terada and Tsutomu Yoshinaga}
}
@inproceedings{conf/fpl/SteigerWP03,
  title = {Heuristics for Onine Scheduling Real-Time Tasks to Partially Reconfigurable Devices},
  pages = {575-584},
  doi = {10.1007/978-3-540-45234-8_56},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Christoph Steiger and Herbert Walder and Marco Platzner}
}
@inproceedings{conf/fpl/GarciaRC10,
  title = {A Reconfigurable Computing Scheduler Optimized for Multicore Systems},
  pages = {107-112},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.30},
  crossref = {conf/fpl/2010},
  author = {Philip Garcia and Kyle Rupnow and Katherine Compton}
}
@inproceedings{conf/fpl/PossaMHV12,
  title = {A new self-adapting architecture for feature detection},
  pages = {643-646},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339230},
  crossref = {conf/fpl/2012},
  author = {Paulo Da Cunha Possa and Sidi Ahmed Mahmoudi and Naim Harb and Carlos Valderrama}
}
@inproceedings{conf/fpl/PfanderHP04,
  title = {A Multiplexer-Based Concept for Reconfigurable Multiplier Arrays},
  pages = {938-942},
  doi = {10.1007/978-3-540-30117-2_103},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Oliver A. Pfänder and Roland Hacker and Hans-Jörg Pfleiderer}
}
@inproceedings{conf/fpl/GhazanfariANA12,
  title = {Reconfigurable multi-processor architecture for streaming applications},
  pages = {477-478},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339199},
  crossref = {conf/fpl/2012},
  author = {Leyla S. Ghazanfari and Roberto Airoldi and Jari Nurmi and Tapani Ahonen}
}
@inproceedings{conf/fpl/CretMCML07,
  title = {GENDIV - A Hardware Algorithm for Intron and Exon String Detection in DNA Chains},
  pages = {260-266},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380657},
  crossref = {conf/fpl/2007},
  author = {Octavian Cret and Zsolt Mathe and Paul Ciobanu and Sonia Marginean and Cristian Lelutiu}
}
@inproceedings{conf/fpl/StandaertRQ06,
  title = {FPGA Implementations of the DES and Triple-DES Masked Against Power Analysis Attacks},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311315},
  author = {François-Xavier Standaert and Gaël Rouvroy and Jean-Jacques Quisquater}
}
@inproceedings{conf/fpl/CochranKS03,
  title = {Model Checking Reconfigurable Processor Configurations for Safety Properties},
  pages = {996-999},
  doi = {10.1007/978-3-540-45234-8_104},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {John Cochran and Deepak Kapur and Darko Stefanovic}
}
@inproceedings{conf/fpl/SedcoleCCL03,
  title = {A Reconfigurable Platform for Real-Time Embedded Video Image Processing},
  pages = {606-615},
  doi = {10.1007/978-3-540-45234-8_59},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {N. Pete Sedcole and Peter Y. K. Cheung and George A. Constantinides and Wayne Luk}
}
@inproceedings{conf/fpl/FischerDSB04,
  title = {High Performance True Random Number Generator in Altera Stratix FPLDs},
  pages = {555-564},
  doi = {10.1007/978-3-540-30117-2_57},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Viktor Fischer and Milos Drutarovský and Martin Simka and Nathalie Bochard}
}
@inproceedings{conf/fpl/VestiasN14,
  title = {Trends of CPU, GPU and FPGA for high-performance computing},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927483},
  crossref = {conf/fpl/2014},
  author = {Mário P. Véstias and Horácio C. Neto}
}
@inproceedings{conf/fpl/SanchezSU14,
  title = {Effective emulation of permanent faults in ASICs through dynamically reconfigurable FPGAs},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927478},
  crossref = {conf/fpl/2014},
  author = {Ernesto Sánchez and Luca Sterpone and Anees Ullah}
}
@inproceedings{conf/fpl/Streichert06,
  title = {Placing Functionality in Fault-Tolerant Hardware/Software Reconfigurable Networks},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311346},
  author = {Thilo Streichert}
}
@inproceedings{conf/fpl/CantoMCLI00,
  title = {Implementation of Virtual Circuits by Means of the FIPSOC Devices},
  pages = {87-95},
  doi = {10.1007/3-540-44614-1_10},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {E. Cantó and Juan Manuel Moreno and Joan Cabestany and I. Lacadena and Josep Maria Insenser}
}
@inproceedings{conf/fpl/BolchiniMS11,
  title = {Automated Resource-Aware Floorplanning of Reconfigurable Areas in Partially-Reconfigurable FPGA Systems},
  pages = {532-538},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.104},
  crossref = {conf/fpl/2011},
  author = {Cristiana Bolchini and Antonio Miele and Chiara Sandionigi}
}
@inproceedings{conf/fpl/AyorindeQHC15,
  title = {Using island-style bi-directional intra-CLB routing in low-power FPGAs},
  pages = {1-7},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293945},
  crossref = {conf/fpl/2015},
  author = {Oluseyi A. Ayorinde and He Qi and Yu Huang and Benton H. Calhoun}
}
@inproceedings{conf/fpl/KitaokaAA03,
  title = {Reducing the Configuration Loading Time of a Coarse Grain Multicontext Reconfigurable Device},
  pages = {171-180},
  doi = {10.1007/978-3-540-45234-8_18},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Toshiro Kitaoka and Hideharu Amano and Kenichiro Anjo}
}
@inproceedings{conf/fpl/WonnebergerMCGE15,
  title = {Parallel feature extraction and heterogeneous object-detection for multi-camera driver assistance systems},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293975},
  crossref = {conf/fpl/2015},
  author = {Stefan Wonneberger and Peter Muehlfellner and Pedro Ceriotti and Thorsten Graf and Rolf Ernst}
}
@inproceedings{conf/fpl/GoncalvesSG05,
  title = {A Low-Cost Scalable Pipelined Reconfigurable Architecture for Simulation of Digital Circuits},
  pages = {481-486},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Victor Gonçalves and José T. de Sousa and Fernando M. Gonçalves}
}
@inproceedings{conf/fpl/NguyenN94,
  title = {FPGA Based Reconfigurable Architecture for a Compact Vision System},
  pages = {141-143},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_84},
  author = {R. Nguyen and P. Nguyen}
}
@inproceedings{conf/fpl/NganMDAC10,
  title = {Memory System for a Dynamically Adaptable Pixel Stream Architecture},
  pages = {199-204},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.48},
  crossref = {conf/fpl/2010},
  author = {Nicolas Ngan and Geoffroy Marpeaux and Eva Dokladalova and Mohamed Akil and François Contou-Carrère}
}
@inproceedings{conf/fpl/WollingerP03,
  title = {How Secure Are FPGAs in Cryptographic Applications?},
  pages = {91-100},
  doi = {10.1007/978-3-540-45234-8_10},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Thomas J. Wollinger and Christof Paar}
}
@inproceedings{conf/fpl/ShannonFPPSC06,
  title = {A System Design Methodology for Reducing System Integration Time and Facilitating Modular Design Verification},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311227},
  author = {Lesley Shannon and Blair Fort and Samir Parikh and Arun Patel and Manuel Saldaña and Paul Chow}
}
@inproceedings{conf/fpl/CastilloPGML07,
  title = {Intellectual Property Protection of HDL IP Cores Through Automated Sognature Hosting},
  pages = {183-188},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380645},
  crossref = {conf/fpl/2007},
  author = {Encarnación Castillo and Luis Parrilla and Antonio García and Uwe Meyer-Bäse and Antonio Lloris-Ruíz}
}
@inproceedings{conf/fpl/BartheBT10,
  title = {Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures},
  pages = {139-144},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.35},
  crossref = {conf/fpl/2010},
  author = {Lyonel Barthe and Pascal Benoit and Lionel Torres}
}
@inproceedings{conf/fpl/InuaniS97,
  title = {Technology mapping of heterogeneous LUT-based FPGAs},
  pages = {223-234},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_227},
  author = {Maurice Kilavuka Inuani and Jonathan Saul}
}
@inproceedings{conf/fpl/Weinhardt96,
  title = {Portable Pipeline Synthesis for FCCMs},
  pages = {1-13},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_1},
  author = {Markus Weinhardt}
}
@inproceedings{conf/fpl/SilvaBDTCL13,
  title = {Comparing and combining GPU and FPGA accelerators in an image processing context},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645552},
  crossref = {conf/fpl/2013},
  author = {Bruno da Silva and An Braeken and Erik H. D'Hollander and Abdellah Touhafi and Jan G. Cornelis and Jan Lemeire}
}
@inproceedings{conf/fpl/TiriV04,
  title = {Secure Logic Synthesis},
  pages = {1052-1056},
  doi = {10.1007/978-3-540-30117-2_125},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Kris Tiri and Ingrid Verbauwhede}
}
@inproceedings{conf/fpl/MichalskiB06,
  title = {A Scalable Architecture for RSA Cryptography on Large FPGAs},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311207},
  author = {Allen Michalski and Duncan A. Buell}
}
@proceedings{conf/fpl/2012,
  editor = {Dirk Koch},
  editor = {Satnam Singh},
  editor = {Jim Tørresen},
  title = {22nd International Conference on Field Programmable Logic and Applications (FPL), Oslo, Norway, August 29-31, 2012},
  publisher = {IEEE},
  year = {2012},
  isbn = {978-1-4673-2257-7},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6330714},
  booktitle = {FPL},
  author = {}
}
@inproceedings{conf/fpl/HildebrandtT00,
  title = {An FPFA Based Scheduling Coprocessor for Dynamic Priority Scheduling in Hard-Time Systems},
  pages = {777-780},
  doi = {10.1007/3-540-44614-1_83},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jens Hildebrandt and Dirk Timmermann}
}
@inproceedings{conf/fpl/BeuxMD07,
  title = {A Design Flow to Map Parallel Applications onto FPGAs},
  pages = {605-608},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380727},
  crossref = {conf/fpl/2007},
  author = {Sébastien Le Beux and Philippe Marquet and Jean-Luc Dekeyser}
}
@inproceedings{conf/fpl/ChinW09a,
  title = {Improving the memory footprint and runtime scalability of FPGA CAD algorithms},
  pages = {717-718},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272331},
  crossref = {conf/fpl/2009},
  author = {Scott Y. L. Chin and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/GanegedaraLP11,
  title = {Towards On-the-Fly Incremental Updates for Virtualized Routers on FPGA},
  pages = {213-218},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.46},
  crossref = {conf/fpl/2011},
  author = {Thilan Ganegedara and Hoang Le and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/Nunez-YanezHC08,
  title = {A configurable and programmable motion estimation processor for the H.264 video codec},
  pages = {149-154},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629923},
  crossref = {conf/fpl/2008},
  author = {Jose Luis Nunez-Yanez and Eddie Hung and Vassilios A. Chouliaras}
}
@inproceedings{conf/fpl/BruneelBS07,
  title = {A Method for Fast Hardware Specialization at run-time},
  pages = {35-40},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380622},
  crossref = {conf/fpl/2007},
  author = {Karel Bruneel and Peter Bertels and Dirk Stroobandt}
}
@inproceedings{conf/fpl/PohlT11,
  title = {Resource Management for the Heterogeneous Arrays of Hardware Accelerators},
  pages = {486-489},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.96},
  crossref = {conf/fpl/2011},
  author = {Zdenek Pohl and Milan Tichý}
}
@inproceedings{conf/fpl/JovanovicTWB09,
  title = {A new deadlock-free fault-tolerant routing algorithm for NoC interconnections},
  pages = {326-331},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272274},
  crossref = {conf/fpl/2009},
  author = {Slavisa Jovanovic and Camel Tanougast and Serge Weber and Christophe Bobda}
}
@inproceedings{conf/fpl/KarrasM08,
  title = {An embedded dynamically self-reconfigurable Master-Slaves MPSoC architecture},
  pages = {431-434},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629976},
  crossref = {conf/fpl/2008},
  author = {Kimon Karras and Elias S. Manolakos}
}
@inproceedings{conf/fpl/BobdaL00,
  title = {Efficient Building of Word Recongnizer in FPGAs for Term-Document Matrices Construction},
  pages = {759-768},
  doi = {10.1007/3-540-44614-1_80},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Christophe Bobda and Thomas Lehmann}
}
@inproceedings{conf/fpl/TodorovichAVB05,
  title = {Statistical Power Estimation for FPGA},
  pages = {515-518},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Elias Todorovich and Fabian Angarita and Javier Valls and Eduardo I. Boemo}
}
@inproceedings{conf/fpl/GadkeK07,
  title = {Comrade - A Compiler for Adaptive Computing Systems Using a Novel Fast Speculation Technique},
  pages = {503-504},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380700},
  crossref = {conf/fpl/2007},
  author = {Hagen Gädke and Andreas Koch 0001}
}
@inproceedings{conf/fpl/GutierrezVP09,
  title = {FPGA-implementation of Time-Multiplexed Multiple Constant Multiplication based on carry-save arithmetic},
  pages = {609-612},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272379},
  crossref = {conf/fpl/2009},
  author = {Roberto Gutierrez and Javier Valls and Asuncion Perez-Pascual}
}
@inproceedings{conf/fpl/LaggerUSG06,
  title = {Self-Reconfigurable Pervasive Platform for Cryptographic Application},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311312},
  author = {Arnaud Lagger and Andres Upegui and Eduardo Sanchez and Ivan Gonzalez}
}
@inproceedings{conf/fpl/MiyazakiTIO96,
  title = {FACT: Co-evaluation Environment for FPGA Architecture and CAD System},
  pages = {34-43},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_4},
  author = {Toshiaki Miyazaki and Akihiro Tsutsui and Kenji Ishii and Naohisa Ohta}
}
@inproceedings{conf/fpl/FischerDL02,
  title = {Implementation of 3-D Adaptive LUM Smoother in Reconfigurable Hardware},
  pages = {720-729},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_74},
  author = {Viktor Fischer and Milos Drutarovský and Rastislav Lukac}
}
@inproceedings{conf/fpl/ShahR12,
  title = {On the difficulty of pin-to-wire routing in FPGAs},
  pages = {83-90},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339245},
  crossref = {conf/fpl/2012},
  author = {Niyati Shah and Jonathan Rose}
}
@inproceedings{conf/fpl/AkilB94,
  title = {Implementation and Performance Evaluation of an Image Pre-Processing Chain on FPGA},
  pages = {332-334},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_115},
  author = {Mohamed Akil and Marcelo Alves de Barros}
}
@inproceedings{conf/fpl/EffraimidisPDP09,
  title = {A self-reconfiguring architecture supporting multiple objective functions in genetic algorithms},
  pages = {453-456},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272482},
  crossref = {conf/fpl/2009},
  author = {Charalampos Effraimidis and Kyprianos Papadimitriou and Apostolos Dollas and Ioannis Papaefstathiou}
}
@inproceedings{conf/fpl/OlozabalCV06,
  title = {FPGA-Based Boundary-Scan Bist},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311281},
  author = {Angel Quiros-Olozabal and Ma de los Angeles Cifredo Chacon and Diego Gomez Vela}
}
@inproceedings{conf/fpl/CadekTW94,
  title = {Experiences of Using XBLOX for Implementing a Digital Filter Algorithm},
  pages = {289-291},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_103},
  author = {Gerhard Cadek and Peter C. Thorwartl and Georg P. Westphal}
}
@inproceedings{conf/fpl/MortonLS07,
  title = {Efficient Priority-Queue Data Structure for Hardware Implementation},
  pages = {476-479},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380693},
  crossref = {conf/fpl/2007},
  author = {Andrew Morton and Jeffrey Liu and Insop Song}
}
@inproceedings{conf/fpl/GokhaleFATM04,
  title = {Monte Carlo Radiative Heat Transfer Simulation on a Reconfigurable Computer},
  pages = {95-104},
  doi = {10.1007/978-3-540-30117-2_12},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Maya Gokhale and Janette Frigo and Christine Ahrens and Justin L. Tripp and Ronald Minnich}
}
@inproceedings{conf/fpl/OliveiraM12,
  title = {Combining data and computation transformations for fine-grain reconfigurable architectures},
  pages = {489-490},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339180},
  crossref = {conf/fpl/2012},
  author = {Cristiano B. Oliveira and Eduardo Marques}
}
@inproceedings{conf/fpl/SproullBN05,
  title = {Mutable Codesign for Embedded Protocol Processing},
  pages = {51-56},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Todd S. Sproull and Gordon J. Brebner and Christopher E. Neely}
}
@inproceedings{conf/fpl/KannanB01,
  title = {Tightly Integrated Placement and Routing for FPGAs},
  pages = {233-242},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_25},
  author = {PariVallal Kannan and Dinesh Bhatia}
}
@inproceedings{conf/fpl/DessoukyKBS14,
  title = {Adaptive Dynamic On-chip Memory Management for FPGA-based reconfigurable architectures},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927471},
  crossref = {conf/fpl/2014},
  author = {Ghada Dessouky and Michael Klaiber and Donald G. Bailey and Sven Simon}
}
@inproceedings{conf/fpl/FischerBBV08,
  title = {Enhancing security of ring oscillator-based trng implemented in FPGA},
  pages = {245-250},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629939},
  crossref = {conf/fpl/2008},
  author = {Viktor Fischer and Florent Bernard and Nathalie Bochard and Michal Varchola}
}
@inproceedings{conf/fpl/DuLCSLLY13,
  title = {Timing-constrained minimum area/power FPGA memory mapping},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645565},
  crossref = {conf/fpl/2013},
  author = {Fangqing Du and Colin Yu Lin and Xiuhai Cui and Jiabin Sun and Feng Liu and Fei Liu 0011 and Haigang Yang}
}
@inproceedings{conf/fpl/ChamizoGL04,
  title = {Real Environments Image Labelling Based on Reconfigurable Architectures},
  pages = {1104-1106},
  doi = {10.1007/978-3-540-30117-2_138},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Juan Manuel García Chamizo and Andrés Fuster Guilló and Jorge Azorín López}
}
@inproceedings{conf/fpl/BellisM00,
  title = {A CORDIC Arctangent FPGA Implementation for a High-Speed 3D-Camera System},
  pages = {485-494},
  doi = {10.1007/3-540-44614-1_53},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Stephen J. Bellis and William P. Marnane}
}
@inproceedings{conf/fpl/KaeriyamaZKSNO06,
  title = {Ray Tracing Hardware System Using Plane-Sphere Intersections},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311231},
  author = {Yoshiyuki Kaeriyama and Daichi Zaitsu and Kazuhiko Komatsu and Ken-ichi Suzuki and Tadao Nakamura and Nobuyuki Ohba}
}
@inproceedings{conf/fpl/PohlSKH05,
  title = {Performance Tuning of Iterative Algorithms in Signal Processing},
  pages = {699-702},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Zdenek Pohl and Premysl Sucha and Jiri Kadlec and Zdenek Hanzálek}
}
@inproceedings{conf/fpl/YeDG10,
  title = {Rapid Application Development on Multi-processor Reconfigurable Systems},
  pages = {285-290},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.65},
  crossref = {conf/fpl/2010},
  author = {Linfeng Ye and Jean-Philippe Diguet and Guy Gogniat}
}
@inproceedings{conf/fpl/Ababei04,
  title = {TPR: Three-D Place and Route for FPGAs},
  pages = {1172},
  doi = {10.1007/978-3-540-30117-2_162},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Cristinel Ababei}
}
@inproceedings{conf/fpl/Thomas05,
  title = {Design of a Dynamic Reconfigurable Multi-Grained Hardware Architecture with Adaptive Runtime Routing},
  pages = {745-746},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Alexander Thomas}
}
@inproceedings{conf/fpl/BallaghHMMSSS03,
  title = {Specifying Control Logic for DSP Applications in FPGA},
  pages = {1099-1102},
  doi = {10.1007/978-3-540-45234-8_129},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jonathan Ballagh and James Hwang and H. Ma and Brent Milne and Nabeel Shirazi and Vinay Singh and Jeffrey D. Stroomer}
}
@inproceedings{conf/fpl/CordeiroPOCV15,
  title = {FPGA-based all-digital software defined radio system demonstration},
  pages = {1},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293970},
  crossref = {conf/fpl/2015},
  author = {Rui Fiel Cordeiro and Andre Prata and Arnaldo S. R. Oliveira and Nuno Borges Carvalho and José M. N. Vieira}
}
@inproceedings{conf/fpl/SilvaB12,
  title = {Power/performance optimization in FPGA-based asymmetric multi-core systems},
  pages = {473-474},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339197},
  crossref = {conf/fpl/2012},
  author = {Bruno de Abreu Silva and Vanderlei Bonato}
}
@inproceedings{conf/fpl/LamoureuxW06a,
  title = {Architecture and CAD for FPGA Clock Networks},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311357},
  author = {Julien Lamoureux and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/YangYLLHL14,
  title = {A semi-supervised modeling approach for performance characterization of FPGA architectures},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927461},
  crossref = {conf/fpl/2014},
  author = {Liqun Yang and Haigang Yang and Wei Li and Zhihua Li and Zhihong Huang and Colin Yu Lin}
}
@inproceedings{conf/fpl/MeierESS10,
  title = {LavA: An Open Platform for Rapid Prototyping of MPSoCs},
  pages = {452-457},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.92},
  crossref = {conf/fpl/2010},
  author = {Matthias Meier and Michael Engel and Matthias Steinkamp and Olaf Spinczyk}
}
@inproceedings{conf/fpl/GortA12,
  title = {Analytical placement for heterogeneous FPGAs},
  pages = {143-150},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339278},
  crossref = {conf/fpl/2012},
  author = {Marcel Gort and Jason Helge Anderson}
}
@inproceedings{conf/fpl/MollerKKZ14,
  title = {Pipelined reconfigurable multiplication with constants on FPGAs},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927466},
  crossref = {conf/fpl/2014},
  author = {Konrad Möller and Martin Kumm and Marco Kleinlein and Peter Zipf}
}
@inproceedings{conf/fpl/DuarteVN15,
  title = {Enhancing stochastic computations via process variation},
  pages = {1-7},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293962},
  crossref = {conf/fpl/2015},
  author = {Rui Policarpo Duarte and Mário P. Véstias and Horácio C. Neto}
}
@inproceedings{conf/fpl/GiefersP09,
  title = {Program-driven fine-grained power management for the reconfigurable mesh},
  pages = {119-125},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272527},
  crossref = {conf/fpl/2009},
  author = {Heiner Giefers and Marco Platzner}
}
@inproceedings{conf/fpl/TakayamaSIA00,
  title = {Dataflow Partitioning and Scheduling Algorithms for WASMII, a Virtual Hardware},
  pages = {685-694},
  doi = {10.1007/3-540-44614-1_73},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Atsushi Takayama and Yuichiro Shibata and Keisuke Iwai and Hideharu Amano}
}
@inproceedings{conf/fpl/DanneMP06,
  title = {Executing Hardware Tasks on Dynamically Reconfigurable Devices Under Real-Time Conditions},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311264},
  author = {Klaus Danne and Roland Mühlenbernd and Marco Platzner}
}
@inproceedings{conf/fpl/YozaW12,
  title = {A 16-configuration-context robust optically reconfigurable gate array with a reconfiguration speed adjustment function},
  pages = {361-366},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339205},
  crossref = {conf/fpl/2012},
  author = {Takashi Yoza and Minoru Watanabe}
}
@inproceedings{conf/fpl/SogabeM14,
  title = {FPGA acceleration of short read mapping based on sort and parallel comparison},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927404},
  crossref = {conf/fpl/2014},
  author = {Youkou Sogabe and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/WijtvlietFC15,
  title = {SPINE: From C loop-nests to highly efficient accelerators using Algorithmic Species},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294015},
  crossref = {conf/fpl/2015},
  author = {Mark Wijtvliet and Shakith Fernando and Henk Corporaal}
}
@inproceedings{conf/fpl/ChenC04,
  title = {Simultaneous Timing Driven Clustering and Placement for FPGAs},
  pages = {158-167},
  doi = {10.1007/978-3-540-30117-2_18},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Gang Chen 0020 and Jason Cong}
}
@inproceedings{conf/fpl/JainKK00,
  title = {Efficient Embedding of Partitioned Circuits onto Multi-FPGA Boards},
  pages = {201-210},
  doi = {10.1007/3-540-44614-1_23},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Sushil Chandra Jain and Anshul Kumar and Shashi Kumar}
}
@inproceedings{conf/fpl/TammemaeE00,
  title = {FPL Curriculum at Tallinn Technical University},
  pages = {830-833},
  doi = {10.1007/3-540-44614-1_96},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Kalle Tammemäe and T. Evartson}
}
@inproceedings{conf/fpl/ParasharC07,
  title = {A Novel Event Based Simulation Algorithm for Sequential Digital Circuit Simulation},
  pages = {792-795},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380770},
  crossref = {conf/fpl/2007},
  author = {Karthick Parashar and Nitin Chandrachoodan}
}
@inproceedings{conf/fpl/BaradaranPD04,
  title = {Data Reuse in Configurable Architectures with RAM Blocks: Extended Abstract},
  pages = {1113-1115},
  doi = {10.1007/978-3-540-30117-2_141},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Nastaran Baradaran and Joonseok Park and Pedro C. Diniz}
}
@inproceedings{conf/fpl/XuKWSS14,
  title = {Privacy preserving large scale DNA read-mapping in MapReduce framework using FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927414},
  crossref = {conf/fpl/2014},
  author = {Lei Xu and Han-Yee Kim and Xi Wang and Weidong Shi and Taeweon Suh}
}
@inproceedings{conf/fpl/PutnamBDMSE08,
  title = {CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures},
  pages = {173-178},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629927},
  crossref = {conf/fpl/2008},
  author = {Andrew Putnam and Dave Bennett and Eric Dellinger and Jeff Mason and Prasanna Sundararajan and Susan J. Eggers}
}
@inproceedings{conf/fpl/KoizumiSAMTKSNUKN12,
  title = {CMA-Cube: A scalable reconfigurable accelerator with 3-D wireless inductive coupling interconnect},
  pages = {543-546},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339375},
  crossref = {conf/fpl/2012},
  author = {Yusuke Koizumi and Eiichi Sasaki and Hideharu Amano and Hiroki Matsutani and Yasuhiro Take and Tadahiro Kuroda and Ryuichi Sakamoto and Mitaro Namiki and Kimiyoshi Usami and Masaaki Kondo and Hiroshi Nakamura}
}
@inproceedings{conf/fpl/BobdaDL03,
  title = {Efficient Implementation of the Singular Value Decomposition on a Reconfigurable System},
  pages = {1123-1126},
  doi = {10.1007/978-3-540-45234-8_135},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Christophe Bobda and Klaus Danne and André Linarth}
}
@inproceedings{conf/fpl/MalazgirtYYN14,
  title = {Application specific multi-port memory customization in FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927426},
  crossref = {conf/fpl/2014},
  author = {Gorker Alp Malazgirt and Hasan Erdem Yantir and Arda Yurdakul and Smaïl Niar}
}
@inproceedings{conf/fpl/KaloshaYK94,
  title = {Signature Testability of PLA},
  pages = {335-337},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_116},
  author = {E. P. Kalosha and Vyacheslav N. Yarmolik and Mark G. Karpovsky}
}
@inproceedings{conf/fpl/NiitsumaM04,
  title = {Real-Time Detection of Moving Objects},
  pages = {1155-1157},
  doi = {10.1007/978-3-540-30117-2_154},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Hiroaki Niitsuma and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/RowleyL96,
  title = {Implementing Sigma Delta Modulator Prototype Designs on an FPGA},
  pages = {389-393},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_44},
  author = {Kevin Rowley and Colin Lyden}
}
@inproceedings{conf/fpl/AmiraBM01,
  title = {Accelerating Matrix Product on Reconfigurable Hardware for Signal Processing},
  pages = {101-111},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_11},
  author = {Abbes Amira and Ahmed Bouridane and Peter Milligan}
}
@inproceedings{conf/fpl/Brebner98a,
  title = {An Interactive Datasheet for the Xilinx XC6200},
  pages = {401-405},
  doi = {10.1007/BFb0055269},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Gordon J. Brebner}
}
@inproceedings{conf/fpl/FaragLP11,
  title = {Thwarting Software Attacks on Data-Intensive Platforms with Configurable Hardware-Assisted Application Rule Enforcement},
  pages = {207-212},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.45},
  crossref = {conf/fpl/2011},
  author = {Mohammed M. Farag and Lee W. Lerner and Cameron D. Patterson}
}
@inproceedings{conf/fpl/ChenZZ11,
  title = {Timing-Driven Routing of High Fanout Nets},
  pages = {423-428},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.84},
  crossref = {conf/fpl/2011},
  author = {Xun Chen and Jianwen Zhu and Minxuan Zhang}
}
@inproceedings{conf/fpl/HlawiczkaB94,
  title = {Optimized Synthesis of Self-Testable Finite State Machines (FSM) Using BIST-PST Structures in Altera Structures},
  pages = {120-122},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_77},
  author = {Andrzej Hlawiczka and Jacek Binda}
}
@inproceedings{conf/fpl/YapWH03,
  title = {Hardware Implementations of Real-Time Reconfigurable WSAT Variants},
  pages = {488-496},
  doi = {10.1007/978-3-540-45234-8_48},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Roland H. C. Yap and Stella Z. Q. Wang and Martin Henz}
}
@inproceedings{conf/fpl/ShiozawaINONN00,
  title = {An Implementation of Longest Prefix Matching for IP Router on Plastic Cell Architecture},
  pages = {805-809},
  doi = {10.1007/3-540-44614-1_90},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Tsunemichi Shiozawa and Norbert Imlig and Kouichi Nagami and Kiyoshi Oguri and Akira Nagoya and Hiroshi Nakada}
}
@inproceedings{conf/fpl/JamiesonR05,
  title = {A Verilog RTL Synthesis Tool for Heterogeneous FPGAs},
  pages = {305-310},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Peter Jamieson and Jonathan Rose}
}
@inproceedings{conf/fpl/Jebelean95,
  title = {FPGA Implementation of a Rational Adder},
  pages = {251-260},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_119},
  author = {Tudor Jebelean}
}
@inproceedings{conf/fpl/QuisquaterSRDL02,
  title = {A Cryptanalytic Time-Memory Tradeoff: First FPGA Implementation},
  pages = {780-789},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_80},
  author = {Jean-Jacques Quisquater and François-Xavier Standaert and Gaël Rouvroy and Jean-Pierre David and Jean-Didier Legat}
}
@inproceedings{conf/fpl/ChoiR12,
  title = {Hardware implementation of MRF map inference on an FPGA platform},
  pages = {209-216},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339183},
  crossref = {conf/fpl/2012},
  author = {Jungwook Choi and Rob A. Rutenbar}
}
@inproceedings{conf/fpl/LokeZH13,
  title = {Criticality-based routing for FPGAS with reverse body bias switch box architectures},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645513},
  crossref = {conf/fpl/2013},
  author = {Wei Ting Loke and Wenfeng Zhao and Yajun Ha}
}
@inproceedings{conf/fpl/ChalamalasettiVPM09,
  title = {A low cost reconfigurable soft processor for multimedia applications: Design synthesis and programming model},
  pages = {534-538},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272461},
  crossref = {conf/fpl/2009},
  author = {Sai Rahul Chalamalasetti and Wim Vanderbauwhede and Sohan Purohit and Martin Margala}
}
@inproceedings{conf/fpl/RafiqueKC12,
  title = {Enhancing performance of Tall-Skinny QR factorization using FPGAs},
  pages = {443-450},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339142},
  crossref = {conf/fpl/2012},
  author = {Abid Rafique and Nachiket Kapre and George A. Constantinides}
}
@inproceedings{conf/fpl/LusalaMRL07,
  title = {NoC Implementation in FPGA Using Torus Topology},
  pages = {778-781},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380767},
  crossref = {conf/fpl/2007},
  author = {Angelo Kuti Lusala and Philippe Manet and Bertrand Rousseau and Jean-Didier Legat}
}
@inproceedings{conf/fpl/Cilardo15,
  title = {Variable-latency signed addition on FPGAs},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293957},
  crossref = {conf/fpl/2015},
  author = {Alessandro Cilardo}
}
@inproceedings{conf/fpl/KingKAAA13,
  title = {Generating infrastructure for FPGA-accelerated applications},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645495},
  crossref = {conf/fpl/2013},
  author = {Myron King and Asif Khan and Abhinav Agarwal and Oriol Arcas and Arvind}
}
@inproceedings{conf/fpl/SalcicM96,
  title = {CCSimP - An Instruction-level Custom-Configurable Processor for FPLDs},
  pages = {280-289},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_30},
  author = {Zoran A. Salcic and R. Bruce Maunder}
}
@inproceedings{conf/fpl/ChandrasekaranA06,
  title = {FPGA Implementation and Power Modelling of the Fast Walsh Transform},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311338},
  author = {Shrutisagar Chandrasekaran and Abbes Amira}
}
@inproceedings{conf/fpl/LazaroAMC03,
  title = {Modified Fuzzy C-Means Clustering Algorithm for Real-Time Applications},
  pages = {1087-1090},
  doi = {10.1007/978-3-540-45234-8_126},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jesús Lázaro and Jagoba Arias and José Luis Martín and Carlos Cuadrado}
}
@inproceedings{conf/fpl/MatousekTPKSC02,
  title = {Logarithmic Number System and Floating-Point Arithmetics on FPGA},
  pages = {627-636},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_65},
  author = {Rudolf Matousek and Milan Tichý and Zdenek Pohl and Jiri Kadlec and Christopher I. Softley and Nick Coleman}
}
@inproceedings{conf/fpl/DinizG06,
  title = {Design of a Field-Programmable Dual-Precision Floating-Point Arithmetic Unit},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311302},
  author = {Pedro C. Diniz and Gokul Govindu}
}
@inproceedings{conf/fpl/LabrecqueS09,
  title = {Fast critical sections via thread scheduling for FPGA-based multithreaded processors},
  pages = {18-25},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272561},
  crossref = {conf/fpl/2009},
  author = {Martin Labrecque and J. Gregory Steffan}
}
@inproceedings{conf/fpl/YangFAE13,
  title = {Optimizing under abstraction: Using prefetching to improve FPGA performance},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645522},
  crossref = {conf/fpl/2013},
  author = {Hsin-Jung Yang and Kermin Fleming and Michael Adler and Joel S. Emer}
}
@inproceedings{conf/fpl/GaoL08,
  title = {Novel FPGA based Haar classifier face detection algorithm acceleration},
  pages = {373-378},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629966},
  crossref = {conf/fpl/2008},
  author = {Changjian Gao and Shih-Lien Lu}
}
@inproceedings{conf/fpl/Brebner96,
  title = {A Virtual Hardware Operating System for the Xilinx XC6200},
  pages = {327-336},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_35},
  author = {Gordon J. Brebner}
}
@inproceedings{conf/fpl/MendonHS12,
  title = {A high performance, open source SATA2 core},
  pages = {421-428},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339139},
  crossref = {conf/fpl/2012},
  author = {Ashwin A. Mendon and Bin Huang and Ron Sass}
}
@inproceedings{conf/fpl/MartinaMPVZ02,
  title = {Energy Evaluation on a Reconfigurable, Multimedia-Oriented Wireless Sensor},
  pages = {332-339},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_35},
  author = {Maurizio Martina and Guido Masera and Gianluca Piccinini and Fabrizio Vacca and Maurizio Zamboni}
}
@inproceedings{conf/fpl/NjolstadPH94,
  title = {ZAREPTA: A Zero Lead-Time, All Reconfigurable System for Emulation, Prototyping and Testing of ASICs},
  pages = {230-239},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_93},
  author = {Tormod Njølstad and Johnny Pihl and Jø Hofstad}
}
@inproceedings{conf/fpl/JanzenR96,
  title = {A Slow Motion Engine for the Analysis of FPGA-Based Prototypes},
  pages = {210-219},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_22},
  author = {Nikolaj Janzen and Franz J. Rammig}
}
@inproceedings{conf/fpl/TrieuM12,
  title = {A region merging approach for image segmentation on FPGA},
  pages = {739-742},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339166},
  crossref = {conf/fpl/2012},
  author = {Dang Ba Khac Trieu and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/CaohuuLGB99,
  title = {Dynamically Reconfigurable Reduced Crossbar: A Novel Approach to Large Scale Switching},
  pages = {507-513},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_61},
  author = {Tri Caohuu and Thuy Trong Le and Manfred Glesner and Jürgen Becker}
}
@inproceedings{conf/fpl/KanusWHM02,
  title = {VIZARD II: An FPGA-based Interactive Volume Rendering System},
  pages = {1114-1117},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_120},
  author = {Urs Kanus and Gregor Wetekam and Johannes Hirche and Michael Meißner}
}
@inproceedings{conf/fpl/KamikuboWK13,
  title = {Image recognition operation on a dynamically reconfigurable vison architecture},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645603},
  crossref = {conf/fpl/2013},
  author = {Yuki Kamikubo and Minoru Watanabe and Shoji Kawahito}
}
@inproceedings{conf/fpl/Sidahao04,
  title = {Optimized Field Programmable Gate Array Based Function Evaluation},
  pages = {1184},
  doi = {10.1007/978-3-540-30117-2_171},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Nalin Sidahao}
}
@inproceedings{conf/fpl/FidjelandL06,
  title = {Archlog: High-Level Synthesis of Reconfigurable Multiprocessors for Logic Programming},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311234},
  author = {Andreas Fidjeland and Wayne Luk}
}
@inproceedings{conf/fpl/SeguinTKJ11,
  title = {A Dynamically-Reconfigurable Phased Array Radar Processing System},
  pages = {258-263},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.52},
  crossref = {conf/fpl/2011},
  author = {Emmanuel Seguin and Russell Tessier and Eric J. Knapp and Robert W. Jackson}
}
@inproceedings{conf/fpl/AmagasakiIZIKS13,
  title = {Defect-robust FPGA architectures for intellectual property cores in system LSI},
  pages = {1-7},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645499},
  crossref = {conf/fpl/2013},
  author = {Motoki Amagasaki and Kazuki Inoue and Qian Zhao and Masahiro Iida and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/BraunFGL96,
  title = {Parallel CRC Computation in FPGAs},
  pages = {156-165},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_16},
  author = {Michael Braun and Jörg Friedrich and Thomas Grün and Josef Lembert}
}
@inproceedings{conf/fpl/Font-BachBPP13,
  title = {Hardware-efficient implementation of a Femtocell/Macrocell interference-mitigation technique for high-performance LTE-based systems},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645585},
  crossref = {conf/fpl/2013},
  author = {Oriol Font-Bach and Nikolaos G. Bartzoudis and Miquel Payaró and Antonio Pascual-Iserte}
}
@inproceedings{conf/fpl/PandaEH12,
  title = {Adding dataflow-driven execution control to a Coarse-Grained Reconfigurable Array},
  pages = {353-360},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339204},
  crossref = {conf/fpl/2012},
  author = {Robin Panda and Carl Ebeling and Scott Hauck}
}
@inproceedings{conf/fpl/SchierH04,
  title = {Using Logarithmic Arithmetic to Implement the Recursive Least Squares (QR) Algorithm in FPGA},
  pages = {1149-1151},
  doi = {10.1007/978-3-540-30117-2_152},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jan Schier and Antonin Hermanek}
}
@inproceedings{conf/fpl/KatashitaMTY06,
  title = {A Method of Generating Highly Efficient String Matching Circuit for Intrusion Detection},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311317},
  author = {Toshihiro Katashita and Atusi Maeda and Kenji Toda and Yoshinori Yamaguchi}
}
@inproceedings{conf/fpl/LukADDRSS98,
  title = {A Reconfigurable Engine for Real-Time Video Processing},
  pages = {169-178},
  doi = {10.1007/BFb0055244},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Wayne Luk and P. Andreou and Arran Derbyshire and Florent Dupont de Dinechin and J. Rice and Nabeel Shirazi and D. Siganos}
}
@inproceedings{conf/fpl/WangHZ15,
  title = {A study of data partitioning on OpenCL-based FPGAs},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293941},
  crossref = {conf/fpl/2015},
  author = {Ze-ke Wang and Bingsheng He and Wei Zhang}
}
@inproceedings{conf/fpl/PearsonMPNGGM05,
  title = {Design and FPGA Implementation of an Embedded Real-Time Biologically Plausible Spiking Neural Network Processor},
  pages = {582-585},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Martin J. Pearson and Chris Melhuish and Anthony G. Pipe and Mokhtar Nibouche and Ian Gilhespy and Kevin N. Gurney and Benjamin Mitchinson}
}
@inproceedings{conf/fpl/SuvakovicH05,
  title = {An FPGA Application with High Speed Serial Transceiver Running at Sub-nominal Rate},
  pages = {229-234},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Dusan Suvakovic and Ilija Hadzic}
}
@proceedings{conf/fpl/2011,
  title = {International Conference on Field Programmable Logic and Applications, FPL 2011, September 5-7, Chania, Crete, Greece},
  publisher = {IEEE},
  year = {2011},
  booktitle = {FPL},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6044763},
  isbn = {978-1-4577-1484-9},
  author = {}
}
@inproceedings{conf/fpl/Yu07,
  title = {VPH - A Tool for Exploring Hybrid FPGAs},
  pages = {509-510},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380703},
  crossref = {conf/fpl/2007},
  author = {Chi Wai Yu}
}
@inproceedings{conf/fpl/SyedCHV09,
  title = {sFPGA2 - A scalable GALS FPGA architecture and design methodology},
  pages = {314-319},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272278},
  crossref = {conf/fpl/2009},
  author = {Rizwan Syed and Xiaolei Chen and Yajun Ha and Bharadwaj Veeravalli}
}
@inproceedings{conf/fpl/CanetVAVL04,
  title = {Hardware Design of a FPGA-Based Synchronizer for Hiperlan/2},
  pages = {494-504},
  doi = {10.1007/978-3-540-30117-2_51},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Ma José Canet and Felip Vicedo and Vicenc Almenar-Terre and Javier Valls-Coquillat and Eduardo R. de Lima}
}
@inproceedings{conf/fpl/ZickH10,
  title = {Self-Test and Adaptation for Random Variations in Reliability},
  pages = {193-198},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.47},
  crossref = {conf/fpl/2010},
  author = {Kenneth M. Zick and John P. Hayes}
}
@inproceedings{conf/fpl/Dobai14,
  title = {Evolutionary on-line synthesis of hardware accelerators for software modules in reconfigurable embedded systems},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927455},
  crossref = {conf/fpl/2014},
  author = {Roland Dobai}
}
@inproceedings{conf/fpl/HoM04,
  title = {FPGA Implementation of Adaptive Multiuser Detector for DS-CDMA Systems},
  pages = {959-964},
  doi = {10.1007/978-3-540-30117-2_107},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Quoc Thai Ho and Daniel Massicotte}
}
@inproceedings{conf/fpl/GuccioneG95a,
  title = {Classification and Performance of Reconfigurable Architectures},
  pages = {439-448},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_138},
  author = {Steve Guccione and Mario J. Gonzalez}
}
@inproceedings{conf/fpl/LentarisDSSR12,
  title = {Hardware implementation of stereo correspondence algorithm for the ExoMars mission},
  pages = {667-670},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339173},
  crossref = {conf/fpl/2012},
  author = {George Lentaris and Dionysios Diamantopoulos and Kostas Siozios and Dimitrios Soudris and Marcos Avilés Rodrigálvarez}
}
@inproceedings{conf/fpl/LinW01,
  title = {Macrocell Architectures for Product Term Embedded Memory Arrays},
  pages = {48-58},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_6},
  author = {Ernie Lin and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/WangKSICKLSG10,
  title = {An FPGA Based Hybrid Processor Emulation Platform},
  pages = {25-30},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.16},
  crossref = {conf/fpl/2010},
  author = {Qigang Wang and Rolf Kassa and Wenbo Shen and Nelson Ijih and Bhushan Chitlur and Michael Konow and Dong Liu and Arthur Sheiman and Prabhat Gupta}
}
@inproceedings{conf/fpl/CarlineC03,
  title = {A Controlled Data-Path Allocation Model for Dynamic Run-Time Reconfiguration of FPGA Devices},
  pages = {1115-1118},
  doi = {10.1007/978-3-540-45234-8_133},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Dylan Carline and Paul Coulton}
}
@inproceedings{conf/fpl/KanazawaM05,
  title = {An FPGA Solver for WSAT Algorithms},
  pages = {83-88},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kenji Kanazawa and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/KressP98,
  title = {High-Level Synthesis for Dynamically Reconfigurable Hardware/Software Systems},
  pages = {288-297},
  doi = {10.1007/BFb0055256},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Rainer Kress 0002 and Andreas Pyttel}
}
@inproceedings{conf/fpl/StepienV06,
  title = {On Feasibility of FPGA Bitstream Compression During Placement and Routing},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311306},
  author = {Piotr Stepien and Milan Vasilko}
}
@inproceedings{conf/fpl/MollerGCM06,
  title = {Reconfigurable Systems Enabled by a Network-on-Chip},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311329},
  author = {Leandro Möller and Ismael Grehs and Ney Calazans and Fernando Moraes}
}
@inproceedings{conf/fpl/Mishra04,
  title = {Scalable Defect Tolerance Beyond the SIA Roadmap},
  pages = {1181-1182},
  doi = {10.1007/978-3-540-30117-2_169},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Mahim Mishra}
}
@inproceedings{conf/fpl/JarvinenTS04,
  title = {A VHDL Generator for Elliptic Curve Cryptography},
  pages = {1098-1100},
  doi = {10.1007/978-3-540-30117-2_136},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Kimmo U. Järvinen and Matti Tommiska and Jorma Skyttä}
}
@inproceedings{conf/fpl/WrayLP10,
  title = {Run-Time Reconfiguration for a Reconfigurable Algorithmic Trading Engine},
  pages = {163-166},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.39},
  crossref = {conf/fpl/2010},
  author = {Stephen Wray and Wayne Luk and Peter Pietzuch}
}
@inproceedings{conf/fpl/Maya-RuedaA03,
  title = {FPGA Processor for Real-Time Optical Flow Computation},
  pages = {1103-1106},
  doi = {10.1007/978-3-540-45234-8_130},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Selene Maya-Rueda and Miguel O. Arias-Estrada}
}
@inproceedings{conf/fpl/KastrupMN99,
  title = {Seeking (the right) Problems for the Solutions of Reconfigurable Computing},
  pages = {520-525},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_63},
  author = {Bernardo Kastrup and Jef L. van Meerbergen and Katarzyna Nowak}
}
@inproceedings{conf/fpl/KoboriM02,
  title = {High Speed Computation of Three Dimensional Cellular Automata with FPGA},
  pages = {1126-1130},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_123},
  author = {Tomoyoshi Kobori and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/Arias-EstradaR02,
  title = {An FPGA Co-processor for Real-Time Visual Tracking},
  pages = {710-719},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_73},
  author = {Miguel Arias-Estrada and Eduardo Rodríguez-Palacios}
}
@inproceedings{conf/fpl/AbdelfattahB13,
  title = {The power of communication: Energy-efficient NOCS for FPGAS},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645496},
  crossref = {conf/fpl/2013},
  author = {Mohamed S. Abdelfattah and Vaughn Betz}
}
@inproceedings{conf/fpl/Oppermann0YS15,
  title = {Domain-specific optimisation for the high-level synthesis of CellML-based simulation accelerators},
  pages = {1-7},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294019},
  crossref = {conf/fpl/2015},
  author = {Julian Oppermann and Andreas Koch 0001 and Ting Yu and Oliver Sinnen}
}
@inproceedings{conf/fpl/KielbikMNJS02,
  title = {High-Level Partitioning of Digital Systems Based on Dynamically Reconfigurable Devices},
  pages = {271-280},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_29},
  author = {Rafal Kielbik and Juan Manuel Moreno and Andrzej Napieralski and Grzegorz Jablonski and Tomasz Szymanski}
}
@inproceedings{conf/fpl/QuintonW07,
  title = {Embedded Programmable Logic Core Enhancements for System Bus Interfaces},
  pages = {202-209},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380648},
  crossref = {conf/fpl/2007},
  author = {Bradley R. Quinton and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/VouzisCAK07,
  title = {Monte Carlo Logarithmic Number System for Model Predictive Control},
  pages = {453-458},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380688},
  crossref = {conf/fpl/2007},
  author = {Panagiotis D. Vouzis and Sylvain Collange and Mark G. Arnold and Mayuresh V. Kothare}
}
@inproceedings{conf/fpl/BetzR97,
  title = {VPR: A new packing, placement and routing tool for FPGA research},
  pages = {213-222},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_226},
  author = {Vaughn Betz and Jonathan Rose}
}
@inproceedings{conf/fpl/NestorL07,
  title = {L4: An FPGA-Based Accelerator for Detailed Maze Routing},
  pages = {357-362},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380672},
  crossref = {conf/fpl/2007},
  author = {John A. Nestor and Jeremy Lavine}
}
@inproceedings{conf/fpl/XuP14,
  title = {Robust and flexible FPGA-based digital PUF},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927449},
  crossref = {conf/fpl/2014},
  author = {Teng Xu 0001 and Miodrag Potkonjak}
}
@inproceedings{conf/fpl/LehoczkyTS15,
  title = {High-level FPGA logic synthesis from .NET programs for software developers},
  pages = {1},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293968},
  crossref = {conf/fpl/2015},
  author = {Zoltan Lehoczky and Richard Toth and Krisztian Somogyi}
}
@inproceedings{conf/fpl/BeckerPG00,
  title = {DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communications Applications},
  pages = {312-321},
  doi = {10.1007/3-540-44614-1_34},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jürgen Becker and Thilo Pionteck and Manfred Glesner}
}
@inproceedings{conf/fpl/GanFYLXMHY14,
  title = {A highly-efficient and green data flow engine for solving euler atmospheric equations},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927462},
  crossref = {conf/fpl/2014},
  author = {Lin Gan and Haohuan Fu and Chao Yang and Wayne Luk and Wei Xue and Oskar Mencer and Xiaomeng Huang and Guangwen Yang}
}
@inproceedings{conf/fpl/XieLJJ13,
  title = {Binarization based implementation for real-time human detection},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645590},
  crossref = {conf/fpl/2013},
  author = {Shuai Xie and Yibin Li and Zhiping Jia and Lei Ju}
}
@inproceedings{conf/fpl/RullmannMHZG09,
  title = {An integrated tool flow to realize runtime-reconfigurable applications on a new class of partial multi-context FPGAs},
  pages = {92-98},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272540},
  crossref = {conf/fpl/2009},
  author = {Markus Rullmann and Renate Merker and Heiko Hinkelmann and Peter Zipf and Manfred Glesner}
}
@inproceedings{conf/fpl/MencerHH02,
  title = {HAGAR: Efficient Multi-context Graph Processors},
  pages = {915-924},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_94},
  author = {Oskar Mencer and Zhining Huang and Lorenz Huelsbergen}
}
@inproceedings{conf/fpl/HuQC08,
  title = {An element-by-element preconditioned Conjugate Gradient solver of 3D tetrahedral finite elements on an FPGA coprocessor},
  pages = {575-578},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630012},
  crossref = {conf/fpl/2008},
  author = {Jing Hu and Steven F. Quigley and Andrew Chan}
}
@inproceedings{conf/fpl/VasilkoB00,
  title = {Automatic Temporal Floorplanning with Guaranteed Solution Feasibility},
  pages = {656-664},
  doi = {10.1007/3-540-44614-1_70},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Milan Vasilko and Graham Benyon-Tinker}
}
@inproceedings{conf/fpl/RissaN00,
  title = {A Hybrid Prototyping Platform for Dynamically Reconfigurable Designs},
  pages = {371-378},
  doi = {10.1007/3-540-44614-1_40},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Tero Rissa and Jarkko Niittylahti}
}
@inproceedings{conf/fpl/ZipfGBW02,
  title = {Handling FPGA Faults and Configuration Sequencing Using a Hardware Extension},
  pages = {586-595},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_61},
  author = {Peter Zipf and Manfred Glesner and Christine Bauer and Hans Wojtkowiak}
}
@inproceedings{conf/fpl/WangAN06,
  title = {Prototyping a Globally Asynchronous Locally Synchronous Network-On-Chip on a Conventional FPGA Device Using Synchronous Design Tools},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311284},
  author = {Xin Wang and Tapani Ahonen and Jari Nurmi}
}
@inproceedings{conf/fpl/KaouaneASG03,
  title = {From Algorithm Graph Specification to Automatic Synthesis of FPGA Circuit: A Seamless Flow of Graphs Transformations},
  pages = {934-943},
  doi = {10.1007/978-3-540-45234-8_90},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Linda Kaouane and Mohamed Akil and Yves Sorel and Thierry Grandpierre}
}
@inproceedings{conf/fpl/ZemcikZ07,
  title = {AdaBoost Engine},
  pages = {656-660},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380739},
  crossref = {conf/fpl/2007},
  author = {Pavel Zemcík and Martin Zádník}
}
@inproceedings{conf/fpl/AlvarezMF05,
  title = {Safe PLD-based Programmable Controllers},
  pages = {559-562},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Jacobo Álvarez and Jorge Marcos and Santiago Fernandez}
}
@inproceedings{conf/fpl/SchaferQC02,
  title = {Scalable Implementation of the Discrete Element Method on a Reconfigurable Computing Platform},
  pages = {925-934},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_95},
  author = {Benjamin Carrión Schäfer and Steven F. Quigley and Andrew H. C. Chan}
}
@inproceedings{conf/fpl/LapotreCCWD13,
  title = {Dynamic branch prediction for high-level synthesis},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645540},
  crossref = {conf/fpl/2013},
  author = {Vianney Lapotre and Philippe Coussy and Cyrille Chavet and Hugues Wouafo and Robin Danilo}
}
@inproceedings{conf/fpl/KatonaS94,
  title = {On some Limits of XILINX Based Control Logic Implementations},
  pages = {286-288},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_102},
  author = {Attila Katona and Péter Szolgay}
}
@inproceedings{conf/fpl/CiressanSRC01,
  title = {An FPGA-Based Syntactic Parser for Real-Life Almost Unrestricted Context-Free Grammars},
  pages = {590-594},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_61},
  author = {Cristian Ciressan and Eduardo Sanchez and Martin Rajman and Jean-Cédric Chappelier}
}
@inproceedings{conf/fpl/BoncaloAHS14,
  title = {Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927474},
  crossref = {conf/fpl/2014},
  author = {Oana Boncalo and Alexandru Amaricai and Andrei Hera and Valentin Savin}
}
@inproceedings{conf/fpl/PreusserS14,
  title = {Ready PCIe data streaming solutions for FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927444},
  crossref = {conf/fpl/2014},
  author = {Thomas B. Preußer and Rainer G. Spallek}
}
@inproceedings{conf/fpl/BidarteAZJA03,
  title = {Core-Based Reusable Architecture for Slave Circuits with Extensive Data Exchange Requirements},
  pages = {497-506},
  doi = {10.1007/978-3-540-45234-8_49},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Unai Bidarte and Armando Astarloa and Aitzol Zuloaga and Jaime Jimenez and Iñigo Martínez de Alegría}
}
@inproceedings{conf/fpl/BeckerLPG01,
  title = {Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically Reconfigurable Array Architectures},
  pages = {584-589},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_60},
  author = {Jürgen Becker and Nicolas Liebau and Thilo Pionteck and Manfred Glesner}
}
@inproceedings{conf/fpl/KumarP04,
  title = {Reconfigurable Instruction Set Extension for Enabling ECC on an 8-Bit Processor},
  pages = {586-595},
  doi = {10.1007/978-3-540-30117-2_60},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Sandeep S. Kumar and Christof Paar}
}
@proceedings{conf/fpl/2008,
  title = {FPL 2008, International Conference on Field Programmable Logic and Applications, Heidelberg, Germany, 8-10 September 2008},
  publisher = {IEEE},
  year = {2008},
  booktitle = {FPL},
  author = {}
}
@inproceedings{conf/fpl/CharlwoodMQ02,
  title = {System-Level Modelling for Performance Estimation of Reconfigurable Coprocessors},
  pages = {567-576},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_59},
  author = {Stephen Charlwood and Jonathan Mangnall and Steven F. Quigley}
}
@inproceedings{conf/fpl/FerreiraV10,
  title = {FPGA-accelerated Attractor Computation of Scale Free Gene Regulatory Networks},
  pages = {550-555},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.108},
  crossref = {conf/fpl/2010},
  author = {Ricardo S. Ferreira and Julio C. Goldner Vendramini}
}
@inproceedings{conf/fpl/AhlquistNR99,
  title = {Optimal Finite Field Multipliers for FPGAs},
  pages = {51-60},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_6},
  author = {Gregory C. Ahlquist and Brent E. Nelson and Michael Rice}
}
@inproceedings{conf/fpl/HatnikHS00,
  title = {An Innovative Approach to Couple EDA Tools with Reconfigurable Hardware},
  pages = {826-829},
  doi = {10.1007/3-540-44614-1_95},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Uwe Hatnik and Jürgen Haufe and Peter Schwarz}
}
@inproceedings{conf/fpl/AlecsaO11,
  title = {An Optimized FPGA Implementation of the Modified Space Vector Modulation Algorithm for AC Drives Control},
  pages = {393-395},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.77},
  crossref = {conf/fpl/2011},
  author = {Bogdan Alecsa and Alexandru Onea}
}
@inproceedings{conf/fpl/WangCKCG05,
  title = {Exploiting Pipelining to Tolerate Wire Delays in a Programmable-Reconfigurable Processor},
  pages = {57-64},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Chi-Wei Wang and Nicholas P. Carter and Richard B. Kujoth and Jeffrey J. Cook and Derek B. Gottlieb}
}
@inproceedings{conf/fpl/SchumacherJWR96,
  title = {Development of a Telephone Answering Machine in a Lab - FPGAs in Education},
  pages = {400-404},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_46},
  author = {Guido Schumacher and Bernhard Josko and Gerhard Wagner and Martin Radetzki}
}
@inproceedings{conf/fpl/Greaves95,
  title = {The CSYN Verilog Compiler and Other Tools},
  pages = {198-207},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_113},
  author = {David J. Greaves}
}
@inproceedings{conf/fpl/ChichkovA97,
  title = {A hardware/software partitioning algorithm for custom computing machines},
  pages = {274-283},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_232},
  author = {Anton V. Chichkov and Carlos Beltrán Almeida}
}
@inproceedings{conf/fpl/MeeuwsYBGV07,
  title = {A Quantitative Prediction Model for Hardware/Software Partitioning},
  pages = {735-739},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380757},
  crossref = {conf/fpl/2007},
  author = {Roel Meeuws and Yana Yankova and Koen Bertels and Georgi Gaydadjiev and Stamatis Vassiliadis}
}
@inproceedings{conf/fpl/KostarnovMOS97,
  title = {A reconfigurable approach to low cost media processing},
  pages = {79-90},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_213},
  author = {Igor Kostarnov and Steve Morley and Javed Osmany and Charlie Solomon}
}
@inproceedings{conf/fpl/NaylorFMM13a,
  title = {Managing the FPGA memory wall: Custom computing or vector processing?},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645538},
  crossref = {conf/fpl/2013},
  author = {Matthew Naylor and Paul J. Fox and A. Theodore Markettos and Simon W. Moore}
}
@inproceedings{conf/fpl/VestiasNS12,
  title = {Sliding block Viterbi decoders in FPGA},
  pages = {595-598},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339215},
  crossref = {conf/fpl/2012},
  author = {Mário P. Véstias and Horácio C. Neto and Helena Sarmento}
}
@inproceedings{conf/fpl/KasprzykVK05,
  title = {Configuration Merging for Adaptive Computer Applications},
  pages = {217-222},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Nico Kasprzyk and Jan van der Veen and Andreas Koch 0001}
}
@inproceedings{conf/fpl/KummS08,
  title = {Digital hilbert transformers for FPGA-based phase-locked loops},
  pages = {251-256},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629940},
  crossref = {conf/fpl/2008},
  author = {Martin Kumm and M. Shahab Sanjari}
}
@inproceedings{conf/fpl/CowenM94,
  title = {Performance Characteristics of the Monte-Carlo Clustering Processor (MCCP) - a Field Programmable Logic- based Custom Computing Machine},
  pages = {321-314},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_110},
  author = {C. P. Cowen and S. Monaghan}
}
@inproceedings{conf/fpl/Alachiotis15,
  title = {Generating FPGA accelerators for chemical similarity assessment},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293977},
  crossref = {conf/fpl/2015},
  author = {Nikolaos Alachiotis}
}
@inproceedings{conf/fpl/SanoKTHA08,
  title = {Instruction buffer mode for multi-context Dynamically Reconfigurable Processors},
  pages = {215-220},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629934},
  crossref = {conf/fpl/2008},
  author = {Toru Sano and Masaru Kato and Satoshi Tsutsumi and Yohei Hasegawa and Hideharu Amano}
}
@inproceedings{conf/fpl/BenkridBC03,
  title = {Design and Implementation of a Novel FIR Filter Architecture with Boundary Handling on Xilinx VIRTEX FPGAs},
  pages = {553-564},
  doi = {10.1007/978-3-540-45234-8_54},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Abdsamad Benkrid and Khaled Benkrid and Danny Crookes}
}
@inproceedings{conf/fpl/RibeiroS07,
  title = {A Run-time Reconfigurable Processor for Video Motion Estimation},
  pages = {726-729},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380755},
  crossref = {conf/fpl/2007},
  author = {Miguel Ribeiro and Leonel Sousa}
}
@inproceedings{conf/fpl/Cardells-TormoMSBB05,
  title = {Area-Efficient 2-D Shift-Variant Convolvers for FPGA-based Digital Image Processing},
  pages = {578-581},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Francisco Cardells-Tormo and Pep-Lluis Molinet and Jordi Sempere-Agulló and Luis Baldez and Marc Bautista-Palacios}
}
@inproceedings{conf/fpl/TuanYO08,
  title = {Three-stage pipeline implementation for SHA2 using data forwarding},
  pages = {29-34},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629903},
  crossref = {conf/fpl/2008},
  author = {Anh Tuan Hoang and Katsuhiro Yamazaki and Shigeru Oyanagi}
}
@inproceedings{conf/fpl/Haubelt04,
  title = {Design Space Exploration for Distributed Hardware Reconfigurable Systems},
  pages = {1171},
  doi = {10.1007/978-3-540-30117-2_161},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Christian Haubelt}
}
@inproceedings{conf/fpl/TianFSHC08,
  title = {Design of a high speed pseudo-random bit sequence based time resolved single photon counter on FPGA},
  pages = {583-586},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630014},
  crossref = {conf/fpl/2008},
  author = {Haiting Tian and Shakith Fernando and Hock Wei Soon and Yajun Ha and Nanguang Chen}
}
@inproceedings{conf/fpl/OrlandicS12,
  title = {Ambient hardware and the case for transcoding media streams},
  pages = {487-488},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339179},
  crossref = {conf/fpl/2012},
  author = {Milica Orlandic and Kjetil Svarstad}
}
@inproceedings{conf/fpl/GanegedaraP13,
  title = {A high-performance IPV6 lookup engine on FPGA},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645558},
  crossref = {conf/fpl/2013},
  author = {Thilan Ganegedara and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/YamaguchiMKK07,
  title = {High speed tablation system using an FPGA designed for distribution tables of frequent DNA subsequences},
  pages = {145-150},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380639},
  crossref = {conf/fpl/2007},
  author = {Yoshiki Yamaguchi and Tsutomu Maruyama and Fumikazu Konishi and Akihiko Konagaya}
}
@inproceedings{conf/fpl/MacBethL01,
  title = {Dynamically Reconfigurable Cores},
  pages = {462-472},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_48},
  author = {John MacBeth and Patrick Lysaght}
}
@inproceedings{conf/fpl/HadzicUS99,
  title = {FPGA Viruses},
  pages = {291-300},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_30},
  author = {Ilija Hadzic and Sanjay Udani and Jonathan M. Smith}
}
@inproceedings{conf/fpl/NiyonkuruEZ02,
  title = {A Reconfigurable Processor Architecture},
  pages = {1160-1163},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_131},
  author = {Adronis Niyonkuru and Göran Eggers and Hans Christoph Zeidler}
}
@inproceedings{conf/fpl/KinsyPD11,
  title = {Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System},
  pages = {356-362},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.70},
  crossref = {conf/fpl/2011},
  author = {Michel A. Kinsy and Michael Pellauer and Srinivas Devadas}
}
@inproceedings{conf/fpl/CarloPTA15,
  title = {A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294002},
  crossref = {conf/fpl/2015},
  author = {Stefano Di Carlo and Paolo Prinetto and Pascal Trotta and Jan Andersson}
}
@inproceedings{conf/fpl/QiuWXHTS08,
  title = {Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory},
  pages = {459-462},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629983},
  crossref = {conf/fpl/2008},
  author = {Meikang Qiu and Jiande Wu and Chun Jason Xue and Jingtong Hu and Wei-Che Tseng and Edwin Hsing-Mean Sha}
}
@inproceedings{conf/fpl/DimitrakopoulosKK11,
  title = {Scalable Arbiters and Multiplexers for On-FGPA Interconnection Networks},
  pages = {90-96},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.26},
  crossref = {conf/fpl/2011},
  author = {Giorgos Dimitrakopoulos and Christoforos Kachris and Emmanouil Kalligeros}
}
@inproceedings{conf/fpl/MorraSSBH06,
  title = {From Equation to VHDL: Using Rewriting Logic for Automated Function Generation},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311289},
  author = {Carlos Morra and M. Sackmann and Sunil Shukla and Jürgen Becker and Reiner W. Hartenstein}
}
@inproceedings{conf/fpl/AdvaniTISN15,
  title = {A scalable architecture for multi-class visual object detection},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293961},
  crossref = {conf/fpl/2015},
  author = {Siddharth Advani and Yasuki Tanabe and Kevin M. Irick and Jack Sampson and Vijaykrishnan Narayanan}
}
@inproceedings{conf/fpl/FanLWC02,
  title = {On Optimum Designs of Universal Switch Blocks},
  pages = {142-151},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_16},
  author = {Hongbing Fan and Jiping Liu and Yu-Liang Wu and Chak-Chung Cheung}
}
@inproceedings{conf/fpl/DoKSP97,
  title = {Implementation of pipelined multipliers on Xilinx FPGAs},
  pages = {51-60},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_210},
  author = {Tien-Toan Do and Holger Kropp and Markus Schwiegershausen and Peter Pirsch}
}
@inproceedings{conf/fpl/KontosPP09,
  title = {Design space exploration of reconfigurable systems for calculating flying object's optimal noise reduction paths},
  pages = {282-287},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272288},
  crossref = {conf/fpl/2009},
  author = {Dimitrios Kontos and Ioannis Papaefstathiou and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/fpl/Morales-SandovalD13,
  title = {Area/performance evaluation of digit-digit GF(2K) multipliers on FPGAS},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645546},
  crossref = {conf/fpl/2013},
  author = {Miguel Morales-Sandoval and Arturo Diaz-Perez}
}
@inproceedings{conf/fpl/Halak09,
  title = {Multigigabit network traffic processing},
  pages = {521-524},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272439},
  crossref = {conf/fpl/2009},
  author = {Jiri Halak}
}
@inproceedings{conf/fpl/Ahmadinia04,
  title = {Optimization Algorithms for Dynamic Reconfigurable Embedded Systems p},
  pages = {1168},
  doi = {10.1007/978-3-540-30117-2_158},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Ali Ahmadinia}
}
@inproceedings{conf/fpl/DormaleBQ04,
  title = {Efficient Modular Division Implementation: ECC over GF(p) Affine Coordinates Application},
  pages = {231-240},
  doi = {10.1007/978-3-540-30117-2_25},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Guerric Meurice de Dormale and Philippe Bulens and Jean-Jacques Quisquater}
}
@inproceedings{conf/fpl/TrancheroR09,
  title = {Exploiting synchronous placement for asynchronous circuits onto commercial FPGAs},
  pages = {622-625},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272378},
  crossref = {conf/fpl/2009},
  author = {Maurizio Tranchero and Leonardo Maria Reyneri}
}
@inproceedings{conf/fpl/WangMAK08,
  title = {A link removal methodology for Networks-on-Chip on reconfigurable systems},
  pages = {269-274},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629943},
  crossref = {conf/fpl/2008},
  author = {Daihan Wang and Hiroki Matsutani and Hideharu Amano and Michihiro Koibuchi}
}
@inproceedings{conf/fpl/FernandezNHL10,
  title = {Exploration of Short Reads Genome Mapping in Hardware},
  pages = {360-363},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.78},
  crossref = {conf/fpl/2010},
  author = {Edward Fernandez and Walid A. Najjar and Elena Yavorska Harris and Stefano Lonardi}
}
@inproceedings{conf/fpl/FujiwaraFM03,
  title = {A Real-Time Visualization System for PIV},
  pages = {437-447},
  doi = {10.1007/978-3-540-45234-8_43},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Toshihito Fujiwara and Kenji Fujimoto and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/MencerBLS01,
  title = {Parameterized Function Evaluation for FPGAs},
  pages = {544-554},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_56},
  author = {Oskar Mencer and Nicolas Boullis and Wayne Luk and Henry Styles}
}
@inproceedings{conf/fpl/SkliarovaF03,
  title = {Reconfigurable Hardware SAT Solvers: A Survey of Systems},
  pages = {468-477},
  doi = {10.1007/978-3-540-45234-8_46},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Iouliia Skliarova and António de Brito Ferrari}
}
@inproceedings{conf/fpl/LaueKSSH07,
  title = {Compact AES-based Architecture for Symmetric Encryption, Hash Function, and Random Number Generation},
  pages = {480-484},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380694},
  crossref = {conf/fpl/2007},
  author = {Ralf Laue 0002 and Oliver Kelm and Sebastian Schipp and Abdulhadi Shoufan and Sorin A. Huss}
}
@inproceedings{conf/fpl/ZemcikJMMH13a,
  title = {High performance FPGA object detector: Hardware prototype},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645622},
  crossref = {conf/fpl/2013},
  author = {Pavel Zemcík and Roman Juránek and Petr Musil and Martin Musil and Michal Hradis}
}
@inproceedings{conf/fpl/CreedonM08,
  title = {Scalable high performance computing on FPGA clusters using message passing},
  pages = {443-446},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629979},
  crossref = {conf/fpl/2008},
  author = {Eoin Creedon and Michael Manzke}
}
@inproceedings{conf/fpl/TisserandD97,
  title = {FPGA implementation of real-time digital controllers using on-line arithmetic},
  pages = {472-481},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_253},
  author = {Arnaud Tisserand and Martin Dimmler}
}
@inproceedings{conf/fpl/GrafHMB07,
  title = {A Graphical Model-Level Debugger for Heterogenous Reconfigurable Architectures},
  pages = {722-725},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380754},
  crossref = {conf/fpl/2007},
  author = {Philipp Graf and Michael Hübner and Klaus D. Müller-Glaser and Jürgen Becker}
}
@inproceedings{conf/fpl/StohmannHOB98,
  title = {An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping},
  pages = {79-88},
  doi = {10.1007/BFb0055235},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Jörn Stohmann and Klaus Harbich and Markus Olbrich and Erich Barke}
}
@inproceedings{conf/fpl/GonzalezJMM11,
  title = {FPGA-Based Acceleration of Block Matching Motion Estimation Techniques},
  pages = {389-392},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.76},
  crossref = {conf/fpl/2011},
  author = {Diego González and Guillermo Botella Juan and Soumak Mokheerje and Uwe Meyer-Bäse}
}
@inproceedings{conf/fpl/WangXL11,
  title = {FPGA Interconnect Architecture Exploration Based on a Statistical Model},
  pages = {447-452},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.88},
  crossref = {conf/fpl/2011},
  author = {Zhen Wang and Ding Xie and Jinmei Lai}
}
@inproceedings{conf/fpl/TzimpragosKST13,
  title = {A low-complexity implementation of QC-LDPC encoder in reconfigurable logic},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645587},
  crossref = {conf/fpl/2013},
  author = {Georgios Tzimpragos and Christoforos Kachris and Dimitrios Soudris and Ioannis Tomkos}
}
@inproceedings{conf/fpl/FischerMK98,
  title = {A Co-simulation Concept for an Efficient Analysis of Complex Logic Designs},
  pages = {495-499},
  doi = {10.1007/BFb0055288},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {J. Fischer and C. Müller and H. Kurz}
}
@inproceedings{conf/fpl/SidiropoulosFSSB13,
  title = {A platform-independent runtime methodology for mapping multiple applications onto FPGAs through resource virtualization},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645564},
  crossref = {conf/fpl/2013},
  author = {Harry Sidiropoulos and Peter Figuli and Kostas Siozios and Dimitrios Soudris and Jürgen Becker}
}
@inproceedings{conf/fpl/KobayashiKNSO08,
  title = {A variation-aware constant-order optimization scheme utilizing delay detectors to search for fastest paths on FPGAS},
  pages = {107-112},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629916},
  crossref = {conf/fpl/2008},
  author = {Kazutoshi Kobayashi and Yohei Kume and Cam Lai Ngo and Yuuri Sugihara and Hidetoshi Onodera}
}
@inproceedings{conf/fpl/TsukiashiIS05,
  title = {Applying the Small-World Network to Routing Structure of FPGAs},
  pages = {65-70},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Hisashi Tsukiashi and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/BalboniV96,
  title = {ASIC Design and FPGA Design: A Unified Design Methodology Applied to Different Technologies},
  pages = {356-360},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_38},
  author = {Alessandro Balboni and Loris Valenti}
}
@inproceedings{conf/fpl/PeckAASBA06,
  title = {Hthreads: A Computational Model for Reconfigurable Devices},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311336},
  author = {Wesley Peck and Erik K. Anderson and Jason Agron and Jim Stevens and Fabrice Baijot and David L. Andrews}
}
@inproceedings{conf/fpl/DanekM02,
  title = {Integrated Iterative Approach to FPGA Placement},
  pages = {253-262},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_27},
  author = {Martin Danek and Zdenek Muzikár}
}
@inproceedings{conf/fpl/YouGCKGM05,
  title = {A 11 GHz FPGA with Test Applications},
  pages = {101-105},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Chao You and Jong-Ru Guo and Michael Chu and Russell P. Kraft and Bryan S. Goda and John F. McDonald}
}
@inproceedings{conf/fpl/CarreiraFT02,
  title = {A Method for Implementing Bit-Serial Finite Impulse Response Digital Filters in FPGAs Using JBitsTM},
  pages = {222-231},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_24},
  author = {Alex Carreira and Trevor W. Fox and Laurence E. Turner}
}
@inproceedings{conf/fpl/SulimmaSK99,
  title = {Accelerating Boolean Implications with FPGAs},
  pages = {532-537},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_65},
  author = {Kolja Sulimma and Dominik Stoffel and Wolfgang Kunz}
}
@inproceedings{conf/fpl/Weinhardt95,
  title = {Integer Programming for Partitioning in Software Oriented Codesign},
  pages = {227-234},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_116},
  author = {Markus Weinhardt}
}
@inproceedings{conf/fpl/HuthmannO014,
  title = {Automatic high-level synthesis of multi-threaded hardware accelerators},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927432},
  crossref = {conf/fpl/2014},
  author = {Jens Huthmann and Julian Oppermann and Andreas Koch 0001}
}
@inproceedings{conf/fpl/StansfieldP95,
  title = {The Design of a New FPGA Architecture},
  pages = {1-14},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_93},
  author = {Tony Stansfield and Ian Page}
}
@inproceedings{conf/fpl/MiomoYK00,
  title = {The Fastest Multiplier on FPGAs with Redundant Binary Representation},
  pages = {515-524},
  doi = {10.1007/3-540-44614-1_56},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Takahiro Miomo and Koichi Yasuoka and Masanori Kanazawa}
}
@inproceedings{conf/fpl/EsquiagolaOTSC05,
  title = {A Dynamically Reconfigurable Bluetooth Base Band Unit},
  pages = {148-152},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {John Esquiagola and Guilherme Ozari and Marcio Yukio Teruya and Marius Strum and Wang Jiang Chau}
}
@inproceedings{conf/fpl/HortaLK02,
  title = {Using PARBIT to Implement Partial Run-Time Reconfigurable Systems},
  pages = {182-191},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_20},
  author = {Edson L. Horta and John W. Lockwood and Sergio Takeo Kofuji}
}
@inproceedings{conf/fpl/PistoriusHSIJT07,
  title = {Equivalence Verification of FPGA and Structured ASIC Implementations},
  pages = {423-428},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380683},
  crossref = {conf/fpl/2007},
  author = {Joachim Pistorius and Mike Hutton and Jay Schleicher and Mihail Iotov and Enoch Julias and Kumara Tharmalingam}
}
@inproceedings{conf/fpl/LeeMJTCK13,
  title = {A hardware accelerated approach for imaging flow cytometry},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645507},
  crossref = {conf/fpl/2013},
  author = {Dajung Lee and Pingfan Meng and Matthew Jacobsen and Henry Tse and Dino Di Carlo and Ryan Kastner}
}
@inproceedings{conf/fpl/MoutinhoG13,
  title = {Distributed embedded systems design using Petri nets},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645617},
  crossref = {conf/fpl/2013},
  author = {Filipe Moutinho and Luís Gomes}
}
@inproceedings{conf/fpl/EnzlerJCT00,
  title = {High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs},
  pages = {525-534},
  doi = {10.1007/3-540-44614-1_57},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Rolf Enzler and Tobias Jeger and Didier Cottet and Gerhard Tröster}
}
@inproceedings{conf/fpl/RozicV09,
  title = {Random numbers generation: Investigation of narrowtransitions suppression on FPGA},
  pages = {699-702},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272359},
  crossref = {conf/fpl/2009},
  author = {Vladimir Rozic and Ingrid Verbauwhede}
}
@inproceedings{conf/fpl/LiuCS08,
  title = {Comparing throughput and power consumption in both sequential and reconfigurable processors},
  pages = {603-606},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630019},
  crossref = {conf/fpl/2008},
  author = {Kevin K. Liu and Charles B. Cameron and Antal A. Sarkady}
}
@inproceedings{conf/fpl/KimMIKNSDCPS07,
  title = {TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platforms},
  pages = {68-73},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380627},
  crossref = {conf/fpl/2007},
  author = {Jungsub Kim and Prasanth Mangalagiri and Kevin M. Irick and Mahmut T. Kandemir and Vijaykrishnan Narayanan and Kanwaldeep Sobti and Lanping Deng and Chaitali Chakrabarti and Nikos Pitsianis and Xiaobai Sun}
}
@inproceedings{conf/fpl/GalloCTBC14,
  title = {Area implications of memory partitioning for high-level synthesis on FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927417},
  crossref = {conf/fpl/2014},
  author = {Luca Gallo and Alessandro Cilardo and David B. Thomas and Samuel Bayliss and George A. Constantinides}
}
@inproceedings{conf/fpl/KrupnovaDS98,
  title = {A Knowledge-Based System for Prototyping on FPFAs},
  pages = {89-98},
  doi = {10.1007/BFb0055236},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Helena Krupnova and Vu DucAnh Dinh and Gabriele Saucier}
}
@inproceedings{conf/fpl/HudaAT13,
  title = {Charge recycling for power reduction in FPGA interconnect},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645509},
  crossref = {conf/fpl/2013},
  author = {Safeen Huda and Jason Helge Anderson and Hirotaka Tamura}
}
@inproceedings{conf/fpl/ChowGBL14,
  title = {An efficient sparse conjugate gradient solver using a Beneš permutation network},
  pages = {1-7},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927464},
  crossref = {conf/fpl/2014},
  author = {Gary C. T. Chow and Paul Grigoras and Pavel Burovskiy and Wayne Luk}
}
@inproceedings{conf/fpl/Restrepo-CalleMPGAC10,
  title = {Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA},
  pages = {326-331},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.71},
  crossref = {conf/fpl/2010},
  author = {Felipe Restrepo-Calle and Antonio Martínez-Álvarez and Francisco R. Palomo and Hipólito Guzmán-Miranda and M. A. Aguirre and Sergio Cuenca-Asensi}
}
@inproceedings{conf/fpl/Bieser06,
  title = {A Novel FPGA Design Acceleration Methodology Supported by a Unique RP Platform for Fast and Easy System Develpoment},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311350},
  author = {Carsten Bieser}
}
@inproceedings{conf/fpl/BlaicknerNG00,
  title = {Fast Carrier and Phase Synchronization Units for Digital Receivers Based on Re-configurable Logic},
  pages = {322-331},
  doi = {10.1007/3-540-44614-1_35},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Alfred Blaickner and O. Nagy and Herbert Grünbacher}
}
@inproceedings{conf/fpl/BhatiaSK99,
  title = {NEBULA: A Partially and Dynamically Reconfigurable Architecture},
  pages = {405-410},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_45},
  author = {Dinesh Bhatia and Kuldeep S. Simha and PariVallal Kannan}
}
@inproceedings{conf/fpl/DragomirSB08,
  title = {Loop unrolling and shifting for reconfigurable architectures},
  pages = {167-172},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629926},
  crossref = {conf/fpl/2008},
  author = {Ozana Silvia Dragomir and Todor Stefanov and Koen Bertels}
}
@inproceedings{conf/fpl/GadkeSK08,
  title = {Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers},
  pages = {403-408},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629971},
  crossref = {conf/fpl/2008},
  author = {Hagen Gädke and Florian Stock and Andreas Koch 0001}
}
@inproceedings{conf/fpl/Krasniewski03,
  title = {Evaluation of Testability of Path Delay Faults for User-Configured Programmable Devices},
  pages = {828-838},
  doi = {10.1007/978-3-540-45234-8_80},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Andrzej Krasniewski}
}
@inproceedings{conf/fpl/FeilenIVS13,
  title = {Weighted partitioning of sequential processing chains for dynamically reconfigurable FPGAS},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645521},
  crossref = {conf/fpl/2013},
  author = {Michael Feilen and Andreas Iliopoulos and Michael Vonbun and Walter Stechele}
}
@inproceedings{conf/fpl/Awad09,
  title = {FPGA supercomputing platforms: A survey},
  pages = {564-568},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272406},
  crossref = {conf/fpl/2009},
  author = {Mariette Awad}
}
@inproceedings{conf/fpl/LukM98,
  title = {Pebble: A Language for Parametrised and Reconfigurable Hardware Design},
  pages = {9-18},
  doi = {10.1007/BFb0055228},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Wayne Luk and Steve McKeever}
}
@inproceedings{conf/fpl/StottSC08,
  title = {Fault tolerant methods for reliability in FPGAs},
  pages = {415-420},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629973},
  crossref = {conf/fpl/2008},
  author = {Edward A. Stott and N. Pete Sedcole and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/BudiuG02,
  title = {Compiling Application-Specific Hardware},
  pages = {853-863},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_88},
  author = {Mihai Budiu and Seth Copen Goldstein}
}
@inproceedings{conf/fpl/StefoNFMJ01,
  title = {FPGA-Based Modelling Unit for High Speed Lossless Arithmetic Coding},
  pages = {643-647},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_71},
  author = {Riad Stefo and Jose Luis Nunez and Claudia Feregrino and Sudipta Mahapatra and Simon R. Jones}
}
@inproceedings{conf/fpl/ParreiraTPSS03,
  title = {Fault Simulation Using Partially Reconfigurable Hardware},
  pages = {839-848},
  doi = {10.1007/978-3-540-45234-8_81},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Abilio Parreira and João Paulo Teixeira and A. Pantelimon and Marcelino B. Santos and José T. de Sousa}
}
@inproceedings{conf/fpl/TengA11,
  title = {Latch-Based Performance Optimization for FPGAs},
  pages = {58-63},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.21},
  crossref = {conf/fpl/2011},
  author = {Bill Teng and Jason Helge Anderson}
}
@inproceedings{conf/fpl/GeorgeLNRBSOOI14,
  title = {Hardware system synthesis from Domain-Specific Languages},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927454},
  crossref = {conf/fpl/2014},
  author = {Nithin George and HyoukJoong Lee and David Novo and Tiark Rompf and Kevin J. Brown and Arvind K. Sujeeth and Martin Odersky and Kunle Olukotun and Paolo Ienne}
}
@inproceedings{conf/fpl/BassoyMM09,
  title = {Sharf: An FPGA-based customizable processor architecture},
  pages = {516-520},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272447},
  crossref = {conf/fpl/2009},
  author = {Cem Savas Bassoy and Henning Manteuffel and Friedrich Mayer-Lindenberg}
}
@inproceedings{conf/fpl/CombridgeCN96,
  title = {Reconfigurable DSP Demonstrators for the Development of Spacecraft Payload Processors},
  pages = {242-251},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_26},
  author = {B. L. Combridge and P. S. Cornfield and S. Naunton}
}
@inproceedings{conf/fpl/ChenS12,
  title = {Invited paper: Using OpenCL to evaluate the efficiency of CPUS, GPUS and FPGAS for information filtering},
  pages = {5-12},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339171},
  crossref = {conf/fpl/2012},
  author = {Doris Chen and Deshanand P. Singh}
}
@inproceedings{conf/fpl/McAllisterST03,
  title = {Custom Tag Computation Circuit for a 10Gbps SCFQ Scheduler},
  pages = {1149-1152},
  doi = {10.1007/978-3-540-45234-8_141},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Brendan McAllister and Sakir Sezer and Ciaran Toal}
}
@inproceedings{conf/fpl/Quiros-OlozabalBC09,
  title = {Reconfiguration-based time-to-digital converter for Virtex FPGAs},
  pages = {439-443},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272495},
  crossref = {conf/fpl/2009},
  author = {Angel Quiros-Olozabal and Juan Manuel Barrientos-Villar and Ma de los Angeles Cifredo Chacon}
}
@inproceedings{conf/fpl/CorbaN95,
  title = {Modular Architecture for Real-Time Astronomical Image Processing with FPGAs},
  pages = {362-369},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_130},
  author = {Massimiliano Corba and Zoran Ninkov}
}
@inproceedings{conf/fpl/MiyashiroKNT06,
  title = {DIMMnet-2: A Reconfigurable Board Connected Into a Memory Slot},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311323},
  author = {Tomotaka Miyashiro and Akira Kitamura and Hironori Nakajo and Noboru Tanabe}
}
@inproceedings{conf/fpl/GarciaBD99,
  title = {Power Modelling in Field Programmable Gate Arrays (FPGA)},
  pages = {396-404},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_44},
  author = {Andrés D. García and Wayne P. Burleson and Jean-Luc Danger}
}
@inproceedings{conf/fpl/Kumar04,
  title = {Application Specific Small-Scale Reconfigurability},
  pages = {1190},
  doi = {10.1007/978-3-540-30117-2_176},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Vinu Vijay Kumar}
}
@inproceedings{conf/fpl/ThomasB04,
  title = {Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures},
  pages = {115-124},
  doi = {10.1007/978-3-540-30117-2_14},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Alexander Thomas and Jürgen Becker}
}
@inproceedings{conf/fpl/HartensteinKR94,
  title = {A New FPGA Architecture for Word-Oriented Datapaths},
  pages = {144-155},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_85},
  author = {Reiner W. Hartenstein and Rainer Kress 0002 and Helmut Reinig}
}
@inproceedings{conf/fpl/SouzaRCWZM03,
  title = {Prototyping for the Concurrent Development},
  pages = {51-60},
  doi = {10.1007/978-3-540-45234-8_6},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Ludovico de Souza and Philip J. Ryan and Jason Crawford and Kevin Wong and Gregory B. Zyner and Tom McDermott}
}
@inproceedings{conf/fpl/PohlSK14,
  title = {An efficient FPGA-based hardware framework for natural feature extraction and related Computer Vision tasks},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927463},
  crossref = {conf/fpl/2014},
  author = {Matthias Pohl and Michael Schaeferling and Gundolf Kiefer}
}
@inproceedings{conf/fpl/MiyataTSO06,
  title = {An Implementation Technique of Multi-Cycled Arithmetic Functions For a Dynamically Reconfigurable Processor},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311291},
  author = {Miwa Miyata and Hideyuki Tsuchiya and Yuichiro Shibata and Kiyoshi Oguri}
}
@inproceedings{conf/fpl/CastilloALSB13,
  title = {SDR control interface: An FPGA based infrastructure for control of VPX Software Defined Radio systems},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645600},
  crossref = {conf/fpl/2013},
  author = {Stefanie Castillo and Armando Astarloa and Jesús Lázaro and Sergio Salas and Isaac Ballesteros}
}
@inproceedings{conf/fpl/HazapisM11,
  title = {Scalable FRM-SSA SoC Design for the Simulation of Networks with Thousands of Biochemical Reactions in Real Time},
  pages = {459-463},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.90},
  crossref = {conf/fpl/2011},
  author = {Orsalia Georgia Hazapis and Elias S. Manolakos}
}
@inproceedings{conf/fpl/MathewsGTGF97,
  title = {An FPGA implementation of a matched filter detector for spread spectrum communications systems},
  pages = {364-373},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_241},
  author = {T. Mathews and S. G. Gibb and Laurence E. Turner and Peter J. W. Graumann and M. Fattouche}
}
@inproceedings{conf/fpl/MartinsM13,
  title = {Design Space Exploration based on multiobjective genetic algorithms and clustering-based high-level estimation},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645608},
  crossref = {conf/fpl/2013},
  author = {Luiz G. A. Martins and Eduardo Marques}
}
@inproceedings{conf/fpl/DerbyshireL00,
  title = {Combining Serialisation and Reconfiguration for FPGA Designs},
  pages = {636-645},
  doi = {10.1007/3-540-44614-1_68},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Arran Derbyshire and Wayne Luk}
}
@inproceedings{conf/fpl/ClaverL07,
  title = {High Level Power Optimization by Type Inference on the Generation of Application Specific Circuits on FPGAs},
  pages = {629-632},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380733},
  crossref = {conf/fpl/2007},
  author = {José M. Claver and Germán León}
}
@inproceedings{conf/fpl/CordeiroOV15,
  title = {FPGA-based all-digital transmitters},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293995},
  crossref = {conf/fpl/2015},
  author = {Rui Fiel Cordeiro and Arnaldo S. R. Oliveira and José M. N. Vieira}
}
@inproceedings{conf/fpl/ClementeRSBA11,
  title = {A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware},
  pages = {177-180},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.40},
  crossref = {conf/fpl/2011},
  author = {Juan Antonio Clemente and Vincenzo Rana and Donatella Sciuto and Ivan Beretta and David Atienza}
}
@inproceedings{conf/fpl/Gayasen04,
  title = {Low Power Reconfigurable Devices},
  pages = {1169},
  doi = {10.1007/978-3-540-30117-2_159},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Aman Gayasen}
}
@inproceedings{conf/fpl/WangLZCZ12,
  title = {CaaS: Core as a service realizing hardware sercices on reconfigurable MPSoCS},
  pages = {495-498},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339263},
  crossref = {conf/fpl/2012},
  author = {Chao Wang and Xi Li and Junneng Zhang and Peng Chen 0004 and Xuehai Zhou}
}
@inproceedings{conf/fpl/LangeK08,
  title = {Low-latency high-bandwidth HW/SW communication in a virtual memory environment},
  pages = {281-286},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629945},
  crossref = {conf/fpl/2008},
  author = {Holger Lange and Andreas Koch 0001}
}
@inproceedings{conf/fpl/PriceP01,
  title = {Reconfigurable Breakpoints for Co-debug},
  pages = {473-482},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_49},
  author = {Tim Price and Cameron Patterson}
}
@inproceedings{conf/fpl/PoligAGC14,
  title = {Compiling text analytics queries to FPGAs},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927500},
  crossref = {conf/fpl/2014},
  author = {Raphael Polig and Kubilay Atasu and Heiner Giefers and Laura Chiticariu}
}
@inproceedings{conf/fpl/PilatoF13,
  title = {Bambu: A modular framework for the high level synthesis of memory-intensive applications},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645550},
  crossref = {conf/fpl/2013},
  author = {Christian Pilato and Fabrizio Ferrandi}
}
@inproceedings{conf/fpl/CaspiCHYWD00,
  title = {Stream Computations Organized for Reconfigurable Execution (SCORE)},
  pages = {605-614},
  doi = {10.1007/3-540-44614-1_65},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Eylon Caspi and Michael Chu and Randy Huang and Joseph Yeh and John Wawrzynek and André DeHon}
}
@inproceedings{conf/fpl/FallsideS00,
  title = {Internet Connected FPL},
  pages = {48-57},
  doi = {10.1007/3-540-44614-1_6},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Hamish Fallside and Michael John Sebastian Smith}
}
@inproceedings{conf/fpl/OsborneCCLM07,
  title = {Automatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems},
  pages = {617-620},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380730},
  crossref = {conf/fpl/2007},
  author = {William G. Osborne and Ray C. C. Cheung and José Gabriel F. Coutinho and Wayne Luk and Oskar Mencer}
}
@inproceedings{conf/fpl/PanhoferD07,
  title = {Self-Healing Circuits for Space-Applications},
  pages = {505-506},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380701},
  crossref = {conf/fpl/2007},
  author = {Thomas Panhofer and Martin Delvai}
}
@inproceedings{conf/fpl/IstvanABV13,
  title = {A flexible hash table design for 10GBPS key-value stores on FPGAS},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645520},
  crossref = {conf/fpl/2013},
  author = {Zsolt István and Gustavo Alonso and Michaela Blott and Kees A. Vissers}
}
@inproceedings{conf/fpl/ZhouCGYGKM02,
  title = {Fast SiGe HBT BiCMOS FPGAs with New Architecture and Power Saving Techniques},
  pages = {414-423},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_44},
  author = {Channakeshav and Kuan Zhou and Jong-Ru Guo and Chao You and Bryan S. Goda and Russell P. Kraft and John F. McDonald}
}
@inproceedings{conf/fpl/DanilinSR08,
  title = {Reconfigurable cell architecture for multi-standard interleaving and deinterleaving in digital communication systems},
  pages = {527-530},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630000},
  crossref = {conf/fpl/2008},
  author = {Alexander Danilin and Sergei Sawitzki and Erik Rijshouwer}
}
@inproceedings{conf/fpl/RennerBG98,
  title = {An FPFA Implementation of a Magnetic Bearing Controller for Mechatronic Applications},
  pages = {179-188},
  doi = {10.1007/BFb0055245},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Frank-Michael Renner and Jürgen Becker and Manfred Glesner}
}
@inproceedings{conf/fpl/HerreroJCC06,
  title = {Design and Implementation of a Hardware Module for Equalisation in A 4G MIMO Receiver},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311309},
  author = {Angel Fernandez Herrero and Alberto Jimenez-Pacheco and Gabriel Caffarena and Javier Casajús-Quirós}
}
@inproceedings{conf/fpl/PrattWCGM09,
  title = {Noise impact of single-event upsets on an FPGA-based digital filter},
  pages = {38-43},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272554},
  crossref = {conf/fpl/2009},
  author = {Brian H. Pratt and Michael J. Wirthlin and Michael P. Caffrey and Paul S. Graham and Keith Morgan}
}
@inproceedings{conf/fpl/TredennickS04,
  title = {Reconfigurable Systems Emerge},
  pages = {2-11},
  doi = {10.1007/978-3-540-30117-2_2},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Nick Tredennick and Brion Shimamoto}
}
@inproceedings{conf/fpl/JiangG10,
  title = {Real-Time Classification of Multimedia Traffic Using FPGA},
  pages = {56-63},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.22},
  crossref = {conf/fpl/2010},
  author = {Weirong Jiang and Maya Gokhale}
}
@inproceedings{conf/fpl/HowesPMBP06,
  title = {Comparing FPGAs to Graphics Accelerators and the Playstation 2 Using a Unified Source Description},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311203},
  author = {Lee W. Howes and Paul Price and Oskar Mencer and Olav Beckmann and Oliver Pell}
}
@inproceedings{conf/fpl/AugustoAN03,
  title = {A Modular Reconfigurable Architecture for Efficient Fault Simulation in Digital Circuits},
  pages = {818-827},
  doi = {10.1007/978-3-540-45234-8_79},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {J. Soares Augusto and Carlos Beltrán Almeida and H. C. Campos Neto}
}
@inproceedings{conf/fpl/Parandeh-AfsharI11,
  title = {Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs},
  pages = {225-231},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.48},
  crossref = {conf/fpl/2011},
  author = {Hadi Parandeh-Afshar and Paolo Ienne}
}
@inproceedings{conf/fpl/SinghPBD97,
  title = {PostscriptTM rendering with virtual hardware},
  pages = {428-437},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_248},
  author = {Satnam Singh and John W. Patterson and Jim Burns and Michael Dales}
}
@inproceedings{conf/fpl/Pasca14,
  title = {Low-cost multiplier-based FPU for embedded processing on FPGA},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927407},
  crossref = {conf/fpl/2014},
  author = {Bogdan Pasca}
}
@inproceedings{conf/fpl/AhariKEAT14,
  title = {Towards dark silicon era in FPGAs using complementary hard logic design},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927504},
  crossref = {conf/fpl/2014},
  author = {Ali Ahari and Behnam Khaleghi and Zahra Ebrahimi and Hossein Asadi and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpl/TrostZZ98,
  title = {Programmabel Prototyping System for Image Processing},
  pages = {490-494},
  doi = {10.1007/BFb0055287},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Andrej Trost and Andrej Zemva and Baldomir Zajc}
}
@inproceedings{conf/fpl/PrakashCS12,
  title = {Custom instructions with local memory elements without expensive DMA transfers},
  pages = {647-650},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339231},
  crossref = {conf/fpl/2012},
  author = {Alok Prakash and Christopher T. Clarke and Thambipillai Srikanthan}
}
@inproceedings{conf/fpl/RiveraSFHB06,
  title = {Configuration Scheduling for Conditional Branch Execution Onto Multi-Context Reconfigurable Architectures},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311271},
  author = {Fredy Rivera and Marcos Sanchez-Elez and Milagros Fernández and Román Hermida and Nader Bagherzadeh}
}
@inproceedings{conf/fpl/KretzschmarAJGS12,
  title = {Fast and accurate Single Bit Error injection into SRAM Based FPGAs},
  pages = {675-678},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339175},
  crossref = {conf/fpl/2012},
  author = {Uli Kretzschmar and Armando Astarloa and Jaime Jimenez and Mikel Garay and Javier Del Ser}
}
@inproceedings{conf/fpl/RobinsonLMD97,
  title = {Performance evaluation of a full speed PCI initiator and target subsystem using FPGAs},
  pages = {41-50},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_209},
  author = {David Robinson and Patrick Lysaght and Gordon McGregor and Hugh Dick}
}
@inproceedings{conf/fpl/BreijerDW07,
  title = {An OCM based shared Memory controller for Virtex 4},
  pages = {692-696},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380747},
  crossref = {conf/fpl/2007},
  author = {Bas Breijer and Filipa Duarte and Stephan Wong}
}
@inproceedings{conf/fpl/KomorkiewiczKG12,
  title = {Floating point HOG implementation for real-time multiple object detection},
  pages = {711-714},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339159},
  crossref = {conf/fpl/2012},
  author = {Mateusz Komorkiewicz and Maciej Kluczewski and Marek Gorgon}
}
@inproceedings{conf/fpl/HussainBHS12,
  title = {An adaptive FPGA implementation of multi-core K-nearest neighbour ensemble classifier using dynamic partial reconfiguration},
  pages = {627-630},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339251},
  crossref = {conf/fpl/2012},
  author = {Hanaa M. Hussain and Khaled Benkrid and Chuan Hong and Huseyin Seker}
}
@inproceedings{conf/fpl/DitmarTJ00,
  title = {A Dynamically Reconfigurable FPGA-Based Content Addressable Memory for Internet Protocol Characterization},
  pages = {19-28},
  doi = {10.1007/3-540-44614-1_3},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Johan Ditmar and Kjell Torkelsson and Axel Jantsch}
}
@inproceedings{conf/fpl/SassatelliTGCD01,
  title = {The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems},
  pages = {409-419},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_42},
  author = {Gilles Sassatelli and Lionel Torres and Jérôme Galy and Gaston Cambon and Camille Diou}
}
@inproceedings{conf/fpl/MaAA15,
  title = {A run time interpretation approach for creating custom accelerators},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293996},
  crossref = {conf/fpl/2015},
  author = {Sen Ma and Zeyad Aklah and David L. Andrews}
}
@inproceedings{conf/fpl/BigotCKS04,
  title = {Deploying Hardware Platforms for SoC Validation: An Industrial Case Study},
  pages = {64-73},
  doi = {10.1007/978-3-540-30117-2_9},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {A. Bigot and F. Charpentier and Helena Krupnova and I. Sans}
}
@inproceedings{conf/fpl/IchikawaY02,
  title = {Data Dependent Circuit for Subgraph Isomorphism Problem},
  pages = {1068-1071},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_109},
  author = {Shuichi Ichikawa and Shoji Yamamoto}
}
@inproceedings{conf/fpl/YiJ96,
  title = {A New FPGA Technology Mapping Approach by Cluster Merging},
  pages = {366-370},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_40},
  author = {Kang Yi and Chu Shik Jhon}
}
@inproceedings{conf/fpl/SuyamaYS96,
  title = {Solving Satisfiability Problems on FPGAs},
  pages = {136-145},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_14},
  author = {Takayuki Suyama and Makoto Yokoo and Hiroshi Sawada}
}
@proceedings{conf/fpl/2005,
  editor = {Tero Rissa},
  editor = {Steven J. E. Wilton},
  editor = {Philip Heng Wai Leong},
  title = {Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005},
  publisher = {IEEE},
  year = {2005},
  isbn = {0-7803-9362-7},
  booktitle = {FPL},
  author = {}
}
@inproceedings{conf/fpl/MartinezTGF05,
  title = {FPGA Implementation of an Area-Time Efficient FIR Filter Core Using a Self-Clocked Approach},
  pages = {547-550},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {José-Javier Martínez and F. Javier Toledo and F. Javier Garrigós and José Manuel Ferrández de Vicente}
}
@inproceedings{conf/fpl/GuoN06,
  title = {A Compiler Intermediate Representation for Reconfigurable Fabrics},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311304},
  author = {Zhi Guo and Walid A. Najjar}
}
@inproceedings{conf/fpl/Renovell00,
  title = {A Specific Test Methodology for Symmetric SRAM-Based FPGAs},
  pages = {300-311},
  doi = {10.1007/3-540-44614-1_33},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Michel Renovell}
}
@inproceedings{conf/fpl/SouzaBCCK07,
  title = {A Radio Astronomy Correlator Optimized for the XILINX VIRTEX-4 SX FPGA},
  pages = {62-67},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380626},
  crossref = {conf/fpl/2007},
  author = {Ludovico de Souza and John D. Bunton and Duncan Campbell-Wilson and Roger J. Cappallo and Bart Kincaid}
}
@inproceedings{conf/fpl/CampregherCV04,
  title = {BIST Based Interconnect Fault Location for FPGAs},
  pages = {322-332},
  doi = {10.1007/978-3-540-30117-2_34},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Nicola Campregher and Peter Y. K. Cheung and Milan Vasilko}
}
@inproceedings{conf/fpl/MaruyamaYK01,
  title = {An Approach to Real-Time Visualization of PIV Method with FPGA},
  pages = {601-606},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_63},
  author = {Tsutomu Maruyama and Yoshiki Yamaguchi and Atsushi Kawase}
}
@inproceedings{conf/fpl/MaideeHB08,
  title = {FPGA family composition and effects of specialized blocks},
  pages = {101-106},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629915},
  crossref = {conf/fpl/2008},
  author = {Pongstorn Maidee and Nagib Hakim and Kia Bazargan}
}
@inproceedings{conf/fpl/DinechinKP09,
  title = {Generating high-performance custom floating-point pipelines},
  pages = {59-64},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272553},
  crossref = {conf/fpl/2009},
  author = {Florent de Dinechin and Cristian Klein and Bogdan Pasca}
}
@inproceedings{conf/fpl/CameraB08,
  title = {An integrated debugging environment for FPGA computing platforms},
  pages = {311-316},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629950},
  crossref = {conf/fpl/2008},
  author = {Kevin Camera and Robert W. Brodersen}
}
@inproceedings{conf/fpl/GuerreroN95,
  title = {Customised Hardware Based on the REDOC III Algorithm for High-Performance Date Ciphering},
  pages = {104-110},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_103},
  author = {Fabio Guerrero and James M. Noras}
}
@inproceedings{conf/fpl/Master02,
  title = {The Age of Adaptive Computing Is Here},
  pages = {1-3},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_1},
  author = {Paul Master}
}
@inproceedings{conf/fpl/MatN94,
  title = {A FPL Prototyping Package with a C++ Interface for the PC Bus},
  pages = {338-340},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_117},
  author = {Ibrahim bin Mat and James M. Noras}
}
@inproceedings{conf/fpl/KimA15,
  title = {Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293955},
  crossref = {conf/fpl/2015},
  author = {Jin Hee Kim and Jason H. Anderson}
}
@inproceedings{conf/fpl/BoemoL97,
  title = {Thermal monitoring on FPGAs using ring-oscillators},
  pages = {69-78},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_212},
  author = {Eduardo I. Boemo and Sergio López-Buedo}
}
@inproceedings{conf/fpl/HughesM94,
  title = {Formal CAD Techniques for Safety-Critical FPGA Design and Deployment in Embedded Subsystems},
  pages = {135-137},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_82},
  author = {Roger B. Hughes and Gerry Musgrave}
}
@inproceedings{conf/fpl/SasaoNB05,
  title = {Programmable Numerical Function Generators: Architectures and Synthesis Method},
  pages = {118-123},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Tsutomu Sasao and Shinobu Nagayama and Jon T. Butler}
}
@inproceedings{conf/fpl/SiemersM98,
  title = {The >S<puter: Introducing a Novel Concept for Dispatching Instructions Using Reconfigurable Hardware},
  pages = {510-514},
  doi = {10.1007/BFb0055291},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Christian Siemers and Dietmar P. F. Möller}
}
@inproceedings{conf/fpl/DandalisPT01,
  title = {Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers},
  pages = {315-325},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_33},
  author = {Andreas Dandalis and Viktor K. Prasanna and Bharani Thiruvengadam}
}
@inproceedings{conf/fpl/SchulerC04,
  title = {A Low Power FPAA for Wide Band Applications},
  pages = {970-974},
  doi = {10.1007/978-3-540-30117-2_109},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Erik Schüler and Luigi Carro}
}
@inproceedings{conf/fpl/NunnaMM12,
  title = {Thermal-aware partitioning for 3D FPGAs},
  pages = {475-476},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339198},
  crossref = {conf/fpl/2012},
  author = {Krishna Chaitanya Nunna and Farhad Mehdipour and Kazuaki Murakami}
}
@inproceedings{conf/fpl/SyedWB07,
  title = {A Hybrid Reconfigurable Cluster-on-Chip Architecture With Message Passing Interface For Image Processing Applications},
  pages = {609-612},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380728},
  crossref = {conf/fpl/2007},
  author = {Irfan Syed and John A. Williams and Neil W. Bergmann}
}
@inproceedings{conf/fpl/EweCC05,
  title = {Error Modelling of Dual FiXed-point Arithmetic and its Application in Field Programmable Logic},
  pages = {124-129},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Chun Te Ewe and Peter Y. K. Cheung and George A. Constantinides}
}
@inproceedings{conf/fpl/El-ArabyGE07,
  title = {Bringing High-Performance Reconfigurable Computing to Exact Computations},
  pages = {79-85},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380629},
  crossref = {conf/fpl/2007},
  author = {Esam El-Araby and Ivan Gonzalez and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpl/LisaCRC97,
  title = {A reconfigurable coprocessor for a PCI-based real time computer vision system},
  pages = {392-399},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_244},
  author = {Ferran Lisa and Faustino Cuadrado and Dolores Rexachs and Jordi Carrabina}
}
@inproceedings{conf/fpl/Mari-RoigTCPSCAVAV03,
  title = {DIGIMOD: A Tool to Implement FPGA-Based Digital IF and Baseband Modems},
  pages = {988-991},
  doi = {10.1007/978-3-540-45234-8_102},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {José Marín-Roig and Vicente Torres-Carot and Ma José Canet and Asuncion Perez-Pascual and Trinidad Sansaloni and Francisco Cardells-Tormo and Fabian Angarita and Felip Vicedo and Vicenc Almenar-Terre and Javier Valls-Coquillat}
}
@inproceedings{conf/fpl/JacobBC09,
  title = {Optimal runtime reconfiguration strategies for systolic arrays},
  pages = {162-167},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272515},
  crossref = {conf/fpl/2009},
  author = {Arpith C. Jacob and Jeremy D. Buhler and Roger D. Chamberlain}
}
@inproceedings{conf/fpl/MaruyamaH99,
  title = {A Reconfigurable Architecture for High Speed Computation by Pipeline Processing},
  pages = {514-519},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_62},
  author = {Tsutomu Maruyama and Tsutomu Hoshino}
}
@inproceedings{conf/fpl/MajorNKMYMA07,
  title = {H.264/AVC In-Loop De-Blocking Filter Targeting a Dynamically Reconfigurable Instruction Cell Based Architecture},
  pages = {228-233},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380652},
  crossref = {conf/fpl/2007},
  author = {Adam Major and Ioannis Nousias and Sami Khawam and Mark Milward and Ying Yi and Mark Muir and Tughrul Arslan}
}
@inproceedings{conf/fpl/EhliarL07,
  title = {An fpga based open source network-on-chip architecture},
  pages = {800-803},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380772},
  crossref = {conf/fpl/2007},
  author = {Andreas Ehliar and Dake Liu}
}
@inproceedings{conf/fpl/BhojB07,
  title = {Pre-route Interconnect Capacitance and Power Estimation in FPGAs},
  pages = {159-164},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380641},
  crossref = {conf/fpl/2007},
  author = {Shilpa Bhoj and Dinesh Bhatia}
}
@inproceedings{conf/fpl/RavindranSJK05,
  title = {An FPGA-based Soft Multiprocessor System for IPv4 Packet Forwarding},
  pages = {487-492},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kaushik Ravindran and Nadathur Satish and Yujia Jin and Kurt Keutzer}
}
@inproceedings{conf/fpl/SmitHSHR02,
  title = {Dynamic Reconfiguration in Mobile Systems},
  pages = {171-181},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_19},
  author = {Gerard J. M. Smit and Paul J. M. Havinga and Lodewijk T. Smit and Paul M. Heysters and Michèl A. J. Rosien}
}
@inproceedings{conf/fpl/SchelleG04,
  title = {Automated Speculation and Parallelism in High Performance Network Applications},
  pages = {1175},
  doi = {10.1007/978-3-540-30117-2_165},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Graham Schelle and Dirk Grunwald}
}
@inproceedings{conf/fpl/WangKSK14,
  title = {Leakage and performance aware resource management for 2D dynamically reconfigurable FPGA architectures},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927420},
  crossref = {conf/fpl/2014},
  author = {Siqi Wang and Pham Nam Khanh and Amit Kumar Singh and Akash Kumar}
}
@inproceedings{conf/fpl/IwanagaSYOIFAFHKO05,
  title = {Efficient Scheduling of Rate Law Functions for ODE-Based Multimodel Biochemical Simulation on an FPGA},
  pages = {666-669},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Naoki Iwanaga and Yuichiro Shibata and Masato Yoshimi and Yasunori Osana and Yow Iwaoka and Tomonori Fukushima and Hideharu Amano and Akira Funahashi and Noriko Hiroi and Hiroaki Kitano and Kiyoshi Oguri}
}
@inproceedings{conf/fpl/VanderbauwhedeAM09,
  title = {FPGA-accelerated Information Retrieval: High-efficiency document filtering},
  pages = {417-422},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272246},
  crossref = {conf/fpl/2009},
  author = {Wim Vanderbauwhede and Leif Azzopardi and Mahmoud Moadeli}
}
@inproceedings{conf/fpl/MiyamotoHAS08,
  title = {Chosen-message SPA attacks against FPGA-based RSA hardware implementations},
  pages = {35-40},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629904},
  crossref = {conf/fpl/2008},
  author = {Atsushi Miyamoto and Naofumi Homma and Takafumi Aoki and Akashi Satoh}
}
@inproceedings{conf/fpl/EisenringT98,
  title = {Interfacing Hardware and Software},
  pages = {520-524},
  doi = {10.1007/BFb0055293},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Michael Eisenring and Jürgen Teich}
}
@inproceedings{conf/fpl/CarloGIPRT13,
  title = {Dependable Dynamic Partial Reconfiguration with minimal area & time overheads on Xilinx FPGAS},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645549},
  crossref = {conf/fpl/2013},
  author = {Stefano Di Carlo and Giulio Gambardella and Marco Indaco and Paolo Prinetto and Daniele Rolfo and Pascal Trotta}
}
@inproceedings{conf/fpl/SanoSKA09,
  title = {Fine Grain Partial Reconfiguration for energy saving in Dynamically Reconfigurable Processors},
  pages = {530-533},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272435},
  crossref = {conf/fpl/2009},
  author = {Toru Sano and Yoshiki Saito and Masaru Kato and Hideharu Amano}
}
@inproceedings{conf/fpl/IsshikiD94,
  title = {Hight-Performance Datapath Implementation on Field-Programmable Multi-Chip Module (FPMCM)},
  pages = {373-384},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_122},
  author = {Tsuyoshi Isshiki and Wayne Wei-Ming Dai}
}
@inproceedings{conf/fpl/Pietras14,
  title = {Hardware conversion of neural networks simulation models for neural processing accelerator implemented as FPGA-based SoC},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927383},
  crossref = {conf/fpl/2014},
  author = {Marcin Pietras}
}
@inproceedings{conf/fpl/KimMMO09,
  title = {A highly scalable Restricted Boltzmann Machine FPGA implementation},
  pages = {367-372},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272262},
  crossref = {conf/fpl/2009},
  author = {Sang Kyun Kim and Lawrence C. McAfee and Peter Leonard McMahon and Kunle Olukotun}
}
@inproceedings{conf/fpl/Lopez-BuedoRPB02,
  title = {Run-Time Reconfiguration to Check Temperature in Custom Computers: An Application of JBits Technology},
  pages = {162-170},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_18},
  author = {Sergio López-Buedo and Paula Riviere and Pablo Pernas and Eduardo I. Boemo}
}
@inproceedings{conf/fpl/XueT15,
  title = {SysAlloc: A hardware manager for dynamic memory allocation in heterogeneous systems},
  pages = {1-7},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293959},
  crossref = {conf/fpl/2015},
  author = {Zeping Xue and David B. Thomas}
}
@inproceedings{conf/fpl/NewmanLP94,
  title = {Constraint-based Hierarchical Placement of Parallel Programs},
  pages = {220-229},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_92},
  author = {Mat Newman and Wayne Luk and Ian Page}
}
@inproceedings{conf/fpl/HeinerSWK09,
  title = {FPGA partial reconfiguration via configuration scrubbing},
  pages = {99-104},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272543},
  crossref = {conf/fpl/2009},
  author = {Jonathan Heiner and Benjamin Sellers and Michael J. Wirthlin and Jeff Kalb}
}
@inproceedings{conf/fpl/KokufutaM09,
  title = {Real-time processing of local contrast enhancement on FPGA},
  pages = {288-293},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272284},
  crossref = {conf/fpl/2009},
  author = {Kentaro Kokufuta and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/AgnePL11,
  title = {Memory Virtualization for Multithreaded Reconfigurable Hardware},
  pages = {185-188},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.42},
  crossref = {conf/fpl/2011},
  author = {Andreas Agne and Marco Platzner and Enno Lübbers}
}
@inproceedings{conf/fpl/SchoeberlH10,
  title = {Design and Implementation of Real-Time Transactional Memory},
  pages = {279-284},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.64},
  crossref = {conf/fpl/2010},
  author = {Martin Schoeberl and Peter Hilber}
}
@inproceedings{conf/fpl/RobinsonL00,
  title = {Verification of Dynamically Reconfigurable Logic},
  pages = {141-150},
  doi = {10.1007/3-540-44614-1_15},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {David Robinson and Patrick Lysaght}
}
@inproceedings{conf/fpl/RenDXM13,
  title = {A single-precision compressive sensing signal reconstruction engine on FPGAs},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645574},
  crossref = {conf/fpl/2013},
  author = {Fengbo Ren and Richard Dorrance and Wenyao Xu and Dejan Markovic}
}
@inproceedings{conf/fpl/MurrayWLLB13,
  title = {Titan: Enabling large and complex benchmarks in academic CAD},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645503},
  crossref = {conf/fpl/2013},
  author = {Kevin E. Murray and Scott Whitty and Suya Liu and Jason Luu and Vaughn Betz}
}
@inproceedings{conf/fpl/McBaderCSBL02,
  title = {SoftTOTEM: An FPGA Implementation of the TOTEM Parallel Processor},
  pages = {1084-1087},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_113},
  author = {Stephanie McBader and Luca Clementel and Alvise Sartori and Andrea Boni and Peter Lee 0002}
}
@inproceedings{conf/fpl/DiesselE97,
  title = {Run-time compaction of FPGA designs},
  pages = {131-140},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_218},
  author = {Oliver Diessel and Hossam A. ElGindy}
}
@inproceedings{conf/fpl/CallahanW98,
  title = {Instruction-Level Parallelism for Reconfigurable Computing},
  pages = {248-257},
  doi = {10.1007/BFb0055252},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Timothy J. Callahan and John Wawrzynek}
}
@inproceedings{conf/fpl/MarescauxBVVL02,
  title = {Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs},
  pages = {795-805},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_82},
  author = {Théodore Marescaux and Andrei Bartic and Diederik Verkest and Serge Vernalde and Rudy Lauwereins}
}
@inproceedings{conf/fpl/Cong09,
  title = {Customizable domain-specific computing},
  pages = {1},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272570},
  crossref = {conf/fpl/2009},
  author = {Jason Cong}
}
@inproceedings{conf/fpl/JaminM02,
  title = {FPGA Implementation of the Wavelet Packet Transform for High Speed Communications},
  pages = {212-221},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_23},
  author = {Antony Jamin and Petri Mähönen}
}
@inproceedings{conf/fpl/Ackad98,
  title = {Statechart-Based HW/SW-Codesign of a Multi-FPGA-Board and a Microprocessor},
  pages = {456-460},
  doi = {10.1007/BFb0055280},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Claude Ackad}
}
@inproceedings{conf/fpl/LiCJZ11,
  title = {Software/Hardware Framework for Generating Parallel Long-Period Random Numbers Using the WELL Method},
  pages = {110-115},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.29},
  crossref = {conf/fpl/2011},
  author = {Yuan Li and Paul Chow and Jiang Jiang and Minxuan Zhang}
}
@inproceedings{conf/fpl/LamoureuxW07,
  title = {Clock-Aware Placement for FPGAs},
  pages = {124-131},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380636},
  crossref = {conf/fpl/2007},
  author = {Julien Lamoureux and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/ClausHRS09,
  title = {Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation},
  pages = {138-145},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272524},
  crossref = {conf/fpl/2009},
  author = {Christopher Claus and Robert Huitl and Joachim Rausch and Walter Stechele}
}
@inproceedings{conf/fpl/LabrecqueS07,
  title = {Improving Pipelined Soft Processors with Multithreading},
  pages = {210-215},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380649},
  crossref = {conf/fpl/2007},
  author = {Martin Labrecque and J. Gregory Steffan}
}
@inproceedings{conf/fpl/IndacoLMT15,
  title = {An efficient many-core architecture for Elliptic Curve Cryptography security assessment},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293950},
  crossref = {conf/fpl/2015},
  author = {Marco Indaco and Fabio Lauri and Andrea Miele and Pascal Trotta}
}
@inproceedings{conf/fpl/MondalM06,
  title = {Power Optimization Techniques for SRAM-Based FPGAs},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311362},
  author = {Somsubhra Mondal and Seda Ogrenci Memik}
}
@inproceedings{conf/fpl/Roelandts04,
  title = {FPGAs and the Era of Field Programmability},
  pages = {1},
  doi = {10.1007/978-3-540-30117-2_1},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Wim Roelandts}
}
@inproceedings{conf/fpl/AgostiniARBSBS06,
  title = {FPGA Design of A H.264/AVC Main Profile Decoder for HDTV},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311258},
  author = {Luciano Volcan Agostini and Arnaldo Azevedo and Vagner S. Rosa and Eduardo A. Berriel and Tatiana Gadelha Serra dos Santos and Sergio Bampi and Altamiro Amadeu Susin}
}
@inproceedings{conf/fpl/ZhengLP14,
  title = {A secure and unclonable embedded system using instruction-level PUF authentication},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927428},
  crossref = {conf/fpl/2014},
  author = {Jason Xin Zheng and Dongfang Li and Miodrag Potkonjak}
}
@inproceedings{conf/fpl/ChunK06,
  title = {A Framework for a Dynamically Reconfigurable System in a Parallel Multi-Tasking Environment},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311365},
  author = {Pil Woo Chun and Lev Kirischian}
}
@proceedings{conf/fpl/2002,
  editor = {Manfred Glesner},
  editor = {Peter Zipf},
  editor = {Michel Renovell},
  title = {Field-Programmable Logic and Applications, Reconfigurable Computing Is Going Mainstream, 12th International Conference, FPL 2002, Montpellier, France, September 2-4, 2002, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {2438},
  publisher = {Springer},
  year = {2002},
  isbn = {3-540-44108-5},
  author = {}
}
@inproceedings{conf/fpl/PapadopoulosP05,
  title = {Hashing + Memory = Low Cost, Exact Pattern Matching},
  pages = {39-44},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Giorgos Papadopoulos and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/fpl/RabieahB15,
  title = {FPGA based nonlinear Support Vector Machine training using an ensemble learning},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293972},
  crossref = {conf/fpl/2015},
  author = {Mudhar Bin Rabieah and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpl/KhanV05,
  title = {Energy Management in Battery-Powered Sensor Networks with Reconfigurable Computing Nodes},
  pages = {543-546},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Jawad Khan and Ranga Vemuri}
}
@inproceedings{conf/fpl/MiyazakiTKMIFTH97,
  title = {CAD-oriented FPGA and dedicated CAD system for telecommunications},
  pages = {11-20},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_206},
  author = {Toshiaki Miyazaki and Atsushi Takahara and Masaru Katayama and Takahiro Murooka and Takaki Ichimori and Ken-nosuke Fukami and Akihiro Tsutsui and Kazuhiro Hayashi}
}
@inproceedings{conf/fpl/SourdisP03,
  title = {Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System},
  pages = {880-889},
  doi = {10.1007/978-3-540-45234-8_85},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Ioannis Sourdis and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/fpl/BlockM15,
  title = {An FPGA implementation of a phylogenetic tree reconstruction algorithm using an alternative second-pass optimization},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293973},
  crossref = {conf/fpl/2015},
  author = {Henry Block and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/ShiHMRS04,
  title = {A System Level Resource Estimation Tool for FPGAs},
  pages = {424-433},
  doi = {10.1007/978-3-540-30117-2_44},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Changchun Shi and James Hwang and Scott McMillan and Ann Root and Vinay Singh}
}
@inproceedings{conf/fpl/ThomasA13,
  title = {A fully pipelined FPGA architecture for stochastic simulation of chemical systems},
  pages = {1-7},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645506},
  crossref = {conf/fpl/2013},
  author = {David B. Thomas and Hideharu Amano}
}
@inproceedings{conf/fpl/ItoSO04,
  title = {Implementation of the Extended Euclidean Algorithm for the Tate Pairing on FPGA},
  pages = {911-916},
  doi = {10.1007/978-3-540-30117-2_98},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Takehiro Ito and Yuichiro Shibata and Kiyoshi Oguri}
}
@inproceedings{conf/fpl/LukDGS99,
  title = {Serial Hardware Libraries for Reconfigurable Designs},
  pages = {185-194},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_19},
  author = {Wayne Luk and Arran Derbyshire and Shaori Guo and D. Siganos}
}
@inproceedings{conf/fpl/KressHN97,
  title = {An operating system for custom computing machines based on the Xputer paradigm},
  pages = {304-313},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_235},
  author = {Rainer Kress 0002 and Reiner W. Hartenstein and Ulrich Nageldinger}
}
@inproceedings{conf/fpl/FerreiraM04,
  title = {A Development Support System for Applications That Use Dynamically Reconfigurable Hardware},
  pages = {886-890},
  doi = {10.1007/978-3-540-30117-2_94},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {João Canas Ferreira and José Silva Matos}
}
@inproceedings{conf/fpl/SanchesC10,
  title = {On Identifying Patterns in Code Repositories to Assist the Generation of Hardware Templates},
  pages = {267-270},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.62},
  crossref = {conf/fpl/2010},
  author = {Adriano K. Sanches and João M. P. Cardoso}
}
@inproceedings{conf/fpl/PuscedduCPST10,
  title = {A Compact Transactional Memory Multiprocessor System on FPGA},
  pages = {578-581},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.113},
  crossref = {conf/fpl/2010},
  author = {Matteo Pusceddu and Simone Ceccolini and Gianluca Palermo and Donatella Sciuto and Antonino Tumeo}
}
@inproceedings{conf/fpl/MaunderSC97,
  title = {FPLD HDL synthesis employing high-level evolutionary algorithm optimisation},
  pages = {265-273},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_231},
  author = {R. Bruce Maunder and Zoran A. Salcic and George G. Coghill}
}
@inproceedings{conf/fpl/SotiropoulosP09,
  title = {A fast parallel matrix multiplication reconfigurable unit utilized in face recognitions systems},
  pages = {276-281},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272287},
  crossref = {conf/fpl/2009},
  author = {Joannis Sotiropoulos and Ioannis Papaefstathiou}
}
@inproceedings{conf/fpl/CovingtonCLLC06,
  title = {High Speed Document Clustering in Reconfigurable Hardware},
  pages = {1-7},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311245},
  author = {G. Adam Covington and Charles L. G. Comstock and Andrew A. Levine and John W. Lockwood and Young H. Cho}
}
@inproceedings{conf/fpl/GschwindM94,
  title = {The Design of a Stack-Based Microprocessor},
  pages = {326-331},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_114},
  author = {Michael Gschwind and Christian Mautner}
}
@inproceedings{conf/fpl/SedcoleSC09,
  title = {Compensating for variability in FPGAs by re-mapping and re-placement},
  pages = {613-616},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272380},
  crossref = {conf/fpl/2009},
  author = {N. Pete Sedcole and Edward A. Stott and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/SantambrogioRS08,
  title = {Operating system support for online partial dynamic reconfiguration management},
  pages = {455-458},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629982},
  crossref = {conf/fpl/2008},
  author = {Marco D. Santambrogio and Vincenzo Rana and Donatella Sciuto}
}
@inproceedings{conf/fpl/HortaL04,
  title = {Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs},
  pages = {975-979},
  doi = {10.1007/978-3-540-30117-2_110},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Edson L. Horta and John W. Lockwood}
}
@inproceedings{conf/fpl/LamCLL08,
  title = {Mapping and scheduling with task clustering for heterogeneous computing systems},
  pages = {275-280},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629944},
  crossref = {conf/fpl/2008},
  author = {Yuet Ming Lam and José Gabriel F. Coutinho and Wayne Luk and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/Dimond95,
  title = {An Automatic Technique for Realising User Interaction Processing in PLD Based Systems},
  pages = {158-167},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_109},
  author = {Keith R. Dimond}
}
@inproceedings{conf/fpl/CadenasM01,
  title = {A n-Bit Reconfigurable Scalar Quantiser},
  pages = {420-429},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_43},
  author = {Oswaldo Cadenas and Graham M. Megson}
}
@inproceedings{conf/fpl/SidhuP02,
  title = {Efficient Metacomputation Using Self-Reconfiguration},
  pages = {698-709},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_72},
  author = {Reetinder P. S. Sidhu and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/Larsson96,
  title = {An EPLD Based Transient Recorder for Simulation of Video Signal Processing Devices in an VHDL Environment Close to System Level Conditions},
  pages = {371-375},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_41},
  author = {L. Larsson}
}
@inproceedings{conf/fpl/PanainteBV03,
  title = {Compiling for the Molen Programming Paradigm},
  pages = {900-910},
  doi = {10.1007/978-3-540-45234-8_87},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Elena Moscu Panainte and Koen Bertels and Stamatis Vassiliadis}
}
@inproceedings{conf/fpl/CarlettaR02,
  title = {Practical Considerations in the Synthesis of High Performance Digital Filters for Implementation on FPGAs},
  pages = {886-896},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_91},
  author = {Joan Carletta and M. D. Rayman}
}
@inproceedings{conf/fpl/Parandeh-AfsharBI09,
  title = {Exploiting fast carry-chains of FPGAs for designing compressor trees},
  pages = {242-249},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272301},
  crossref = {conf/fpl/2009},
  author = {Hadi Parandeh-Afshar and Philip Brisk and Paolo Ienne}
}
@inproceedings{conf/fpl/DrutarovskyF04,
  title = {Implementation of a 3-D Switching Median Filtering Scheme with an Adaptive LUM-Based Noise Detector},
  pages = {1146-1148},
  doi = {10.1007/978-3-540-30117-2_151},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Milos Drutarovský and Viktor Fischer}
}
@inproceedings{conf/fpl/ChoBJIN11,
  title = {Exploring Gabor Filter Implementations for Visual Cortex Modeling on FPGA},
  pages = {311-316},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.63},
  crossref = {conf/fpl/2011},
  author = {Yong Cheol Peter Cho and Sungmin Bae and Yongseok Jin and Kevin M. Irick and Vijaykrishnan Narayanan}
}
@inproceedings{conf/fpl/ZhangBM06,
  title = {The Darpa Multiple Precision Arithmetic Benchmark on a Reconfigurable Computer},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311343},
  author = {Cao Zhang and Duncan A. Buell and Allen Michalski}
}
@inproceedings{conf/fpl/FristonSTG15,
  title = {Ultra low latency dataflow renderer},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293974},
  crossref = {conf/fpl/2015},
  author = {Sebastian Friston and Anthony Steed and Simon Tilbury and Georgi Gaydadjiev}
}
@inproceedings{conf/fpl/MarlowDA14,
  title = {An enhanced and embedded GNU radio flow},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927427},
  crossref = {conf/fpl/2014},
  author = {Ryan Marlow and Chris Dobson and Peter Athanas}
}
@inproceedings{conf/fpl/SkarpathiotisD04,
  title = {A Hardware Implementation of a Content Based Image Retrieval Algorithm},
  pages = {1165-1167},
  doi = {10.1007/978-3-540-30117-2_157},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Constantinos Skarpathiotis and Keith R. Dimond}
}
@inproceedings{conf/fpl/SklyarovSP05,
  title = {FPGA-based implementation and comparison of recursive and iterative algorithms},
  pages = {235-240},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Valery Sklyarov and Iouliia Skliarova and Bruno Figueiredo Pimentel}
}
@proceedings{conf/fpl/1994,
  editor = {Reiner W. Hartenstein},
  editor = {Michal Servít},
  title = {Field-Programmable Logic, Architectures, Synthesis and Applications, 4th International Workshop on Field-Programmable Logic and Applications, FPL '94, Prague, Czech Republic, September 7-9, 1994, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {849},
  publisher = {Springer},
  year = {1994},
  isbn = {3-540-58419-6},
  author = {}
}
@inproceedings{conf/fpl/ClarkS03,
  title = {Efficient Reconfigurable Logic Circuits for Matching Complex Network Intrusion Detection Patterns},
  pages = {956-959},
  doi = {10.1007/978-3-540-45234-8_94},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Christopher R. Clark and David E. Schimmel}
}
@inproceedings{conf/fpl/Schoeberl11,
  title = {Leros: A Tiny Microcontroller for FPGAs},
  pages = {10-14},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.13},
  crossref = {conf/fpl/2011},
  author = {Martin Schoeberl}
}
@inproceedings{conf/fpl/LamprechtH12,
  title = {Profiling FPGA floor-planning effects on timing closure},
  pages = {151-156},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339254},
  crossref = {conf/fpl/2012},
  author = {Jaren Lamprecht and Brad L. Hutchings}
}
@inproceedings{conf/fpl/SpiteriVN09,
  title = {A toolset for the analysis and optimization of motion estimation algorithms and processors},
  pages = {423-428},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272247},
  crossref = {conf/fpl/2009},
  author = {Trevor Spiteri and George Vafiadis and Jose Luis Nunez-Yanez}
}
@inproceedings{conf/fpl/BossuetGP03,
  title = {Communication Costs Driven Design Space Exploration for Reconfigurable Architectures},
  pages = {921-933},
  doi = {10.1007/978-3-540-45234-8_89},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Lilian Bossuet and Guy Gogniat and Jean Luc Philippe}
}
@inproceedings{conf/fpl/DormaleBQ07,
  title = {Solving RC5 Challenges with Hardware -- a Distributed.net Perspective --},
  pages = {642-647},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380736},
  crossref = {conf/fpl/2007},
  author = {Guerric Meurice de Dormale and John Bass and Jean-Jacques Quisquater}
}
@inproceedings{conf/fpl/MatamLP13,
  title = {Energy efficient architecture for matrix multiplication on FPGAs},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645568},
  crossref = {conf/fpl/2013},
  author = {Kiran Kumar Matam and Hoang Le and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/GokY06,
  title = {Efficient Cell Designs for Systolic Smith-Waterman Implementations},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311337},
  author = {Mustafa Gök and Çaglar Yilmaz}
}
@inproceedings{conf/fpl/SimkaFD03,
  title = {Hardware-Software Codesign in Embedded Asymmetric Cryptographiy Application - A Case Study},
  pages = {1075-1078},
  doi = {10.1007/978-3-540-45234-8_123},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Martin Simka and Viktor Fischer and Milos Drutarovský}
}
@inproceedings{conf/fpl/TrostKZZ96,
  title = {An Experimental Programmable Environment for Prototyping Digital Circuits},
  pages = {337-345},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_36},
  author = {Andrej Trost and Roman Kuznar and Andrej Zemva and Baldomir Zajc}
}
@inproceedings{conf/fpl/AndresRGG06,
  title = {Fast Emulation of Permanent Faults in VLSI Systems},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311221},
  author = {David de Andrés and Juan Carlos Ruiz and Daniel Gil and Pedro J. Gil}
}
@inproceedings{conf/fpl/GanesanSMB07,
  title = {H.264 Decoder at HD Resolution on a Coarse Grain Dynamically Reconfigurable Architecture},
  pages = {467-471},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380691},
  crossref = {conf/fpl/2007},
  author = {Mahendra Kumar Angamuthu Ganesan and Sundeep Singh and Frank May and Jürgen Becker}
}
@inproceedings{conf/fpl/HeyseBS12,
  title = {Mapping logic to reconfigurable FPGA routing},
  pages = {315-321},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339224},
  crossref = {conf/fpl/2012},
  author = {Karel Heyse and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/fpl/BernardoMMCSNNSBS12,
  title = {Architecture and FPGA implementation of a 10.7 Gbit/s OTN Regenerator for optical communication systems},
  pages = {277-283},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339193},
  crossref = {conf/fpl/2012},
  author = {Rodrigo Bernardo and Luis R. Monte and Eduardo Mobilon and Valentino Corso and Arley H. Salvador and Carolina G. Neves and Cleber A. Nakandakare and Daniele R. da Silva and Luis P. F. de Barros and Ronaldo F. da Silva}
}
@inproceedings{conf/fpl/SinghISF05,
  title = {Testing Superscalar Processors in Functional Mode},
  pages = {747-750},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Virendra Singh and Michiko Inoue and Kewal K. Saluja and Hideo Fujiwara}
}
@inproceedings{conf/fpl/DevicTCBB12,
  title = {SecURe DPR: Secure update preventing replay attacks for dynamic partial reconfiguration},
  pages = {57-62},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339241},
  crossref = {conf/fpl/2012},
  author = {Florian Devic and Lionel Torres and Jérémie Crenne and Benoît Badrignans and Pascal Benoit}
}
@inproceedings{conf/fpl/KoboriM03,
  title = {A High Speed Computation System for 3D FCHC Lattice Gas Model with FPGA},
  pages = {755-765},
  doi = {10.1007/978-3-540-45234-8_73},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Tomoyoshi Kobori and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/Torres-Huitzil06,
  title = {Area-Efficient Implementation of a Pulse-Mode Neuron Model},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311319},
  author = {Cesar Torres-Huitzil}
}
@inproceedings{conf/fpl/SchwenkGSH11,
  title = {Real-Time Evaluation of Remote Sensing Data on Board of Satellites},
  pages = {399-400},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.79},
  crossref = {conf/fpl/2011},
  author = {Kurt Schwenk and Katharina Goetz and Maria von Schoenermark and Felix Huber}
}
@inproceedings{conf/fpl/DinechinNP10,
  title = {Pipelined FPGA Adders},
  pages = {422-427},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.87},
  crossref = {conf/fpl/2010},
  author = {Florent de Dinechin and Hong Diep Nguyen and Bogdan Pasca}
}
@inproceedings{conf/fpl/FeskeSDN99,
  title = {Rapid FPGA Prototyping of a DAB Test Data Generator Using Protocol Compiler},
  pages = {243-252},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_25},
  author = {Klaus Feske and Michael Scholz and Günther Döring and Denis Nareike}
}
@inproceedings{conf/fpl/JacobsGC09,
  title = {Reconfigurable fault tolerance: A framework for environmentally adaptive fault mitigation in space},
  pages = {199-204},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272313},
  crossref = {conf/fpl/2009},
  author = {Adam Jacobs and Alan D. George and Grzegorz Cieslewski}
}
@inproceedings{conf/fpl/DalyMKP03,
  title = {Fast Modular Division for Application in ECC on Reconfigurable Logic},
  pages = {786-795},
  doi = {10.1007/978-3-540-45234-8_76},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Alan Daly and William P. Marnane and Tim Kerins and Emanuel M. Popovici}
}
@inproceedings{conf/fpl/BanerjeeBSDN05,
  title = {Fast FPGA Placement using Space-filling Curve},
  pages = {415-420},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Pritha Banerjee and Subhasis Bhattacharjee and Susmita Sur-Kolay and Sandip Das and Subhas C. Nandy}
}
@inproceedings{conf/fpl/AngC06,
  title = {Dynamic Memory Sub-System for Reconfigurable Platforms},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311349},
  author = {Su-Shin Ang and George A. Constantinides}
}
@inproceedings{conf/fpl/SioziosST05,
  title = {A Low-Energy FPGA: Architecture Design and Software-Supported Design Flow},
  pages = {707-708},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kostas Siozios and Dimitrios Soudris and Adonios Thanailakis}
}
@inproceedings{conf/fpl/BennerEKHSSS94,
  title = {FPGA Based Prototyping for Verification and Evaluation in Hardware-Software Cosynthesis},
  pages = {251-258},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_95},
  author = {Thomas Benner and Rolf Ernst and Ingo Könenkamp and Ulrich Holtmann and P. Schüler and H.-C. Schaub and N. Serafimov}
}
@inproceedings{conf/fpl/MesquitaBTSRBM06,
  title = {A Leak Resistant Architecture Against Side Channel Attacks},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311335},
  author = {Daniel Mesquita and Benoît Badrignans and Lionel Torres and Gilles Sassatelli and Michel Robert and Jean-Claude Bajard and Fernando Gehm Moraes}
}
@inproceedings{conf/fpl/RamirezG02,
  title = {U. Meyer-Baese, A. Lloris: Fast RNS FPL-based Communications Receiver Design and Implementation},
  pages = {472-481},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_50},
  author = {Javier Ramírez and Antonio García}
}
@inproceedings{conf/fpl/BieserBHSM06,
  title = {A Novel Partial Bitstream Merging Methodology Accelerating Xilinx Virtex-II FPGA Based RP System Setup},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311294},
  author = {Carsten Bieser and Martin Bahlinger and Matthias Heinz and Christian Stops and Klaus D. Müller-Glaser}
}
@inproceedings{conf/fpl/PerryWPPB12,
  title = {IP-XACT extensions for IP interoperability guarantees and software model generation},
  pages = {429-436},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339140},
  crossref = {conf/fpl/2012},
  author = {Thomas P. Perry and Richard L. Walke and Rob Payne and Stefan Petko and Khaled Benkrid}
}
@inproceedings{conf/fpl/ChiricescuV99,
  title = {Analysis and Optimization of 3-D FPGA Design Parameters},
  pages = {71-80},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_8},
  author = {Silviu M. S. A. Chiricescu and Mankuan Michael Vai}
}
@inproceedings{conf/fpl/RonakF14,
  title = {Efficient mapping of mathematical expressions into DSP blocks},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927419},
  crossref = {conf/fpl/2014},
  author = {Bajaj Ronak and Suhaib A. Fahmy}
}
@inproceedings{conf/fpl/LeiM11,
  title = {Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign},
  pages = {435-440},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.86},
  crossref = {conf/fpl/2011},
  author = {Seong-I. Lei and Wai-Kei Mak}
}
@inproceedings{conf/fpl/KeymeulenZSDF04,
  title = {Evolvable Hardware for Signal Separation and Noise Cancellation Using Analog Reconfigurable Device},
  pages = {270-278},
  doi = {10.1007/978-3-540-30117-2_29},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Didier Keymeulen and Ricardo Salem Zebulum and Adrian Stoica and Vu Duong and Michael I. Ferguson}
}
@inproceedings{conf/fpl/SimaPB08,
  title = {Resource allocation algorithm and OpenMP extensions for parallel execution on a heterogeneous reconfigurable platform},
  pages = {651-654},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630031},
  crossref = {conf/fpl/2008},
  author = {Vlad Mihai Sima and Elena Moscu Panainte and Koen Bertels}
}
@inproceedings{conf/fpl/MorraBAH05,
  title = {FELIX: Using Rewriting-Logic for Generating Functionally Equivalent Implementations},
  pages = {25-30},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Carlos Morra and Jürgen Becker and Mauricio Ayala-Rincón and Reiner W. Hartenstein}
}
@inproceedings{conf/fpl/Lauwereins02,
  title = {Creating a World of Smart Re-configurable Devices},
  pages = {790-794},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_81},
  author = {Rudy Lauwereins}
}
@inproceedings{conf/fpl/BrinkmannLR00,
  title = {A Rapid Prototyping Environment for Microprocessor Based System-on-Chips and Its Application to the Development of a Network Processor},
  pages = {838-841},
  doi = {10.1007/3-540-44614-1_98},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {André Brinkmann and Dominik Langen and Ulrich Rückert 0001}
}
@inproceedings{conf/fpl/GasparDFB09,
  title = {Efficient AES S-boxes implementation for non-volatile FPGAs},
  pages = {649-653},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272356},
  crossref = {conf/fpl/2009},
  author = {Lubos Gaspar and Milos Drutarovský and Viktor Fischer and Nathalie Bochard}
}
@inproceedings{conf/fpl/SimmlerLM00,
  title = {Multitasking on FPGA Coprocessors},
  pages = {121-130},
  doi = {10.1007/3-540-44614-1_13},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Harald Simmler and L. Levinson and Reinhard Männer}
}
@inproceedings{conf/fpl/StallerDM02,
  title = {Implementation of the JPEG 2000 Standard on a Virtex 1000 FPGA},
  pages = {503-512},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_53},
  author = {Alexander Staller and Peter Dillinger and Reinhard Männer}
}
@inproceedings{conf/fpl/AmouriBMGDM14,
  title = {Balancing WDDL dual-rail logic in a tree-based FPGA to enhance physical security},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927422},
  crossref = {conf/fpl/2014},
  author = {Emna Amouri and Shivam Bhasin and Yves Mathieu and Tarik Graba and Jean-Luc Danger and Habib Mehrez}
}
@inproceedings{conf/fpl/GorgonCP05,
  title = {Real-time Handel-C Based Implementation of DV Decoder},
  pages = {130-135},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Marek Gorgon and Slawomir Cichon and Miroslaw Pac}
}
@inproceedings{conf/fpl/HuangHV04,
  title = {Analysis of a Hybrid Interconnect Architecture for Dynamically Reconfigurable FPGAs},
  pages = {900-905},
  doi = {10.1007/978-3-540-30117-2_96},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Renqiu Huang and Manish Handa and Ranga Vemuri}
}
@inproceedings{conf/fpl/ZambrenoNC04,
  title = {Exploring Area/Delay Tradeoffs in an AES FPGA Implementation},
  pages = {575-585},
  doi = {10.1007/978-3-540-30117-2_59},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Joseph Zambreno and David Nguyen and Alok N. Choudhary}
}
@inproceedings{conf/fpl/Rodriguez-AndinaAM94,
  title = {Design of Safety Systems Using Field Programmable Gate Arrays},
  pages = {341-343},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_118},
  author = {Juan J. Rodríguez-Andina and J. Alvarez and Enrique Mandado}
}
@inproceedings{conf/fpl/SethuramanV06,
  title = {Multi2 Router: A Novel Multi Local Port Router Architecture with Broadcast Facility for FPGA-Based Networks-on-Chip},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311316},
  author = {Balasubramanian Sethuraman and Ranga Vemuri}
}
@inproceedings{conf/fpl/Jimeno-MorenillaMCS07,
  title = {Accelerating tool path computing in CAD/CAM: A FPGA architecture for turning lathe machining.},
  pages = {702-705},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380749},
  crossref = {conf/fpl/2007},
  author = {Antonio Jimeno-Morenilla and Antonio Martínez and Sergio A. Cuenca and José-Luis Sánchez-Romero}
}
@inproceedings{conf/fpl/AlthoffK15,
  title = {A scalable FPGA architecture for nonnegative least squares problems},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293750},
  crossref = {conf/fpl/2015},
  author = {Alric Althoff and Ryan Kastner}
}
@inproceedings{conf/fpl/MasuyamaFOA15,
  title = {7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2},
  pages = {1},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293964},
  crossref = {conf/fpl/2015},
  author = {Koichiro Masuyama and Yu Fujita and Hayate Okuhara and Hideharu Amano}
}
@inproceedings{conf/fpl/MarescauxMBMVVL03,
  title = {Networks on Chip as Hardware Components of an OS for Reconfigurable Systems},
  pages = {595-605},
  doi = {10.1007/978-3-540-45234-8_58},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Théodore Marescaux and Jean-Yves Mignolet and Andrei Bartic and W. Moffat and Diederik Verkest and Serge Vernalde and Rudy Lauwereins}
}
@inproceedings{conf/fpl/WangEZ09,
  title = {A radix-8 complex divider for FPGA implementation},
  pages = {236-241},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272300},
  crossref = {conf/fpl/2009},
  author = {Dong Wang and Milos D. Ercegovac and Nanning Zheng}
}
@inproceedings{conf/fpl/EmmertB97,
  title = {Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement},
  pages = {141-150},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_219},
  author = {John M. Emmert and Dinesh Bhatia}
}
@inproceedings{conf/fpl/BeckerKRG98,
  title = {Perspectives of Reconfigurable Computing in Research, Industry and Education},
  pages = {39-48},
  doi = {10.1007/BFb0055231},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Jürgen Becker and Andreas Kirschbaum and Frank-Michael Renner and Manfred Glesner}
}
@inproceedings{conf/fpl/SarmadiMAE02,
  title = {Fast Prototyping with Co-operation of Simulation and Emulation},
  pages = {15-25},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_4},
  author = {Siavash Bayat Sarmadi and Seyed Ghassem Miremadi and Ghazanfar Asadi and Ali Reza Ejlali}
}
@inproceedings{conf/fpl/JuanRMRMR09,
  title = {Enhanced gradient-based motion vector coprocessor},
  pages = {687-690},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272369},
  crossref = {conf/fpl/2009},
  author = {Guillermo Botella Juan and Antonio García Ríos and Uwe Meyer-Bäse and Manuel Rodríguez and María C. Molina and Luís Parrilla Roure}
}
@inproceedings{conf/fpl/Lysaght97,
  title = {Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic},
  pages = {183-192},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_223},
  author = {Patrick Lysaght}
}
@inproceedings{conf/fpl/DehkordiBB06,
  title = {Modular Partitioning for Incremental Compilation},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311202},
  author = {Mehrdad Eslami Dehkordi and Stephen Dean Brown and Terry P. Borer}
}
@inproceedings{conf/fpl/NovotnyFA03,
  title = {Project of IPv6 Router with FPGA Hardware Accelerator},
  pages = {964-967},
  doi = {10.1007/978-3-540-45234-8_96},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jiri Novotný and Otto Fucík and David Antos}
}
@inproceedings{conf/fpl/ZhuWL13,
  title = {A novel net-partition-based multithread FPGA routing method},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645563},
  crossref = {conf/fpl/2013},
  author = {Chun Zhu and Jian Wang and Jinmei Lai}
}
@inproceedings{conf/fpl/ForconesiSLA13,
  title = {Accurate and flexible flow-based monitoring for high-speed networks},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645557},
  crossref = {conf/fpl/2013},
  author = {Marco Forconesi and Gustavo Sutter and Sergio López-Buedo and Javier Aracil}
}
@inproceedings{conf/fpl/MengJKDARK14,
  title = {Hardware accelerated novel optical de novo assembly for large-scale genomes},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927499},
  crossref = {conf/fpl/2014},
  author = {Pingfan Meng and Matthew Jacobsen and Motoki Kimura and Vladimir Dergachev and Thomas Anantharaman and Michael Requa and Ryan Kastner}
}
@inproceedings{conf/fpl/SmitRMWS07,
  title = {Implementation of a 2-D 8x8 IDCT on the Reconfigurable Montium Core},
  pages = {562-566},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380717},
  crossref = {conf/fpl/2007},
  author = {Lodewijk T. Smit and Gerard K. Rauwerda and Albert Molderink and Pascal T. Wolkotte and Gerard J. M. Smit}
}
@inproceedings{conf/fpl/FurtekHS04,
  title = {Interconnecting Heterogeneous Nodes in an Adaptive Computing Machine},
  pages = {125-134},
  doi = {10.1007/978-3-540-30117-2_15},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Frederick C. Furtek and Eugene Hogenauer and James Scheuermann}
}
@inproceedings{conf/fpl/LiuTCLC09,
  title = {Optimising designs by combining model-based and pattern-based transformations},
  pages = {308-313},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272283},
  crossref = {conf/fpl/2009},
  author = {Qiang Liu and Tim Todman and José Gabriel de Figueiredo Coutinho and Wayne Luk and George A. Constantinides}
}
@inproceedings{conf/fpl/GrafA04,
  title = {A Key Management Architecture for Securing Off-Chip Data Transfers},
  pages = {33-42},
  doi = {10.1007/978-3-540-30117-2_6},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jonathan Graf and Peter M. Athanas}
}
@inproceedings{conf/fpl/MatasDAGP10,
  title = {Parallel Hardware Implementation of Connected Component Tree Computation},
  pages = {64-69},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.23},
  crossref = {conf/fpl/2010},
  author = {Petr Matas and Eva Dokladalova and Mohamed Akil and Vjaceslav Georgiev and Martin Poupa}
}
@inproceedings{conf/fpl/NoteSV06,
  title = {Real-Time Video Pixel Matching},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311259},
  author = {Jean-Baptiste Note and Mark Shand and Jean Vuillemin}
}
@inproceedings{conf/fpl/FlynnL01,
  title = {Technology Trends and Adaptive Computing},
  pages = {1-5},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_1},
  author = {Michael J. Flynn and Albert A. Liddicoat}
}
@inproceedings{conf/fpl/GonzalezMLS15,
  title = {FPGA implementation to estimate the number of endmembers in hyperspectral images},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293936},
  crossref = {conf/fpl/2015},
  author = {Carlos González and Daniel Mozos and Sebastiaá López and Roberto Sarmiento}
}
@inproceedings{conf/fpl/KochB14,
  title = {Hierarchical reconfiguration of FPGAs},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927491},
  crossref = {conf/fpl/2014},
  author = {Dirk Koch and Christian Beckhoff}
}
@inproceedings{conf/fpl/HungW12,
  title = {Limitations of incremental signal-tracing for FPGA debug},
  pages = {49-56},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339240},
  crossref = {conf/fpl/2012},
  author = {Eddie Hung and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/Page97,
  title = {Hardware compilation, configurable platforms and ASICs for self-validating sensors},
  pages = {418-427},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_247},
  author = {Ian Page}
}
@inproceedings{conf/fpl/KirimuraTMYNH02,
  title = {Design and Implementation of FPGA Circuits for High Speed Network Monitors},
  pages = {393-403},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_42},
  author = {Masayuki Kirimura and Yoshifumi Takamoto and Takanori Mori and Keiichi Yasumoto and Akio Nakata and Teruo Higashino}
}
@inproceedings{conf/fpl/VelegalatiK11,
  title = {Improving Security of SDDL Designs through Interleaved Placement on Xilinx FPGAs},
  pages = {506-511},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.100},
  crossref = {conf/fpl/2011},
  author = {Rajesh Velegalati and Jens-Peter Kaps}
}
@inproceedings{conf/fpl/SklyarovS03,
  title = {Reconfigurable Systems in Education},
  pages = {1020-1023},
  doi = {10.1007/978-3-540-45234-8_110},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Valery Sklyarov and Iouliia Skliarova}
}
@inproceedings{conf/fpl/KavvadiasM13,
  title = {The HercuLeS high-level synthesis environment},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645627},
  crossref = {conf/fpl/2013},
  author = {Nikolaos Kavvadias and Kostas Masselos}
}
@inproceedings{conf/fpl/LeyvaDGIBLC14,
  title = {Simplification and hardware implementation of the feature descriptor vector calculation in the SIFT algorithm},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927409},
  crossref = {conf/fpl/2014},
  author = {P. Leyva and Ginés Doménech-Asensi and J. Garrigos and J. Illade-Quinteiro and Victor M. Brea and P. López and Diego Cabello}
}
@inproceedings{conf/fpl/KashyapC14,
  title = {Secure partial dynamic reconfiguration with unsecured external memory},
  pages = {1-7},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927477},
  crossref = {conf/fpl/2014},
  author = {Hirak Kashyap and Ricardo Chaves}
}
@inproceedings{conf/fpl/BeuschelP08,
  title = {FPGA implementation of a flexible decoder for long LDPC codes},
  pages = {185-190},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629929},
  crossref = {conf/fpl/2008},
  author = {Christiane Beuschel and Hans-Jörg Pfleiderer}
}
@inproceedings{conf/fpl/SuhLL07,
  title = {An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems},
  pages = {47-53},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380624},
  crossref = {conf/fpl/2007},
  author = {Taeweon Suh and Shih-Lien Lu and Hsien-Hsin S. Lee}
}
@inproceedings{conf/fpl/MurrayWLLB13a,
  title = {From Quartus to VPR: Converting HDL to BLIF with the Titan flow},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645626},
  crossref = {conf/fpl/2013},
  author = {Kevin E. Murray and Scott Whitty and Suya Liu and Jason Luu and Vaughn Betz}
}
@inproceedings{conf/fpl/LakkaKD11,
  title = {Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters},
  pages = {15-19},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.14},
  crossref = {conf/fpl/2011},
  author = {Matina Lakka and Eftichios Koutroulis and Apostolos Dollas}
}
@inproceedings{conf/fpl/YamauchiNIK01,
  title = {Arithmetic Operation Oriented Reconfigurable Chip: RHW},
  pages = {618-622},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_66},
  author = {Tsukasa Yamauchi and Shogo Nakaya and Takeshi Inuo and Nobuki Kajihara}
}
@inproceedings{conf/fpl/TrieuM07,
  title = {A Pipeline Implementation of a Watershed Algorithm on FPGA},
  pages = {714-717},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380752},
  crossref = {conf/fpl/2007},
  author = {Dang Ba Khac Trieu and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/SabeghiSB09,
  title = {Compiler assisted runtime task scheduling on a reconfigurable computer},
  pages = {44-50},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272555},
  crossref = {conf/fpl/2009},
  author = {Mojtaba Sabeghi and Vlad Mihai Sima and Koen Bertels}
}
@inproceedings{conf/fpl/Lam94,
  title = {Educational Use of Field Programmable Gate Arrays},
  pages = {277-279},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_99},
  author = {David C.-L. Lam}
}
@inproceedings{conf/fpl/MalikD06,
  title = {The Entropy of FPGA Reconfiguration},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311223},
  author = {Usama Malik and Oliver Diessel}
}
@inproceedings{conf/fpl/IstvanSA15,
  title = {Building a distributed key-value store with FPGA-based microservers},
  pages = {1},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293967},
  crossref = {conf/fpl/2015},
  author = {Zsolt István and David Sidler and Gustavo Alonso}
}
@inproceedings{conf/fpl/SmerdisDCSD10,
  title = {Reconfigurable Systems for the Zuker and Predator Algorithms for Secondary Structure Prediction of Genetic Data},
  pages = {448-451},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.91},
  crossref = {conf/fpl/2010},
  author = {Miltiadis Smerdis and Panagiotis Dagritzikos and Grigorios Chrysos and Euripides Sotiriades and Apostolos Dollas}
}
@inproceedings{conf/fpl/MillsZVZJ15,
  title = {A software configurable coprocessor-based state-space controller},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293752},
  crossref = {conf/fpl/2015},
  author = {Aaron Mills and Pei Zhang and Sudhanshu Vyas and Joseph Zambreno and Phillip H. Jones}
}
@inproceedings{conf/fpl/Krasniewski02,
  title = {On the Set of Target Path Delay Faults in Sequential Subcircuits of LUT-based FPGAs},
  pages = {596-606},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_62},
  author = {Andrzej Krasniewski}
}
@inproceedings{conf/fpl/JinBLT12,
  title = {Optimising explicit finite difference option pricing for dynamic constant reconfiguration},
  pages = {165-172},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339256},
  crossref = {conf/fpl/2012},
  author = {Qiwei Jin and Tobias Becker and Wayne Luk and David B. Thomas}
}
@inproceedings{conf/fpl/CriadoVSP12,
  title = {Dual MicroBlaze rekeying processor for group key management},
  pages = {651-654},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339232},
  crossref = {conf/fpl/2012},
  author = {José M. Granado Criado and Miguel A. Vega-Rodríguez and Juan Manuel Sánchez-Pérez and Juan Antonio Gómez Pulido}
}
@inproceedings{conf/fpl/SioziosSPS07,
  title = {Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support},
  pages = {652-655},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380738},
  crossref = {conf/fpl/2007},
  author = {Kostas Siozios and Kostas Sotiriadis and Vasilis F. Pavlidis and Dimitrios Soudris}
}
@inproceedings{conf/fpl/Cardells-TormoVAT02,
  title = {Efficient FPGA-based QPSK Demodulation Loops: Application to the DVB Standard},
  pages = {102-111},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_12},
  author = {Francisco Cardells-Tormo and Javier Valls-Coquillat and Vicenc Almenar-Terre and Vicente Torres-Carot}
}
@inproceedings{conf/fpl/ChengYWJY13,
  title = {A CMOS Field Programmable Analog Array for intelligent sensory application},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645586},
  crossref = {conf/fpl/2013},
  author = {Xiaoyan Cheng and Tao Yin and Qisong Wu and Yiping Jia and Haigang Yang}
}
@inproceedings{conf/fpl/CzajkowskiADFKNWYS12,
  title = {From opencl to high-performance hardware on FPGAS},
  pages = {531-534},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339272},
  crossref = {conf/fpl/2012},
  author = {Tomasz S. Czajkowski and Utku Aydonat and Dmitry Denisenko and John Freeman and Michael Kinsner and David Neto and Jason Wong and Peter Yiannacouras and Deshanand P. Singh}
}
@inproceedings{conf/fpl/SironiTHMS10,
  title = {Self-Aware Adaptation in FPGA-based Systems},
  pages = {187-192},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.43},
  crossref = {conf/fpl/2010},
  author = {Filippo Sironi and Marco Triverio and Henry Hoffmann and Martina Maggio and Marco D. Santambrogio}
}
@inproceedings{conf/fpl/YuXL11,
  title = {On Timing Yield Improvement for FPGA Designs Using Architectural Symmetry},
  pages = {539-544},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.105},
  crossref = {conf/fpl/2011},
  author = {Haile Yu and Qiang Xu and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/HarkinMM01,
  title = {Hardware-Software Partitioning: A Reconfigurable and Evolutionary Computing Approach},
  pages = {595-600},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_62},
  author = {Jim Harkin and T. Martin McGinnity and Liam P. Maguire}
}
@inproceedings{conf/fpl/CardosoW02,
  title = {XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture},
  pages = {864-874},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_89},
  author = {João M. P. Cardoso and Markus Weinhardt}
}
@inproceedings{conf/fpl/WoolfriesLMMR98,
  title = {Fast Adaptive Image Processing in FPGAs Using Stack Filters},
  pages = {406-410},
  doi = {10.1007/BFb0055270},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Neil Woolfries and Patrick Lysaght and Stephen Marshall and Gordon McGregor and David Robinson}
}
@inproceedings{conf/fpl/DanilinS04,
  title = {Optimizing the Performance of the Simulated Annealing Based Placement Algorithms for Island-Style FPGAs},
  pages = {852-856},
  doi = {10.1007/978-3-540-30117-2_88},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Alexander Danilin and Sergei Sawitzki}
}
@inproceedings{conf/fpl/WillenbergC13a,
  title = {SimXMD: Simulation-based HW/SW co-debugging},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645632},
  crossref = {conf/fpl/2013},
  author = {Ruediger Willenberg and Paul Chow}
}
@inproceedings{conf/fpl/InoueYAIS11,
  title = {An Easily Testable Routing Architecture and Efficient Test Technique},
  pages = {291-294},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.59},
  crossref = {conf/fpl/2011},
  author = {Kazuki Inoue and Hiroki Yosho and Motoki Amagasaki and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/KrupnovaS00,
  title = {FPGA-Based Emulation: Industrial and Custom Prototyping Solutions},
  pages = {68-77},
  doi = {10.1007/3-540-44614-1_8},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Helena Krupnova and Gabriele Saucier}
}
@inproceedings{conf/fpl/MollerCMBCC04,
  title = {FiPRe: An Implementation Model to Enable Self-Reconfigurable Applications},
  pages = {1042-1046},
  doi = {10.1007/978-3-540-30117-2_123},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Leandro Möller and Ney Laert Vilar Calazans and Fernando Gehm Moraes and Eduardo Wenzel Brião and Ewerson Carvalho and Daniel Camozzato}
}
@inproceedings{conf/fpl/TaherE04,
  title = {Run-Time Reconfiguration Management for Adaptive High-Performance Computing Systems},
  pages = {1183},
  doi = {10.1007/978-3-540-30117-2_170},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Mohamed Taher and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpl/LiCZYCSB11,
  title = {FPGA Architecture of Generalized Laguerre-Volterra MIMO Model for Neural Population Activities},
  pages = {44-49},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.19},
  crossref = {conf/fpl/2011},
  author = {Will X. Y. Li and Rosa H. M. Chan and Wei Zhang and C. W. Yu and Ray C. C. Cheung and Dong Song and Theodore W. Berger}
}
@inproceedings{conf/fpl/CilardoFGM13,
  title = {Automated synthesis of FPGA-based heterogeneous interconnect topologies},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645494},
  crossref = {conf/fpl/2013},
  author = {Alessandro Cilardo and Edoardo Fusella and Luca Gallo and Antonino Mazzeo}
}
@inproceedings{conf/fpl/LyC09,
  title = {A multi-FPGA architecture for stochastic Restricted Boltzmann Machines},
  pages = {168-173},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272516},
  crossref = {conf/fpl/2009},
  author = {Daniel Le Ly and Paul Chow}
}
@inproceedings{conf/fpl/Hartenstein02,
  title = {Disruptive Trends by Data-Stream-Based Computing},
  pages = {4},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_2},
  author = {Reiner W. Hartenstein}
}
@inproceedings{conf/fpl/HiltonH00,
  title = {On Applying Software Development Best Practice to FPFAs in Safety Critical Systems},
  pages = {793-796},
  doi = {10.1007/3-540-44614-1_87},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {A. Hilton and J. Hall}
}
@inproceedings{conf/fpl/BurovskiyGDSL14,
  title = {Dataflow acceleration of Krylov subspace sparse banded problems},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927453},
  crossref = {conf/fpl/2014},
  author = {Pavel Burovskiy and Stephen Girdlestone and Craig Davies and Spencer J. Sherwin and Wayne Luk}
}
@inproceedings{conf/fpl/MasselosTQVCRP06,
  title = {System Level Architecture Exploration for Reconfigurable Systems On Chip},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311195},
  author = {Konstantinos Masselos and Kari Tiensyrjä and Yang Qu and Nikos S. Voros and Miroslav Cupák and Luc Rijnders and Marko Pettissalo}
}
@inproceedings{conf/fpl/ZissulescuKD05,
  title = {Communication Synthesis in a multiprocessor environment},
  pages = {360-365},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Claudiu Zissulescu and Bart Kienhuis and Ed F. Deprettere}
}
@inproceedings{conf/fpl/VenkataramanSMK14,
  title = {Multi-directional error correction schemes for SRAM-based FPGAs},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927448},
  crossref = {conf/fpl/2014},
  author = {Shyamsundar Venkataraman and Rui Santos and Sidharth Maheshwari and Akash Kumar}
}
@inproceedings{conf/fpl/TodmanL13,
  title = {Runtime assertions and exceptions for streaming systems},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645597},
  crossref = {conf/fpl/2013},
  author = {Tim Todman and Wayne Luk}
}
@inproceedings{conf/fpl/MerinoLJ98,
  title = {A Hardwar Operating System for Dynamic Reconfiguration of FPGAs},
  pages = {431-435},
  doi = {10.1007/BFb0055275},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Pedro Merino and Juan Carlos López and Margarida F. Jacome}
}
@inproceedings{conf/fpl/LukGSZ96,
  title = {A Framework for Developing Parameterised FPGA Libraries},
  pages = {24-33},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_3},
  author = {Wayne Luk and Shaori Guo and Nabeel Shirazi and N. Zhuang}
}
@inproceedings{conf/fpl/LiasVDM00,
  title = {Implementing a Fieldbus Interface Using an FPGA},
  pages = {175-180},
  doi = {10.1007/3-540-44614-1_20},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {G. Lías and María Dolores Valdés and Miguel A. Domínguez and María José Moure}
}
@inproceedings{conf/fpl/SafariMG14,
  title = {Methods for implementation of feedback loops in high speed FPGA applications},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927434},
  crossref = {conf/fpl/2014},
  author = {Nima Safari and Volker Mauer and Shahin Gheitanchi}
}
@inproceedings{conf/fpl/XuK05,
  title = {QPF: Efficient Quadratic Placement for FPGAs},
  pages = {555-558},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Yonghong Xu and Mohammed A. S. Khalid}
}
@inproceedings{conf/fpl/ArasuEKKRV13,
  title = {A secure coprocessor for database applications},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645524},
  crossref = {conf/fpl/2013},
  author = {Arvind Arasu and Ken Eguro and Raghav Kaushik and Donald Kossmann and Ravi Ramamurthy and Ramarathnam Venkatesan}
}
@inproceedings{conf/fpl/LiS15,
  title = {Temperature-triggered behavioral IPs HW Trojan detection method with FPGAs},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294009},
  crossref = {conf/fpl/2015},
  author = {Xiaotong Li and Benjamin Carrión Schäfer}
}
@inproceedings{conf/fpl/ChaudhuriDG07,
  title = {Efficient Modeling and Floorplanning of Embedded-FPGA Fabric},
  pages = {665-669},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380741},
  crossref = {conf/fpl/2007},
  author = {Sumanta Chaudhuri and Jean-Luc Danger and Sylvain Guilley}
}
@inproceedings{conf/fpl/WillenbergDEV10,
  title = {Generation of Deterministic MCU/FPGA Hybrid Systems from UML Activities},
  pages = {340-345},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.74},
  crossref = {conf/fpl/2010},
  author = {Ruediger Willenberg and Zamira Daw and Christian Englert and Marcus Vetter}
}
@inproceedings{conf/fpl/SantambrogioMNS09,
  title = {A runtime relocation based workflow for self dynamic reconfigurable systems design},
  pages = {86-91},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272545},
  crossref = {conf/fpl/2009},
  author = {Marco D. Santambrogio and Massimo Morandi and Marco Novati and Donatella Sciuto}
}
@inproceedings{conf/fpl/PfeiferP13,
  title = {On measurement of parameters of programmable microelectronic nanostructures under accelerating extreme conditions (Xilinx 28nm XC7Z020 Zynq FPGA)},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645584},
  crossref = {conf/fpl/2013},
  author = {Petr Pfeifer and Zdenek Plíva}
}
@inproceedings{conf/fpl/BarberoT06,
  title = {FPGA Design Considerations in the Implementation of a Fixed-Throughput Sphere Decoder for MIMO Systems},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311247},
  author = {Luis G. Barbero and John S. Thompson}
}
@inproceedings{conf/fpl/GirardeyHB09,
  title = {Dynamic reconfigurable mixed-signal architecture for safety critical applications},
  pages = {503-506},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272452},
  crossref = {conf/fpl/2009},
  author = {Romuald Girardey and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/fpl/ArnesenEGHHPNRW10,
  title = {Increasing Design Productivity through Core Reuse, Meta-data Encapsulation, and Synthesis},
  pages = {538-543},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.106},
  crossref = {conf/fpl/2010},
  author = {Adam Arnesen and Kevin Ellsworth and Derrick Gibelyou and Travis Haroldsen and Jared Havican and Marc Padilla and Brent E. Nelson and Michael Rice and Michael J. Wirthlin}
}
@inproceedings{conf/fpl/GuCH05,
  title = {Accelerating Molecular Dynamics Simulations With Configurable Circuits},
  pages = {475-480},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Yongfeng Gu and Tom Van Court and Martin C. Herbordt}
}
@inproceedings{conf/fpl/Fahmy06,
  title = {Investigating Trace Transform Architectures for Face Authentication},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311347},
  author = {Suhaib A. Fahmy}
}
@inproceedings{conf/fpl/FlynnPM12,
  title = {Dataflow supercomputing},
  pages = {1-3},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339170},
  crossref = {conf/fpl/2012},
  author = {Michael J. Flynn and Oliver Pell and Oskar Mencer}
}
@inproceedings{conf/fpl/DeniziakW08,
  title = {An symbolic decomposition of functions with multi-valued inputs and outputs for FPGA-based implementation},
  pages = {397-402},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629970},
  crossref = {conf/fpl/2008},
  author = {Stanislaw Deniziak and Mariusz Wisniewski}
}
@inproceedings{conf/fpl/ObergEBF12,
  title = {Random decision tree body part recognition using FPGAs},
  pages = {330-337},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339226},
  crossref = {conf/fpl/2012},
  author = {Jason Oberg and Ken Eguro and Ray Bittner and Alessandro Forin}
}
@inproceedings{conf/fpl/Alfke09,
  title = {Virtex-6 and Spartan-6, plus a look into the future},
  pages = {5},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272564},
  crossref = {conf/fpl/2009},
  author = {Peter Alfke}
}
@inproceedings{conf/fpl/EichingerCL12,
  title = {CRUSH: Cognitive Radio Universal Software Hardware},
  pages = {26-32},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339237},
  crossref = {conf/fpl/2012},
  author = {George Eichinger and Kaushik Chowdhury and Miriam Leeser}
}
@inproceedings{conf/fpl/MuhlbachBRK10,
  title = {MalCoBox: Designing a 10 Gb/s Malware Collection Honeypot Using Reconfigurable Technology},
  pages = {592-595},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.116},
  crossref = {conf/fpl/2010},
  author = {Sascha Mühlbach and Martin Brunner and Christopher Roblee and Andreas Koch 0001}
}
@inproceedings{conf/fpl/MishraG07,
  title = {Virtualization on the Tartan Reconfigurable Architecture},
  pages = {323-330},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380667},
  crossref = {conf/fpl/2007},
  author = {Mahim Mishra and Seth Copen Goldstein}
}
@inproceedings{conf/fpl/VenierisMB15,
  title = {Towards heterogeneous solvers for large-scale linear systems},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293751},
  crossref = {conf/fpl/2015},
  author = {Stylianos I. Venieris and Grigorios Mingas and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpl/AngermeierZGT11,
  title = {Stress-Aware Module Placement on Reconfigurable Devices},
  pages = {277-281},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.56},
  crossref = {conf/fpl/2011},
  author = {Josef Angermeier and Daniel Ziener and Michael Glaß and Jürgen Teich}
}
@inproceedings{conf/fpl/EspinosaARG12,
  title = {Tolerating multiple faults with proximate manifestations in FPGA-based critical designs for harsh environments},
  pages = {292-299},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339195},
  crossref = {conf/fpl/2012},
  author = {Jaime Espinosa and David de Andrés and Juan Carlos Ruiz and Pedro J. Gil}
}
@inproceedings{conf/fpl/YasudaW10,
  title = {Dynamically Reconfigurable Vision-Chip Architecture},
  pages = {508-512},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.101},
  crossref = {conf/fpl/2010},
  author = {Maki Yasuda and Minoru Watanabe}
}
@inproceedings{conf/fpl/MoussaliGS07,
  title = {Microarchitectural Enhancements for Configurable Multi-Threaded Soft Processors},
  pages = {782-785},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380768},
  crossref = {conf/fpl/2007},
  author = {Roger Moussali and Nabil Ghanem and Mazen A. R. Saghir}
}
@inproceedings{conf/fpl/Brebner02,
  title = {Multithreading for Logic-Centric Systems},
  pages = {5-14},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_3},
  author = {Gordon J. Brebner}
}
@inproceedings{conf/fpl/ChaudhuriCL97,
  title = {A reconfigurable data-localised array for morphological algorithms},
  pages = {344-353},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_239},
  author = {Anjit Sekhar Chaudhuri and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/QuP15,
  title = {Power-efficient range-match-based packet classification on FPGA},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293937},
  crossref = {conf/fpl/2015},
  author = {Yun R. Qu and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/BartheCBT11,
  title = {Optimizing an Open-Source Processor for FPGAs: A Case Study},
  pages = {551-556},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.107},
  crossref = {conf/fpl/2011},
  author = {Lyonel Barthe and Luis Vitório Cargnini and Pascal Benoit and Lionel Torres}
}
@inproceedings{conf/fpl/VestiasN06,
  title = {A Generic Network-on-Chip Architecture for Reconfigurable Systems: Implementation and Evaluation},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311303},
  author = {Mário P. Véstias and Horácio C. Neto}
}
@inproceedings{conf/fpl/XueCYH15,
  title = {Fine-tuning CLB placement to speed up reconfigurations in NVM-based FPGAs},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294013},
  crossref = {conf/fpl/2015},
  author = {Yuan Xue and Patrick Cronin and Chengmo Yang and Jingtong Hu}
}
@inproceedings{conf/fpl/HwangPMDMW98,
  title = {Generating Layouts for Self-implementing Modules},
  pages = {525-529},
  doi = {10.1007/BFb0055294},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {James Hwang and Cameron Patterson and S. Mohan and Eric Dellinger and Sujoy Mitra and Ralph Wittig}
}
@inproceedings{conf/fpl/Carter01,
  title = {The Evolution of Programmable Logic: Past, Present, and Future Predictions [Abstract]},
  pages = {461},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_47},
  author = {Bill Carter}
}
@inproceedings{conf/fpl/PengSC11,
  title = {Hardware Support for Broadcast and Reduce in MPSoC},
  pages = {144-150},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.34},
  crossref = {conf/fpl/2011},
  author = {Yuanxi Peng and Manuel Saldaña and Paul Chow}
}
@inproceedings{conf/fpl/ShaoGGCTLW15,
  title = {Recursive pipelined genetic propagation for bilevel optimisation},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293943},
  crossref = {conf/fpl/2015},
  author = {Shengjia Shao and Liucheng Guo and Ce Guo and Thomas C. P. Chau and David B. Thomas and Wayne Luk and Stephen Weston}
}
@inproceedings{conf/fpl/LeungWMM10,
  title = {An Interior Point Optimization Solver for Real Time Inter-frame Collision Detection: Exploring Resource-Accuracy-Platform Tradeoffs},
  pages = {113-118},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.31},
  crossref = {conf/fpl/2010},
  author = {Brian Leung and Chih-Hung Wu and Seda Ogrenci Memik and Sanjay Mehrotra}
}
@inproceedings{conf/fpl/TeradaUISTU12,
  title = {Wire-speed verification schemes for HW/SW design of 10-Gbit/s-class large-scale NW SoC using multiple FPGAs},
  pages = {639-642},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339229},
  crossref = {conf/fpl/2012},
  author = {Kazuhiko Terada and Hiroyuki Uzawa and Namiko Ikeda and Satoshi Shigematsu and Nobuyuki Tanaka and Masami Urano}
}
@inproceedings{conf/fpl/HasegawaA07,
  title = {Design Methodology and Trade-offs Analysis for Parameterized Dynamically Reconfigurable Processor Arrays},
  pages = {796-799},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380771},
  crossref = {conf/fpl/2007},
  author = {Yohei Hasegawa and Hideharu Amano}
}
@inproceedings{conf/fpl/BraunHBPSB07,
  title = {Circuit Switched Run-Time Adaptive Network-on-Chip for Image Processing Applications},
  pages = {688-691},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380746},
  crossref = {conf/fpl/2007},
  author = {Lars Braun and Michael Hübner and Jürgen Becker and Thomas Perschke and Volker Schatz and Stefan Bach}
}
@inproceedings{conf/fpl/Tsoi05,
  title = {Computer Arithmetic Synthesis Technologies on Reconfigurable Platforms},
  pages = {713-714},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kuen Hung Tsoi}
}
@inproceedings{conf/fpl/ThamM06,
  title = {Software-Oriented Approach to Hardware-Software Co-Simulation for FPGA-Based Risc Extensible Processor},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311230},
  author = {K. S. Tham and Douglas L. Maskell}
}
@inproceedings{conf/fpl/BatinaHHSV06,
  title = {Reconfigurable Architectures for Curve-Based Cryptography on Embedded Micro-Controllers},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311286},
  author = {Lejla Batina and Alireza Hodjat and David Hwang and Kazuo Sakiyama and Ingrid Verbauwhede}
}
@inproceedings{conf/fpl/YamamotoIY03,
  title = {Data Dependent Circuit Design: A Case Study},
  pages = {1024-1027},
  doi = {10.1007/978-3-540-45234-8_111},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Shoji Yamamoto and Shuichi Ichikawa and Hiroshi Yamamoto}
}
@inproceedings{conf/fpl/ServitY97,
  title = {Technology mapping by binate covering},
  pages = {203-212},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_225},
  author = {Michal Servít and Kang Yi}
}
@inproceedings{conf/fpl/GuCH06,
  title = {Improved Interpolation and System Integration for FPGA-Based Molecular Dynamics Simulations},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311190},
  author = {Yongfeng Gu and Tom Van Court and Martin C. Herbordt}
}
@inproceedings{conf/fpl/NamSR02,
  title = {Hybrid Routing for FPGAs by Integrating Boolean Satisfiability with Geometric Search},
  pages = {360-369},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_38},
  author = {Gi-Joon Nam and Karem A. Sakallah and Rob A. Rutenbar}
}
@inproceedings{conf/fpl/Krawutschke08,
  title = {A flexible and reliable embedded system for detector control in a high energy physics experiment},
  pages = {155-160},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629924},
  crossref = {conf/fpl/2008},
  author = {Tobias Krawutschke}
}
@inproceedings{conf/fpl/SchallenbergNO06,
  title = {OSSS+R: Modelling and Simulating Self-Reconfigurable Systems},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311211},
  author = {Andreas Schallenberg and Wolfgang Nebel and Frank Oppenheimer}
}
@inproceedings{conf/fpl/AngermeierMTBSGHBLPCSHRM08,
  title = {Fine grain reconfigurable architectures},
  pages = {348},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629956},
  crossref = {conf/fpl/2008},
  author = {Josef Angermeier and Mateusz Majer and Jürgen Teich and Lars Braun and Tobias Schwalb and Philipp Graf and Michael Hübner and Jürgen Becker and Enno Lübbers and Marco Platzner and Christopher Claus and Walter Stechele and Andreas Herkersdorf and Markus Rullmann and Renate Merker}
}
@inproceedings{conf/fpl/SukhwaniH08,
  title = {Acceleration of a production rigid molecule docking code},
  pages = {341-346},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629955},
  crossref = {conf/fpl/2008},
  author = {Bharat Sukhwani and Martin C. Herbordt}
}
@inproceedings{conf/fpl/CalmonFVGCF02,
  title = {FPGA and Mixed FPGA-DSP Implementations of Electrical Drive Algorithms},
  pages = {1144-1147},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_127},
  author = {Francis Calmon and M. Fathallah and P. J. Viverge and Christian Gontrand and Jordi Carrabina and P. Foussier}
}
@inproceedings{conf/fpl/Bautista-PalaciosBSHCM05,
  title = {Configurable Hardware/Software Architecture for Data Acquisition: Implementation on FPGA},
  pages = {241-246},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Marc Bautista-Palacios and Luis Baldez and Jordi Sempere-Agulló and Atilà Herms-Berenguer and Francisco Cardells-Tormo and Pep-Lluis Molinet}
}
@inproceedings{conf/fpl/NaseerBK95,
  title = {Delay Minimal Mapping of RTL Structures onto LUT Based FPGAs},
  pages = {139-148},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_107},
  author = {A. R. Naseer and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/fpl/MakSCL06,
  title = {On-FPGA Communication Architectures and Design Factors},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311209},
  author = {Terrence S. T. Mak and N. Pete Sedcole and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/LeeMWK14,
  title = {High throughput channel tracking for JTRS wireless channel emulation},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927410},
  crossref = {conf/fpl/2014},
  author = {Dajung Lee and Janarbek Matai and Brad T. Weals and Ryan Kastner}
}
@inproceedings{conf/fpl/ChenSM12,
  title = {An FPGA aligner for short read mapping},
  pages = {511-514},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339267},
  crossref = {conf/fpl/2012},
  author = {Yupeng Chen and Bertil Schmidt and Douglas L. Maskell}
}
@inproceedings{conf/fpl/NabinaN10,
  title = {Dynamic Reconfiguration Optimisation with Streaming Data Decompression},
  pages = {602-607},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.118},
  crossref = {conf/fpl/2010},
  author = {Atukem Nabina and José L. Núñez-Yáñez}
}
@inproceedings{conf/fpl/TamiyaTIK15,
  title = {Data-triggered breakpoint for in-circuit debug without re-implementation},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293997},
  crossref = {conf/fpl/2015},
  author = {Yutaka Tamiya and Yoshinori Tomita and Toshiyuki Ichiba and Kaoru Kawamura}
}
@inproceedings{conf/fpl/Lopez-OngilGPE05,
  title = {An Autonomous FPGA-based Emulation System for Fast Fault Tolerant Evaluation},
  pages = {397-402},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Celia López-Ongil and Mario García-Valderas and Marta Portela-García and Luis Entrena-Arrontes}
}
@inproceedings{conf/fpl/RoyN94,
  title = {On Channel Architecture and Routability for FPGAs Under Faulty Conditions},
  pages = {361-372},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_121},
  author = {Kaushik Roy and Sudip Nag}
}
@inproceedings{conf/fpl/BernardeschiCD11,
  title = {Failure Probability and Fault Observability of SRAM-FPGA Systems},
  pages = {385-388},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.75},
  crossref = {conf/fpl/2011},
  author = {Cinzia Bernardeschi and Luca Cassano and Andrea Domenici}
}
@inproceedings{conf/fpl/ValdesMQM03,
  title = {A Data Acquisition Reconfigurable Coprocessor for Virtual Instrumentation Applications},
  pages = {1107-1110},
  doi = {10.1007/978-3-540-45234-8_131},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {María Dolores Valdés and María José Moure and Camilo Quintáns and Enrique Mandado}
}
@inproceedings{conf/fpl/VermaVPBI10,
  title = {Synthesis of Floating-Point Addition Clusters on FPGAs Using Carry-Save Arithmetic},
  pages = {19-24},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.15},
  crossref = {conf/fpl/2010},
  author = {Amit Verma and Ajay K. Verma and Hadi Parandeh-Afshar and Philip Brisk and Paolo Ienne}
}
@inproceedings{conf/fpl/McKayS98,
  title = {Dynamic Specialisation of XC6200 FPGAs by Parial Evaluation},
  pages = {298-307},
  doi = {10.1007/BFb0055257},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Nicholas McKay and Satnam Singh}
}
@inproceedings{conf/fpl/ZhongMAM98,
  title = {Solving Boolean Satisfiability with Dynamic Hardware Configurations},
  pages = {326-335},
  doi = {10.1007/BFb0055260},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Peixin Zhong and Margaret Martonosi and Pranav Ashar and Sharad Malik}
}
@inproceedings{conf/fpl/VandorpeVSMDVLPSKHT13,
  title = {Remote FPGA design through eDiViDe - European Digital Virtual Design Lab},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645621},
  crossref = {conf/fpl/2013},
  author = {Jochen Vandorpe and Jo Vliegen and Ruben Smeets and Nele Mentens and Milos Drutarovský and Michal Varchola and Kerstin Lemke-Rust and P. Ploger and Peter Samarin and Dirk Koch and Yngve Hafting and Jim Tørresen}
}
@inproceedings{conf/fpl/KamedaKAMHO12,
  title = {A predictive delay fault avoidance scheme for coarse-grained reconfigurable architecture},
  pages = {615-618},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339220},
  crossref = {conf/fpl/2012},
  author = {Toshihiro Kameda and Hiroaki Konoura and Dawood Alnajiar and Yukio Mitsuyama and Masanori Hashimoto and Takao Onoye}
}
@inproceedings{conf/fpl/YangFAWE15,
  title = {Scavenger: Automating the construction of application-optimized memory hierarchies},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294018},
  crossref = {conf/fpl/2015},
  author = {Hsin-Jung Yang and Kermin Fleming and Michael Adler and Felix Winterstein and Joel S. Emer}
}
@inproceedings{conf/fpl/GohringerWHB11,
  title = {RAMPSoCVM: Runtime Support and Hardware Virtualization for a Runtime Adaptive MPSoC},
  pages = {181-184},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.41},
  crossref = {conf/fpl/2011},
  author = {Diana Göhringer and Stephan Werner 0002 and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/fpl/DagherO04,
  title = {Storage Allocation for Diverse FPGA Memory Specifications},
  pages = {606-616},
  doi = {10.1007/978-3-540-30117-2_62},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Dalia Dagher and Iyad Ouaiss}
}
@inproceedings{conf/fpl/ZhuS03,
  title = {FPGA Implementations of Neural Networks - A Survey of a Decade of Progress},
  pages = {1062-1066},
  doi = {10.1007/978-3-540-45234-8_120},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jihan Zhu and Peter Sutton}
}
@inproceedings{conf/fpl/KliemV13,
  title = {An asynchronous bus bridge for partitioned multi-soc architectures on FPGAs},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645569},
  crossref = {conf/fpl/2013},
  author = {Daniel Kliem and Sven-Ole Voigt}
}
@inproceedings{conf/fpl/TurnerCLMNNSWW95,
  title = {Migration of a Dual Granularity Globally Interconnected PLD Architecture to a 0.5 µm TLM Process},
  pages = {15-20},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_94},
  author = {J. Turner and Richard Cliff and W. Leong and Cameron McClintock and Ninh Ngo and K. Nguyen and C. K. Sung and B. Wang and J. Watson}
}
@inproceedings{conf/fpl/LiuBC07,
  title = {Efficient mapping of a Kalman filter into an FPGA using Taylor Expansion},
  pages = {345-350},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380670},
  crossref = {conf/fpl/2007},
  author = {Yang Liu and Christos-Savvas Bouganis and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/KerinsPMF02,
  title = {Fully Parameterizable Elliptic Curve Cryptography Processor over GF(2)},
  pages = {750-759},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_77},
  author = {Tim Kerins and Emanuel M. Popovici and William P. Marnane and Patrick Fitzpatrick}
}
@inproceedings{conf/fpl/Toon94a,
  title = {Continuous Interconnect Provides Solution to Density/Performance Trade-Off in Programmable Logic},
  pages = {292-294},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_104},
  author = {Nigel Toon}
}
@inproceedings{conf/fpl/Vasilko00,
  title = {Design Visualisation for Dynamically Reconfigurable Systems},
  pages = {131-140},
  doi = {10.1007/3-540-44614-1_14},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Milan Vasilko}
}
@inproceedings{conf/fpl/TrainorW96,
  title = {Architectural Synthesis and Efficient Circuit Implementation for Field Programmable Gate Arrays},
  pages = {116-125},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_12},
  author = {David W. Trainor and Roger F. Woods}
}
@inproceedings{conf/fpl/TessierG00,
  title = {Balancing Logic Utilization and Area Efficiency in FPGAs},
  pages = {535-544},
  doi = {10.1007/3-540-44614-1_58},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Russell Tessier and Heather Giza}
}
@inproceedings{conf/fpl/Langhammer08,
  title = {Floating point datapath synthesis for FPGAs},
  pages = {355-360},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629963},
  crossref = {conf/fpl/2008},
  author = {Martin Langhammer}
}
@inproceedings{conf/fpl/LlamoccaD15,
  title = {A scalable pipelined architecture for biomimetic vision sensors},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293935},
  crossref = {conf/fpl/2015},
  author = {Daniel Llamocca and Brian K. Dean}
}
@inproceedings{conf/fpl/NabiWV08,
  title = {Interface and Reconfiguration Controller for a wireless MAC-oriented dynamically reconfigurable hardware co-processor},
  pages = {591-594},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630016},
  crossref = {conf/fpl/2008},
  author = {Syed Waqar Nabi and Cade C. Wells and Wim Vanderbauwhede}
}
@inproceedings{conf/fpl/MiyazakiSKMT98,
  title = {A Transmutable Telecom System},
  pages = {366-375},
  doi = {10.1007/BFb0055264},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Toshiaki Miyazaki and Kazuhiro Shirakawa and Masaru Katayama and Takahiro Murooka and Atsushi Takahara}
}
@inproceedings{conf/fpl/NagayamaSB08,
  title = {Numerical function generators using bilinear interpolation},
  pages = {463-466},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629984},
  crossref = {conf/fpl/2008},
  author = {Shinobu Nagayama and Tsutomu Sasao and Jon T. Butler}
}
@inproceedings{conf/fpl/GonzalezLGM03,
  title = {Using Partial Reconfiguration in Cryptographic Applications: An Implementation of the IDEA Algorithm},
  pages = {194-203},
  doi = {10.1007/978-3-540-45234-8_20},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Ivan Gonzalez and Sergio López-Buedo and Francisco J. Gómez and Javier Martínez}
}
@inproceedings{conf/fpl/NogueraBDS99,
  title = {A HW/SW Codesign-Based Reconfigurable Environment for Telecommunication Network Simulation},
  pages = {456-461},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_53},
  author = {Juanjo Noguera and Rosa M. Badia and Jordi Domingo-Pascual and Josep Solé-Pareta}
}
@inproceedings{conf/fpl/HamiltonIS14,
  title = {Mixed-architecture process scheduling on tightly coupled reconfigurable computers},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927421},
  crossref = {conf/fpl/2014},
  author = {Brandon Kyle Hamilton and Michael Inggs and Hayden Kwok-Hay So}
}
@inproceedings{conf/fpl/GaudinoFCS02,
  title = {An FPGA-based Node Controller for a High Capacity WDM Optical Packet Network},
  pages = {1139-1143},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_126},
  author = {Roberto Gaudino and Vito De Feo and Marcello Chiaberge and Claudio Sansoè}
}
@inproceedings{conf/fpl/GanFLYXHZY13,
  title = {Accelerating solvers for global atmospheric equations through mixed-precision data flow engine},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645508},
  crossref = {conf/fpl/2013},
  author = {Lin Gan and Haohuan Fu and Wayne Luk and Chao Yang and Wei Xue and Xiaomeng Huang and Youhui Zhang and Guangwen Yang}
}
@inproceedings{conf/fpl/VuleticPI04,
  title = {Dynamic Prefetching in the Virtual Memory Window of Portable Reconfigurable Coprocessors},
  pages = {596-605},
  doi = {10.1007/978-3-540-30117-2_61},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Miljan Vuletic and Laura Pozzi and Paolo Ienne}
}
@inproceedings{conf/fpl/DetreyD07,
  title = {Floating-Point Trigonometric Functions for FPGAs},
  pages = {29-34},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380621},
  crossref = {conf/fpl/2007},
  author = {Jérémie Detrey and Florent de Dinechin}
}
@inproceedings{conf/fpl/BeckhoffWFKT13,
  title = {Building partial systems with GoAhead},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645634},
  crossref = {conf/fpl/2013},
  author = {Christian Beckhoff and Alexander Wold and Anders Fritzell and Dirk Koch and Jim Tørresen}
}
@inproceedings{conf/fpl/AngelovL09,
  title = {The educational processor Sweet-16},
  pages = {555-559},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272412},
  crossref = {conf/fpl/2009},
  author = {Venelin Angelov and Volker Lindenstruth}
}
@inproceedings{conf/fpl/FriebeKSJK02,
  title = {A Reconfigurable System-on-Chip-Based Fast EDM Process Monitor},
  pages = {1164-1167},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_132},
  author = {Sebastian Friebe and Steffen Köhler and Rainer G. Spallek and Henrik Juhr and Klaus Künanz}
}
@inproceedings{conf/fpl/LeeLZH07,
  title = {Fast and Accurate Interval-Based Timing Estimator for Variability-Aware FPGA Physical Synthesis Tools},
  pages = {279-284},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380660},
  crossref = {conf/fpl/2007},
  author = {Chee Sing Lee 0002 and Wei Ting Loke and Wenjuan Zhang and Yajun Ha}
}
@inproceedings{conf/fpl/SaiprasertBC10,
  title = {Mapping Multiple Multivariate Gaussian Random Number Generators on an FPGA},
  pages = {89-94},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.27},
  crossref = {conf/fpl/2010},
  author = {Chalermpol Saiprasert and Christos-Savvas Bouganis and George A. Constantinides}
}
@inproceedings{conf/fpl/AmanorBPPS05,
  title = {Efficient Hardware Architectures for Modular Multiplication on FPGAs},
  pages = {539-542},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {David Narh Amanor and Viktor Bunimov and Christof Paar and Jan Pelzl and Manfred Schimmler}
}
@inproceedings{conf/fpl/KastelanMDVP12,
  title = {Stimulation board for automated verification of touchscreen-based devices},
  pages = {483-484},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339202},
  crossref = {conf/fpl/2012},
  author = {Ivan Kastelan and Vladimir Marinkovic and Radomir Dzakula and Nikola Vranic and Vukota Pekovic}
}
@inproceedings{conf/fpl/DuarteB12,
  title = {High-level linear projection circuit design optimization framework for FPGAs under over-clocking},
  pages = {723-726},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339162},
  crossref = {conf/fpl/2012},
  author = {Rui Policarpo Duarte and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpl/KanamoriAAKNA07,
  title = {A High Speed License Plate Recognition System on an FPGA},
  pages = {554-557},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380715},
  crossref = {conf/fpl/2007},
  author = {Takamasa Kanamori and Hideharu Amano and Masatoshi Arai and Daisuke Konno and Tomomichi Nanba and Yoshiaki Ajioka}
}
@inproceedings{conf/fpl/PrataOC15,
  title = {FPGA-based all-digital Software Defined Radio receiver},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293993},
  crossref = {conf/fpl/2015},
  author = {Andre Prata and Arnaldo S. R. Oliveira and Nuno Borges Carvalho}
}
@inproceedings{conf/fpl/Romero-TroncosoR04,
  title = {FPGA Implementation of a Tool Breakage Detection Algorithm in CNC Milling Machines},
  pages = {1142-1145},
  doi = {10.1007/978-3-540-30117-2_150},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {René de Jesús Romero-Troncoso and Gilberto Herrera Ruiz}
}
@inproceedings{conf/fpl/BurnsTMSHC07,
  title = {An FPGA Based Memory Efficient Shared Buffer Implementation},
  pages = {661-664},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380740},
  crossref = {conf/fpl/2007},
  author = {Dwayne Burns and Ciaran Toal and Kieran McLaughlin and Sakir Sezer and Mike Hutton and Kevin Cackovic}
}
@inproceedings{conf/fpl/JiangLR03,
  title = {FPGA-Based Computation of Free-Form Deformations},
  pages = {1057-1061},
  doi = {10.1007/978-3-540-45234-8_119},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jun Jiang and Wayne Luk and Daniel Rueckert}
}
@inproceedings{conf/fpl/KaganovCL08,
  title = {FPGA acceleration of Monte-Carlo based credit derivative pricing},
  pages = {329-334},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629953},
  crossref = {conf/fpl/2008},
  author = {Alexander Kaganov and Paul Chow and Asif Lakhany}
}
@inproceedings{conf/fpl/BenoitBRTSC05,
  title = {Run-Time Scheduling for Random Multi-Tasking in Reconfigurable Coprocessors},
  pages = {703-706},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Pascal Benoit and Jürgen Becker and Michel Robert and Lionel Torres and Gilles Sassatelli and Gaston Cambon}
}
@inproceedings{conf/fpl/LeongSTSTVFRV13,
  title = {Aging monitoring with local sensors in FPGA-based designs},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645596},
  crossref = {conf/fpl/2013},
  author = {Carlos Leong and Jorge Semião and Isabel C. Teixeira and Marcelino B. Santos and João Paulo Teixeira and M. Valdes and Judit Freijedo and Juan J. Rodríguez-Andina and Fabian Vargas}
}
@inproceedings{conf/fpl/KogaIAISIS10,
  title = {First Prototype of a Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells},
  pages = {298-303},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.67},
  crossref = {conf/fpl/2010},
  author = {Masahiro Koga and Masahiro Iida and Motoki Amagasaki and Yoshinobu Ichida and Mitsuro Saji and Jun Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/GuoL13,
  title = {Accelerating maximum likelihood estimation for Hawkes point processes},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645502},
  crossref = {conf/fpl/2013},
  author = {Ce Guo and Wayne Luk}
}
@inproceedings{conf/fpl/MesquitaFAG07,
  title = {RIC Fast Adder and its Set Tolerant Implementation in FPGAs},
  pages = {638-641},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380735},
  crossref = {conf/fpl/2007},
  author = {Eduardo Mesquita and Helen Franck and Luciano Volcan Agostini and José Luís Güntzel}
}
@inproceedings{conf/fpl/FernandoCH08,
  title = {sFPGA - A scalable switch based FPGA architecture and design methodology},
  pages = {95-100},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629914},
  crossref = {conf/fpl/2008},
  author = {Shakith Fernando and Xiaolei Chen and Yajun Ha}
}
@inproceedings{conf/fpl/FaginC94,
  title = {A Reprogrammable Processor for Fractal Image Compression},
  pages = {129-131},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_80},
  author = {Barry S. Fagin and Pichet Chintrakulchai}
}
@inproceedings{conf/fpl/WiangtongCL03a,
  title = {Cluster-Driven Hardware/Software Partitioning and Scheduling Approach for a Reconfigurable Computer System},
  pages = {1071-1074},
  doi = {10.1007/978-3-540-45234-8_122},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Theerayod Wiangtong and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/GohringerLHB09,
  title = {Star-Wheels Network-on-Chip featuring a self-adaptive mixed topology and a synergy of a circuit - and a packet-switching communication protocol},
  pages = {320-325},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272279},
  crossref = {conf/fpl/2009},
  author = {Diana Göhringer and Bin Liu and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/fpl/KokufutaM10,
  title = {Real-Time Processing of Contrast Limited Adaptive Histogram Equalization on FPGA},
  pages = {155-158},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.37},
  crossref = {conf/fpl/2010},
  author = {Kentaro Kokufuta and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/Morra06,
  title = {Configware Design Space Exploration Using Rewriting Logic},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311348},
  author = {Carlos Morra}
}
@inproceedings{conf/fpl/ZadnikPK05,
  title = {NetFlow Probe Intended for High-Speed Networks},
  pages = {695-698},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Martin Zádník and Tomas Pecenka and Jan Korenek}
}
@inproceedings{conf/fpl/LoMS11,
  title = {FlexCache: Field Extensible Cache Controller Architecture Using On-chip Reconfigurable Fabric},
  pages = {244-251},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.50},
  crossref = {conf/fpl/2011},
  author = {Daniel Lo and Greg Malysa and G. Edward Suh}
}
@inproceedings{conf/fpl/PorterSKMS09,
  title = {Dynamic Polymorphic Reconfiguration for anti-tamper circuits},
  pages = {493-497},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272469},
  crossref = {conf/fpl/2009},
  author = {Roy Porter and Samuel J. Stone and Yong C. Kim and J. Todd McDonald and LaVern A. Starman}
}
@inproceedings{conf/fpl/GohringerHPB08,
  title = {New dimensions for multiprocessor architectures: Ondemand heterogeneity, infrastructure and performance through reconfigurability - the RAMPSoC approach},
  pages = {495-498},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629992},
  crossref = {conf/fpl/2008},
  author = {Diana Göhringer and Michael Hübner and Thomas Perschke and Jürgen Becker}
}
@inproceedings{conf/fpl/InoueYYTF10,
  title = {Test Compression for Dynamically Reconfigurable Processors},
  pages = {205-210},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.49},
  crossref = {conf/fpl/2010},
  author = {Hiroaki Inoue and Junya Yamada and Hideyuki Yoneda and Katsumi Togawa and Koichiro Furuta}
}
@inproceedings{conf/fpl/MoorthyY08,
  title = {A scalable computing and memory architecture for variable block size motion estimation on Field-Programmable Gate Arrays},
  pages = {83-88},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629912},
  crossref = {conf/fpl/2008},
  author = {Theepan Moorthy and Andy Ye}
}
@inproceedings{conf/fpl/Ahrens95,
  title = {Test Standard Serves Dual Role as On-Board Programming Solution},
  pages = {235-240},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_117},
  author = {Kristin Ahrens}
}
@inproceedings{conf/fpl/ThomasL08,
  title = {Sampling from the exponential distribution using independent Bernoulli variates},
  pages = {239-244},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629938},
  crossref = {conf/fpl/2008},
  author = {David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpl/DunhamCG03,
  title = {Challenges and Successes in Space Based Reconfigurable Computing},
  pages = {948-951},
  doi = {10.1007/978-3-540-45234-8_92},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Mark E. Dunham and Michael P. Caffrey and Paul S. Graham}
}
@inproceedings{conf/fpl/GharibianSJ10,
  title = {Finding System-Level Information and Analyzing Its Correlation to FPGA Placement},
  pages = {544-549},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.107},
  crossref = {conf/fpl/2010},
  author = {Farnaz Gharibian and Lesley Shannon and Peter Jamieson}
}
@inproceedings{conf/fpl/ServitM94,
  title = {Integrated Layout Synthesis for FPGAs},
  pages = {23-33},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_66},
  author = {Michal Servít and Zdenek Muzikár}
}
@inproceedings{conf/fpl/AbabeiMB04,
  title = {Exploring Potential Benefits of 3D FPGA Integration},
  pages = {874-880},
  doi = {10.1007/978-3-540-30117-2_92},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Cristinel Ababei and Pongstorn Maidee and Kia Bazargan}
}
@inproceedings{conf/fpl/GuettatfiKK15,
  title = {Over effective hard real-time hardware tasks scheduling and allocation},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293994},
  crossref = {conf/fpl/2015},
  author = {Zakarya Guettatfi and Omar Kermia and Abdelhakim Khouas}
}
@inproceedings{conf/fpl/DandalisP98,
  title = {Space-efficient Mapping of 2D-DCT onto Dynamically Configurable Coarse-Grained Architectures},
  pages = {471-475},
  doi = {10.1007/BFb0055283},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Andreas Dandalis and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/KepaMA11,
  title = {ERDB: An Embedded Routing Database for Reconfigurable Systems},
  pages = {195-200},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.43},
  crossref = {conf/fpl/2011},
  author = {Krzysztof Kepa and Fearghal Morgan and Peter Athanas}
}
@inproceedings{conf/fpl/DepreitereNMCBDTV94,
  title = {An Optoelectronic 3-D Field Programmable Gate Array},
  pages = {352-360},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_120},
  author = {Jo Depreitere and Henk Neefs and Herwig Van Marck and Jan Van Campenhout and Roel Baets and Bart Dhoedt and Hugo Thienpont and Irina Veretennicoff}
}
@inproceedings{conf/fpl/Nobre13,
  title = {Identifying sequences of optimizations for HW/SW compilation},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645615},
  crossref = {conf/fpl/2013},
  author = {Ricardo Nobre}
}
@inproceedings{conf/fpl/BouganisCZ06,
  title = {FPGA-Accelerated Pre-Attentive Segmentation in Primary Visual Cortex},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311214},
  author = {Christos-Savvas Bouganis and Peter Y. K. Cheung and Zhaoping Li}
}
@inproceedings{conf/fpl/GiefersP07,
  title = {A Many-core Implementation based on the Reconfigurable Mesh Model},
  pages = {41-46},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380623},
  crossref = {conf/fpl/2007},
  author = {Heiner Giefers and Marco Platzner}
}
@inproceedings{conf/fpl/TahirBK04,
  title = {An FPGA Based Coprocessor for the Classification of Tissue Patterns in Prostatic Cancer},
  pages = {771-780},
  doi = {10.1007/978-3-540-30117-2_78},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Muhammad Atif Tahir and Ahmed Bouridane and Fatih Kurugollu}
}
@inproceedings{conf/fpl/UzunHMR10,
  title = {An FPGA-based Transverse Multibunch Feedback System for Diamond Light Source},
  pages = {1-4},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.11},
  crossref = {conf/fpl/2010},
  author = {Isa Uzun and Mark Heron and Alun Morgan and Guenther Rehm}
}
@inproceedings{conf/fpl/LiuCH08,
  title = {An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects},
  pages = {615-618},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630022},
  crossref = {conf/fpl/2008},
  author = {Hanyu Liu and Xiaolei Chen and Yajun Ha}
}
@inproceedings{conf/fpl/Kasperek01,
  title = {Real Time Morphological Image Contrast Enhancement in Virtex FPGA},
  pages = {430-440},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_44},
  author = {Jerzy Kasperek}
}
@inproceedings{conf/fpl/HuttonSLPYKBRPBLKS04,
  title = {Improving FPGA Performance and Area Using an Adaptive Logic Module},
  pages = {135-144},
  doi = {10.1007/978-3-540-30117-2_16},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Michael D. Hutton and Jay Schleicher and David M. Lewis and Bruce Pedersen and Richard Yuan and Sinan Kaptanoglu and Gregg Baeckler and Boris Ratchev and Ketan Padalia and Mark Bourgeault and Andy Lee and Henry Kim and Rahul Saini}
}
@inproceedings{conf/fpl/StandaertOQP04,
  title = {Power Analysis Attacks Against FPGA Implementations of the DES},
  pages = {84-94},
  doi = {10.1007/978-3-540-30117-2_11},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {François-Xavier Standaert and Siddika Berna Örs and Jean-Jacques Quisquater and Bart Preneel}
}
@inproceedings{conf/fpl/McGregorRL98,
  title = {A Hardwar/Software Co-design Environment for Reconfigurable Logic Systems},
  pages = {258-267},
  doi = {10.1007/BFb0055253},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Gordon McGregor and David Robinson and Patrick Lysaght}
}
@inproceedings{conf/fpl/CapalijaA14,
  title = {Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927456},
  crossref = {conf/fpl/2014},
  author = {Davor Capalija and Tarek S. Abdelrahman}
}
@inproceedings{conf/fpl/SawitykiSSS00,
  title = {Formal Verification of a Reconfigurable Microprocessor},
  pages = {781-784},
  doi = {10.1007/3-540-44614-1_84},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Sergej Sawitzki and Jens Schönherr and Rainer G. Spallek and Bernd Straube}
}
@inproceedings{conf/fpl/TisserandMP99,
  title = {An On-Line Arithmetic Based FPGA for Low-Power Custom Computing},
  pages = {264-273},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_27},
  author = {Arnaud Tisserand and Pierre Marchal and Christian Piguet}
}
@inproceedings{conf/fpl/PandaXH10,
  title = {Software Managed Distributed Memories in MPPAs},
  pages = {271-278},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.63},
  crossref = {conf/fpl/2010},
  author = {Robin Panda and Jimmy Xu and Scott Hauck}
}
@inproceedings{conf/fpl/BhojB08,
  title = {A dynamic temperature control simulation system for FPGAs},
  pages = {659-662},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630033},
  crossref = {conf/fpl/2008},
  author = {Shilpa Bhoj and Dinesh Bhatia}
}
@inproceedings{conf/fpl/RichmondKIM13,
  title = {A FPGA design for high speed feature extraction from a compressed measurement stream},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645527},
  crossref = {conf/fpl/2013},
  author = {Dustin Richmond and Ryan Kastner and Ali Irturk and John McGarry}
}
@inproceedings{conf/fpl/YungSLL99,
  title = {A Runtime Reconfigurable Implementation of the GSAT Algorithm},
  pages = {526-531},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_64},
  author = {Wong Hiu Yung and Wing Seung Yuen and Kin-Hong Lee and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/BlodgetBHN04,
  title = {Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs},
  pages = {801-810},
  doi = {10.1007/978-3-540-30117-2_81},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Brandon Blodget and Christophe Bobda and Michael Hübner and Adronis Niyonkuru}
}
@inproceedings{conf/fpl/SogabeM15,
  title = {A variable length hash method for faster short read mapping on FPGA},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293938},
  crossref = {conf/fpl/2015},
  author = {Yoko Sogabe and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/LodiMBCDC06,
  title = {A Multi-Context Pipelined Array for Embedded Systems},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311270},
  author = {Andrea Lodi 0002 and Claudio Mucci and Massimo Bocchi and Andrea Cappelli and Mario de Dominicis and Luca Ciccarelli}
}
@inproceedings{conf/fpl/ZissulescuKD04,
  title = {Increasing Pipelined IP Core Utilization in Process Networks Using Exploration},
  pages = {690-699},
  doi = {10.1007/978-3-540-30117-2_70},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Claudiu Zissulescu and Bart Kienhuis and Ed F. Deprettere}
}
@inproceedings{conf/fpl/KillianTMD10,
  title = {Online Routing Fault Detection for Reconfigurable NoC},
  pages = {183-186},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.45},
  crossref = {conf/fpl/2010},
  author = {Cedric Killian and Camel Tanougast and Fabrice Monteiro and Abbas Dandache}
}
@inproceedings{conf/fpl/BeauchampHUH06,
  title = {Architectural Modifications to Improve Floating-Point Unit Efficiency in FPGAs},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311260},
  author = {Michael J. Beauchamp and Scott Hauck and Keith D. Underwood and K. Scott Hemmert}
}
@inproceedings{conf/fpl/WolzK01,
  title = {Bubble Partitioning for LUT-Based Sequential Circuits},
  pages = {336-345},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_35},
  author = {Frank Wolz and Reiner Kolla}
}
@inproceedings{conf/fpl/LiangSWZ15,
  title = {Static hardware task placement on multi-context FPGA using hybrid genetic algorithm},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293954},
  crossref = {conf/fpl/2015},
  author = {Hao Liang and Sharad Sinha and Rakesh Warrier and Wei Zhang}
}
@inproceedings{conf/fpl/DenningID04,
  title = {A Key Agile 17.4 Gbit/sec Camellia Implementation},
  pages = {546-554},
  doi = {10.1007/978-3-540-30117-2_56},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Daniel Denning and James Irvine and Malachy Devlin}
}
@inproceedings{conf/fpl/GuanWCCC13,
  title = {A variation-adaptive retiming method exploiting reconfigurability},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645577},
  crossref = {conf/fpl/2013},
  author = {Zhenyu Guan and Justin S. Wong and Sumanta Chaudhuri and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/AlachiotisS11,
  title = {FPGA Acceleration of the Phylogenetic Parsimony Kernel?},
  pages = {417-422},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.83},
  crossref = {conf/fpl/2011},
  author = {Nikolaos Alachiotis and Alexandros Stamatakis}
}
@inproceedings{conf/fpl/ChrysosSPD09,
  title = {A FPGA based coprocessor for gene finding using Interpolated Markov Model (IMM)},
  pages = {683-686},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272367},
  crossref = {conf/fpl/2009},
  author = {Grigorios Chrysos and Euripides Sotiriades and Ioannis Papaefstathiou and Apostolos Dollas}
}
@inproceedings{conf/fpl/MayaRTA00,
  title = {Compact Spiking Neural Network Implementation in FPGA},
  pages = {270-276},
  doi = {10.1007/3-540-44614-1_30},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Selene Maya and Rocio Reynoso and Cesar Torres-Huitzil and Miguel O. Arias-Estrada}
}
@inproceedings{conf/fpl/JamroW02,
  title = {Dynamic Constant Coefficient Convolvers Implemented in FPGAs},
  pages = {1110-1113},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_119},
  author = {Ernest Jamro and Kazimierz Wiatr}
}
@inproceedings{conf/fpl/ModelH07,
  title = {Discrete Event Simulation of Molecular Dynamics with Configurable Logic},
  pages = {151-158},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380640},
  crossref = {conf/fpl/2007},
  author = {Josh Model and Martin C. Herbordt}
}
@inproceedings{conf/fpl/Martinez-CorralBF14,
  title = {Scalable parallel architecture for singular value decomposition of large matrices},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927393},
  crossref = {conf/fpl/2014},
  author = {Unai Martinez-Corral and Koldo Basterretxea and Raul Finker}
}
@inproceedings{conf/fpl/PionteckZKG02,
  title = {A Framework for Teaching (Re)Configurable Architectures in Student Projects},
  pages = {444-451},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_47},
  author = {Thilo Pionteck and Peter Zipf and Lukusa D. Kabulepa and Manfred Glesner}
}
@inproceedings{conf/fpl/TaiLP07,
  title = {Applying Out-of-Core QR Decomposition Algorithms on FPGA-Based Systems},
  pages = {86-91},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380630},
  crossref = {conf/fpl/2007},
  author = {Yi-Gang Tai and Chia-Tien Dan Lo and Kleanthis Psarris}
}
@inproceedings{conf/fpl/Schoeberl04,
  title = {Java Technology in an FPGA},
  pages = {917-921},
  doi = {10.1007/978-3-540-30117-2_99},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Martin Schoeberl}
}
@inproceedings{conf/fpl/FusellaCM15,
  title = {Scheduling-aware interconnect synthesis for FPGA-based Multi-Processor Systems-on-Chip},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293989},
  crossref = {conf/fpl/2015},
  author = {Edoardo Fusella and Alessandro Cilardo and Antonino Mazzeo}
}
@inproceedings{conf/fpl/KonouraMHO11,
  title = {Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures},
  pages = {189-194},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.108},
  crossref = {conf/fpl/2011},
  author = {Hiroaki Konoura and Yukio Mitsuyama and Masanori Hashimoto and Takao Onoye}
}
@inproceedings{conf/fpl/ShokrollahiGP07,
  title = {Efficient FPGA-based multipliers for F_3^97 and F_3^(6*97)},
  pages = {339-344},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380669},
  crossref = {conf/fpl/2007},
  author = {Jamshid Shokrollahi and Elisa Gorla and Christoph Puttmann}
}
@inproceedings{conf/fpl/DiazRMOP05,
  title = {High Performance Stereo Computation Architecture},
  pages = {463-498},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Javier Díaz and Eduardo Ros and Sonia Mota and Eva M. Ortigosa and Begoña del Pino}
}
@inproceedings{conf/fpl/StamoulisWL99,
  title = {Pipelined Floating Point Arithmetic Optimized for FPGA Architectures},
  pages = {365-370},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_39},
  author = {Iakovos Stamoulis and Martin White and Paul F. Lister}
}
@inproceedings{conf/fpl/ChiricescuSGS02,
  title = {Morphable Multipliers},
  pages = {647-656},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_67},
  author = {Silviu M. S. A. Chiricescu and Michael A. Schuette and Robin Glinton and Herman Schmit}
}
@inproceedings{conf/fpl/ArnesenRW09,
  title = {A multi-layered XML schema and design tool for reusing and integrating FPGA IP},
  pages = {472-475},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272468},
  crossref = {conf/fpl/2009},
  author = {Adam Arnesen and Nathan Rollins and Michael J. Wirthlin}
}
@inproceedings{conf/fpl/BrunieDISIP13,
  title = {Arithmetic core generation using bit heaps},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645544},
  crossref = {conf/fpl/2013},
  author = {Nicolas Brunie and Florent de Dinechin and Matei Istoan and Guillaume Sergent and Kinga Illyes and Bogdan Popa}
}
@inproceedings{conf/fpl/HealyEL05,
  title = {MILP-based Placement and Routing for Dataflow Architecture},
  pages = {71-76},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Michael B. Healy and Mongkol Ekpanyapong and Sung Kyu Lim}
}
@inproceedings{conf/fpl/GarziaHN09,
  title = {CREMA: A coarse-grain reconfigurable array with mapping adaptiveness},
  pages = {708-712},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272353},
  crossref = {conf/fpl/2009},
  author = {Fabio Garzia and Waqar Hussain and Jari Nurmi}
}
@inproceedings{conf/fpl/AhmedA06,
  title = {A Reconfigurable Viterbi Decoder for a Communication Platform},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311248},
  author = {Imran Ahmed and Tughrul Arslan}
}
@inproceedings{conf/fpl/Meyer-Base96a,
  title = {Convolutional Error Decoding with FPGAs},
  pages = {376-380},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_42},
  author = {Uwe Meyer-Bäse}
}
@inproceedings{conf/fpl/NakaharaSMK09,
  title = {A virus scanning engine using a parallel finite-input memory machine and MPUs},
  pages = {635-639},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272396},
  crossref = {conf/fpl/2009},
  author = {Hiroki Nakahara and Tsutomu Sasao and Munehiro Matsuura and Yoshifumi Kawamura}
}
@inproceedings{conf/fpl/HooHK13,
  title = {A directional coarse-grained power gated FPGA switch box and power gating aware routing algorithm},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645548},
  crossref = {conf/fpl/2013},
  author = {Chin Hau Hoo and Yajun Ha and Akash Kumar}
}
@inproceedings{conf/fpl/CuencaIA01,
  title = {Reconfigurable Frame-Grabber for Real-Time Automated Visual Inspection (RT-AVI) Systems},
  pages = {223-231},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_23},
  author = {Sergio A. Cuenca and Francisco Ibarra and Rafael Álvarez}
}
@inproceedings{conf/fpl/JacobsCG12,
  title = {Overhead and reliability analysis of algorithm-based fault tolerance in FPGA systems},
  pages = {300-306},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339222},
  crossref = {conf/fpl/2012},
  author = {Adam Jacobs and Grzegorz Cieslewski and Alan D. George}
}
@inproceedings{conf/fpl/GericotaASF02,
  title = {On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs},
  pages = {302-311},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_32},
  author = {Manuel G. Gericota and Gustavo R. Alves and Miguel L. Silva and José M. M. Ferreira}
}
@inproceedings{conf/fpl/PerezUHMOM06,
  title = {FPGA Implementation of an Efficient Correlator for Complementary Sets of Sequences},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311293},
  author = {María del Carmen Pérez and Jesús Ureña and Álvaro Hernández and Carlos De Marziani and A. Ochoa and William P. Marnane}
}
@inproceedings{conf/fpl/ShiraziLC98,
  title = {Run-Time Management of Dynamically Recongigurable Designs},
  pages = {59-68},
  doi = {10.1007/BFb0055233},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Nabeel Shirazi and Wayne Luk and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/Perschke06,
  title = {A Flexible Implementation of a Temporal Filter with Motion Compensation},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311275},
  author = {Thomas Perschke}
}
@inproceedings{conf/fpl/PedrazaCCCBMM08,
  title = {Cluster architecture based on low cost reconfigurable hardware},
  pages = {595-598},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630017},
  crossref = {conf/fpl/2008},
  author = {César Pedraza and Emilio Castillo and Javier Castillo and Cristobal Camarero and José Luis Bosque and José Ignacio Martínez and Rafael Menéndez de Llano}
}
@inproceedings{conf/fpl/AndrejasT00,
  title = {Reusable DSP Functions in FPGAs},
  pages = {456-461},
  doi = {10.1007/3-540-44614-1_49},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jernej Andrejas and Andrej Trost}
}
@inproceedings{conf/fpl/Page06,
  title = {Academia to IPO - A Modern Odyssey},
  pages = {1},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311186},
  author = {Ian Page}
}
@inproceedings{conf/fpl/YankovaBKGLV07,
  title = {DWARV: DelftWorkBench Automated Reconfigurable VHDL Generator},
  pages = {697-701},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380748},
  crossref = {conf/fpl/2007},
  author = {Yana Yankova and Koen Bertels and Georgi Kuzmanov and Georgi Gaydadjiev and Yi Lu 0004 and Stamatis Vassiliadis}
}
@inproceedings{conf/fpl/RadunovicM98,
  title = {A Survey of Reconfigurable Computing Architectures},
  pages = {376-385},
  doi = {10.1007/BFb0055265},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Bozidar Radunovic and Veljko M. Milutinovic}
}
@inproceedings{conf/fpl/FlemingT13,
  title = {FPGA based control for real time systems},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645610},
  crossref = {conf/fpl/2013},
  author = {Shane T. Fleming and David B. Thomas}
}
@inproceedings{conf/fpl/BouganisCNB04,
  title = {A Steerable Complex Wavelet Construction and Its Implementation on FPGA},
  pages = {394-403},
  doi = {10.1007/978-3-540-30117-2_41},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Christos-Savvas Bouganis and Peter Y. K. Cheung and Jeffrey Ng and Anil A. Bharath}
}
@inproceedings{conf/fpl/RoginaSV96,
  title = {Metastability Characteristics Testing for Programmable Logic Design},
  pages = {381-388},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_43},
  author = {Branka Medved Rogina and Karolj Skala and Bozidar Vojnovic}
}
@inproceedings{conf/fpl/BaiAG13,
  title = {FPGA implementation of Hierarchical Enumerative Coding for locally stationary image source},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645528},
  crossref = {conf/fpl/2013},
  author = {Yuhui Bai and Syed Zahid Ahmed and Bertrand Granado}
}
@inproceedings{conf/fpl/GuoMN06,
  title = {Automation of IP Core Interface Generation for Reconfigurable Computing},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311254},
  author = {Zhi Guo and Abhishek Mitra and Walid A. Najjar}
}
@inproceedings{conf/fpl/HinkelbeinKKMM04,
  title = {Using of FPGA Coprocessor for Improving the Execution Speed of the Pattern Recognition Algorithm for ATLAS - High Energy Physics Experiment},
  pages = {791-800},
  doi = {10.1007/978-3-540-30117-2_80},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Christian Hinkelbein and Andrei Khomich and Andreas Kugel and Reinhard Männer and Matthias Müller}
}
@inproceedings{conf/fpl/JiangPY10,
  title = {Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA},
  pages = {394-399},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.83},
  crossref = {conf/fpl/2010},
  author = {Weirong Jiang and Viktor K. Prasanna and Norio Yamagaki}
}
@inproceedings{conf/fpl/StottWC10,
  title = {Degradation Analysis and Mitigation in FPGAs},
  pages = {428-433},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.88},
  crossref = {conf/fpl/2010},
  author = {Edward A. Stott and Justin S. Wong and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/Ewe05,
  title = {Dual FiXed-point : An Efficient Alternative to Floating-point Computation for DSP applications},
  pages = {715-716},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Chun Te Ewe}
}
@inproceedings{conf/fpl/HwangB02,
  title = {Building Custom FIR Filters Using System Generator},
  pages = {1101-1104},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_117},
  author = {James Hwang and Jonathan Ballagh}
}
@inproceedings{conf/fpl/Hung15,
  title = {Mind the (synthesis) gap: Examining where academic FPGA tools lag behind industry},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294007},
  crossref = {conf/fpl/2015},
  author = {Eddie Hung}
}
@inproceedings{conf/fpl/DollasWB94,
  title = {FPGA Based Low Cost Generic Reusable Module for the Rapid Prototyping of Subsystems},
  pages = {259-270},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_96},
  author = {Apostolos Dollas and Brent Ward and J. D. Sterling Babcock}
}
@inproceedings{conf/fpl/CrouchPKB08,
  title = {Creating unique identifiers on field programmable gate arrays using natural processing variations},
  pages = {579-582},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630013},
  crossref = {conf/fpl/2008},
  author = {James W. Crouch and Hiren J. Patel and Yong C. Kim and Robert W. Bennington}
}
@inproceedings{conf/fpl/MentensSBVP06,
  title = {Fpga-Oriented Secure Data Path Design: Implementation of a Public Key Coprocessor},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311205},
  author = {Nele Mentens and Kazuo Sakiyama and Lejla Batina and Ingrid Verbauwhede and Bart Preneel}
}
@inproceedings{conf/fpl/HartensteinHHN98,
  title = {Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators},
  pages = {189-198},
  doi = {10.1007/BFb0055246},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Reiner W. Hartenstein and Michael Herz and Thomas Hoffmann and Ulrich Nageldinger}
}
@inproceedings{conf/fpl/RobertTMA94,
  title = {Influence of Locig Block Layout Architecture on FPGA Performance},
  pages = {34-44},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_67},
  author = {Michel Robert and Lionel Torres and Fernando Moraes and Daniel Auvergne}
}
@inproceedings{conf/fpl/Smith05,
  title = {Exploration of Heterogeneous Reconfigurable Architectures},
  pages = {719-720},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Alastair M. Smith}
}
@inproceedings{conf/fpl/EustacheD07,
  title = {Confiuartion Management in the Context of Self Adapative Systems},
  pages = {730-734},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380756},
  crossref = {conf/fpl/2007},
  author = {Yvan Eustache and Jean-Philippe Diguet}
}
@inproceedings{conf/fpl/NguyenK14,
  title = {PR-HMPSoC: A versatile partially reconfigurable heterogeneous Multiprocessor System-on-Chip for dynamic FPGA-based embedded systems},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927492},
  crossref = {conf/fpl/2014},
  author = {Tuan D. A. Nguyen and Akash Kumar}
}
@inproceedings{conf/fpl/PandeZ08,
  title = {Polymorphic wavelet architectures using reconfigurable hardware},
  pages = {471-474},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629986},
  crossref = {conf/fpl/2008},
  author = {Amit Pande and Joseph Zambreno}
}
@inproceedings{conf/fpl/KanazawaM14,
  title = {FPGA acceleration of SAT/Max-SAT solving using variable-way cache},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927405},
  crossref = {conf/fpl/2014},
  author = {Kenji Kanazawa and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/UchevlerS12,
  title = {Modeling of dynamic reconfigurable systems with Haskell},
  pages = {481-482},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339201},
  crossref = {conf/fpl/2012},
  author = {Bahram N. Uchevler and Kjetil Svarstad}
}
@inproceedings{conf/fpl/KrupnovaS99,
  title = {Hierarchical Interactive Approach to Partition Large Designs into FPGAs},
  pages = {101-110},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_11},
  author = {Helena Krupnova and Gabriele Saucier}
}
@inproceedings{conf/fpl/BolandC08,
  title = {An FPGA-based implementation of the MINRES algorithm},
  pages = {379-384},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629967},
  crossref = {conf/fpl/2008},
  author = {David Boland and George A. Constantinides}
}
@inproceedings{conf/fpl/NiuTL11,
  title = {Reconfiguring Distributed Applications in FPGA Accelerated Cluster with Wireless Networking},
  pages = {545-550},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.106},
  crossref = {conf/fpl/2011},
  author = {Xinyu Niu and Kuen Hung Tsoi and Wayne Luk}
}
@inproceedings{conf/fpl/SghaierAD08,
  title = {IEEE802.16-2004 OFDM functions implementation on FPGAS with design exploration},
  pages = {519-522},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629998},
  crossref = {conf/fpl/2008},
  author = {Ahmad Sghaier and Shawki Areibi and Robert D. Dony}
}
@inproceedings{conf/fpl/LemieuxL02,
  title = {Analytical Framework for Switch Block Design},
  pages = {122-131},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_14},
  author = {Guy G. Lemieux and David M. Lewis}
}
@inproceedings{conf/fpl/BeckhoffKT10,
  title = {Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration},
  pages = {596-601},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.117},
  crossref = {conf/fpl/2010},
  author = {Christian Beckhoff and Dirk Koch and Jim Tørresen}
}
@inproceedings{conf/fpl/ChengWH00,
  title = {FPGA Implementation of a Prototype WDM On-Line Scheduler},
  pages = {773-776},
  doi = {10.1007/3-540-44614-1_82},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Winnie W. Cheng and Steven J. E. Wilton and Babak Hamidzadeh}
}
@inproceedings{conf/fpl/ZahmHHWG95,
  title = {Advanced Method for Industry Related Education with an FPGA Design Self-Learning Kit},
  pages = {241-250},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_118},
  author = {U. Zahm and Thomas Hollstein and Hans-Jürgen Herpel and Norbert Wehn and Manfred Glesner}
}
@inproceedings{conf/fpl/ManohararajahSB05,
  title = {Post-Placement BDD-Based Decomposition for FPGAs},
  pages = {31-38},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Valavan Manohararajah and Deshanand P. Singh and Stephen Dean Brown}
}
@inproceedings{conf/fpl/SeveranceL13,
  title = {TputCache: High-frequency, multi-way cache for high-throughput FPGA applications},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645537},
  crossref = {conf/fpl/2013},
  author = {Aaron Severance and Guy G. F. Lemieux}
}
@inproceedings{conf/fpl/LinWS09,
  title = {Operation scheduling for FPGA-based reconfigurable computers},
  pages = {481-484},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272497},
  crossref = {conf/fpl/2009},
  author = {Colin Yu Lin and Ngai Wong and Hayden Kwok-Hay So}
}
@inproceedings{conf/fpl/SantosV0K14,
  title = {Criticality-aware scrubbing mechanism for SRAM-based FPGAs},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927476},
  crossref = {conf/fpl/2014},
  author = {Rui Santos and Shyamsundar Venkataraman and Anup Das 0001 and Akash Kumar}
}
@inproceedings{conf/fpl/ZhouLM08,
  title = {Area optimization of bit parallel finite field multipliers with fast carry logic on FPGAS},
  pages = {671-674},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630036},
  crossref = {conf/fpl/2008},
  author = {Gang Zhou and Li Li 0027 and Harald Michalik}
}
@inproceedings{conf/fpl/DaumasMV94,
  title = {Implementing On Line Arithmetic on PAM},
  pages = {196-207},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_90},
  author = {Marc Daumas and Jean-Michel Muller and Jean Vuillemin}
}
@inproceedings{conf/fpl/CantoMCFI99,
  title = {A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic},
  pages = {134-143},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_14},
  author = {E. Cantó and Juan Manuel Moreno and Joan Cabestany and Julio Faura and Josep Maria Insenser}
}
@inproceedings{conf/fpl/ClarkeC06,
  title = {High-Level Power Optimization for Digital Signal Processing in Reconfigurable Logic},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311353},
  author = {Jonathan A. Clarke and George A. Constantinides}
}
@inproceedings{conf/fpl/EweCC04,
  title = {Dual Fixed-Point: An Efficient Alternative to Floating-Point Computation},
  pages = {200-208},
  doi = {10.1007/978-3-540-30117-2_22},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Chun Te Ewe and Peter Y. K. Cheung and George A. Constantinides}
}
@inproceedings{conf/fpl/HyderW05,
  title = {Defect Tolerance in Multiple-FPGA Systems},
  pages = {247-254},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Zohair Hyder and John Wawrzynek}
}
@inproceedings{conf/fpl/AmouriBKBTT14,
  title = {Aging effects in FPGAs: an experimental analysis},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927390},
  crossref = {conf/fpl/2014},
  author = {Abdulazim Amouri and Florent Bruguier and Saman Kiamehr and Pascal Benoit and Lionel Torres and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpl/Siemers00,
  title = {Reconfigurable Computing between Classifications and Metrics - The Approach of Space/Time-Scheduling},
  pages = {769-772},
  doi = {10.1007/3-540-44614-1_81},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Christian Siemers}
}
@inproceedings{conf/fpl/BrennerVFFR06,
  title = {Optimal Simultaneous Scheduling, Binding and Routing for Processor-Like Reconfigurable Architectures},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311262},
  author = {Janina A. Brenner and Jan van der Veen and Sándor P. Fekete and Julio A. de Oliveira Filho and Wolfgang Rosenstiel}
}
@inproceedings{conf/fpl/Donlin98,
  title = {Self Modifying Circuitry - A Platform for Tractable Virtual Circuitry},
  pages = {199-208},
  doi = {10.1007/BFb0055247},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Adam Donlin}
}
@inproceedings{conf/fpl/KwonKE08,
  title = {Application-adaptive reconfiguration of memory address shuffler for FPGA-embedded instruction-set processor},
  pages = {209-214},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629933},
  crossref = {conf/fpl/2008},
  author = {Young-Su Kwon and Bontae Koo and Nak-Woong Eum}
}
@inproceedings{conf/fpl/CourtneyTW00,
  title = {Multiplexer Based Reconfiguration for Virtex Multipliers},
  pages = {749-758},
  doi = {10.1007/3-540-44614-1_79},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Tim Courtney and Richard H. Turner and Roger F. Woods}
}
@inproceedings{conf/fpl/James-RoxbyB04,
  title = {Multithreading in a Hyper-programmable Platform for Networked Systems},
  pages = {1017-1021},
  doi = {10.1007/978-3-540-30117-2_118},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Philip James-Roxby and Gordon J. Brebner}
}
@inproceedings{conf/fpl/HaroldsenNW13,
  title = {Rapid FPGA design prototyping through preservation of system logic: A case study},
  pages = {1-7},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645539},
  crossref = {conf/fpl/2013},
  author = {Travis Haroldsen and Brent E. Nelson and Brad White}
}
@inproceedings{conf/fpl/IzuYTWA02,
  title = {RHiNET/NI: A Reconfigurable Network Interface for Cluster Computing},
  pages = {1118-1121},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_121},
  author = {Naoyuki Izu and Tomonori Yokoyama and Junichiro Tsuchiya and Konosuke Watanabe and Hideharu Amano}
}
@inproceedings{conf/fpl/McElvain06,
  title = {FPGAs at 65NM and Beyond - Powerful New FPGAs Bring New Challenges},
  pages = {1},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311184},
  author = {Ken McElvain}
}
@inproceedings{conf/fpl/BouganisCC05,
  title = {Heterogeneity Exploration for Multiple 2D Filter Designs},
  pages = {263-268},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Christos-Savvas Bouganis and Peter Y. K. Cheung and George A. Constantinides}
}
@inproceedings{conf/fpl/BaradaranD06,
  title = {Memory Parallelism Using Custom Array Mapping to Heterogeneous Storage Structures},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311241},
  author = {Nastaran Baradaran and Pedro C. Diniz}
}
@inproceedings{conf/fpl/SchmidtNJBJ02,
  title = {Exploration of Design Space in ECDSA},
  pages = {1072-1075},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_110},
  author = {Jan Schmidt and Martin Novotný and Martin Jäger and Milos Becvár and Michal Jáchim}
}
@inproceedings{conf/fpl/LeiDZW11,
  title = {VPFPAP: A Special-Purpose VLIW Processor for Variable-Precision Floating-Point Arithmetic},
  pages = {252-257},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.51},
  crossref = {conf/fpl/2011},
  author = {Yuanwu Lei and Yong Dou and Jie Zhou and Sufeng Wang}
}
@inproceedings{conf/fpl/LavenierS98,
  title = {Computing Goldbach Partitions Using Pseudo-random Bit Generator Operators on a FPFA Systolic Array},
  pages = {316-325},
  doi = {10.1007/BFb0055259},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Dominique Lavenier and Yannick Saouter}
}
@inproceedings{conf/fpl/AkagicA12,
  title = {Performance analysis of fully-adaptable CRC accelerators on an FPGA},
  pages = {575-578},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339374},
  crossref = {conf/fpl/2012},
  author = {Amila Akagic and Hideharu Amano}
}
@inproceedings{conf/fpl/Gudu07,
  title = {A New Scalable Hardware Architecture for RSA Algorithm},
  pages = {670-674},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380742},
  crossref = {conf/fpl/2007},
  author = {Tamer Güdü}
}
@inproceedings{conf/fpl/AthanasBDPRSSBG07,
  title = {Wires On Demand: Run-Time Communication Synthesis for Reconfigurable Computing},
  pages = {513-516},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380705},
  crossref = {conf/fpl/2007},
  author = {Peter M. Athanas and J. Bowen and T. Dunham and Cameron D. Patterson and J. Rice and Matthew Shelburne and Jorge Surís and Mark B. Bucciero and Jonathan Graf}
}
@inproceedings{conf/fpl/OrtigosaLEGG03,
  title = {A VHDL Library to Analyse Fault Tolerant Techniques},
  pages = {1036-1039},
  doi = {10.1007/978-3-540-45234-8_114},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Pilar Martínez Ortigosa and O. López and R. Estrada and Inmaculada García and Ester M. Garzón}
}
@inproceedings{conf/fpl/YoshimiNOFSYHKA08,
  title = {Practical implementation of a network-based stochastic biochemical simulation system on an FPGA},
  pages = {663-666},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630034},
  crossref = {conf/fpl/2008},
  author = {Masato Yoshimi and Yuri Nishikawa and Yasunori Osana and Akira Funahashi and Yuichiro Shibata and Hideki Yamada and Noriko Hiroi and Hiroaki Kitano and Hideharu Amano}
}
@inproceedings{conf/fpl/StewartRR07,
  title = {A novel motion estimation power reduction technique},
  pages = {546-549},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380713},
  crossref = {conf/fpl/2007},
  author = {Graeme Stewart and David Renshaw and Martyn Riley}
}
@inproceedings{conf/fpl/CantoFLR09,
  title = {Acceleration of complex algorithms on a fast reconfigurable embedded system on Spartan-3},
  pages = {429-434},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272242},
  crossref = {conf/fpl/2009},
  author = {Enrique Cantó and Mariano Fons and Mariano López-Farcía and Rafael Ramos-Lara}
}
@inproceedings{conf/fpl/IwasakiDSOH14,
  title = {A soft-core processor for finite field arithmetic with a variable word size accelerator},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927388},
  crossref = {conf/fpl/2014},
  author = {Aiko Iwasaki and Keisuke Dohi and Yuichiro Shibata and Kiyoshi Oguri and Ryuichi Harasawa}
}
@inproceedings{conf/fpl/GuilletLGRDG12,
  title = {Modeling and synthesis of a Dynamic and Partial Reconfiguration controller},
  pages = {703-706},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339157},
  crossref = {conf/fpl/2012},
  author = {Sébastien Guillet and Florent de Lamotte and Nicolas Le Griguer and Éric Rutten and Jean-Philippe Diguet and Guy Gogniat}
}
@inproceedings{conf/fpl/PulliGG14,
  title = {Towards domain-specific Instruction-Set Generation},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927423},
  crossref = {conf/fpl/2014},
  author = {Adithya Pulli and Carlo Galuzzi and Georgi Gaydadjiev}
}
@inproceedings{conf/fpl/ChauLCEM12,
  title = {Adaptive Sequential Monte Carlo approach for real-time applications},
  pages = {527-530},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339271},
  crossref = {conf/fpl/2012},
  author = {Thomas C. P. Chau and Wayne Luk and Peter Y. K. Cheung and Alison Eele and Jan M. Maciejowski}
}
@inproceedings{conf/fpl/KosekK07,
  title = {FlowContext: Flexible Platform for Multigigabit Stateful Packet Processing},
  pages = {804-807},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380773},
  crossref = {conf/fpl/2007},
  author = {Martin Kosek and Jan Korenek}
}
@inproceedings{conf/fpl/SahlbachWBE10,
  title = {A Scalable, High-Performance Motion Estimation Application for a Weakly-Programmable FPGA Architecture},
  pages = {15-18},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.14},
  crossref = {conf/fpl/2010},
  author = {Henning Sahlbach and Sean Whitty and Oliver Bende and Rolf Ernst}
}
@inproceedings{conf/fpl/ConstantinidesCL00,
  title = {Multiple-Wordlength Resource Binding},
  pages = {646-655},
  doi = {10.1007/3-540-44614-1_69},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {George A. Constantinides and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/SchuckLB07,
  title = {artNoC - A Novel Multi-Functional Router Architecture for Organic Computing},
  pages = {371-376},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380674},
  crossref = {conf/fpl/2007},
  author = {Christian Schuck and Stefan Lamparth and Jürgen Becker}
}
@inproceedings{conf/fpl/YunL10,
  title = {Optimization of Regular Expression Pattern Matching Circuit Using At-Most Two-Hot Encoding on FPGA},
  pages = {40-43},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.19},
  crossref = {conf/fpl/2010},
  author = {SangKyun Yun and KyuHee Lee}
}
@inproceedings{conf/fpl/PreusserS09,
  title = {Mapping basic prefix computations to fast carry-chain structures},
  pages = {604-608},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272382},
  crossref = {conf/fpl/2009},
  author = {Thomas B. Preußer and Rainer G. Spallek}
}
@inproceedings{conf/fpl/KuberkaKMSSK99,
  title = {AHA-GRAPE: Adaptive Hydrodynamic Architecture-GRAvity PipE},
  pages = {417-424},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_47},
  author = {Torsten Kuberka and Andreas Kugel and Reinhard Männer and Holger Singpiel and Rainer Spurzem and Ralf Klessen}
}
@inproceedings{conf/fpl/RatchevHM05,
  title = {Coping With Uncertainty in FPGA Architecture Design},
  pages = {662-665},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Boris Ratchev and Mike Hutton and David Mendel}
}
@inproceedings{conf/fpl/Majer06,
  title = {An FPGA-Based Dynamically Reconfigurable Platform: From Concept to Realization},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311364},
  author = {Mateusz Majer}
}
@inproceedings{conf/fpl/ZilbermanAKBZ015,
  title = {NetFPGA - rapid prototyping of high bandwidth devices in open source},
  pages = {1},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293966},
  crossref = {conf/fpl/2015},
  author = {Noa Zilberman and Yury Audzevich and Georgina Kalogeridou and Neelakandan Manihatty Bojan and Jingyun Zhang and Andrew W. Moore 0002}
}
@inproceedings{conf/fpl/GuilleySDH08,
  title = {Area optimization of cryptographic co-processors implemented in dual-rail with precharge positive logic},
  pages = {161-166},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629925},
  crossref = {conf/fpl/2008},
  author = {Sylvain Guilley and Laurent Sauvage and Jean-Luc Danger and Philippe Hoogvorst}
}
@inproceedings{conf/fpl/PhilippG11,
  title = {Mechanisms and Architecture for the Dynamic Reconfiguration of an Advanced Wireless Sensor Node},
  pages = {396-398},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.78},
  crossref = {conf/fpl/2011},
  author = {François Philipp and Manfred Glesner}
}
@inproceedings{conf/fpl/GrahamN95,
  title = {A Hardware Genetic Algorithm for the Travelling Salesman Problem on SPLASH 2},
  pages = {352-361},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_129},
  author = {Paul S. Graham and Brent E. Nelson}
}
@inproceedings{conf/fpl/Valente15,
  title = {A framework for integrated monitoring of real-time embedded SoC},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293987},
  crossref = {conf/fpl/2015},
  author = {Giacomo Valente}
}
@inproceedings{conf/fpl/UllmannHGB04,
  title = {On-Demand FPGA Run-Time System for Dynamical Reconfiguration with Adaptive Priorities},
  pages = {454-463},
  doi = {10.1007/978-3-540-30117-2_47},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Michael Ullmann and Michael Hübner and Björn Grimm and Jürgen Becker}
}
@inproceedings{conf/fpl/ClarkeGC05,
  title = {Parameterized Logic Power Consumption Models for FPGA based Systems},
  pages = {626-629},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Jonathan A. Clarke and Altaf Abdul Gaffar and George A. Constantinides}
}
@inproceedings{conf/fpl/HempelH07,
  title = {A resource optimized SoC Kit for FPGAs},
  pages = {761-764},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380763},
  crossref = {conf/fpl/2007},
  author = {Gerald Hempel and Christian Hochberger}
}
@inproceedings{conf/fpl/DaltonBGMVOQO03,
  title = {APPLES: A Full Gate-Timing FPGA-Based Hardware Simulator},
  pages = {1162-1165},
  doi = {10.1007/978-3-540-45234-8_144},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Damian Dalton and Vivian Bessler and Jeffrey Griffiths and Andrew McCarthy and Abhay Vadher and Rory O'Kane and Rob Quigley and Declan O'Connor}
}
@inproceedings{conf/fpl/HempelHR12,
  title = {Towards GCC-based automatic soft-core customization},
  pages = {687-690},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339178},
  crossref = {conf/fpl/2012},
  author = {Gerald Hempel and Christian Hochberger and Michael Raitza}
}
@inproceedings{conf/fpl/MorrisA07,
  title = {Design Space Exploration of the European Option Benchmark Using HyperStreams},
  pages = {5-10},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380617},
  crossref = {conf/fpl/2007},
  author = {Gareth W. Morris and Matthew Aubury}
}
@inproceedings{conf/fpl/Dickinson04,
  title = {System-Level Design Tools Can Provide Low Cost Solutions in FPGAs: TRUE or FALSE?},
  pages = {12},
  doi = {10.1007/978-3-540-30117-2_3},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Mark Dickinson}
}
@inproceedings{conf/fpl/CiveraMRRV01,
  title = {FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits},
  pages = {493-502},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_51},
  author = {Pierluigi Civera and Luca Macchiarulo and Maurizio Rebaudengo and Matteo Sonza Reorda and Massimo Violante}
}
@inproceedings{conf/fpl/PhillipsSH04,
  title = {Automating the Layout of Reconfigurable Subsystems via Template Reduction},
  pages = {857-861},
  doi = {10.1007/978-3-540-30117-2_89},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Shawn Phillips and Akshay Sharma and Scott Hauck}
}
@inproceedings{conf/fpl/KapreD09,
  title = {Performance comparison of single-precision SPICE Model-Evaluation on FPGA, GPU, Cell, and multi-core processors},
  pages = {65-72},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272548},
  crossref = {conf/fpl/2009},
  author = {Nachiket Kapre and André DeHon}
}
@inproceedings{conf/fpl/TarawnehMY12,
  title = {Intra-chip physical parameter sensor for FPGAS using flip-flop metastability},
  pages = {373-379},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339207},
  crossref = {conf/fpl/2012},
  author = {Ghaith Tarawneh and Terrence S. T. Mak and Alex Yakovlev}
}
@inproceedings{conf/fpl/NogueraB00,
  title = {Configuration Prefetching for Non-deterministic Event Driven Multi-context Schedulers},
  pages = {842-845},
  doi = {10.1007/3-540-44614-1_99},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Juanjo Noguera and Rosa M. Badia}
}
@inproceedings{conf/fpl/HooKH15,
  title = {ParaLaR: A parallel FPGA router based on Lagrangian relaxation},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294012},
  crossref = {conf/fpl/2015},
  author = {Chin Hau Hoo and Akash Kumar and Yajun Ha}
}
@inproceedings{conf/fpl/KeanD97,
  title = {A 800 Mpixel/sec reconfigurable image correlator on XC6216},
  pages = {382-391},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_243},
  author = {Tom Kean and Ann Duncan}
}
@inproceedings{conf/fpl/RomaDS03,
  title = {Customisable Core-Based Architectures for Real-Time Motion Estimation on FPGAs},
  pages = {745-754},
  doi = {10.1007/978-3-540-45234-8_72},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Nuno Roma and Tiago Dias and Leonel Sousa}
}
@inproceedings{conf/fpl/FerreiraLRBC08,
  title = {Reducing interconnection cost in coarse-grained dynamic computing through multistage network},
  pages = {47-52},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629906},
  crossref = {conf/fpl/2008},
  author = {Ricardo S. Ferreira and Marcone Laure and Mateus B. Rutzig and Antonio Carlos Schneider Beck and Luigi Carro}
}
@inproceedings{conf/fpl/HolmstromS98,
  title = {Reconfigurable Hardware - A Study in Codesign},
  pages = {451-455},
  doi = {10.1007/BFb0055279},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Samuel Holmström and Kaisa Sere}
}
@inproceedings{conf/fpl/JinTL09,
  title = {Exploring reconfigurable architectures for explicit finite difference option pricing models},
  pages = {73-78},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272549},
  crossref = {conf/fpl/2009},
  author = {Qiwei Jin and David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpl/Pearson05,
  title = {MechanoProcessor: Modelling the Rodent Whisker Sensory System using FPGA},
  pages = {733-734},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Martin J. Pearson}
}
@inproceedings{conf/fpl/ZhuM00,
  title = {Implementing Kak Neural Networks on a Reconfigurable Computing Platform},
  pages = {260-269},
  doi = {10.1007/3-540-44614-1_29},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jihan Zhu and George J. Milne}
}
@inproceedings{conf/fpl/AmanoADH05,
  title = {An I/O mechanism on a Dynamically Reconfigurable Processor - Which should be moved: Data or Configuration?},
  pages = {347-352},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Hideharu Amano and Shohei Abe and Katsuaki Deguchi and Yohei Hasegawa}
}
@inproceedings{conf/fpl/HwangMSS01,
  title = {System Level Tools for DSP in FPGAs},
  pages = {534-543},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_55},
  author = {James Hwang and Brent Milne and Nabeel Shirazi and Jeffrey D. Stroomer}
}
@inproceedings{conf/fpl/LlamoccaCP12,
  title = {Dynamic multiobjective optimization management of the Energy-Performance-Accuracy space for separable 2-D complex filters},
  pages = {579-582},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339211},
  crossref = {conf/fpl/2012},
  author = {Daniel Llamocca and Cesar Carranza and Marios S. Pattichis}
}
@inproceedings{conf/fpl/KoboriM12,
  title = {An acceleration of a graph cut segmentation with FPGA},
  pages = {407-413},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339137},
  crossref = {conf/fpl/2012},
  author = {Daichi Kobori and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/RobinsonCD98,
  title = {Reconfigurable Computer Array: The Bridge between High Speed Sensors and Low Speed Computing},
  pages = {159-168},
  doi = {10.1007/BFb0055243},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Scott H. Robinson and Michael P. Caffrey and Mark E. Dunham}
}
@inproceedings{conf/fpl/SosaGBP06,
  title = {FPGA Implementation of a Change-Driven Image Processing Architecture for Optical Flow Computation},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311285},
  author = {Julio C. Sosa and Rocío Gómez-Fabela and Jose Antonio Boluda and Fernando Pardo}
}
@inproceedings{conf/fpl/HuangCK03,
  title = {A Statistical Analysis Tool for FPLD Architectures},
  pages = {1000-1003},
  doi = {10.1007/978-3-540-45234-8_105},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Renqiu Huang and Tommy Cheung and Ted Chi-Wah Kok}
}
@inproceedings{conf/fpl/InoueTM11,
  title = {20Gbps C-Based Complex Event Processing},
  pages = {97-102},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.27},
  crossref = {conf/fpl/2011},
  author = {Hiroaki Inoue and Takashi Takenaka and Masato Motomura}
}
@inproceedings{conf/fpl/ShiozawaONIKI98,
  title = {A Hardware Implementation of Constraint Satisfaction Problem Based on New Reconfigurable LSI Architecture},
  pages = {426-430},
  doi = {10.1007/BFb0055274},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Tsunemichi Shiozawa and Kiyoshi Oguri and Kouichi Nagami and Hideyuki Ito and Ryusuke Konishi and Norbert Imlig}
}
@inproceedings{conf/fpl/GomesMP13,
  title = {IOPT-tools - A Web based tool framework for embedded systems controller development using Petri nets},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645633},
  crossref = {conf/fpl/2013},
  author = {Luís Gomes and Filipe Moutinho and Fernando Pereira}
}
@inproceedings{conf/fpl/MandersonT12,
  title = {Runtime reconfigurable DSP unit using one's complement and Minimum Signed Digit},
  pages = {715-718},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339160},
  crossref = {conf/fpl/2012},
  author = {Travis Manderson and Laurence Turner}
}
@inproceedings{conf/fpl/HoYLLW07,
  title = {Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications},
  pages = {196-201},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380647},
  crossref = {conf/fpl/2007},
  author = {Chun Hok Ho and Chi Wai Yu and Philip Heng Wai Leong and Wayne Luk and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/RistimakiN04,
  title = {Virtualizing the Dimensions of a Coarse-Grained Reconfigurable Array},
  pages = {1130-1132},
  doi = {10.1007/978-3-540-30117-2_146},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Tapio Ristimäki and Jari Nurmi}
}
@inproceedings{conf/fpl/KastrupTMHM00,
  title = {Compiling Applications for ConCISe: An Example of Automatic HW/SW Partitioning and Synthesis},
  pages = {695-706},
  doi = {10.1007/3-540-44614-1_74},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Bernardo Kastrup and Jeroen Trum and Orlando Moreira and Jan Hoogerbrugge and Jef L. van Meerbergen}
}
@inproceedings{conf/fpl/KitaniTNYNH03,
  title = {Design and Implementation of Priority Queuing Mechanism on FPGA Using Concurrent Periodic EFSMs and Parametric Model Checking},
  pages = {1145-1148},
  doi = {10.1007/978-3-540-45234-8_140},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Tomoya Kitani and Yoshifumi Takamoto and Isao Naka and Keiichi Yasumoto and Akio Nakata and Teruo Higashino}
}
@inproceedings{conf/fpl/IliopoulosA01,
  title = {Run-Time Optimized Reconfiguration Using Instruction Forecasting},
  pages = {286-295},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_30},
  author = {Marios Iliopoulos and Theodore Antonakopoulos}
}
@inproceedings{conf/fpl/KunzOZ14,
  title = {An FPGA-optimized architecture of horn and schunck optical flow algorithm for real-time applications},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927406},
  crossref = {conf/fpl/2014},
  author = {Michael Kunz and Alexander Ostrowski and Peter Zipf}
}
@inproceedings{conf/fpl/AcherBT05,
  title = {CPU-independent Assembler in an FPGA},
  pages = {519-522},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Georg Acher and Rainer Buchty and Carsten Trinitis}
}
@inproceedings{conf/fpl/BraekenKTTMV09,
  title = {Secure FPGA technologies and techniques},
  pages = {560-563},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272414},
  crossref = {conf/fpl/2009},
  author = {An Braeken and Serge Kubera and Frederik Trouillez and Abdellah Touhafi and Nele Mentens and Jo Vliegen}
}
@inproceedings{conf/fpl/RajasekharKSS08,
  title = {Teaching FPGA system design via a remote laboratory facility},
  pages = {687-690},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630040},
  crossref = {conf/fpl/2008},
  author = {Yamuna Rajasekhar and William V. Kritikos and Andrew G. Schmidt and Ron Sass}
}
@inproceedings{conf/fpl/LinDL97,
  title = {Technology mapping of LUT based FPGAs for delay optimisation},
  pages = {245-254},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_229},
  author = {Xiaochun Lin and Erik L. Dagless and Aiguo Lu}
}
@inproceedings{conf/fpl/GuntoroG08a,
  title = {High-performance fpga-based floating-point adder with three inputs},
  pages = {627-630},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630025},
  crossref = {conf/fpl/2008},
  author = {Andre Guntoro and Manfred Glesner}
}
@inproceedings{conf/fpl/KohD07,
  title = {Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices},
  pages = {293-298},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380662},
  crossref = {conf/fpl/2007},
  author = {Shannon Koh and Oliver Diessel}
}
@inproceedings{conf/fpl/SklyarovSAA03,
  title = {High-Level Design Tools for FPGA-Based Combinatorial Accelerators},
  pages = {976-979},
  doi = {10.1007/978-3-540-45234-8_99},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Valery Sklyarov and Iouliia Skliarova and Pedro Almeida and Manuel Almeida}
}
@inproceedings{conf/fpl/GallegoMOLTR13,
  title = {A self-adaptive image processing application based on evolvable and scalable hardware},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645631},
  crossref = {conf/fpl/2013},
  author = {Angel Gallego and Javier Mora and Andrés Otero and Blanca Lopez and Eduardo de la Torre and Teresa Riesgo}
}
@inproceedings{conf/fpl/Gadea-GironesRCC03,
  title = {FPGA Implementation of Adaptive Non-linear Predictors for Video Compression},
  pages = {1016-1019},
  doi = {10.1007/978-3-540-45234-8_109},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Rafael Gadea Gironés and Agustín Ramírez-Agundis and Joaquín Cerdá-Boluda and Ricardo José Colom-Palero}
}
@inproceedings{conf/fpl/YalcinAH05,
  title = {A High Performance Hardware Architecture for an SAD Reuse based Hierarchical Motion Estimation Algorithm for H.264 Video Coding},
  pages = {509-514},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Sinan Yalcin and Hasan F. Ates and Ilker Hamzaoglu}
}
@inproceedings{conf/fpl/Bhoj08,
  title = {Thermal aware FPGA architectures and CAD},
  pages = {701-702},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630045},
  crossref = {conf/fpl/2008},
  author = {Shilpa Bhoj}
}
@inproceedings{conf/fpl/JamroWW07,
  title = {FPGA Implementation of 64-bit Exponential Function for HPC},
  pages = {718-721},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380753},
  crossref = {conf/fpl/2007},
  author = {Ernest Jamro and Kazimierz Wiatr and Maciej Wielgosz}
}
@inproceedings{conf/fpl/LiuCMC08,
  title = {Combining data reuse exploitationwith data-level parallelization for FPGA targeted hardware compilation: A geometric programming framework},
  pages = {179-184},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629928},
  crossref = {conf/fpl/2008},
  author = {Qiang Liu and George A. Constantinides and Konstantinos Masselos and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/IrrgangP15,
  title = {An LZ77-style bit-level compression for trace data compaction},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294006},
  crossref = {conf/fpl/2015},
  author = {Kai-Uwe Irrgang and Thomas B. Preußer}
}
@inproceedings{conf/fpl/ChrysosDPD11,
  title = {Novel and Highly Efficient Reconfigurable Implementation of Data Mining Classification Tree},
  pages = {411-416},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.82},
  crossref = {conf/fpl/2011},
  author = {Grigorios Chrysos and Panagiotis Dagritzikos and Ioannis Papaefstathiou and Apostolos Dollas}
}
@inproceedings{conf/fpl/SedcoleBBAL05,
  title = {Modular Partial Reconfiguration in Virtex FPGAs},
  pages = {211-216},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {N. Pete Sedcole and Brandon Blodget and Tobias Becker and James Anderson and Patrick Lysaght}
}
@inproceedings{conf/fpl/AtharSM10,
  title = {Design and FPGA Implementation of a 2nd Order Adaptive Delta Sigma Modulator with One Bit Quantization},
  pages = {388-393},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.82},
  crossref = {conf/fpl/2010},
  author = {Shahrukh Athar and Muhammad Ali Siddiqi and Shahid Masud}
}
@inproceedings{conf/fpl/OlivaresHVB04,
  title = {Minimum Sum of Absolute Differences Implementation in a Single FPGA Device},
  pages = {986-990},
  doi = {10.1007/978-3-540-30117-2_112},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Joaquín Olivares and Javier Hormigo and Julio Villalba and Ignacio Benavides}
}
@inproceedings{conf/fpl/AbkeB01,
  title = {A New Placement Method for Direct Mapping into LUT-Based FPGAs},
  pages = {27-36},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_4},
  author = {Joerg Abke and Erich Barke}
}
@inproceedings{conf/fpl/BobdaMKAT04,
  title = {A Dynamic NoC Approach for Communication in Reconfigurable Devices},
  pages = {1032-1036},
  doi = {10.1007/978-3-540-30117-2_121},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Christophe Bobda and Mateusz Majer and Dirk Koch and Ali Ahmadinia and Jürgen Teich}
}
@inproceedings{conf/fpl/MaitiS12,
  title = {A novel microprocessor-intrinsic Physical Unclonable Function},
  pages = {380-387},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339208},
  crossref = {conf/fpl/2012},
  author = {Abhranil Maiti and Patrick Schaumont}
}
@inproceedings{conf/fpl/RogawskiHG14,
  title = {A novel modular adder for one thousand bits and more using fast carry chains of modern FPGAs},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927493},
  crossref = {conf/fpl/2014},
  author = {Marcin Rogawski and Ekawat Homsirikamol and Kris Gaj}
}
@inproceedings{conf/fpl/VicenteLH99,
  title = {Placement Optimization Based on Global Routing Updating for System Partitioning onto Multi-FPGA Mesh Topologies},
  pages = {91-100},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_10},
  author = {Juan de Vicente and Juan Lanchares and Román Hermida}
}
@inproceedings{conf/fpl/BeeckBJL01,
  title = {CRISP: A Template for Reconfigurable Instruction Set Processors},
  pages = {296-305},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_31},
  author = {Pieter Op de Beeck and Francisco Barat and Murali Jayapala and Rudy Lauwereins}
}
@inproceedings{conf/fpl/ShibataLA96,
  title = {An Emulation System of the WASMII: A Data Driven Computer on a Virtual Hardware},
  pages = {55-64},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_6},
  author = {Yuichiro Shibata and Xiao-ping Ling and Hideharu Amano}
}
@inproceedings{conf/fpl/PetersonT07,
  title = {Effective Automatic Memory Allocation Algorithm Based on Schedule Length in Cycles in a Novel C to FPGA Compiler},
  pages = {745-748},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380759},
  crossref = {conf/fpl/2007},
  author = {Kristopher D. Peterson and Justin L. Tripp}
}
@inproceedings{conf/fpl/YamaguchiMN14,
  title = {RAM-based hardware accelerator for network data anonymization},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927400},
  crossref = {conf/fpl/2014},
  author = {Fumito Yamaguchi and Kanae Matsui and Hiroaki Nishi}
}
@inproceedings{conf/fpl/RissaMNS98,
  title = {Fast Prototyping Using System Emulators},
  pages = {466-470},
  doi = {10.1007/BFb0055282},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Tero Rissa and Tommi Mäkeläinen and Jarkko Niittylahti and Jouni Siirtola}
}
@inproceedings{conf/fpl/SchuehlerKL03,
  title = {A TCP/IP Based Multi-device Programming Circuit},
  pages = {968-971},
  doi = {10.1007/978-3-540-45234-8_97},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {David V. Schuehler and Harvey Ku and John W. Lockwood}
}
@inproceedings{conf/fpl/PionteckKAMMOWH08,
  title = {Network processors},
  pages = {352},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629960},
  crossref = {conf/fpl/2008},
  author = {Thilo Pionteck and Roman Koch and Carsten Albrecht and Erik Maehle and Michael Meitinger and Rainer Ohlendorf and Thomas Wild and Andreas Herkersdorf}
}
@inproceedings{conf/fpl/Strauch13,
  title = {Timing driven RTL-to-RTL partitioner for multi-FPGA systems},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645579},
  crossref = {conf/fpl/2013},
  author = {Tobias Strauch}
}
@inproceedings{conf/fpl/CoapesMLYP12,
  title = {A scalable FPGA-based design for field programmable large-scale ion channel simulations},
  pages = {112-119},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339249},
  crossref = {conf/fpl/2012},
  author = {Graeme Coapes and Terrence S. T. Mak and Junwen Luo and Alex Yakovlev and Chi-Sang Poon}
}
@inproceedings{conf/fpl/AllugunduPLK12,
  title = {Acceleration of distance-to-default with hardware-software co-design},
  pages = {338-344},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339227},
  crossref = {conf/fpl/2012},
  author = {Izaan Allugundu and Pranay Puranik and Yat Piu Lo and Akash Kumar}
}
@inproceedings{conf/fpl/DevicTB10,
  title = {Secure Protocol Implementation for Remote Bitstream Update Preventing Replay Attacks on FPGA},
  pages = {179-182},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.44},
  crossref = {conf/fpl/2010},
  author = {Florian Devic and Lionel Torres and Benoît Badrignans}
}
@inproceedings{conf/fpl/MaideeB06,
  title = {Defect-Tolerant FPGA Architecture Exploration},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311253},
  author = {Pongstorn Maidee and Kia Bazargan}
}
@proceedings{conf/fpl/2006,
  title = {Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006},
  publisher = {IEEE},
  year = {2006},
  booktitle = {FPL},
  author = {}
}
@inproceedings{conf/fpl/AzginYH14,
  title = {A high performance alternating projections image demosaicing hardware},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927412},
  crossref = {conf/fpl/2014},
  author = {Hasan Azgin and Serkan Yaliman and Ilker Hamzaoglu}
}
@inproceedings{conf/fpl/RevesMFG05,
  title = {FPGA's Middleware for Software Defined Radio Applications},
  pages = {598-601},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Xavier Revés and Vuk Marojevic and Ramon Ferrús and Antoni Gelonch}
}
@inproceedings{conf/fpl/RobinsonL99,
  title = {Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework},
  pages = {41-50},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_5},
  author = {David Robinson and Patrick Lysaght}
}
@inproceedings{conf/fpl/GasparFBD11,
  title = {Cryptographic Extension for Soft General-Purpose Processors with Secure Key Management},
  pages = {500-505},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.99},
  crossref = {conf/fpl/2011},
  author = {Lubos Gaspar and Viktor Fischer and Lilian Bossuet and Milos Drutarovský}
}
@inproceedings{conf/fpl/VoigtT07,
  title = {Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms},
  pages = {633-637},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380734},
  crossref = {conf/fpl/2007},
  author = {Sven-Ole Voigt and Thomas Teufel}
}
@inproceedings{conf/fpl/MillerQ98,
  title = {A Novel Field Programmable Gat Array Architecture for High Speed Arithmetic Processing},
  pages = {386-390},
  doi = {10.1007/BFb0055266},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {N. L. Miller and Steven F. Quigley}
}
@inproceedings{conf/fpl/HarbichB01,
  title = {PuMA++: From Behavioral Specification to Multi-FPGA-Prototype},
  pages = {133-141},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_14},
  author = {Klaus Harbich and Erich Barke}
}
@inproceedings{conf/fpl/McCaskillW00,
  title = {From Reconfigurability to Evolution in Construction Systems: Spanning the Electronic, Microfluidic and Biomolecular Domains},
  pages = {286-299},
  doi = {10.1007/3-540-44614-1_32},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {John S. McCaskill and Patrick Wagler}
}
@inproceedings{conf/fpl/RobertsonILR02,
  title = {Improved Functional Simulation of Dynamically Reconfigurable Logic},
  pages = {152-161},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_17},
  author = {Ian Robertson and James Irvine and Patrick Lysaght and David Robinson}
}
@inproceedings{conf/fpl/WielerZM94,
  title = {Simulating Static and Dynamic Faults in BIST Strucutres with a FPGA Based Emulator},
  pages = {240-250},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_94},
  author = {Richard W. Wieler and Zaifu Zhang and Robert D. McLeod}
}
@inproceedings{conf/fpl/ClaverALC07,
  title = {A Reprogrammable and Scalable Multimedia Traffic Generator/Monitor on FPGA},
  pages = {567-570},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380718},
  crossref = {conf/fpl/2007},
  author = {José M. Claver and P. Agustí and Germán León and Manel Canseco}
}
@inproceedings{conf/fpl/KoesterLB08,
  title = {A hardware compilation flow for instance-specific VLIW cores},
  pages = {619-622},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630023},
  crossref = {conf/fpl/2008},
  author = {Markus Koester and Wayne Luk and Geoffrey Brown}
}
@inproceedings{conf/fpl/EisenringPT99,
  title = {Communication Synthesis for Reconfigurable Embedded Systems},
  pages = {205-214},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_21},
  author = {Michael Eisenring and Marco Platzner and Lothar Thiele}
}
@inproceedings{conf/fpl/CampregherCCV06,
  title = {Reconfiguration and Fine-Grained Redundancy for Fault Tolerance in FPGAs},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311251},
  author = {Nicola Campregher and Peter Y. K. Cheung and George A. Constantinides and Milan Vasilko}
}
@inproceedings{conf/fpl/HutchingsNWC09,
  title = {Comparing fine-grained performance on the Ambric MPPA against an FPGA},
  pages = {174-179},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272505},
  crossref = {conf/fpl/2009},
  author = {Brad L. Hutchings and Brent E. Nelson and Stephen West and Reed Curtis}
}
@inproceedings{conf/fpl/Holmstrom99,
  title = {SL - A Structural Hardware Design Language},
  pages = {371-376},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_40},
  author = {Samuel Holmström}
}
@inproceedings{conf/fpl/NogueraK07,
  title = {Power Reduction in Network Equipment through Adaptive Partial Reconfiguration},
  pages = {240-245},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380654},
  crossref = {conf/fpl/2007},
  author = {Juanjo Noguera and Irwin O. Kennedy}
}
@inproceedings{conf/fpl/Kean00,
  title = {It's FPL, Jim - But Not as We Know It! Opportunities for the New Commercial Architectures},
  pages = {575-584},
  doi = {10.1007/3-540-44614-1_62},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Tom Kean}
}
@inproceedings{conf/fpl/EnzlerPP03,
  title = {Virtualizing Hardware with Multi-context Reconfigurable Arrays},
  pages = {151-160},
  doi = {10.1007/978-3-540-45234-8_16},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Rolf Enzler and Christian Plessl and Marco Platzner}
}
@inproceedings{conf/fpl/VillarJB09,
  title = {Efficient techniques and methodologies for embedded system design usign free hardware and open standards},
  pages = {719-720},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272325},
  crossref = {conf/fpl/2009},
  author = {J. I. Villar and J. Juan and Manuel J. Bellido}
}
@inproceedings{conf/fpl/LayerP04,
  title = {A Reconfigurable Recurrent Bitonic Sorting Network for Concurrently Accessible Data},
  pages = {648-657},
  doi = {10.1007/978-3-540-30117-2_66},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Christophe Layer and Hans-Jörg Pfleiderer}
}
@inproceedings{conf/fpl/RocaFD12,
  title = {DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS},
  pages = {394-399},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339135},
  crossref = {conf/fpl/2012},
  author = {Antoni Roca and José Flich and Giorgos Dimitrakopoulos}
}
@inproceedings{conf/fpl/Ziegler04,
  title = {Automated Mapping of Coarse-Grain Pipelined Applications to FPGA Systems},
  pages = {1176-1177},
  doi = {10.1007/978-3-540-30117-2_166},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Heidi E. Ziegler}
}
@inproceedings{conf/fpl/Dickinson07,
  title = {System-Level Design for FPGAs},
  pages = {2},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380614},
  crossref = {conf/fpl/2007},
  author = {Mark Dickinson}
}
@inproceedings{conf/fpl/McGregorL97,
  title = {Extending dynamic circuit switching to meet the challenges of new FPGA architectures},
  pages = {31-40},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_208},
  author = {Gordon McGregor and Patrick Lysaght}
}
@inproceedings{conf/fpl/Mikusek09,
  title = {Multi-terminal BDD synthesis and applications},
  pages = {721-722},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272326},
  crossref = {conf/fpl/2009},
  author = {Petr Mikusek}
}
@inproceedings{conf/fpl/BernardoSMMBW13,
  title = {Design and FPGA implementation of a 100 Gbit/s optical transport network processor},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645601},
  crossref = {conf/fpl/2013},
  author = {Rodrigo Bernardo and Arley H. Salvador and Eduardo Mobilon and Luis R. Monte and Stephane Boisclair and Avrum Warshawsky}
}
@inproceedings{conf/fpl/VealeAT04,
  title = {Code Re-ordering for a Class of Reconfigurable Microprocessors},
  pages = {1170},
  doi = {10.1007/978-3-540-30117-2_160},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Brian F. Veale and John K. Antonio and Monte P. Tull}
}
@inproceedings{conf/fpl/LangeK00,
  title = {Memory Access Schemes for Configurable Processors},
  pages = {615-625},
  doi = {10.1007/3-540-44614-1_66},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Holger Lange and Andreas Koch 0001}
}
@inproceedings{conf/fpl/LuL03,
  title = {Implementation of HW$im - A Real-Time Configurable Cache Simulator},
  pages = {638-647},
  doi = {10.1007/978-3-540-45234-8_62},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Shih-Lien Lu and Konrad Lai}
}
@inproceedings{conf/fpl/Jones99,
  title = {PulseDSP - A Signal Processing Oriented Programmable Architecture},
  pages = {282-290},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_29},
  author = {Gareth Jones}
}
@inproceedings{conf/fpl/BakerP04,
  title = {Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs},
  pages = {311-321},
  doi = {10.1007/978-3-540-30117-2_33},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Zachary K. Baker and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/HeystersSSH00,
  title = {Mapping of DSP Algorithms on Field Programmable Function Arrays},
  pages = {400-411},
  doi = {10.1007/3-540-44614-1_43},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Paul M. Heysters and Jaap Smit and Gerard J. M. Smit and Paul J. M. Havinga}
}
@inproceedings{conf/fpl/LagadecLFP01,
  title = {Placing, Routing, and Editing Virtual FPGAs},
  pages = {357-366},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_37},
  author = {Loïc Lagadec and Dominique Lavenier and Erwan Fabiani and Bernard Pottier}
}
@inproceedings{conf/fpl/McMillanP01,
  title = {JBitsTM Implementations of the Advanced Encryption Standard (Rijndael)},
  pages = {162-171},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_17},
  author = {Scott McMillan and Cameron Patterson}
}
@inproceedings{conf/fpl/LanghammerP13,
  title = {Efficient floating-point polynomial evaluation on FPGAS},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645530},
  crossref = {conf/fpl/2013},
  author = {Martin Langhammer and Bogdan Pasca}
}
@inproceedings{conf/fpl/SalcicRBB02,
  title = {REFLIX: A Processor Core for Reactive Embedded Applications},
  pages = {945-945},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_97},
  author = {Zoran A. Salcic and Partha S. Roop and Morteza Biglari-Abhari and Abbas Bigdeli}
}
@inproceedings{conf/fpl/LeonardM97,
  title = {A case study of partially evaluated hardware circuits: Key-specific DES},
  pages = {151-160},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_220},
  author = {Jason Leonard and William H. Mangione-Smith}
}
@inproceedings{conf/fpl/Toon94,
  title = {Reconfigurable Hardware from Programmable Logic Devices},
  pages = {283-285},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_101},
  author = {Nigel Toon}
}
@inproceedings{conf/fpl/PohlT07,
  title = {RLS Lattice Algorithm with Order Probability Evaluation as an Accelerator for the Microblaze Processor},
  pages = {774-777},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380766},
  crossref = {conf/fpl/2007},
  author = {Zdenek Pohl and Milan Tichý}
}
@inproceedings{conf/fpl/LechnerG97,
  title = {The Java environment for reconfigurable computing},
  pages = {284-293},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_233},
  author = {Eric Lechner and Steve Guccione}
}
@inproceedings{conf/fpl/Ibarra-ManzanoDBLF09,
  title = {An efficient reconfigurable architecture to implement dense stereo vision algorithm using high-level synthesis},
  pages = {444-447},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272490},
  crossref = {conf/fpl/2009},
  author = {Mario Alberto Ibarra-Manzano and Michel Devy and Jean-Louis Boizard and Pierre Lacroix and Jean-Yves Fourniols}
}
@inproceedings{conf/fpl/Phillips00,
  title = {Wireless Base Station Design Using a Reconfigurable Communications Processor},
  pages = {846-848},
  doi = {10.1007/3-540-44614-1_100},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Chris Phillips}
}
@inproceedings{conf/fpl/LagadecP98,
  title = {A 6200 Model and Editor Based on Object Technology},
  pages = {515-519},
  doi = {10.1007/BFb0055292},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Loïc Lagadec and Bernard Pottier}
}
@inproceedings{conf/fpl/AlachiotisSSD09,
  title = {A reconfigurable architecture for the Phylogenetic Likelihood Function},
  pages = {674-678},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272341},
  crossref = {conf/fpl/2009},
  author = {Nikolaos Alachiotis and Alexandros Stamatakis and Euripides Sotiriades and Apostolos Dollas}
}
@inproceedings{conf/fpl/LeeserMVZ97,
  title = {Rothko: A three dimensional FPGA architecture, its fabrication, and design tools},
  pages = {21-30},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_207},
  author = {Miriam Leeser and Waleed Meleis and Mankuan Michael Vai and Paul M. Zavracky}
}
@inproceedings{conf/fpl/DomingosSN05,
  title = {An Efficient and Scalable Architecture for Neural Networks with Backpropagation Learning},
  pages = {89-94},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Pedro M. Domingos and Fernando M. Silva and Horácio C. Neto}
}
@inproceedings{conf/fpl/Betz09,
  title = {FPGA challenges and opportunities at 40nm and beyond},
  pages = {4},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272567},
  crossref = {conf/fpl/2009},
  author = {Vaughn Betz}
}
@inproceedings{conf/fpl/DenningHDI03,
  title = {Using System Generator to Design a Reconfigurable Video Encryption System},
  pages = {980-983},
  doi = {10.1007/978-3-540-45234-8_100},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Daniel Denning and Neil Harold and Malachy Devlin and James Irvine}
}
@inproceedings{conf/fpl/ZhangLLVCL05,
  title = {Ziggurat-based Hardware Gaussian Random Number Generator},
  pages = {275-280},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Guanglie Zhang and Philip Heng Wai Leong and Dong-U Lee and John D. Villasenor and Ray C. C. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/DandalisP97,
  title = {Fast parallel implementation of DFT using configurable devices},
  pages = {314-323},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_236},
  author = {Andreas Dandalis and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/TanoueIIAKS09,
  title = {A novel states recovery technique for the TMR softcore processor},
  pages = {543-546},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272423},
  crossref = {conf/fpl/2009},
  author = {Shiro Tanoue and Tomoyuki Ishida and Yoshihiro Ichinomiya and Motoki Amagasaki and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/TurkingtonMCL06,
  title = {FPGA Based Acceleration of the Linpack Benchmark: A High Level Code Transformation Approach},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311240},
  author = {Kieron Turkington and Konstantinos Masselos and George A. Constantinides and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/KrasnovSWGD07,
  title = {RAMP Blue: A Message-Passing Manycore System in FPGAs},
  pages = {54-61},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380625},
  crossref = {conf/fpl/2007},
  author = {Alex Krasnov and Andrew Schultz and John Wawrzynek and Greg Gibeling and Pierre-Yves Droz}
}
@inproceedings{conf/fpl/GuoL95,
  title = {Compiling Ruby into FPGAs},
  pages = {188-197},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_112},
  author = {Shaori Guo and Wayne Luk}
}
@inproceedings{conf/fpl/BergmannS98,
  title = {A High-Performance Computing Module for a Low Earth Orbit Satellite Using Reconfigurable Logic},
  pages = {416-420},
  doi = {10.1007/BFb0055272},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Neil W. Bergmann and Peter R. Sutton}
}
@inproceedings{conf/fpl/HinkelmannZGAVWKN08,
  title = {Application-specific reconfigurable processors},
  pages = {350},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629958},
  crossref = {conf/fpl/2008},
  author = {Heiko Hinkelmann and Peter Zipf and Manfred Glesner and Matthias Alles and Timo Vogt and Norbert Wehn and Götz Kappen and Tobias G. Noll}
}
@inproceedings{conf/fpl/SymingtonSS99,
  title = {High Bandwidth Dynamically Reconfigurable Architectures Using Optical Interconnects},
  pages = {411-416},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_46},
  author = {Keith J. Symington and John F. Snowdon and Heiko Schroeder}
}
@inproceedings{conf/fpl/WoodwardPLH95,
  title = {A Programmable I/O System for Real-Time AC Drive Control Applications},
  pages = {370-379},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_131},
  author = {D. R. Woodward and Ian Page and D. C. Levy and R. G. Harley}
}
@inproceedings{conf/fpl/FahmyCL05,
  title = {Novel FPGA-Based Implementation of Median and Weighted Median Filters for Image Processing},
  pages = {142-147},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Suhaib A. Fahmy and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/DanecekPS94,
  title = {The Architecture of a General-Purpose Processor Cell},
  pages = {321-325},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_113},
  author = {Jirí Danecek and Alois Pluhácek and Michal Servít}
}
@inproceedings{conf/fpl/HoriYT06,
  title = {Secure Content Distribution System Based on Run-Time Partial Hardware Reconfiguration},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311279},
  author = {Yohei Hori and Hiroyuki Yokoyama and Kenji Toda}
}
@inproceedings{conf/fpl/WildermannTZ11,
  title = {Unifying Partitioning and Placement for SAT-Based Exploration of Heterogeneous Reconfigurable SoCs},
  pages = {429-434},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.85},
  crossref = {conf/fpl/2011},
  author = {Stefan Wildermann and Jürgen Teich and Daniel Ziener}
}
@inproceedings{conf/fpl/HartensteinHHN99,
  title = {Mapping Applications onto Reconfigurable Kress Arrays},
  pages = {385-390},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_42},
  author = {Reiner W. Hartenstein and Michael Herz and Thomas Hoffmann and Ulrich Nageldinger}
}
@inproceedings{conf/fpl/EbrahimAI14,
  title = {A fast and scalable FPGA damage diagnostic service for R3TOS using BIST cloning technique},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927386},
  crossref = {conf/fpl/2014},
  author = {Ali Ebrahim and Tughrul Arslan and Xabier Iturbe}
}
@inproceedings{conf/fpl/MatousekSK13,
  title = {Memory efficient IP lookup in 100 GBPS networks},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645519},
  crossref = {conf/fpl/2013},
  author = {Jirí Matousek and Martin Skacan and Jan Korenek}
}
@inproceedings{conf/fpl/YamaguchiMMK02,
  title = {High Speed Homology Search Using Run-Time Reconfiguration},
  pages = {281-291},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_30},
  author = {Yoshiki Yamaguchi and Yosuke Miyajima and Tsutomu Maruyama and Akihiko Konagaya}
}
@inproceedings{conf/fpl/Jebelean94,
  title = {Implementing GCD Systolic Arrays on FPGA},
  pages = {132-134},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_81},
  author = {Tudor Jebelean}
}
@inproceedings{conf/fpl/SanzZM96,
  title = {FPGA Implementation of the Block-Matching Algorithm for Motion Estimation in Image Coding},
  pages = {146-155},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_15},
  author = {César Sanz and Laura de Zulueta and Juan M. Meneses}
}
@inproceedings{conf/fpl/LamoureuxW06,
  title = {Activity Estimation for Field-Programmable Gate Arrays},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311199},
  author = {Julien Lamoureux and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/SimaVCEV02,
  title = {Field-Programmable Custom Computing Machines - A Taxonomy -},
  pages = {79-88},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_10},
  author = {Mihai Sima and Stamatis Vassiliadis and Sorin Cotofana and Jos T. J. van Eijndhoven and Kees A. Vissers}
}
@inproceedings{conf/fpl/Tomaszewicz00,
  title = {Self-Testing of Linear Segments in User-Programmed FPGAs},
  pages = {169-174},
  doi = {10.1007/3-540-44614-1_19},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Pawel Tomaszewicz}
}
@inproceedings{conf/fpl/PilatoCDOSS12,
  title = {On the automatic integration of hardware accelerators into FPGA-based embedded systems},
  pages = {607-610},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339218},
  crossref = {conf/fpl/2012},
  author = {Christian Pilato and Andrea Cazzaniga and Gianluca Durelli and Andrés Otero and Donatella Sciuto and Marco D. Santambrogio}
}
@inproceedings{conf/fpl/DahirCTTT15,
  title = {Characterisation of feasibility regions in FPGAs under adaptive DVFS},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293998},
  crossref = {conf/fpl/2015},
  author = {Nizar Dahir and Pedro B. Campos and Gianluca Tempesti and Martin Trefzer and Andrew M. Tyrrell}
}
@inproceedings{conf/fpl/MoralesGPMC07,
  title = {Exploiting Analog and Digital Reconfiguration for Smart Sensor Interfacing},
  pages = {706-709},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380750},
  crossref = {conf/fpl/2007},
  author = {Diego P. Morales and Antonio García and Alberto J. Palma and Antonio Martínez-Olmos and Encarnación Castillo}
}
@inproceedings{conf/fpl/StottC11,
  title = {Improving FPGA Reliability with Wear-Levelling},
  pages = {323-328},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.65},
  crossref = {conf/fpl/2011},
  author = {Edward A. Stott and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/ZadnikCMML09,
  title = {Tracking elephant flows in internet backbone traffic with an FPGA-based cache},
  pages = {640-644},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272387},
  crossref = {conf/fpl/2009},
  author = {Martin Zádník and Marco Canini and Andrew W. Moore 0002 and David J. Miller 0005 and Wei Li 0009}
}
@inproceedings{conf/fpl/VassiliadisWC01,
  title = {The MOLEN rho-mu-Coded Processor},
  pages = {275-285},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_29},
  author = {Stamatis Vassiliadis and Stephan Wong and Sorin Cotofana}
}
@inproceedings{conf/fpl/OsanaFA03,
  title = {Implementation of ReCSiP: A ReConfigurable Cell SImulation Platform},
  pages = {766-775},
  doi = {10.1007/978-3-540-45234-8_74},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Yasunori Osana and Tomonori Fukushima and Hideharu Amano}
}
@inproceedings{conf/fpl/BrebnerB99,
  title = {Reconfigurable Computing in Remote and Harsh Environments},
  pages = {195-204},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_20},
  author = {Gordon J. Brebner and Neil W. Bergmann}
}
@inproceedings{conf/fpl/JiaRV04,
  title = {A Dynamically Reconfigurable Asynchronous FPGA Architecture},
  pages = {836-841},
  doi = {10.1007/978-3-540-30117-2_85},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Xin Jia and Jayanthi Rajagopalan and Ranga Vemuri}
}
@inproceedings{conf/fpl/Dales01,
  title = {Initial Analysis of the Proteus Architecture},
  pages = {623-627},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_67},
  author = {Michael Dales}
}
@inproceedings{conf/fpl/NikolovSD06,
  title = {Efficient Automated Synthesis, Programing, and Implementation of Multi-Processor Platforms on FPGA Chips},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311232},
  author = {Hristo Nikolov and Todor Stefanov and Ed F. Deprettere}
}
@inproceedings{conf/fpl/GanegedaraPB12,
  title = {Optimizing packet lookup in time and space on FPGA},
  pages = {270-276},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339192},
  crossref = {conf/fpl/2012},
  author = {Thilan Ganegedara and Viktor K. Prasanna and Gordon J. Brebner}
}
@inproceedings{conf/fpl/Trimberger07,
  title = {Redefining the FPGA for the Next Generation},
  pages = {4},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380616},
  crossref = {conf/fpl/2007},
  author = {Steve Trimberger}
}
@inproceedings{conf/fpl/VeredasP06,
  title = {Automated Conversion From Lut-Based FPGAs to LUT-Based MPGAs},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311358},
  author = {Francisco-Javier Veredas and Hans-Jörg Pfleiderer}
}
@inproceedings{conf/fpl/Nestor03,
  title = {FPGA Implementation of a Maze Routing Accelerator},
  pages = {992-995},
  doi = {10.1007/978-3-540-45234-8_103},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {John A. Nestor}
}
@inproceedings{conf/fpl/JoshiVS05,
  title = {Requested-QoS Driven Runtime Reconfiguration of Mobile Devices},
  pages = {743-744},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Hiren Joshi and S. S. Verma and G. K. Sharma}
}
@inproceedings{conf/fpl/LangeM04,
  title = {The Partition into Hypercontexts Problem for Hyperreconfigurable Architectures},
  pages = {251-260},
  doi = {10.1007/978-3-540-30117-2_27},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Sebastian Lange and Martin Middendorf}
}
@inproceedings{conf/fpl/KuzmanovV03,
  title = {Arbitrating Instructions in an pmu-Coded CCM},
  pages = {81-90},
  doi = {10.1007/978-3-540-45234-8_9},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Georgi Kuzmanov and Stamatis Vassiliadis}
}
@inproceedings{conf/fpl/RobinsonML98,
  title = {New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic},
  pages = {1-8},
  doi = {10.1007/BFb0055227},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {David Robinson and Gordon McGregor and Patrick Lysaght}
}
@inproceedings{conf/fpl/LeitaoGRCT13,
  title = {Scalable and high throughput biosensing platform},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645529},
  crossref = {conf/fpl/2013},
  author = {José Leitão and Jose Germano and Nuno Roma and Ricardo Chaves and Pedro Tomás}
}
@inproceedings{conf/fpl/SchmidtS07,
  title = {Characterizing Effective Memory Bandwidth of Designs with Concurrent High-Performance Computing Cores},
  pages = {601-604},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380726},
  crossref = {conf/fpl/2007},
  author = {Andrew G. Schmidt and Ron Sass}
}
@inproceedings{conf/fpl/MurganPOLZHGOB03,
  title = {Evaluation and Run-Time Optimization of On-chip Communication Structures in Reconfigurable Architectures},
  pages = {1111-1114},
  doi = {10.1007/978-3-540-45234-8_132},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Tudor Murgan and Mihail Petrov and Alberto García Ortiz and Ralf Ludewig and Peter Zipf and Thomas Hollstein and Manfred Glesner and Bernard Ölkrug and Jörg Brakensiek}
}
@inproceedings{conf/fpl/OkamotoIAIS10,
  title = {COGRE: A Configuration Memory Reduced Reconfigurable Logic Cell Architecture for Area Minimization},
  pages = {304-309},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.68},
  crossref = {conf/fpl/2010},
  author = {Yasuhiro Okamoto and Yoshihiro Ichinomiya and Motoki Amagasaki and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/LeongBRTSLRNVTT05,
  title = {Design and Test Methodology for a Reconfigurable PEM Data Acquisition Electronics System},
  pages = {523-526},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Carlos Leong and P. Bento and Pedro Miguel Rodrigues and Andreia Trindade and J. C. Silva and Pedro Lousã and Joel Rego and J. Nobre and João Varela and João Paulo Teixeira and Isabel C. Teixeira}
}
@inproceedings{conf/fpl/WeiszH15,
  title = {CoRAM++: Supporting data-structure-specific memory interfaces for FPGA computing},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294017},
  crossref = {conf/fpl/2015},
  author = {Gabriel Weisz and James C. Hoe}
}
@inproceedings{conf/fpl/BeunKD07,
  title = {C++ based design flow for reconfigurable image processing systems},
  pages = {571-575},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380719},
  crossref = {conf/fpl/2007},
  author = {Rob Beun and Irek Karkowski and Maarten Ditzel}
}
@inproceedings{conf/fpl/CuddapahC95,
  title = {Reconfigurable Logic for Fault-Tolerance},
  pages = {380-388},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_132},
  author = {Rajani Cuddapah and Massimiliano Corba}
}
@inproceedings{conf/fpl/JonesMCL07,
  title = {Adaptive Thermoregulation for Applications on Reconfigurable Devices},
  pages = {246-253},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380655},
  crossref = {conf/fpl/2007},
  author = {Phillip H. Jones and James Moscola and Young H. Cho and John W. Lockwood}
}
@inproceedings{conf/fpl/MoritaW09,
  title = {Mems optically reconfigurable gate array},
  pages = {511-515},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272445},
  crossref = {conf/fpl/2009},
  author = {Hironobu Morita and Minoru Watanabe}
}
@inproceedings{conf/fpl/PfeiferP12,
  title = {On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults},
  pages = {743-746},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339167},
  crossref = {conf/fpl/2012},
  author = {Petr Pfeifer and Zdenek Plíva}
}
@inproceedings{conf/fpl/LitzFTB09,
  title = {An FPGA based verification platform for HyperTransport 3.x},
  pages = {631-634},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272393},
  crossref = {conf/fpl/2009},
  author = {Heiner Litz and Holger Fröning and Maximilian Thürmer and Ulrich Brüning}
}
@inproceedings{conf/fpl/GajKARHB10,
  title = {ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs},
  pages = {414-421},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.86},
  crossref = {conf/fpl/2010},
  author = {Kris Gaj and Jens-Peter Kaps and Venkata Amirineni and Marcin Rogawski and Ekawat Homsirikamol and Benjamin Y. Brewster}
}
@inproceedings{conf/fpl/SmithCC09,
  title = {Area estimation and optimisation of FPGA routing fabrics},
  pages = {256-261},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272298},
  crossref = {conf/fpl/2009},
  author = {Alastair M. Smith and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/AcockD97,
  title = {Automatic mapping of algorithms onto multiple FPGA-SRAM modules},
  pages = {255-264},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_230},
  author = {S. J. B. Acock and Keith R. Dimond}
}
@inproceedings{conf/fpl/HermanekKK06,
  title = {Using Reconfigurable HW for High Dimensional CAF Computation},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311280},
  author = {Antonin Hermanek and Michal Kunes and Michal Kvasnicka}
}
@inproceedings{conf/fpl/MollerFMIG10,
  title = {Improving QoS of Multi-layer Networks-on-Chip with Partial and Dynamic Reconfiguration of Routers},
  pages = {229-233},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.53},
  crossref = {conf/fpl/2010},
  author = {Leandro Möller and Peter Fischer and Fernando Moraes and Leandro Soares Indrusiak and Manfred Glesner}
}
@inproceedings{conf/fpl/JaniszewskiMH04,
  title = {FPGA-Efficient Hybrid LUT/CORDIC Architecture},
  pages = {933-937},
  doi = {10.1007/978-3-540-30117-2_102},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Ireneusz Janiszewski and Hermann Meuth and Bernhard Hoppe}
}
@inproceedings{conf/fpl/BartzickHKW00,
  title = {Design of a Fault Tolerant FPGA},
  pages = {151-156},
  doi = {10.1007/3-540-44614-1_16},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {T. Bartzick and M. Henze and J. Kickler and K. Woska}
}
@inproceedings{conf/fpl/QuTM04,
  title = {System-Level Modeling of Dynamically Reconfigurable Co-processors},
  pages = {881-885},
  doi = {10.1007/978-3-540-30117-2_93},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Yang Qu and Kari Tiensyrjä and Kostas Masselos}
}
@inproceedings{conf/fpl/HaynesCLS99,
  title = {SONIC - A Plug-In Architecture for Video Processing},
  pages = {21-30},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_3},
  author = {Simon D. Haynes and Peter Y. K. Cheung and Wayne Luk and John Stone}
}
@inproceedings{conf/fpl/UrrizaGSV01,
  title = {A System on Chip for Power Line Communications According to European Home Systems Specifications},
  pages = {658-662},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_74},
  author = {Isidoro Urriza and José I. García-Nicolás and Alfredo Sanz and Antonio Valdovinos}
}
@inproceedings{conf/fpl/HosseinabadyN14,
  title = {Run-time power gating in hybrid ARM-FPGA devices},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927503},
  crossref = {conf/fpl/2014},
  author = {Mohammad Hosseinabady and Jose Luis Nunez-Yanez}
}
@inproceedings{conf/fpl/GarziaHN10,
  title = {Control Techniques for Coupling a Coarse-Grain Reconfigurable Array with a Generic RISC Core},
  pages = {5-9},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.12},
  crossref = {conf/fpl/2010},
  author = {Fabio Garzia and Waqar Hussain and Jari Nurmi}
}
@inproceedings{conf/fpl/LehtorantaSKHH05,
  title = {A Parallel MPEG-4 Encoder for FPGA Based Multiprocessor SoC},
  pages = {380-385},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Olli Lehtoranta and Erno Salminen and Ari Kulmala and Marko Hännikäinen and Timo D. Hämäläinen}
}
@inproceedings{conf/fpl/MasselosCL06,
  title = {Data Reuse Exploration for FPGA Based Platforms Applied to the Full Search Motion Estimation Algorithm},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311242},
  author = {Konstantinos Masselos and George A. Constantinides and Qiang Liu}
}
@inproceedings{conf/fpl/ErdenechimegSPG12,
  title = {Implementation and outcomes of FPGA-based system design in Mongolian education},
  pages = {491-494},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339181},
  crossref = {conf/fpl/2012},
  author = {D. Erdenechimeg and Ts. Sugir and François Philipp and Manfred Glesner}
}
@inproceedings{conf/fpl/OsanaYFHSIKA06,
  title = {Performance Evaluation of an Fpga-Based Biochemical Simulator ReCSip},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311327},
  author = {Yasunori Osana and Masato Yoshimi and Akira Funahashi and Noriko Hiroi and Yuichiro Shibata and Naoki Iwanaga and Hiroaki Kitano and Hideharu Amano}
}
@inproceedings{conf/fpl/McMillanG00,
  title = {Partial Run-Time Reconfiguration Using JRTR},
  pages = {352-360},
  doi = {10.1007/3-540-44614-1_38},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Scott McMillan and Steve Guccione}
}
@inproceedings{conf/fpl/GayasenLVKIT04,
  title = {A Dual-VDD Low Power FPGA Architecture},
  pages = {145-157},
  doi = {10.1007/978-3-540-30117-2_17},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Aman Gayasen and K. Lee and Narayanan Vijaykrishnan and Mahmut T. Kandemir and Mary Jane Irwin and Tim Tuan}
}
@inproceedings{conf/fpl/HarkinMHDDM08,
  title = {Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks},
  pages = {483-486},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629989},
  crossref = {conf/fpl/2008},
  author = {Jim Harkin and Fearghal Morgan and Steve Hall and Piotr Dudek and Thomas Dowrick and Liam McDaid}
}
@inproceedings{conf/fpl/BoemoRLM95,
  title = {Some Notes on Power Management on FPGA-Based Systems},
  pages = {149-157},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_108},
  author = {Eduardo I. Boemo and Guillermo González de Rivera and Sergio López-Buedo and Juan M. Meneses}
}
@inproceedings{conf/fpl/FoxT02,
  title = {Implementing the Discrete Cosine Transform Using the Xilinx Virtex FPGA},
  pages = {492-502},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_52},
  author = {Trevor W. Fox and Laurence E. Turner}
}
@inproceedings{conf/fpl/PlavecVB09,
  title = {Enhancements to FPGA design methodology using streaming},
  pages = {294-301},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272286},
  crossref = {conf/fpl/2009},
  author = {Franjo Plavec and Zvonko G. Vranesic and Stephen Dean Brown}
}
@inproceedings{conf/fpl/YiannacourasSR09,
  title = {Data parallel FPGA workloads: Software versus hardware},
  pages = {51-58},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272551},
  crossref = {conf/fpl/2009},
  author = {Peter Yiannacouras and J. Gregory Steffan and Jonathan Rose}
}
@inproceedings{conf/fpl/RouvroySQL03,
  title = {Design Strategies and Modified Descriptions to Optimize Cipher FPGA Implementations: Fast and Compact Results for DES and Triple-DES},
  pages = {181-193},
  doi = {10.1007/978-3-540-45234-8_19},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Gaël Rouvroy and François-Xavier Standaert and Jean-Jacques Quisquater and Jean-Didier Legat}
}
@inproceedings{conf/fpl/IturbeBATM11,
  title = {Methods and Mechanisms for Hardware Multitasking: Executing and Synchronizing Fully Relocatable Hardware Tasks in Xilinx FPGAs},
  pages = {295-300},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.60},
  crossref = {conf/fpl/2011},
  author = {Xabier Iturbe and Khaled Benkrid and Tughrul Arslan and Raul Torrego and Imanol Martinez}
}
@inproceedings{conf/fpl/WeinhardtL01,
  title = {Task-Parallel Programming of Reconfigurable Systems},
  pages = {172-181},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_18},
  author = {Markus Weinhardt and Wayne Luk}
}
@inproceedings{conf/fpl/SudhirNG01,
  title = {Configuration Caching and Swapping},
  pages = {192-202},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_20},
  author = {Suraj Sudhir and Suman Nath and Seth Copen Goldstein}
}
@inproceedings{conf/fpl/RoeslerN02,
  title = {Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture},
  pages = {637-646},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_66},
  author = {Eric Roesler and Brent E. Nelson}
}
@inproceedings{conf/fpl/BensaaliA04,
  title = {Design and Efficient FPGA Implementation of an RGB to YCrCb Color Space Converter Using Distributed Arithmetic},
  pages = {991-995},
  doi = {10.1007/978-3-540-30117-2_113},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Faycal Bensaali and Abbes Amira}
}
@inproceedings{conf/fpl/GonzalezMR09,
  title = {FPGA support for satellite computations of hyper spectral images},
  pages = {715-716},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272329},
  crossref = {conf/fpl/2009},
  author = {Carlos González and Daniel Mozos and Javier Resano}
}
@inproceedings{conf/fpl/XuGP15,
  title = {Data protection using recursive inverse function},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293978},
  crossref = {conf/fpl/2015},
  author = {Teng Xu 0001 and Hongxiang Gu and Miodrag Potkonjak}
}
@inproceedings{conf/fpl/ZienerAT06,
  title = {Identifying FPGA IP-Cores Based on Lookup Table Content Analysis},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311255},
  author = {Daniel Ziener and Stefan Assmus and Jürgen Teich}
}
@inproceedings{conf/fpl/GadkeK04,
  title = {Wavelet-Based Image Compression on the Reconfigurable Computer ACE-V},
  pages = {1006-1010},
  doi = {10.1007/978-3-540-30117-2_116},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Hagen Gädke and Andreas Koch 0001}
}
@inproceedings{conf/fpl/YanXCGWLH09,
  title = {FPGA-based acceleration of neural network for ranking in web search engine with a streaming architecture},
  pages = {662-665},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272343},
  crossref = {conf/fpl/2009},
  author = {Jing Yan and Ning-Yi Xu and Xiongfei Cai and Rui Gao and Yu Wang 0002 and Rong Luo and Feng-Hsiung Hsu}
}
@inproceedings{conf/fpl/LindosoEIL08,
  title = {Coarse-grain dynamically reconfigurable coprocessor for image processing in SOPC},
  pages = {539-542},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630003},
  crossref = {conf/fpl/2008},
  author = {Almudena Lindoso and Luis Entrena and Juan Izquierdo and Judith Liu-Jimenez}
}
@inproceedings{conf/fpl/FerreiraCN04,
  title = {An Environment for Exploring Data-Driven Architectures},
  pages = {1022-1026},
  doi = {10.1007/978-3-540-30117-2_119},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Ricardo S. Ferreira and João M. P. Cardoso and Horácio C. Neto}
}
@inproceedings{conf/fpl/TrieuM06,
  title = {Implementation of a Parallel and Pipelined Watershed Algorithm on FPGA},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311267},
  author = {Dang Ba Khac Trieu and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/StockK06,
  title = {Architecture Exploration and Tools for Pipelined Coarse-Grained Reconfigurable Arrays},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311194},
  author = {Florian Stock and Andreas Koch 0001}
}
@inproceedings{conf/fpl/RebaudengoRV02,
  title = {Simulation-Based Analysis of SEU Effects on SRAM-based FPGAs},
  pages = {607-615},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_63},
  author = {Maurizio Rebaudengo and Matteo Sonza Reorda and Massimo Violante}
}
@inproceedings{conf/fpl/OliverA03,
  title = {Improving DSP Performance with a Small Amount of Field Programmable Logic},
  pages = {520-532},
  doi = {10.1007/978-3-540-45234-8_51},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {John Oliver and Venkatesh Akella}
}
@inproceedings{conf/fpl/HerrholzOHSNGDHBHVSJFM07,
  title = {The ANDRES Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems},
  pages = {396-401},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380679},
  crossref = {conf/fpl/2007},
  author = {Andreas Herrholz and Frank Oppenheimer and Philipp A. Hartmann and Andreas Schallenberg and Wolfgang Nebel and Christoph Grimm 0001 and Markus Damm and Jan Haase and Florian Brame and Fernando Herrera and Eugenio Villar and Ingo Sander and Axel Jantsch and Anne-Marie Fouilliart and Marcos Martínez}
}
@inproceedings{conf/fpl/NiedermeierKS13,
  title = {A dataflow-inspired CGRA for streaming applications},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645609},
  crossref = {conf/fpl/2013},
  author = {Anja Niedermeier and Jan Kuper and Gerard J. M. Smit}
}
@inproceedings{conf/fpl/StratikopoulosCPD14,
  title = {HPC-gSpan: An FPGA-based parallel system for frequent subgraph mining},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927441},
  crossref = {conf/fpl/2014},
  author = {Athanasios Stratikopoulos and Grigorios Chrysos and Ioannis Papaefstathiou and Apostolos Dollas}
}
@inproceedings{conf/fpl/DiazRMCA04,
  title = {Real Time Optical Flow Processing System},
  pages = {617-626},
  doi = {10.1007/978-3-540-30117-2_63},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Javier Díaz and Eduardo Ros and Sonia Mota and Richard R. Carrillo and Rodrigo Agís}
}
@inproceedings{conf/fpl/Meyer-BaeseRG02,
  title = {Low Power High Speed Algebraic Integer Frequency Sampling Filters Using FPLDs},
  pages = {897-904},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_92},
  author = {Uwe Meyer-Bäse and Javier Ramírez and Antonio García}
}
@inproceedings{conf/fpl/SongSAL05,
  title = {Snort Offloader: A Reconfigurable Hardware NIDS Filter},
  pages = {493-498},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Haoyu Song and Todd S. Sproull and Michael Attig and John W. Lockwood}
}
@inproceedings{conf/fpl/KonoSY12,
  title = {Scalability analysis of tightly-coupled FPGA-cluster for lattice Boltzmann computation},
  pages = {120-127},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339275},
  crossref = {conf/fpl/2012},
  author = {Yoshiaki Kono and Kentaro Sano and Satoru Yamamoto}
}
@inproceedings{conf/fpl/JoostS08,
  title = {BOUNCE, a new approach to measure sub-nanosecond time intervals},
  pages = {511-514},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629996},
  crossref = {conf/fpl/2008},
  author = {Ralf Joost and Ralf Salomon}
}
@inproceedings{conf/fpl/SchieferK05,
  title = {Optimization of Start-Up Time and Quiescent Power Consumption of FPGAs},
  pages = {551-554},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Artur Schiefer and Udo Kebschull}
}
@inproceedings{conf/fpl/LysaghtMD94,
  title = {Design Experience with Fine-Grained FPGAs},
  pages = {298-302},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_106},
  author = {Patrick Lysaght and David McConnell and Hugh Dick}
}
@inproceedings{conf/fpl/CaffarenaLCN06,
  title = {High-Level Synthesis of Multiple Word-Length DSP Algorithms Using Heterogeneous-Resource FPGAs},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311288},
  author = {Gabriel Caffarena and Juan A. López and Carlos Carreras and Octavio Nieto-Taladriz}
}
@inproceedings{conf/fpl/KahneA97,
  title = {Stream synthesis for a wormhole run-time reconfigurable platform},
  pages = {101-110},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_215},
  author = {Brian Kahne and Peter M. Athanas}
}
@inproceedings{conf/fpl/Tomashau99,
  title = {Logic Circuit Speeding up through Multiplexing},
  pages = {438-443},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_50},
  author = {Valeri F. Tomashau}
}
@inproceedings{conf/fpl/EisenringP00,
  title = {Optimization of Run-Time Reconfigurable Embedded Systems},
  pages = {565-574},
  doi = {10.1007/3-540-44614-1_61},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Michael Eisenring and Marco Platzner}
}
@inproceedings{conf/fpl/SawitzkiGS98,
  title = {Increasing Microprocessor Performance with Tightly-Coupled Reconfigurable Logic Arrays},
  pages = {411-415},
  doi = {10.1007/BFb0055271},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Sergej Sawitzki and Achim Gratz and Rainer G. Spallek}
}
@inproceedings{conf/fpl/FeskeHFL02,
  title = {SoC Based Low Cost Design of Digital Audio Broadcasting Transport Network Applications},
  pages = {1105-1109},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_118},
  author = {Klaus Feske and Georg Heinrich and Berndt Fritzsche and Mark Langer}
}
@inproceedings{conf/fpl/PardoLC07,
  title = {Soft-Hard 3D FD-TD Solver for Non Destructive Evaluation},
  pages = {17-22},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380619},
  crossref = {conf/fpl/2007},
  author = {Fernando Pardo and P. López and Diego Cabello}
}
@inproceedings{conf/fpl/ShieldSM07a,
  title = {Analysis of Kernel Effects on Optimisation Mismatch in Cache Reconfiguration},
  pages = {625-628},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380732},
  crossref = {conf/fpl/2007},
  author = {John Shield and Peter Sutton and Philip Machanick}
}
@inproceedings{conf/fpl/ChatiMBBB07,
  title = {SoPC architecture for a Key Point Detector},
  pages = {710-713},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380751},
  crossref = {conf/fpl/2007},
  author = {Harding Djakou Chati and Felix Mühlbauer and Tim Braun and Christophe Bobda and Karsten Berns}
}
@inproceedings{conf/fpl/TommiskaS01,
  title = {Dijkstra's Shortest Path Routing Algorithm in Reconfigurable Hardware},
  pages = {653-657},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_73},
  author = {Matti Tommiska and Jorma Skyttä}
}
@inproceedings{conf/fpl/ThoniS09,
  title = {Novel strategies for hardware acceleration of frequent itemset mining with the apriori algorithm},
  pages = {489-492},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272494},
  crossref = {conf/fpl/2009},
  author = {David W. Thöni and Alfred Strey}
}
@inproceedings{conf/fpl/KobayashiKKTOSO06,
  title = {A Yield and Speed Enhancement Technique Using Reconfigurable Devices Against Within-Die Variations on the Nanometer Regime},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311276},
  author = {Kazutoshi Kobayashi and Manabu Kotani and Kazuya Katsuki and Y. Takatsukasa and K. Ogata and Yuuri Sugihara and Hidetoshi Onodera}
}
@inproceedings{conf/fpl/CourtH05,
  title = {LAMP: A Tool Suite for Families of FPGA-Based Application Accelerators},
  pages = {612-617},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Tom Van Court and Martin C. Herbordt}
}
@inproceedings{conf/fpl/Athanas09,
  title = {In search of agile hardware},
  pages = {2},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272571},
  crossref = {conf/fpl/2009},
  author = {Peter Athanas}
}
@inproceedings{conf/fpl/Meyer-BaseM94,
  title = {COordinate Rotation DIgital Computer (CORDIC) Synthesis for FPGA},
  pages = {397-408},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_124},
  author = {Uwe Meyer-Bäse and Anke Meyer-Bäse and Wolfgang Hilberg}
}
@inproceedings{conf/fpl/RaoAKT13,
  title = {Altering LUT configuration for wear-out mitigation of FPGA-mapped designs},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645497},
  crossref = {conf/fpl/2013},
  author = {Parthasarathy M. B. Rao and Abdulazim Amouri and Saman Kiamehr and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpl/LiuTBT15,
  title = {Adaptive MRAM-based CGRAs},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293984},
  crossref = {conf/fpl/2015},
  author = {Xiaobin Liu and Tedy Thomas and Alan Boguslawski and Russell Tessier}
}
@inproceedings{conf/fpl/TorregoVMIB12,
  title = {Data coding functions for Software Defined Radios implemented on R3TOS},
  pages = {33-40},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339238},
  crossref = {conf/fpl/2012},
  author = {Raul Torrego and Inaki Val and Eñaut Muxika and Xabier Iturbe and Khaled Benkrid}
}
@inproceedings{conf/fpl/FarisiHBS11,
  title = {Memory-Efficient and Fast Run-Time Reconfiguration of Regularly Structured Designs},
  pages = {171-176},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.39},
  crossref = {conf/fpl/2011},
  author = {Brahim Al Farisi and Karel Heyse and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/fpl/AndersonPSABWA07,
  title = {Supporting High Level Language Semantics Within Hardware Resident Threads},
  pages = {98-103},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380632},
  crossref = {conf/fpl/2007},
  author = {Erik K. Anderson and Wesley Peck and Jim Stevens and Jason Agron and Fabrice Baijot and Seth Warn and David L. Andrews}
}
@inproceedings{conf/fpl/KettelhoitP06,
  title = {A Layer Model for Systematically Designing Dynamically Reconfigurable Systems},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311265},
  author = {Boris Kettelhoit and Mario Porrmann}
}
@inproceedings{conf/fpl/KimKKH03,
  title = {A New Arithmetic Unit in GF(2m) for Reconfigurable Hardware Implementation},
  pages = {670-680},
  doi = {10.1007/978-3-540-45234-8_65},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Chang Hoon Kim and Soonhak Kwon and Jong Jin Kim and Chun Pyo Hong}
}
@inproceedings{conf/fpl/KadiFSH14,
  title = {Multi-FPGA reconfigurable system for accelerating MATLAB simulations},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927396},
  crossref = {conf/fpl/2014},
  author = {Muhammed Al Kadi and Max Ferger and Volker Stegemann and Michael Hübner}
}
@inproceedings{conf/fpl/VelegalatiK09,
  title = {DPA resistance for light-weight implementations of cryptographic algorithms on FPGAs},
  pages = {385-390},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272260},
  crossref = {conf/fpl/2009},
  author = {Rajesh Velegalati and Jens-Peter Kaps}
}
@inproceedings{conf/fpl/GholamipourKES10,
  title = {Exploiting Architectural Similarities and Mode Sequencing in Joint Cost Optimization of Multi-mode FIR Filters},
  pages = {175-178},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.42},
  crossref = {conf/fpl/2010},
  author = {Amir Hossein Gholamipour and Fadi J. Kurdahi and Ahmed M. Eltawil and Mazen A. R. Saghir}
}
@inproceedings{conf/fpl/YuLHMGZ09,
  title = {Towards a unique FPGA-based identification circuit using process variations},
  pages = {397-402},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272255},
  crossref = {conf/fpl/2009},
  author = {Haile Yu and Philip Heng Wai Leong and Heiko Hinkelmann and Leandro Möller and Manfred Glesner and Peter Zipf}
}
@inproceedings{conf/fpl/IchikawaSUK00,
  title = {Evaluation of Accelerator Designs for Subgraph Isomorphism Problem},
  pages = {729-738},
  doi = {10.1007/3-540-44614-1_77},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Shuichi Ichikawa and Hidemitsu Saito and Lerdtanaseangtham Udorn and Kouji Konishi}
}
@inproceedings{conf/fpl/AmanoIKFS04,
  title = {Techniques for Virtual Hardware on a Dynamically Reconfigurable Processor - An Approach to Tough Cases},
  pages = {464-473},
  doi = {10.1007/978-3-540-30117-2_48},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Hideharu Amano and Takeshi Inuo and Hirokazu Kami and Taro Fujii and Masayasu Suzuki}
}
@inproceedings{conf/fpl/LichtermannN94,
  title = {A High-Speed Rotation Processor},
  pages = {123-125},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_78},
  author = {Jan Lichtermann and Günter Neustädter}
}
@inproceedings{conf/fpl/StevensCFMS10,
  title = {SeqHive: A Reconfigurable Computer Cluster for Genome Re-sequencing},
  pages = {442-447},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.121},
  crossref = {conf/fpl/2010},
  author = {Kristian Stevens and Henry Chen and Terry Filiba and Peter McMahon and Yun S. Song}
}
@inproceedings{conf/fpl/PontarelliGNTB10,
  title = {Exploiting Dynamic Reconfiguration for FPGA Based Network Intrusion Detection Systems},
  pages = {10-14},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.13},
  crossref = {conf/fpl/2010},
  author = {Salvatore Pontarelli and Claudio Greco and Enrico Nobile and Simone Teofili and Giuseppe Bianchi}
}
@inproceedings{conf/fpl/PhamFM14,
  title = {Efficient multi-standard cognitive radios on FPGAs},
  pages = {1-2},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927380},
  crossref = {conf/fpl/2014},
  author = {Thinh H. Pham and Suhaib A. Fahmy and Ian Vince McLoughlin}
}
@inproceedings{conf/fpl/KanazawaM07,
  title = {An FPGA Solver for Very Large SAT Problems},
  pages = {493-496},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380697},
  crossref = {conf/fpl/2007},
  author = {Kenji Kanazawa and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/StefatosAKF06,
  title = {Integrating the Electronics of the Control-Loops of the JPL/Boeing Gyroscope Within an Evolvable Hardware Architecture},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311330},
  author = {Evangelos F. Stefatos and Tughrul Arslan and Didier Keymeulen and Ian Ferguson}
}
@inproceedings{conf/fpl/SaluvereKT94,
  title = {Direct Sequence Spread Spectrum Digital Radio DSP Prototyping Using Xilinx FPGAs},
  pages = {138-140},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_83},
  author = {T. Saluvere and Daniel Kerek and Hannu Tenhunen}
}
@inproceedings{conf/fpl/VasilkoA96,
  title = {Optically Reconfigurable FPGAs: Is this a Future Trend?},
  pages = {270-279},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_29},
  author = {Milan Vasilko and Djamel Ait-Boudaoud}
}
@inproceedings{conf/fpl/FauraMADI97,
  title = {Multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on-chip microprocessor},
  pages = {1-10},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_205},
  author = {Julio Faura and Juan Manuel Moreno and Miguel Angel Aguirre Echánove and Phuoc van Duong and Josep Maria Insenser}
}
@inproceedings{conf/fpl/BaratJALDC03,
  title = {Low Power Coarse-Grained Reconfigurable Instruction Set Processor},
  pages = {230-239},
  doi = {10.1007/978-3-540-45234-8_23},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Francisco Barat and Murali Jayapala and Tom Vander Aa and Rudy Lauwereins and Geert Deconinck and Henk Corporaal}
}
@inproceedings{conf/fpl/AhmedH11,
  title = {Modeling and Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-Based Systems Using Stochastic Networks},
  pages = {70-75},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.23},
  crossref = {conf/fpl/2011},
  author = {Rehan Ahmed and Peter Hallschmid}
}
@proceedings{conf/fpl/2007,
  editor = {Koen Bertels},
  editor = {Walid A. Najjar},
  editor = {Arjan J. van Genderen},
  editor = {Stamatis Vassiliadis},
  title = {FPL 2007, International Conference on Field Programmable Logic and Applications, Amsterdam, The Netherlands, 27-29 August 2007},
  isbn = {1-4244-1060-6},
  publisher = {IEEE},
  year = {2007},
  booktitle = {FPL},
  author = {}
}
@inproceedings{conf/fpl/HurkatCNMR15,
  title = {Fast hierarchical implementation of sequential tree-reweighted belief propagation for probabilistic inference},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293934},
  crossref = {conf/fpl/2015},
  author = {Skand Hurkat and Jungwook Choi and Eriko Nurvitadhi and Jose F. Martinez and Rob A. Rutenbar}
}
@inproceedings{conf/fpl/DoringOL98,
  title = {Programming and Implementation of Reconfigurable Routers},
  pages = {500-504},
  doi = {10.1007/BFb0055289},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Andreas C. Döring and Wolfgang Obelöer and Gunther Lustig}
}
@inproceedings{conf/fpl/QiAHC15,
  title = {Optimizing energy efficient low-swing interconnect for sub-threshold FPGAs},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293979},
  crossref = {conf/fpl/2015},
  author = {He Qi and Oluseyi A. Ayorinde and Yu Huang and Benton H. Calhoun}
}
@inproceedings{conf/fpl/WuWB08,
  title = {An ILP formulation for architectural synthesis and application mapping on FPGA-based hybrid multi-processor SOC},
  pages = {451-454},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629981},
  crossref = {conf/fpl/2008},
  author = {Jason Wu and John W. Williams and Neil W. Bergmann}
}
@inproceedings{conf/fpl/ProencaC11,
  title = {Compact CLEFIA Implementation on FPGAS},
  pages = {512-517},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.101},
  crossref = {conf/fpl/2011},
  author = {Paulo Proenca and Ricardo Chaves}
}
@inproceedings{conf/fpl/InakagataMOFA09,
  title = {Modularizing flux limiter functions for a Computational Fluid Dynamics accelerator on FPGAs},
  pages = {654-657},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272347},
  crossref = {conf/fpl/2009},
  author = {Kenta Inakagata and Hirokazu Morishita and Yasunori Osana and Naoyuki Fujita and Hideharu Amano}
}
@inproceedings{conf/fpl/MelisCL02,
  title = {Image Registration of Real-Time Broadcast Video Using the UltraSONIC Reconfigurable Computer},
  pages = {1148-1151},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_128},
  author = {Wim J. C. Melis and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/Musa08,
  title = {FPGAS in high energy physics experiments at CERN},
  pages = {2},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629896},
  crossref = {conf/fpl/2008},
  author = {L. Musa}
}
@inproceedings{conf/fpl/KohlerBPZS04,
  title = {Increasing ILP of RISC Microprocessors Through Control-Flow Based Reconfiguration},
  pages = {781-790},
  doi = {10.1007/978-3-540-30117-2_79},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Steffen Köhler and Jens Braunes and Thomas Preußer and Martin Zabel and Rainer G. Spallek}
}
@inproceedings{conf/fpl/KumarMRK03,
  title = {Testable Clock Routing Architecture for Field Programmable Gate Arrays},
  pages = {1044-1047},
  doi = {10.1007/978-3-540-45234-8_116},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {L. Kalyan Kumar and Amol J. Mupid and Aditya S. Ramani and V. Kamakoti}
}
@inproceedings{conf/fpl/NogueraB05,
  title = {Performance and Energy Analysis of Task-Level Graph Transformation Techniques for Dynamically Reconfigurable Architectures},
  pages = {563-567},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Juanjo Noguera and Rosa M. Badia}
}
@inproceedings{conf/fpl/DohiHNSO12,
  title = {Deep-pipelined FPGA implementation of ellipse estimation for eye tracking},
  pages = {458-463},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339144},
  crossref = {conf/fpl/2012},
  author = {Keisuke Dohi and Yuma Hatanaka and Kazuhiro Negi and Yuichiro Shibata and Kiyoshi Oguri}
}
@inproceedings{conf/fpl/WangCE12,
  title = {Examination of the concept of a row-column separated median filter},
  pages = {659-662},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339234},
  crossref = {conf/fpl/2012},
  author = {Di Wang and Christopher T. Clarke and A. N. Evans}
}
@inproceedings{conf/fpl/HandaV04,
  title = {An Integrated Online Scheduling and Placement Methodology},
  pages = {444-453},
  doi = {10.1007/978-3-540-30117-2_46},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Manish Handa and Ranga Vemuri}
}
@inproceedings{conf/fpl/SheffieldAK12,
  title = {Automatic generation of application-specific accelerators for FPGAs from python loop nests},
  pages = {567-570},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339372},
  crossref = {conf/fpl/2012},
  author = {David Sheffield and Michael J. Anderson and Kurt Keutzer}
}
@inproceedings{conf/fpl/DasWLL09,
  title = {Modeling post-techmapping and post-clustering FPGA circuit depth},
  pages = {205-211},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272315},
  crossref = {conf/fpl/2009},
  author = {Joydip Das and Steven J. E. Wilton and Philip Heng Wai Leong and Wayne Luk}
}
@inproceedings{conf/fpl/EdwardsG00,
  title = {The Implementation of Synchronous Dataflow Graphs Using Reconfigurable Hardware},
  pages = {739-748},
  doi = {10.1007/3-540-44614-1_78},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Martyn Edwards and Peter Green}
}
@inproceedings{conf/fpl/AgarwalHAHKA14,
  title = {High-throughput implementation of a million-point sparse Fourier Transform},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927450},
  crossref = {conf/fpl/2014},
  author = {Abhinav Agarwal and Haitham Hassanieh and Omid Abari and Ezzeldin Hamed and Dina Katabi and Arvind}
}
@inproceedings{conf/fpl/Kennedy03,
  title = {Exploiting Redundancy to Speedup Reconfiguration of an FPGA},
  pages = {262-271},
  doi = {10.1007/978-3-540-45234-8_26},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Irwin Kennedy}
}
@inproceedings{conf/fpl/GehringLW94,
  title = {A Laboratory for a Digital Design Course Using FPGAs},
  pages = {385-396},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_123},
  author = {Stephan W. Gehring and Stefan H.-M. Ludwig and Niklaus Wirth}
}
@inproceedings{conf/fpl/LinLC12,
  title = {K-means implementation on FPGA for high-dimensional data using triangle inequality},
  pages = {437-442},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339141},
  crossref = {conf/fpl/2012},
  author = {Zhongduo Lin and Charles Lo and Paul Chow}
}
@inproceedings{conf/fpl/CorsonelloPIC03,
  title = {Variable Precision Multipliers for FPGA-Based Reconfigurable Computing Systems},
  pages = {661-669},
  doi = {10.1007/978-3-540-45234-8_64},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Pasquale Corsonello and Stefania Perri and Maria Antonia Iachino and Giuseppe Cocorullo}
}
@inproceedings{conf/fpl/Yu08,
  title = {FPGA interconnect sizing using extended logical effort model},
  pages = {695-696},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630042},
  crossref = {conf/fpl/2008},
  author = {Haile Yu}
}
@inproceedings{conf/fpl/OjailDCD09,
  title = {A reconfigurable FIR/FFT unit for wireless telecommunication systems},
  pages = {645-648},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272375},
  crossref = {conf/fpl/2009},
  author = {Maroun Ojail and Raphaël David and Stéphane Chevobbe and Didier Demigny}
}
@inproceedings{conf/fpl/EmmertB99,
  title = {Tabu Search: Ultra-Fast Placement for FPGAs},
  pages = {81-90},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_9},
  author = {John M. Emmert and Dinesh Bhatia}
}
@inproceedings{conf/fpl/NazarSC13,
  title = {Accelerated FPGA repair through shifted scrubbing},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645533},
  crossref = {conf/fpl/2013},
  author = {Gabriel L. Nazar and Leonardo P. Santos and Luigi Carro}
}
@inproceedings{conf/fpl/WonnebergerKDGE14,
  title = {Efficient 3D triangulation in hardware for dense structure-from-motion in low-speed automotive scenarios},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927465},
  crossref = {conf/fpl/2014},
  author = {Stefan Wonneberger and Max Kohler and Wojciech Derendarz and Thorsten Graf and Rolf Ernst}
}
@inproceedings{conf/fpl/FukudaITKSAM14,
  title = {Caching memcached at reconfigurable network interface},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927487},
  crossref = {conf/fpl/2014},
  author = {Eric Shun Fukuda and Hiroaki Inoue and Takashi Takenaka and Dahoo Kim and Tsunaki Sadahisa and Tetsuya Asai and Masato Motomura}
}
@inproceedings{conf/fpl/CilardoDLM10,
  title = {Early Prediction of Hardware Complexity in HLL-to-HDL Translation},
  pages = {483-488},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.97},
  crossref = {conf/fpl/2010},
  author = {Alessandro Cilardo and Paolo Durante and Carmelo Lofiego and Antonino Mazzeo}
}
@inproceedings{conf/fpl/PanainteBV04,
  title = {The PowerPC Backend Molen Compiler},
  pages = {434-443},
  doi = {10.1007/978-3-540-30117-2_45},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Elena Moscu Panainte and Koen Bertels and Stamatis Vassiliadis}
}
@inproceedings{conf/fpl/TangGM14,
  title = {Pattern-based FPGA logic block and clustering algorithm},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927429},
  crossref = {conf/fpl/2014},
  author = {Xifan Tang and Pierre-Emmanuel Gaillardon and Giovanni De Micheli}
}
@inproceedings{conf/fpl/ZhangXLLNW12,
  title = {ITester: A FPGA based high performance traffic replay tool},
  pages = {699-702},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339156},
  crossref = {conf/fpl/2012},
  author = {Fuxing Zhang and Yingke Xie and Junjie Liu and Layong Luo and Qingsong Ning and Xiaolong Wu}
}
@inproceedings{conf/fpl/SaldanaC06,
  title = {TMD-MPI: An MPI Implementation for Multiple Processors Across Multiple FPGAs},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311233},
  author = {Manuel Saldaña and Paul Chow}
}
@inproceedings{conf/fpl/PoldreTM98,
  title = {Modular Exponent Realization on FPGAs},
  pages = {336-347},
  doi = {10.1007/BFb0055261},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Juri Põldre and Kalle Tammemäe and Marek Mandre}
}
@inproceedings{conf/fpl/BrunelliGGN08,
  title = {A dedicated DMA logic addressing a time multiplexed memory to reduce the effects of the system bus bottleneck},
  pages = {487-490},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629990},
  crossref = {conf/fpl/2008},
  author = {Claudio Brunelli and Fabio Garzia and Carmelo Giliberto and Jari Nurmi}
}
@inproceedings{conf/fpl/VenkataramaniSBG02,
  title = {Factors Influencing the Performance of a CPU-RFU Hybrid Architecture},
  pages = {955-965},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_98},
  author = {Girish Venkataramani and Suraj Sudhir and Mihai Budiu and Seth Copen Goldstein}
}
@inproceedings{conf/fpl/AngepatECC10,
  title = {NIFD: Non-intrusive FPGA Debugger -- Debugging FPGA 'Threads' for Rapid HW/SW Systems Prototyping},
  pages = {356-359},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.77},
  crossref = {conf/fpl/2010},
  author = {Hari Angepat and Gage Eads and Christopher Craik and Derek Chiou}
}
@inproceedings{conf/fpl/WoodsIA13,
  title = {Hybrid FPGA-accelerated SQL query processing},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645619},
  crossref = {conf/fpl/2013},
  author = {Louis Woods and Zsolt István and Gustavo Alonso}
}
@inproceedings{conf/fpl/HartensteinBHN97,
  title = {Data scheduling to increase performance of parallel accelerators},
  pages = {294-303},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_234},
  author = {Reiner W. Hartenstein and Jürgen Becker and Michael Herz and Ulrich Nageldinger}
}
@inproceedings{conf/fpl/BogelNW94,
  title = {A Design Environment with Emulation of Prototypes for Hardware/Software Systems Using XILINX FPGA},
  pages = {315-317},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_111},
  author = {Gerd vom Bögel and Petra Nauber and Jörg Winkler}
}
@inproceedings{conf/fpl/ShiraziAA95,
  title = {Implementation of a 2-D Fast Fourier Transform on an FPGA-Based Custom Computing Machine},
  pages = {282-292},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_122},
  author = {Nabeel Shirazi and Peter M. Athanas and A. Lynn Abbott}
}
@inproceedings{conf/fpl/MaruyamaTH99,
  title = {Hardware Implementation Techniques for Recursive Calls and Loops},
  pages = {450-455},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_52},
  author = {Tsutomu Maruyama and Masaaki Takagi and Tsutomu Hoshino}
}
@proceedings{conf/fpl/2000,
  editor = {Reiner W. Hartenstein},
  editor = {Herbert Grünbacher},
  title = {Field-Programmable Logic and Applications, The Roadmap to Reconfigurable Computing, 10th International Workshop, FPL 2000, Villach, Austria, August 27-30, 2000, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {1896},
  publisher = {Springer},
  year = {2000},
  isbn = {3-540-67899-9},
  author = {}
}
@inproceedings{conf/fpl/WalderP04,
  title = {A Runtime Environment for Reconfigurable Hardware Operating Systems},
  pages = {831-835},
  doi = {10.1007/978-3-540-30117-2_84},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Herbert Walder and Marco Platzner}
}
@inproceedings{conf/fpl/CharotYW03,
  title = {Efficient Modular-Pipelined AES Implemenation in Counter Mode on ALTERA FPGA},
  pages = {282-291},
  doi = {10.1007/978-3-540-45234-8_28},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {François Charot and Eslam Yahya and Charles Wagner}
}
@inproceedings{conf/fpl/SubramanianP01,
  title = {A Data Re-use Based Compiler Optimization for FPGAs},
  pages = {648-652},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_72},
  author = {Ram Subramanian and Santosh Pande}
}
@inproceedings{conf/fpl/PapadonikolakisB08,
  title = {Efficient FPGA mapping of Gilbert's algorithm for SVM training on large-scale classification problems},
  pages = {385-390},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629968},
  crossref = {conf/fpl/2008},
  author = {Markos Papadonikolakis and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpl/WeiCZCBH08,
  title = {MacroMap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation},
  pages = {559-562},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630008},
  crossref = {conf/fpl/2008},
  author = {Xing Wei and Juanjuan Chen and Qiang Zhou and Yici Cai and Jinian Bian and Xianlong Hong}
}
@inproceedings{conf/fpl/KerinsPM04,
  title = {Algorithms and Architectures for Use in FPGA Implementations of Identity Based Encryption Schemes},
  pages = {74-83},
  doi = {10.1007/978-3-540-30117-2_10},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Tim Kerins and Emanuel M. Popovici and William P. Marnane}
}
@inproceedings{conf/fpl/KuharaTHA15,
  title = {Reduction calculator in an FPGA based switching Hub for high performance clusters},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293985},
  crossref = {conf/fpl/2015},
  author = {Takuya Kuhara and Chiharu Tsuruta and Toshihiro Hanawa and Hideharu Amano}
}
@inproceedings{conf/fpl/SklyarovMLMOK98,
  title = {Integrated Development Environment for Logic Synthesis Based on Dynamically Reconfigurable FPGAs},
  pages = {19-28},
  doi = {10.1007/BFb0055229},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Valery Sklyarov and Ricardo Sal Monteiro and Nuno Lau and Andreia Melo and Arnaldo Oliveira and Konstantin Kondratjuk}
}
@inproceedings{conf/fpl/JafriSDAHPPT14,
  title = {TransPar: Transformation based dynamic Parallelism for low power CGRAs},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927485},
  crossref = {conf/fpl/2014},
  author = {Syed M. A. H. Jafri and Guilermo Serrano and Masoud Daneshtalab and Naeem Abbas and Ahmed Hemani and Kolin Paul and Juha Plosila and Hannu Tenhunen}
}
@inproceedings{conf/fpl/PaulssonHBPG07,
  title = {On-line Routing of Reconfigurable Functions for Future Self-Adaptive Systems - Investigations within the ÆTHER Project},
  pages = {415-422},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380682},
  crossref = {conf/fpl/2007},
  author = {Katarina Paulsson and Michael Hübner and Jürgen Becker and Jean-Marc Philippe and Christian Gamrat}
}
@inproceedings{conf/fpl/MelnikoffJQR00,
  title = {Reconfigurable Computing for Speech Recognition: Preliminary Findings},
  pages = {495-504},
  doi = {10.1007/3-540-44614-1_54},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Stephen J. Melnikoff and Philip James-Roxby and Steven F. Quigley and Martin J. Russell}
}
@inproceedings{conf/fpl/BrebnerD01,
  title = {Chip-Based Reconfigurable Task Management},
  pages = {182-191},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_19},
  author = {Gordon J. Brebner and Oliver Diessel}
}
@inproceedings{conf/fpl/PalmerN04,
  title = {A Parallel FFT Architecture for FPGAs},
  pages = {948-953},
  doi = {10.1007/978-3-540-30117-2_105},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Joseph Palmer and Brent E. Nelson}
}
@inproceedings{conf/fpl/HoriSST08,
  title = {Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems},
  pages = {23-28},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629902},
  crossref = {conf/fpl/2008},
  author = {Yohei Hori and Akashi Satoh and Hirofumi Sakane and Kenji Toda}
}
@inproceedings{conf/fpl/AmanoSU00,
  title = {Reconfigurable Systems: New Activities in Asia},
  pages = {585-594},
  doi = {10.1007/3-540-44614-1_63},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Hideharu Amano and Yuichiro Shibata and Masaki Uno}
}
@inproceedings{conf/fpl/HubnerUBKB04,
  title = {Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems},
  pages = {1037-1041},
  doi = {10.1007/978-3-540-30117-2_122},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Michael Hübner and Michael Ullmann and Lars Braun and A. Klausmann and Jürgen Becker}
}
@inproceedings{conf/fpl/BruchonCTS05,
  title = {Magnetic remanent memory structures for dynamically reconfigurable fine grain FPGA},
  pages = {687-690},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Nicolas Bruchon and Gaston Cambon and Lionel Torres and Gilles Sassatelli}
}
@inproceedings{conf/fpl/SaitoMHH01,
  title = {A Music Synthesizer on FPGA},
  pages = {377-387},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_39},
  author = {Takashi Saito and Tsutomu Maruyama and Tsutomu Hoshino and Saburo Hirano}
}
@inproceedings{conf/fpl/Kelem94,
  title = {Meaningful Benchmarks for Logic Optimization of Table-Lookup FPGAs},
  pages = {274-276},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_98},
  author = {Steven H. Kelem}
}
@inproceedings{conf/fpl/SklyarovSMS11,
  title = {Implementation in FPGA of Address-Based Data Sorting},
  pages = {405-410},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.81},
  crossref = {conf/fpl/2011},
  author = {Valery Sklyarov and Iouliia Skliarova and Dmitri Mihhailov and Alexander Sudnitson}
}
@inproceedings{conf/fpl/AoyamaS02,
  title = {Threshold Element-Based Symmetric Function Generators and Their Functional Extension},
  pages = {1092-1096},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_115},
  author = {Kazuo Aoyama and Hiroshi Sawada}
}
@inproceedings{conf/fpl/Rabaey00,
  title = {Silicon Platforms for the Next Generation Wireless Systems - What Role Does Reconfigurable Hardware Play?},
  pages = {277-285},
  doi = {10.1007/3-540-44614-1_31},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jan M. Rabaey}
}
@inproceedings{conf/fpl/Drzevitzky10,
  title = {Proof-Carrying Hardware: Runtime Formal Verification for Secure Dynamic Reconfiguration},
  pages = {255-258},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.59},
  crossref = {conf/fpl/2010},
  author = {Stephanie Drzevitzky}
}
@inproceedings{conf/fpl/DelvaiEE03,
  title = {A Generic Architecture for Integrated Smart Transducers},
  pages = {733-744},
  doi = {10.1007/978-3-540-45234-8_71},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Martin Delvai and Ulrike Eisenmann and Wilfried Elmenreich}
}
@inproceedings{conf/fpl/MorganCCARODKM11,
  title = {Remote FPGA Lab with Interactive Control and Visualisation Interface},
  pages = {496-499},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.98},
  crossref = {conf/fpl/2011},
  author = {Fearghal Morgan and Seamus Cawley and Frank Callaly and Shane Agnew and Patrick Rocke and Martin O'Halloran and Nina Drozd and Krzysztof Kepa and Brian McGinley}
}
@inproceedings{conf/fpl/Baker04,
  title = {Efficient FPGA-Based Security Kernels},
  pages = {1191},
  doi = {10.1007/978-3-540-30117-2_177},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Zachary K. Baker}
}
@inproceedings{conf/fpl/CakirGN03,
  title = {HW-Driven Emulation with Automatic Interface Generation},
  pages = {627-637},
  doi = {10.1007/978-3-540-45234-8_61},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {M. Çakir and Eike Grimpe and Wolfgang Nebel}
}
@inproceedings{conf/fpl/Domenech-AsensiMMA06,
  title = {Synthesis on FPAA of a Smart Sthetoscope Analog Subsystem},
  pages = {1-5},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311222},
  author = {Ginés Doménech-Asensi and Juan Martínez-Alajarín and Ramón Ruiz Merino and José-Alejandro López Alcantud}
}
@inproceedings{conf/fpl/TaberoSMM04,
  title = {A Low Fragmentation Heuristic for Task Placement in 2D RTR HW Management},
  pages = {241-250},
  doi = {10.1007/978-3-540-30117-2_26},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jesús Tabero and Julio Septién and Hortensia Mecha and Daniel Mozos}
}
@inproceedings{conf/fpl/GrahamN99,
  title = {Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing},
  pages = {1-10},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_1},
  author = {Paul S. Graham and Brent E. Nelson}
}
@inproceedings{conf/fpl/PionteckAKM08,
  title = {On the design parameters of runtime reconfigurable systems},
  pages = {683-686},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630039},
  crossref = {conf/fpl/2008},
  author = {Thilo Pionteck and Carsten Albrecht and Roman Koch and Erik Maehle}
}
@inproceedings{conf/fpl/EhliarKL08,
  title = {A high performance microprocessor with DSP extensions optimized for the Virtex-4 FPGA},
  pages = {599-602},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630018},
  crossref = {conf/fpl/2008},
  author = {Andreas Ehliar and Per Karlström and Dake Liu}
}
@inproceedings{conf/fpl/Torresen04,
  title = {An Evolvable Hardware Tutorial},
  pages = {821-830},
  doi = {10.1007/978-3-540-30117-2_83},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jim Tørresen}
}
@inproceedings{conf/fpl/GrantCL06,
  title = {Semi-Synthetic Circuit Generation Using Graph Monomorphism for Testing Incremental Placement and Incremental Routing Tools},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311300},
  author = {David Grant and Scott Chin and Guy G. Lemieux}
}
@inproceedings{conf/fpl/WintersteinBC13,
  title = {FPGA-based K-means clustering using tree-based data structures},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645501},
  crossref = {conf/fpl/2013},
  author = {Felix Winterstein and Samuel Bayliss and George A. Constantinides}
}
@inproceedings{conf/fpl/KrupnovaMBSM02,
  title = {How Fast Is Rapid FPGA-based Prototyping: Lessons and Challenges from the Digital TV Design Prototyping Project},
  pages = {26-35},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_5},
  author = {Helena Krupnova and Veronique Meurou and Christophe Barnichon and Carlos Serra and Farid Morsi}
}
@inproceedings{conf/fpl/KanazawaM06,
  title = {An FPGA Solver for Large SAT Problems},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311229},
  author = {Kenji Kanazawa and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/GoldbergK94,
  title = {Using Consensusless Covers for Fast Operating on Boolean Functions},
  pages = {114-116},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_75},
  author = {Eugene Goldberg and Ludmila Krasilnikova}
}
@inproceedings{conf/fpl/HungTL14,
  title = {Transparent insertion of latency-oblivious logic onto FPGAs},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927497},
  crossref = {conf/fpl/2014},
  author = {Eddie Hung and Tim Todman and Wayne Luk}
}
@inproceedings{conf/fpl/GoedersW14,
  title = {Effective FPGA debug for high-level synthesis generated circuits},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927498},
  crossref = {conf/fpl/2014},
  author = {Jeffrey B. Goeders and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/EslamiW14,
  title = {Incremental distributed trigger insertion for efficient FPGA debug},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927418},
  crossref = {conf/fpl/2014},
  author = {Fatemeh Eslami and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/SantambrogioS06,
  title = {Partial Dynamic Reconfiguration: The Caronte Approach. A New Degree of Freedom in the HW/SW Codesign},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311355},
  author = {Marco D. Santambrogio and Donatella Sciuto}
}
@inproceedings{conf/fpl/NiuJLLP12,
  title = {Exploiting run-time reconfiguration in stencil computation},
  pages = {173-180},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339257},
  crossref = {conf/fpl/2012},
  author = {Xinyu Niu and Qiwei Jin and Wayne Luk and Qiang Liu and Oliver Pell}
}
@inproceedings{conf/fpl/HagemeyerKKP07,
  title = {A Design Methodology for Communication Infrastructures on Partially Reconfigurable FPGAs},
  pages = {331-338},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380668},
  crossref = {conf/fpl/2007},
  author = {Jens Hagemeyer and Boris Kettelhoit and Markus Koester and Mario Porrmann}
}
@inproceedings{conf/fpl/Saha07,
  title = {Automatic Software Hardware Co-Design for Reconfigurable Computing Systems},
  pages = {507-508},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380702},
  crossref = {conf/fpl/2007},
  author = {Proshanta Saha}
}
@inproceedings{conf/fpl/JaveedWS15,
  title = {Serial and parallel interleaved modular multipliers on FPGA platform},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293986},
  crossref = {conf/fpl/2015},
  author = {Khalid Javeed and Xiaojun Wang and Mike Scott}
}
@inproceedings{conf/fpl/Dales99,
  title = {The Proteus Processor - A Conventional CPU with Reconfigurable Functionality},
  pages = {431-437},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_49},
  author = {Michael Dales}
}
@inproceedings{conf/fpl/RuhlDHM01,
  title = {Generative Development System for FPGA Processors with Active Components},
  pages = {513-522},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_53},
  author = {Stephan Rühl and Peter Dillinger and Stefan Hezel and Reinhard Männer}
}
@inproceedings{conf/fpl/WesterK13,
  title = {A space/time tradeoff methodology using higher-order functions},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645613},
  crossref = {conf/fpl/2013},
  author = {Rinse Wester and Jan Kuper}
}
@inproceedings{conf/fpl/Leaver94,
  title = {FPGA Routing Structures from Real Circuits},
  pages = {303-305},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_107},
  author = {Andrew Leaver}
}
@inproceedings{conf/fpl/Guccione98,
  title = {WebScope: A Circuit Debug Tool},
  pages = {308-315},
  doi = {10.1007/BFb0055258},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Steve Guccione}
}
@inproceedings{conf/fpl/AbramsonD12,
  title = {A resiliency-aware scheduling approach for FPGA configuration: Preliminary results},
  pages = {471-472},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339196},
  crossref = {conf/fpl/2012},
  author = {Jeremy Abramson and Pedro C. Diniz}
}
@inproceedings{conf/fpl/BajracharyaSGE04,
  title = {Implementation of Elliptic Curve Cryptosystems over GF(2n) in Optimal Normal Basis on a Reconfigurable Computer},
  pages = {1001-1005},
  doi = {10.1007/978-3-540-30117-2_115},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Sashisu Bajracharya and Chang Shu 0003 and Kris Gaj and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpl/SychrovskyMS13,
  title = {FPGA-accelerated sliding window classifier with structured features},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645560},
  crossref = {conf/fpl/2013},
  author = {Ondrej Sychrovsky and Martin Matousek and Radim Sára}
}
@inproceedings{conf/fpl/NagyNHKCS12,
  title = {FPGA based acceleration of computational fluid flow simulation on unstructured mesh geometry},
  pages = {128-135},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339276},
  crossref = {conf/fpl/2012},
  author = {Zoltán Nagy and Csaba Nemes and Antal Hiba and András Kiss and Árpád Csík and Péter Szolgay}
}
@inproceedings{conf/fpl/Nunez-YanezCG07,
  title = {Dynamic Voltage Scaling in a FPGA-based System-on-Chip},
  pages = {459-462},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380689},
  crossref = {conf/fpl/2007},
  author = {José L. Núñez-Yáñez and Vassilios A. Chouliaras and Jiri Gaisler}
}
@inproceedings{conf/fpl/OteroTRK10,
  title = {Run-Time Scalable Systolic Coprocessors for Flexible Multimedia SoPCs},
  pages = {70-76},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.24},
  crossref = {conf/fpl/2010},
  author = {Andrés Otero and Eduardo de la Torre and Teresa Riesgo and Yana Esteves Krasteva}
}
@inproceedings{conf/fpl/Bittner12,
  title = {Speedy bus mastering PCI express},
  pages = {523-526},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339270},
  crossref = {conf/fpl/2012},
  author = {Ray Bittner}
}
@inproceedings{conf/fpl/CuiCHXFH11,
  title = {Acceleration of Multi-agent Simulation on FPGAs},
  pages = {470-473},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.92},
  crossref = {conf/fpl/2011},
  author = {Lintao Cui and Jing Chen and Yu Hu and Jinjun Xiong and Zhe Feng 0002 and Lei He}
}
@inproceedings{conf/fpl/InggsTW12,
  title = {Exploring the latency-resource trade-off for the Discrete Fourier Transform on the FPGA},
  pages = {695-698},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339155},
  crossref = {conf/fpl/2012},
  author = {Gordon Inggs and David B. Thomas and Simon Winberg}
}
@inproceedings{conf/fpl/YoshimiOFA04,
  title = {Stochastic Simulation for Biochemical Reactions on FPGA},
  pages = {105-114},
  doi = {10.1007/978-3-540-30117-2_13},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Masato Yoshimi and Yasunori Osana and Tomonori Fukushima and Hideharu Amano}
}
@inproceedings{conf/fpl/Lazanyi05,
  title = {Instruction Set Extension Using Microblaze Processor},
  pages = {729-730},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {János Lazányi}
}
@inproceedings{conf/fpl/HaddyS96,
  title = {An Asynchronous Transfer Mode (ATM) Stream Demultiplexer and Switch},
  pages = {260-269},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_28},
  author = {John R. Haddy and David J. Skellern}
}
@inproceedings{conf/fpl/FabrisCB04,
  title = {Analog Signal Processing Reconfiguration for Systems-on-Chip Using a Fixed Analog Cell Approach},
  pages = {1136-1138},
  doi = {10.1007/978-3-540-30117-2_148},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Eric E. Fabris and Luigi Carro and Sergio Bampi}
}
@inproceedings{conf/fpl/MayS13,
  title = {A resource-efficient probabilistic fault simulator},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645581},
  crossref = {conf/fpl/2013},
  author = {David May and Walter Stechele}
}
@inproceedings{conf/fpl/YamagiwaOYKHW98,
  title = {Maestro-Link: A High Performance Interconnect for PC Cluster},
  pages = {421-425},
  doi = {10.1007/BFb0055273},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Shinichi Yamagiwa and Masaaki Ono and Takeshi Yamazaki and Pusit Kulkasem and Masayuki Hirota and Koichi Wada}
}
@inproceedings{conf/fpl/JiaV05,
  title = {A Novel Asynchronous FPGA Architecture Design and Its Performance Evaluation},
  pages = {287-292},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Xin Jia and Ranga Vemuri}
}
@inproceedings{conf/fpl/LeongL09,
  title = {Replace: An incremental placement algorithm for field programmable gate arrays},
  pages = {154-161},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272520},
  crossref = {conf/fpl/2009},
  author = {David Leong and Guy G. Lemieux}
}
@inproceedings{conf/fpl/PoldreT99,
  title = {Reconfigurable Multiplier for Virtex FPGA Family},
  pages = {359-364},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_38},
  author = {Juri Põldre and Kalle Tammemäe}
}
@inproceedings{conf/fpl/LangeK07,
  title = {An Execution Model for Hardware/Software Compilation and its System-Level Realization},
  pages = {285-292},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380661},
  crossref = {conf/fpl/2007},
  author = {Holger Lange and Andreas Koch 0001}
}
@inproceedings{conf/fpl/BonettoCDPSS12,
  title = {An open-source design and validation platform for reconfigurable systems},
  pages = {707-710},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339158},
  crossref = {conf/fpl/2012},
  author = {Alessandra Bonetto and Andrea Cazzaniga and Gianluca Durelli and Christian Pilato and Donatella Sciuto and Marco D. Santambrogio}
}
@inproceedings{conf/fpl/PellL06,
  title = {Compiling Higher-Order Polymorphic Hardware Descriptions Into Parametrised VHDL Libraries with Flexible Placement Information},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311204},
  author = {Oliver Pell and Wayne Luk}
}
@inproceedings{conf/fpl/OlivaresP12,
  title = {Dual-core motion estimation processor},
  pages = {603-606},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339217},
  crossref = {conf/fpl/2012},
  author = {Joaquín Olivares and José M. Palomares}
}
@inproceedings{conf/fpl/LowSXY14,
  title = {Asynchronously assisted FPGA for variability},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927398},
  crossref = {conf/fpl/2014},
  author = {Hock Soon Low and Delong Shang and Fei Xia and Alexandre Yakovlev}
}
@inproceedings{conf/fpl/VestiasN07,
  title = {Router Design for Application Specific Networks-on-Chip on Reconfigurable Systems},
  pages = {389-394},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380677},
  crossref = {conf/fpl/2007},
  author = {Mário P. Véstias and Horácio C. Neto}
}
@inproceedings{conf/fpl/FreitasNS08,
  title = {NOC architecture design for multi-cluster chips},
  pages = {53-58},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629907},
  crossref = {conf/fpl/2008},
  author = {Henrique C. Freitas and Philippe Olivier Alexandre Navaux and Tatiana Gadelha Serra dos Santos}
}
@inproceedings{conf/fpl/NevesTR15,
  title = {Efficient data-stream management for shared-memory many-core systems},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293960},
  crossref = {conf/fpl/2015},
  author = {Nuno Neves and Pedro Tomás and Nuno Roma}
}
@inproceedings{conf/fpl/TouhafiBD98,
  title = {Simulation of ATM Switches Using Dynamically Reconfigurable FPGAs},
  pages = {461-465},
  doi = {10.1007/BFb0055281},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Abdellah Touhafi and Wouter Brissinck and Erik F. Dirkx}
}
@inproceedings{conf/fpl/RamirezGFPL00,
  title = {Analysis of RNS-FPL Synergy for High Throughput DSP Applications: Discrete Wavelet Transform},
  pages = {342-351},
  doi = {10.1007/3-540-44614-1_37},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Javier Ramírez and Antonio García and Pedro G. Fernández and Luis Parrilla and Antonio Lloris-Ruíz}
}
@inproceedings{conf/fpl/Beaumont95,
  title = {Using FPGAs as Control Support in MIMD Executions},
  pages = {94-103},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_102},
  author = {Christophe Beaumont}
}
@inproceedings{conf/fpl/LuSM10,
  title = {Advanced Multithreading Architecture with Hardware Based Scheduling},
  pages = {95-100},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.28},
  crossref = {conf/fpl/2010},
  author = {Ye Lu and Sakir Sezer and John V. McCanny}
}
@inproceedings{conf/fpl/MarianiSPZMSB13,
  title = {Run-time optimization of a dynamically reconfigurable embedded system through performance prediction},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645523},
  crossref = {conf/fpl/2013},
  author = {Giovanni Mariani and Vlad Mihai Sima and Gianluca Palermo and Vittorio Zaccaria and Giacomo Marchiori and Cristina Silvano and Koen Bertels}
}
@inproceedings{conf/fpl/CasselmanTS95,
  title = {Creation of Hardware Objects in a Reconfigurable Computer},
  pages = {119-128},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_105},
  author = {Steve Casselman and Michael Thornburg and John Schewel}
}
@inproceedings{conf/fpl/RamoR06,
  title = {A Dual Cache for Performance and Energy Aware Reconfigurable HW},
  pages = {1-2},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311354},
  author = {Elena Perez Ramo and Javier Resano}
}
@inproceedings{conf/fpl/PardoLCB05,
  title = {FPGA Finite-Difference Time-Domain solver for thermal simulation},
  pages = {721-722},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Fernando Pardo and P. López and Diego Cabello and M. Balsi}
}
@inproceedings{conf/fpl/HoRFRR02,
  title = {Implementing Asynchronous Circuits on LUT Based FPGAs},
  pages = {36-46},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_6},
  author = {Quoc Thai Ho and Jean-Baptiste Rigaud and Laurent Fesquet and Marc Renaudin and Robin Rolland}
}
@inproceedings{conf/fpl/RaczinskiS00,
  title = {The Modular Architecture of SYNTHUP, FPFA Based PCI Board for Real-Time Sound Synthesis and Digital Signal Processing},
  pages = {834-837},
  doi = {10.1007/3-540-44614-1_97},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Jean-Michel Raczinski and Stéphane Sladek}
}
@inproceedings{conf/fpl/SantosAF13,
  title = {A framework for hardware cellular genetic algorithms: An application to spectrum allocation in cognitive radio},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645599},
  crossref = {conf/fpl/2013},
  author = {Pedro Vieira dos Santos and José Carlos Alves and João Canas Ferreira}
}
@inproceedings{conf/fpl/SilvaF08,
  title = {Generation of partial FPGA configurations at run-time},
  pages = {367-372},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629965},
  crossref = {conf/fpl/2008},
  author = {Miguel Lino Silva and João Canas Ferreira}
}
@inproceedings{conf/fpl/CallananGNP06,
  title = {High Performance Scientific Computing Using FPGAs with IEEE Floating Point and Logarithmic Arithmetic for Lattice QCD},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311191},
  author = {Owen Callanan and David Gregg and Andy Nisbet and Mike Peardon}
}
@inproceedings{conf/fpl/PrakashLSS09,
  title = {Rapid design exploration framework for application-aware customization of soft core processors},
  pages = {539-542},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272437},
  crossref = {conf/fpl/2009},
  author = {Alok Prakash and Siew Kei Lam and Amit Kumar Singh and Thambipillai Srikanthan}
}
@inproceedings{conf/fpl/YallaK09,
  title = {Compact FPGA implementation of Camellia},
  pages = {658-661},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272349},
  crossref = {conf/fpl/2009},
  author = {Panasayya Yalla and Jens-Peter Kaps}
}
@inproceedings{conf/fpl/HanNMAE07,
  title = {The Design of Multitasking Based Applications on Reconfigurable Instruction Cell Bsed Architectures},
  pages = {447-452},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380687},
  crossref = {conf/fpl/2007},
  author = {Wei Han and Ioannis Nousias and Mark Muir and Tughrul Arslan and Ahmet T. Erdogan}
}
@inproceedings{conf/fpl/CongHZ11,
  title = {Accelerating Fluid Registration Algorithm on Multi-FPGA Platforms},
  pages = {50-57},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.20},
  crossref = {conf/fpl/2011},
  author = {Jason Cong and Muhuan Huang and Yi Zou}
}
@inproceedings{conf/fpl/CalagarBA14,
  title = {Source-level debugging for FPGA high-level synthesis},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927496},
  crossref = {conf/fpl/2014},
  author = {Nazanin Calagar and Stephen Dean Brown and Jason Helge Anderson}
}
@inproceedings{conf/fpl/SriramK07,
  title = {A high throughput area time efficient pseudo uniform random number generator based on the TT800 algorithm},
  pages = {529-532},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380709},
  crossref = {conf/fpl/2007},
  author = {Vinay Sriram and David Kearney}
}
@inproceedings{conf/fpl/Touhafi00,
  title = {A Multi-node Dynamic Reconfigurable Computing System with Distributed Reconfiguration Controller},
  pages = {469-474},
  doi = {10.1007/3-540-44614-1_51},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Abdellah Touhafi}
}
@inproceedings{conf/fpl/SawitzkiKS01,
  title = {Prototyping Framework for Reconfigurable Processors},
  pages = {6-16},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_2},
  author = {Sergej Sawitzki and Steffen Köhler and Rainer G. Spallek}
}
@inproceedings{conf/fpl/WallentowitzLZWH12,
  title = {A framework for Open Tiled Manycore System-On-Chip},
  pages = {535-538},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339273},
  crossref = {conf/fpl/2012},
  author = {Stefan Wallentowitz and Andreas Lankes and Aurang Zaib and Thomas Wild and Andreas Herkersdorf}
}
@inproceedings{conf/fpl/SharmaEH05,
  title = {Architecture-Adaptive Routability-Driven Placement for FPGAs},
  pages = {427-432},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Akshay Sharma and Carl Ebeling and Scott Hauck}
}
@inproceedings{conf/fpl/BogeK99,
  title = {A Processor for Artificial Life Simulation},
  pages = {495-500},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_59},
  author = {Matthias Böge and Andreas Koch}
}
@inproceedings{conf/fpl/BoschettiBS04,
  title = {Throughput and Reconfiguration Time Trade-Offs: From Static to Dynamic Reconfiguration in Dedicated Image Filters},
  pages = {474-483},
  doi = {10.1007/978-3-540-30117-2_49},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Marcos R. Boschetti and Sergio Bampi and Ivan Saraiva Silva}
}
@inproceedings{conf/fpl/KritikosRSS11,
  title = {A Radix Tree Router for Scalable FPGA Networks},
  pages = {76-81},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.24},
  crossref = {conf/fpl/2011},
  author = {William V. Kritikos and Yamuna Rajasekhar and Andrew G. Schmidt and Ron Sass}
}
@inproceedings{conf/fpl/StylesL03,
  title = {Branch Optimisation Techniques for Hardware Compilation},
  pages = {324-333},
  doi = {10.1007/978-3-540-45234-8_32},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Henry Styles and Wayne Luk}
}
@inproceedings{conf/fpl/RakosiHON09,
  title = {Hot-Swapping architecture extension for mitigation of permanent functional unit faults},
  pages = {578-581},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272428},
  crossref = {conf/fpl/2009},
  author = {Zoltan Endre Rakosi and Masayuki Hiromoto and Hiroyuki Ochi and Yukihiro Nakamura}
}
@inproceedings{conf/fpl/SotoLR06,
  title = {FPGA Implementation of High-Performance PHM / DPHM Schedulers},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311326},
  author = {Enrique Soto and Elena Lago and Juan J. Rodríguez-Andina}
}
@inproceedings{conf/fpl/MatthewsSF12,
  title = {Polyblaze: From one to many bringing the microblaze into the multicore era with Linux SMP support},
  pages = {224-230},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339185},
  crossref = {conf/fpl/2012},
  author = {Eric Matthews and Lesley Shannon and Alexandra Fedorova}
}
@inproceedings{conf/fpl/ZhangLLQCCZB13,
  title = {FPGA IP protection by binding Finite State Machine to Physical Unclonable Function},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645555},
  crossref = {conf/fpl/2013},
  author = {Jiliang Zhang and Yaping Lin and Yongqiang Lyu and Gang Qu and Ray C. C. Cheung and Wenjie Che and Qiang Zhou and Jinian Bian}
}
@inproceedings{conf/fpl/SegardV04,
  title = {SOC and RTOS: Managing IPs and Tasks Communications},
  pages = {710-718},
  doi = {10.1007/978-3-540-30117-2_72},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Arthur Segard and François Verdier}
}
@inproceedings{conf/fpl/LiangZSCL15,
  title = {Hierarchical library based power estimator for versatile FPGAs},
  pages = {1},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293969},
  crossref = {conf/fpl/2015},
  author = {Hao Liang and Wei Zhang and Sharad Sinha and Yi-Chung Chen and Hai Li}
}
@inproceedings{conf/fpl/GaffarLCSH02,
  title = {Automating Customisation of Floating-Point Designs},
  pages = {523-533},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_55},
  author = {Altaf Abdul Gaffar and Wayne Luk and Peter Y. K. Cheung and Nabeel Shirazi and James Hwang}
}
@inproceedings{conf/fpl/AmaricaiGB14,
  title = {An FPGA sliding window-based architecture harris corner detector},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927402},
  crossref = {conf/fpl/2014},
  author = {Alexandru Amaricai and Constantina-Elena Gavriliu and Oana Boncalo}
}
@inproceedings{conf/fpl/IsoahoJT94,
  title = {DSP Development with Full-Speed Prototyping Based on HW/SW Codesign Techniques},
  pages = {318-320},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_112},
  author = {Jouni Isoaho and Axel Jantsch and Hannu Tenhunen}
}
@inproceedings{conf/fpl/FeherS98,
  title = {Cost Effective 2×2 Inner Product Processors},
  pages = {348-355},
  doi = {10.1007/BFb0055262},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Béla Fehér and Gábor Szedö}
}
@inproceedings{conf/fpl/NetinRCPV03,
  title = {FPGA-Based Hardware/Software CoDesign of an Expert System Shell},
  pages = {1067-1070},
  doi = {10.1007/978-3-540-45234-8_121},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Aurel Netin and Dumitru Roman and Octavian Cret and Kalman Pusztai and Lucia Vacariu}
}
@proceedings{conf/fpl/1995,
  editor = {Will Moore},
  editor = {Wayne Luk},
  title = {Field-Programmable Logic and Applications, 5th International Workshop, FPL '95, Oxford, UK, August 29 - September 1, 1995, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {975},
  publisher = {Springer},
  year = {1995},
  isbn = {3-540-60294-1},
  author = {}
}
@inproceedings{conf/fpl/AtiaBCHPRY95,
  title = {A Self-Validating Temperature Sensor Implemented in FPGAs},
  pages = {321-330},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_126},
  author = {M. Atia and J. Bowles and D. W. Clarke and M. P. Henry and Ian Page and J. Randall and J. Yang}
}
@inproceedings{conf/fpl/JaniautTRBMW05,
  title = {Configurable hardware implementation of a conceptual decoder for a real-time MPEG-2 analysis},
  pages = {386-390},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Michael Janiaut and Camel Tanougast and Hassan Rabah and Yves Berviller and Christian Mannino and Serge Weber}
}
@inproceedings{conf/fpl/Keller01,
  title = {Building Asynchronous Circuits with JBits},
  pages = {628-632},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_68},
  author = {Eric Keller}
}
@inproceedings{conf/fpl/FlemingYAE14,
  title = {The LEAP FPGA operating system},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927488},
  crossref = {conf/fpl/2014},
  author = {Kermin Fleming and Hsin-Jung Yang and Michael Adler and Joel S. Emer}
}
@inproceedings{conf/fpl/SchumacherJ08,
  title = {Fast and accurate resource estimation of RTL-based designs targeting FPGAS},
  pages = {59-64},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629908},
  crossref = {conf/fpl/2008},
  author = {Paul Schumacher and Pradip Jha}
}
@inproceedings{conf/fpl/MeiVVML03,
  title = {ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix},
  pages = {61-70},
  doi = {10.1007/978-3-540-45234-8_7},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Bingfeng Mei and Serge Vernalde and Diederik Verkest and Hugo De Man and Rudy Lauwereins}
}
@inproceedings{conf/fpl/Bhatt07,
  title = {The Intel Geneseo Project},
  pages = {1},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380613},
  crossref = {conf/fpl/2007},
  author = {Ajay V. Bhatt}
}
@inproceedings{conf/fpl/Zain-ul-Abdin09,
  title = {High-level programming of coarse-grained reconfigurable architectures},
  pages = {713-714},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272337},
  crossref = {conf/fpl/2009},
  author = {Zain-ul-Abdin}
}
@inproceedings{conf/fpl/AlexRIH04,
  title = {Hardware Accelerated Novel Protein Identification},
  pages = {13-22},
  doi = {10.1007/978-3-540-30117-2_4},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Anish Alex and Jonathan Rose and Ruth Isserlin-Weinberger and Christopher W. V. Hogue}
}
@inproceedings{conf/fpl/DanneP05,
  title = {A Heuristic Approach to Schedule Periodic Real-Time Tasks on Reconfigurable Hardware},
  pages = {568-573},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Klaus Danne and Marco Platzner}
}
@inproceedings{conf/fpl/ImanaS03,
  title = {A New Reconfigurable-Oriented Method for Canonical Basis Multiplication over a Class of Finite Fields GF(2m)},
  pages = {1127-1130},
  doi = {10.1007/978-3-540-45234-8_136},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {José Luis Imaña and Juan Manuel Sánchez}
}
@inproceedings{conf/fpl/YoshimiOINKFHSIKA06,
  title = {An FPGA Implementation of High Throughput Stochastic Simulator for Large-Scale Biochemical Systems},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311218},
  author = {Masato Yoshimi and Yasunori Osana and Yow Iwaoka and Yuri Nishikawa and Toshinori Kojima and Akira Funahashi and Noriko Hiroi and Yuichiro Shibata and Naoki Iwanaga and Hiroaki Kitano and Hideharu Amano}
}
@inproceedings{conf/fpl/MartinaMQV03,
  title = {A Power-Scalable Motion Estimation Architecture for Energy Constrained Applications},
  pages = {712-721},
  doi = {10.1007/978-3-540-45234-8_69},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Maurizio Martina and Andrea Molino and Federico Quaglio and Fabrizio Vacca}
}
@inproceedings{conf/fpl/AngermeierAT09,
  title = {General methodology for mapping iterative approximation algorithms to adaptive dynamically partially reconfigurable systems},
  pages = {302-307},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272281},
  crossref = {conf/fpl/2009},
  author = {Josef Angermeier and Abdulazim Amouri and Jürgen Teich}
}
@inproceedings{conf/fpl/Werthimer08,
  title = {Searching for ET with FPGA'S},
  pages = {3},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629897},
  crossref = {conf/fpl/2008},
  author = {Dan Werthimer}
}
@inproceedings{conf/fpl/AhmadpourKA15,
  title = {An efficient reconfigurable architecture by characterizing most frequent logic functions},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293953},
  crossref = {conf/fpl/2015},
  author = {Iman Ahmadpour and Behnam Khaleghi and Hossein Asadi}
}
@inproceedings{conf/fpl/MasunoMYK05,
  title = {Multidimensional Dynamic Programming for Homology Search},
  pages = {173-178},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Shingo Masuno and Tsutomu Maruyama and Yoshiki Yamaguchi and Akihiko Konagaya}
}
@inproceedings{conf/fpl/AmagasakiYMIS07,
  title = {A Variable Grain Logic Cell Architecture for Reconfigurable Logic Cores},
  pages = {550-553},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380714},
  crossref = {conf/fpl/2007},
  author = {Motoki Amagasaki and Ryoichi Yamaguchi and Kazunori Matsuyama and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/ZhangNMRK09,
  title = {A biophysically accurate floating point somatic neuroprocessor},
  pages = {26-31},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272558},
  crossref = {conf/fpl/2009},
  author = {Yiwei Zhang and José L. Núñez-Yáñez and Joe McGeehan and Edward Regan and Stephen Kelly}
}
@inproceedings{conf/fpl/LiuLYPKXJWLLLJ08,
  title = {ATCA-based computation platform for data acquisition and triggering in particle physics experiments},
  pages = {287-292},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629946},
  crossref = {conf/fpl/2008},
  author = {Ming Liu and Johannes Lang and Shuo Yang and Tiago Perez and Wolfgang Kuehn and Hao Xu and Dapeng Jin and Qiang Wang and Lu Li and Zhen'An Liu and Zhonghai Lu and Axel Jantsch}
}
@inproceedings{conf/fpl/CharlwoodJ98,
  title = {Evaluation of the XC6200-series Architecture for Cryptographic Applications},
  pages = {218-227},
  doi = {10.1007/BFb0055249},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Stephen Charlwood and Philip James-Roxby}
}
@inproceedings{conf/fpl/SunZ08,
  title = {Mining Association Rules with systolic trees},
  pages = {143-148},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629922},
  crossref = {conf/fpl/2008},
  author = {Song Sun and Joseph Zambreno}
}
@inproceedings{conf/fpl/MacketanzK98,
  title = {JVX - A Rapid Prototyping System Based on Java and FPGAs},
  pages = {99-108},
  doi = {10.1007/BFb0055237},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Robert Macketanz and Wolfgang Karl}
}
@inproceedings{conf/fpl/HinkelmannGZIG06,
  title = {Multitasking Support for Dynamically Reconfig Urable Systems},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311217},
  author = {Heiko Hinkelmann and Andreas Gunberg and Peter Zipf and Leandro Soares Indrusiak and Manfred Glesner}
}
@inproceedings{conf/fpl/LaiT13,
  title = {Yet Another Many-Objective Clustering (YAMO-Pack) for FPGA CAD},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645592},
  crossref = {conf/fpl/2013},
  author = {Meng Yang and Jinmei Lai and Jiarong Tong}
}
@inproceedings{conf/fpl/ManzGOEK13,
  title = {Radiation mitigation efficiency of scrubbing on the FPGA based CBM-TOF read-out controller},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645532},
  crossref = {conf/fpl/2013},
  author = {Sebastian Manz and Jano Gebelein and Andrei Oancea and Heiko Engel and Udo Kebschull}
}
@inproceedings{conf/fpl/CordovaB05,
  title = {An Approach to Scalable Molecular Dynamics Simulation Using Supercomputing Adaptive Processing Elements},
  pages = {711-712},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Luis E. Cordova and Duncan A. Buell}
}
@inproceedings{conf/fpl/HeronAW05,
  title = {On the Reliability Evaluation of SRAM-Based FPGA Designs},
  pages = {403-408},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Olivier Héron and Talal Arnaout and Hans-Joachim Wunderlich}
}
@inproceedings{conf/fpl/LlamoccaPV09,
  title = {A dynamically reconfigurable parallel pixel processing system},
  pages = {462-466},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272476},
  crossref = {conf/fpl/2009},
  author = {Daniel Llamocca and Marios S. Pattichis and G. Alonzo Vera}
}
@inproceedings{conf/fpl/SantosA10,
  title = {FPGA Based Engines for Genetic and Memetic Algorithms},
  pages = {251-254},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.58},
  crossref = {conf/fpl/2010},
  author = {Pedro V. Santos and Jose C. Alves}
}
@inproceedings{conf/fpl/AbelGMBK08,
  title = {Parallel hardware objects for dynamically partial reconfiguration},
  pages = {563-566},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630009},
  crossref = {conf/fpl/2008},
  author = {Norbert Abel and Frederik Grüll and Nick Meier and Andreas Beyer and Udo Kebschull}
}
@inproceedings{conf/fpl/KanazawaM11,
  title = {An FPGA Solver for SAT-Encoded Formal Verification Problems},
  pages = {38-43},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.18},
  crossref = {conf/fpl/2011},
  author = {Kenji Kanazawa and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/EhliarL09,
  title = {An ASIC perspective on FPGA optimizations},
  pages = {218-223},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272311},
  crossref = {conf/fpl/2009},
  author = {Andreas Ehliar and Dake Liu}
}
@inproceedings{conf/fpl/MichalskiGE03,
  title = {An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers},
  pages = {204-219},
  doi = {10.1007/978-3-540-45234-8_21},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Allen Michalski and Kris Gaj and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpl/IngemarssonKG12,
  title = {Using DSP block pre-adders in pipeline SDF FFT implementations in contemporary FPGAs},
  pages = {71-74},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339243},
  crossref = {conf/fpl/2012},
  author = {Carl Ingemarsson and Petter Kallstrom and Oscar Gustafsson}
}
@inproceedings{conf/fpl/BoglioloFMC04,
  title = {FPGA-Based Parallel Comparison of Run-Length-Encoded Strings},
  pages = {1101-1103},
  doi = {10.1007/978-3-540-30117-2_137},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Alessandro Bogliolo and Valerio Freschi and Filippo Miglioli and Matteo Canella}
}
@inproceedings{conf/fpl/KalaliAH12,
  title = {A high performance and low energy intra prediction hardware for High Efficiency Video Coding},
  pages = {719-722},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339161},
  crossref = {conf/fpl/2012},
  author = {Ercan Kalali and Yusuf Adibelli and Ilker Hamzaoglu}
}
@inproceedings{conf/fpl/HamadaN05,
  title = {PGR: A Software Package for Reconfigurable Super-Computing},
  pages = {366-373},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Tsuyoshi Hamada and Naohito Nakasato}
}
@inproceedings{conf/fpl/PetersenH95,
  title = {An Assessment of the Suitability of FPGA-Based Systems for Use in Digital Signal Processing},
  pages = {293-302},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_123},
  author = {Russell J. Petersen and Brad L. Hutchings}
}
@inproceedings{conf/fpl/Honore05,
  title = {A Power-Performance Scalable FPGA Using Configurable Voltage Domains and Design Mapping Tool},
  pages = {709-710},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Frank Honoré}
}
@inproceedings{conf/fpl/McGettrickGM08,
  title = {An FPGA architecture for the Pagerank eigenvector problem},
  pages = {523-526},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629999},
  crossref = {conf/fpl/2008},
  author = {Séamas McGettrick and Dermot Geraghty and Ciarán McElroy}
}
@inproceedings{conf/fpl/PitterS07,
  title = {Time Predictable CPU and DMA Shared Memory Access},
  pages = {317-322},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380666},
  crossref = {conf/fpl/2007},
  author = {Christof Pitter and Martin Schoeberl}
}
@inproceedings{conf/fpl/NezamfarH09,
  title = {In field, energy-performance tunable FPGA architectures},
  pages = {262-267},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272290},
  crossref = {conf/fpl/2009},
  author = {Bita Nezamfar and Mark Horowitz}
}
@inproceedings{conf/fpl/WiresSM01,
  title = {FPGA Resource Reduction Through Truncated Multiplication},
  pages = {574-583},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_59},
  author = {Kent E. Wires and Michael J. Schulte and Don McCarley}
}
@inproceedings{conf/fpl/BuscemiS12,
  title = {Design and utilization of an FPGA cluster to implement a Digital Wireless Channel Emulator},
  pages = {635-638},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339253},
  crossref = {conf/fpl/2012},
  author = {Scott Buscemi and Ron Sass}
}
@inproceedings{conf/fpl/Balatsoukas-StimmingD12,
  title = {FPGA-based design and implementation of a multi-GBPS LDPC decoder},
  pages = {262-269},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339191},
  crossref = {conf/fpl/2012},
  author = {Alexios Balatsoukas-Stimming and Apostolos Dollas}
}
@inproceedings{conf/fpl/Schoeberl07,
  title = {A Time-Triggered Network-on-Chip},
  pages = {377-382},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380675},
  crossref = {conf/fpl/2007},
  author = {Martin Schoeberl}
}
@inproceedings{conf/fpl/WatanabeKK07,
  title = {A Hardware Algorithm for the Minimum p-Quasi Clique Cover Problem},
  pages = {139-144},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380638},
  crossref = {conf/fpl/2007},
  author = {Shuichi Watanabe and Junji Kitamichi and Kenichi Kuroda}
}
@inproceedings{conf/fpl/BeuchatT02,
  title = {Small Multiplier-Based Multiplication and Division Operators for Virtex-II Devices},
  pages = {513-522},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_54},
  author = {Jean-Luc Beuchat and Arnaud Tisserand}
}
@inproceedings{conf/fpl/OuP04,
  title = {A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms},
  pages = {729-739},
  doi = {10.1007/978-3-540-30117-2_74},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jingzhao Ou and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/GharibianSJ14,
  title = {Identifying and placing heterogeneously-sized cluster groupings based on FPGA placement data},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927479},
  crossref = {conf/fpl/2014},
  author = {Farnaz Gharibian and Lesley Shannon and Peter Jamieson}
}
@inproceedings{conf/fpl/ZhouWHP07,
  title = {Fast On-line Task Placement and Scheduling on Reconfigurable Devices},
  pages = {132-138},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380637},
  crossref = {conf/fpl/2007},
  author = {Xuegong Zhou and Ying Wang and XunZhang Huang and Chenglian Peng}
}
@inproceedings{conf/fpl/NgWSN08,
  title = {Direct sigma-delta modulated signal processing in FPGA},
  pages = {475-478},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629987},
  crossref = {conf/fpl/2008},
  author = {Chiu-Wah Ng and Ngai Wong and Hayden Kwok-Hay So and Tung-Sang Ng}
}
@inproceedings{conf/fpl/GhoshN11,
  title = {XDL-Based Module Generators for Rapid FPGA Design Implementation},
  pages = {64-69},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.22},
  crossref = {conf/fpl/2011},
  author = {Subhrashankha Ghosh and Brent E. Nelson}
}
@inproceedings{conf/fpl/AlvarezHUGJT06,
  title = {Detection Module in a Complementary Set of Sequences-Based Pulse Compression System},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311197},
  author = {Fernando J. Álvarez and Álvaro Hernández and Jesús Ureña and Juan Jesús García and Ana Jiménez and P. Santa Teresa}
}
@inproceedings{conf/fpl/LamM02,
  title = {On Computing Transitive-Closure Equivalence Sets Using a Hybrid GA-DP Approach},
  pages = {935-944},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_96},
  author = {Kai-Pui Lam and Sui-Tung Mak}
}
@inproceedings{conf/fpl/DonlinBR04,
  title = {SystemC for the Design and Modeling of Programmable Systems},
  pages = {811-820},
  doi = {10.1007/978-3-540-30117-2_82},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Adam Donlin and Axel Braun and Adam Rose}
}
@inproceedings{conf/fpl/MiyajimaM03,
  title = {A Real-Time Stereo Vision System with FPGA},
  pages = {448-457},
  doi = {10.1007/978-3-540-45234-8_44},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Yosuke Miyajima and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/MondalMB06,
  title = {Pre-Synthesis Area Estimation of Reconfigurable Streaming Accelerators},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311320},
  author = {Somsubhra Mondal and Seda Ogrenci Memik and Nikolaos Bellas}
}
@inproceedings{conf/fpl/SioziosKTST04,
  title = {A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development},
  pages = {1116-1118},
  doi = {10.1007/978-3-540-30117-2_142},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Kostas Siozios and George Koutroumpezis and Konstantinos Tatas and Dimitrios Soudris and Adonios Thanailakis}
}
@inproceedings{conf/fpl/HallHA02,
  title = {Field-Programmable Analog Arrays: A Floating-Gate Approach},
  pages = {424-433},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_45},
  author = {Tyson S. Hall and Paul E. Hasler and David V. Anderson}
}
@inproceedings{conf/fpl/MeyerNHSB11,
  title = {Embedded Systems Start-Up under Timing Constraints on Modern FPGAs},
  pages = {103-109},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.28},
  crossref = {conf/fpl/2011},
  author = {Joachim Meyer and Juanjo Noguera and Michael Hübner and Rodney Stewart and Jürgen Becker}
}
@inproceedings{conf/fpl/SchumacherPP09,
  title = {An accelerator for K-TH nearest neighbor thinning based on the IMORC infrastructure},
  pages = {338-344},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272270},
  crossref = {conf/fpl/2009},
  author = {Tobias Schumacher and Christian Plessl and Marco Platzner}
}
@inproceedings{conf/fpl/WongCS08,
  title = {Combating process variation on FPGAS with a precise at-speed delay measurement method},
  pages = {703-704},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630046},
  crossref = {conf/fpl/2008},
  author = {Justin S. Wong and Peter Y. K. Cheung and N. Pete Sedcole}
}
@inproceedings{conf/fpl/InoueKOSTA96,
  title = {ATTEMPT-1: A Reconfigurable Multiprocessor Testbed},
  pages = {200-209},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_21},
  author = {Keisuke Inoue and Toru Kisuki and Michitaka Okuno and Etsuko Shimizu and Takuya Terasawa and Hideharu Amano}
}
@inproceedings{conf/fpl/MasunoMYK07,
  title = {An FPGA Implementation of Multiple Sequence Alignment Based on Carrillo-Lipman Method},
  pages = {489-492},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380696},
  crossref = {conf/fpl/2007},
  author = {Shingo Masuno and Tsutomu Maruyama and Yoshiki Yamaguchi and Akihiko Konagaya}
}
@inproceedings{conf/fpl/CarloGPRTL13,
  title = {FEMIP: A high performance FPGA-based features extractor & matcher for space applications},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645606},
  crossref = {conf/fpl/2013},
  author = {Stefano Di Carlo and Giulio Gambardella and Paolo Prinetto and Daniele Rolfo and Pascal Trotta and Piergiorgio Lanza}
}
@inproceedings{conf/fpl/KumarL03,
  title = {Designing, Scheduling, and Allocating Flexible Arithmetic Components},
  pages = {1166-1169},
  doi = {10.1007/978-3-540-45234-8_145},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Vinu Vijay Kumar and John Lach}
}
@inproceedings{conf/fpl/WildermannWZT09,
  title = {Self-organizing multi-cue fusion for FPGA-based embedded imaging},
  pages = {132-137},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272523},
  crossref = {conf/fpl/2009},
  author = {Stefan Wildermann and Gregor Walla and Tobias Ziermann and Jürgen Teich}
}
@inproceedings{conf/fpl/MahramH12,
  title = {CAAD BLASTP 2.0: NCBI BLASTP accelerated with pipelined filters},
  pages = {217-223},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339184},
  crossref = {conf/fpl/2012},
  author = {Atabak Mahram and Martin C. Herbordt}
}
@inproceedings{conf/fpl/ShiraziLBC99,
  title = {Quantitative Analysis of Run-Time Reconfigurable Database Search},
  pages = {253-263},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_26},
  author = {Nabeel Shirazi and Wayne Luk and Dan Benyamin and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/PournaraBC05,
  title = {FPGA-Accelerated Reconstruction of Gene Regulatory Networks},
  pages = {323-328},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Iosifina Pournara and Christos-Savvas Bouganis and George A. Constantinides}
}
@inproceedings{conf/fpl/ShidaSOB07,
  title = {Implementation of a barotropic operator for ocean model simulation using a reconfigurable machine},
  pages = {589-592},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380723},
  crossref = {conf/fpl/2007},
  author = {Sayaka Shida and Yuichiro Shibata and Kiyoshi Oguri and Duncan A. Buell}
}
@inproceedings{conf/fpl/Alfke06,
  title = {Tutorial: 65 NM FPGAs, A Look Under the Hood Technology, Features, and Applications},
  pages = {1},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311189},
  author = {Peter Alfke}
}
@inproceedings{conf/fpl/DouZCLX09,
  title = {FPGA accelerating three QR decomposition algorithms in the unified pipelined framework},
  pages = {410-416},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272252},
  crossref = {conf/fpl/2009},
  author = {Yong Dou and Jie Zhou and Xiaoyang Chen and Yuanwu Lei and Jinbo Xu}
}
@inproceedings{conf/fpl/HuangLR15,
  title = {Greedy approach based heuristics for partitioning SpMxV on FPGAs},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293988},
  crossref = {conf/fpl/2015},
  author = {Jiasen Huang and Weina Lu and Junyan Ren}
}
@inproceedings{conf/fpl/BakloutiAMD10,
  title = {IP Based Configurable SIMD Massively Parallel SoC},
  pages = {247-250},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.57},
  crossref = {conf/fpl/2010},
  author = {Mouna Baklouti and Mohamed Abid and Philippe Marquet and Jean-Luc Dekeyser}
}
@inproceedings{conf/fpl/AmrouchESPH13,
  title = {Analyzing the thermal hotspots in FPGA-based embedded systems},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645567},
  crossref = {conf/fpl/2013},
  author = {Hussam Amrouch and Thomas Ebi and Josef Schneider and Sridevan Parameswaran and Jörg Henkel}
}
@inproceedings{conf/fpl/BarreirosC03,
  title = {Global Routing for Lookup-Table Based FPGAs Using Genetic Algorithms},
  pages = {141-150},
  doi = {10.1007/978-3-540-45234-8_15},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jorge Barreiros and Ernesto Costa}
}
@inproceedings{conf/fpl/DetreyD04,
  title = {Second Order Function Approximation Using a Single Multiplication on FPGAs},
  pages = {221-230},
  doi = {10.1007/978-3-540-30117-2_24},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jérémie Detrey and Florent de Dinechin}
}
@inproceedings{conf/fpl/ValtonenIT02,
  title = {The Case for Fine-Grained Re-configurable Architectures: An Analysis of Conceived Performance},
  pages = {816-825},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_84},
  author = {Tuomas Valtonen and Jouni Isoaho and Hannu Tenhunen}
}
@inproceedings{conf/fpl/DimondML05,
  title = {CUSTARD - A Customisable Threaded FPGA Soft Processor and Tools},
  pages = {1-6},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Robert G. Dimond and Oskar Mencer and Wayne Luk}
}
@inproceedings{conf/fpl/BravoJMLG06,
  title = {Implementation in Fpgas of Jacobi Method to Solve the Eigenvalue and Eigenvector Problem},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311301},
  author = {Ignacio Bravo and Pedro Jiménez and Manuel Mazo and José Luis Lázaro and Alfredo Gardel Vicente}
}
@inproceedings{conf/fpl/KhuranaGPK12,
  title = {Development of an FPGA-based real-time P300 speller},
  pages = {551-554},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339377},
  crossref = {conf/fpl/2012},
  author = {Kanav Khurana and Pooja Gupta and Rajesh Chandrasekhara Panicker and Akash Kumar}
}
@inproceedings{conf/fpl/ClausZSBHB08,
  title = {A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput},
  pages = {535-538},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630002},
  crossref = {conf/fpl/2008},
  author = {Christopher Claus and Bin Zhang and Walter Stechele and Lars Braun and Michael Hübner and Jürgen Becker}
}
@inproceedings{conf/fpl/Wojko99,
  title = {Pipelined Multipliers and FPGA Architectures},
  pages = {347-352},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_36},
  author = {Mathew Wojko}
}
@inproceedings{conf/fpl/HsiungL07,
  title = {Exploiting Hardware and Software Low Power Techniques for Energy Efficient Co-scheduling in Dynamically Reconfigurable Systems},
  pages = {165-170},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380642},
  crossref = {conf/fpl/2007},
  author = {Pao-Ann Hsiung and Chih-Wen Liu}
}
@inproceedings{conf/fpl/ArankiMT02,
  title = {Parallel FPGA Implementation of the Split and Merge Discrete Wavelet Transform},
  pages = {740-749},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_76},
  author = {Nazeeh Aranki and Alexander Moopenn and Raoul Tawel}
}
@inproceedings{conf/fpl/Fields95,
  title = {The Proper Use of Hierarchy in HDL-Based High Density FPGA Design},
  pages = {168-177},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_110},
  author = {Carol A. Fields}
}
@inproceedings{conf/fpl/YuS06,
  title = {Executing Hardware as Parallel Software for Picoblaze Networks},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311237},
  author = {Pengyuan Yu and Patrick Schaumont}
}
@inproceedings{conf/fpl/ThielmannHK11,
  title = {Precore - A Token-Based Speculation Architecture for High-Level Language to Hardware Compilation},
  pages = {123-129},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.31},
  crossref = {conf/fpl/2011},
  author = {Benjamin Thielmann and Jens Huthmann and Andreas Koch 0001}
}
@inproceedings{conf/fpl/SampsonAGVBBST11,
  title = {An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing Irregular Code Coprocessors},
  pages = {24-29},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.16},
  crossref = {conf/fpl/2011},
  author = {Jack Sampson and Manish Arora and Nathan Goulding-Hotta and Ganesh Venkatesh and Jonathan Babb and Vikram Bhatt and Steven Swanson and Michael Bedford Taylor}
}
@inproceedings{conf/fpl/Vassanyi98,
  title = {Implementing Processor Arrays on FPGAs},
  pages = {446-450},
  doi = {10.1007/BFb0055278},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {István Vassányi}
}
@inproceedings{conf/fpl/VasilkoA96a,
  title = {Architectural Synthesis Techniques for Dynamically Reconfigurable Logic},
  pages = {290-296},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_31},
  author = {Milan Vasilko and Djamel Ait-Boudaoud}
}
@inproceedings{conf/fpl/RevesGCG00,
  title = {Software Radio Reconfigurable Hardware System (SHaRe)},
  pages = {332-341},
  doi = {10.1007/3-540-44614-1_36},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Xavier Revés and Antoni Gelonch and Ferran Casadevall and José L. García}
}
@inproceedings{conf/fpl/McKeownWM08,
  title = {Power efficient DSP datapath configuration methodology for FPGA},
  pages = {515-518},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629997},
  crossref = {conf/fpl/2008},
  author = {Stephen McKeown and Roger F. Woods and John McAllister}
}
@inproceedings{conf/fpl/BelaidMM09,
  title = {Off-line placement of hardware tasks on FPGA},
  pages = {591-595},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272402},
  crossref = {conf/fpl/2009},
  author = {Ikbel Belaid and Fabrice Muller and Benjemaa Maher}
}
@inproceedings{conf/fpl/KhanHV02,
  title = {iPACE-V1: A Portable Adaptive Computing Engine for Real Time Applications},
  pages = {69-78},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_9},
  author = {Jawad Khan and Manish Handa and Ranga Vemuri}
}
@inproceedings{conf/fpl/DavidCPS02,
  title = {A Compilation Framework for a Dynamically Reconfigurable Architecture},
  pages = {1058-1067},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_108},
  author = {Raphaël David and Daniel Chillet and Sébastien Pillement and Olivier Sentieys}
}
@inproceedings{conf/fpl/ShelburnePAJMF08,
  title = {Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip},
  pages = {257-262},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629941},
  crossref = {conf/fpl/2008},
  author = {Matthew Shelburne and Cameron D. Patterson and Peter Athanas and Mark Jones and Brian S. Martin and Ryan Fong}
}
@inproceedings{conf/fpl/MarnaneJO95,
  title = {Compiling Regular Arrays onto FPGAs},
  pages = {178-187},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_111},
  author = {William P. Marnane and C. N. Jordan and F. J. O'Reilly}
}
@inproceedings{conf/fpl/HinagaYYK09,
  title = {Dynamic reconfiguration system for real-time video processing},
  pages = {691-694},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272364},
  crossref = {conf/fpl/2009},
  author = {Saya Hinaga and Yoshiki Yamaguchi and Tetsuhiko Yao and Tohru Kawabe}
}
@inproceedings{conf/fpl/LudwigSS99,
  title = {Implementing Photoshop Filters in Virtex},
  pages = {233-242},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_24},
  author = {Stefan H.-M. Ludwig and Robert Slous and Satnam Singh}
}
@inproceedings{conf/fpl/MalakonakisD11,
  title = {Exploitation of Parallel Search Space Evaluation with FPGAs in Combinatorial Problems: The Eternity II Case},
  pages = {264-268},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.53},
  crossref = {conf/fpl/2011},
  author = {Pavlos Malakonakis and Apostolos Dollas}
}
@inproceedings{conf/fpl/QuSN05,
  title = {An Efficient Approach to Hide the Run-Time Reconfiguration from SW Applications},
  pages = {648-653},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Yang Qu and Juha-Pekka Soininen and Jari Nurmi}
}
@inproceedings{conf/fpl/DinechinP09,
  title = {Large multipliers with fewer DSP blocks},
  pages = {250-255},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272296},
  crossref = {conf/fpl/2009},
  author = {Florent de Dinechin and Bogdan Pasca}
}
@inproceedings{conf/fpl/MartinezLKM06,
  title = {On Buffer Management Strategies for High Performance Computing with Reconfigurable Hardware},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311235},
  author = {Guillermo Marcus Martinez and Gerhard Lienhart and Andreas Kugel and Reinhard Männer}
}
@inproceedings{conf/fpl/HaynesECM02,
  title = {UltraSONIC: A Reconfigurable Architecture for Video Image Processing},
  pages = {482-491},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_51},
  author = {Simon D. Haynes and Henry G. Epsom and Richard J. Cooper and Paul L. McAlpine}
}
@inproceedings{conf/fpl/Bharadwaj05,
  title = {Next Generation Architectures and CAD for Power Aware Programmable Fabrics},
  pages = {735-738},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Rajarshee P. Bharadwaj}
}
@inproceedings{conf/fpl/AdibelliPH10,
  title = {Pixel Similarity Based Computation and Power Reduction Technique for H.264 Intra Prediction},
  pages = {171-174},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.41},
  crossref = {conf/fpl/2010},
  author = {Yusuf Adibelli and Mustafa Parlak and Ilker Hamzaoglu}
}
@inproceedings{conf/fpl/CapalijaA13,
  title = {A high-performance overlay architecture for pipelined execution of data flow graphs},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645515},
  crossref = {conf/fpl/2013},
  author = {Davor Capalija and Tarek S. Abdelrahman}
}
@inproceedings{conf/fpl/NooriMMIZ06,
  title = {A Reconfigurable Functional Unit for an Adaptive Dynamic Extensible Processor},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311313},
  author = {Hamid Noori and Farhad Mehdipour and Kazuaki Murakami and Koji Inoue and Morteza Saheb Zamani}
}
@inproceedings{conf/fpl/GuntoroG08,
  title = {A lifting-based DWT and IDWT processor with multi-context configuration and normalization factor},
  pages = {479-482},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629988},
  crossref = {conf/fpl/2008},
  author = {Andre Guntoro and Manfred Glesner}
}
@inproceedings{conf/fpl/NiitsumaM05,
  title = {Real-time Generation of Three-Dimensional Motion Fields},
  pages = {179-184},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Hiroaki Niitsuma and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/BobdaAMTFV05,
  title = {DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices},
  pages = {153-158},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Christophe Bobda and Ali Ahmadinia and Mateusz Majer and Jürgen Teich and Sándor P. Fekete and Jan van der Veen}
}
@inproceedings{conf/fpl/LiTS03,
  title = {Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware},
  pages = {1153-1157},
  doi = {10.1007/978-3-540-45234-8_142},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Shaomeng Li and Jim Tørresen and Oddvar Søråsen}
}
@inproceedings{conf/fpl/JiangZLNHYYI15,
  title = {A technology mapper for depth-constrained FPGA logic cells},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294014},
  crossref = {conf/fpl/2015},
  author = {Zhenghong Jiang and Grace Zgheib and Colin Yu Lin and David Novo and Zhihong Huang and Liqun Yang and Haigang Yang and Paolo Ienne}
}
@inproceedings{conf/fpl/MallonBB01,
  title = {Implementation of a NURBS to Bézier Conversor with Constant Latency},
  pages = {213-222},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_22},
  author = {Paula N. Mallón and Montserrat Bóo and Javier D. Bruguera}
}
@proceedings{conf/fpl/2013,
  title = {23rd International Conference on Field programmable Logic and Applications, FPL 2013, Porto, Portugal, September 2-4, 2013},
  publisher = {IEEE},
  year = {2013},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6632515},
  booktitle = {FPL},
  author = {}
}
@inproceedings{conf/fpl/LukSGC97,
  title = {Pipeline morphing and virtual pipelines},
  pages = {111-120},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_216},
  author = {Wayne Luk and Nabeel Shirazi and Shaori Guo and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/Nguyen05,
  title = {Reconfigurable Architectures for Real-Time Network Anomaly Detection},
  pages = {741-742},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {David Nguyen}
}
@inproceedings{conf/fpl/JongLN97,
  title = {FPGA implementation of a digital IQ demodulator using VHDL},
  pages = {410-417},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_246},
  author = {C. C. Jong and Y. Y. H. Lam and L. S. Ng}
}
@inproceedings{conf/fpl/CastilloPGLM06,
  title = {IPP Watermarking Technique for IP Core Protection on FPL Devices},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311256},
  author = {Encarnación Castillo and Luis Parrilla and Antonio García and Antonio Lloris-Ruíz and Uwe Meyer-Bäse}
}
@inproceedings{conf/fpl/LiuPBC14,
  title = {FPGA implementation of an interior point method for high-speed model predictive control},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927473},
  crossref = {conf/fpl/2014},
  author = {Junyi Liu and Helfried Peyrl and Andreas Burg and George A. Constantinides}
}
@inproceedings{conf/fpl/SalapuraGM94,
  title = {A Fast FPGA Implementation of a General Purpose Neuron},
  pages = {175-182},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_88},
  author = {Valentina Salapura and Michael Gschwind and Oliver Maischberger}
}
@inproceedings{conf/fpl/HeyseDVBS13,
  title = {Efficient implementation of Virtual Coarse Grained Reconfigurable Arrays on FPGAS},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645516},
  crossref = {conf/fpl/2013},
  author = {Karel Heyse and Tom Davidson and Elias Vansteenkiste and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/fpl/DavisC14,
  title = {Achieving low-overhead fault tolerance for parallel accelerators with dynamic partial reconfiguration},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927447},
  crossref = {conf/fpl/2014},
  author = {James J. Davis and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/ElGindyMSS00,
  title = {Task Rearrangement on Partially Reconfigurable FPGAs with Restricted Buffer},
  pages = {379-388},
  doi = {10.1007/3-540-44614-1_41},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Hossam A. ElGindy and Martin Middendorf and Hartmut Schmeck and Bernd Schmidt}
}
@inproceedings{conf/fpl/NaseerBK94,
  title = {An Efficient Technique for Mapping RTL Structures onto FPGAs},
  pages = {99-110},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_73},
  author = {A. R. Naseer and M. Balakrishnan and Anshul Kumar}
}
@inproceedings{conf/fpl/KollnerAM12,
  title = {System#: High-level synthesis of physical simulations for FPGA-based real-time execution},
  pages = {731-734},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339164},
  crossref = {conf/fpl/2012},
  author = {Christian Köllner and Nico Adler and Klaus D. Müller-Glaser}
}
@inproceedings{conf/fpl/MeyerSPF12,
  title = {Convey vector personalities - FPGA acceleration with an openmp-like programming effort?},
  pages = {189-196},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339259},
  crossref = {conf/fpl/2012},
  author = {Björn Meyer and Jörn Schumacher and Christian Plessl and Jens Förstner}
}
@inproceedings{conf/fpl/ClarkeQPH04,
  title = {FPGA Implementation of a Neuromimetic Cochlea for a Bionic Bat Head},
  pages = {1073-1075},
  doi = {10.1007/978-3-540-30117-2_129},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Chris Clarke and Lin Qiang and Herbert Peremans and Álvaro Hernández}
}
@inproceedings{conf/fpl/FuC06,
  title = {A Simulation Platform for Reconfigurable Computing Research},
  pages = {1-7},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311212},
  author = {Wenyin Fu and Katherine Compton}
}
@inproceedings{conf/fpl/ZhengGYCR13,
  title = {High-level synthesis with behavioral level multi-cycle path analysis},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645541},
  crossref = {conf/fpl/2013},
  author = {Hongbin Zheng and Swathi T. Gurumani and Liwei Yang and Deming Chen and Kyle Rupnow}
}
@inproceedings{conf/fpl/SchallenbergRNR08,
  title = {Seamless design flow for reconfigurable systems},
  pages = {351},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629959},
  crossref = {conf/fpl/2008},
  author = {Andreas Schallenberg and Achim Rettberg and Wolfgang Nebel and Franz-Josef Rammig}
}
@inproceedings{conf/fpl/MinutoliCTF15,
  title = {Inter-procedural resource sharing in High Level Synthesis through function proxies},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293958},
  crossref = {conf/fpl/2015},
  author = {Marco Minutoli and Vito Giovanni Castellana and Antonino Tumeo and Fabrizio Ferrandi}
}
@inproceedings{conf/fpl/MoureVM98,
  title = {Virtual Instruments Based on Reconfigurable Logic},
  pages = {505-509},
  doi = {10.1007/BFb0055290},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {María José Moure and María Dolores Valdés and Enrique Mandado}
}
@inproceedings{conf/fpl/DohiYSO11,
  title = {Pattern Compression of FAST Corner Detection for Efficient Hardware Implementation},
  pages = {478-481},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.94},
  crossref = {conf/fpl/2011},
  author = {Keisuke Dohi and Yuji Yorita and Yuichiro Shibata and Kiyoshi Oguri}
}
@inproceedings{conf/fpl/GuneysuPPS08,
  title = {Enhancing COPACOBANA for advanced applications in cryptography and cryptanalysis},
  pages = {675-678},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630037},
  crossref = {conf/fpl/2008},
  author = {Tim Güneysu and Christof Paar and Gerd Pfeiffer and Manfred Schimmler}
}
@inproceedings{conf/fpl/DitzingerR96,
  title = {Key Issues for User Acceptance of FPGA Design Tools},
  pages = {237-241},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_25},
  author = {Albrecht Ditzinger and Ralph Remme}
}
@inproceedings{conf/fpl/ZemcikJMMH13,
  title = {High performance architecture for object detection in streamed videos},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645559},
  crossref = {conf/fpl/2013},
  author = {Pavel Zemcík and Roman Juránek and Petr Musil and Martin Musil and Michal Hradis}
}
@inproceedings{conf/fpl/YouGKCHECGZM03,
  title = {Gigahertz FPGA by SiGe BiCMOS Technology for Low Power, High Speed Computing with 3-D Memory},
  pages = {11-20},
  doi = {10.1007/978-3-540-45234-8_2},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Chao You and Jong-Ru Guo and Russell P. Kraft and Michael Chu and Robert W. Heikaus and Okan Erdogan and Peter F. Curran and Bryan S. Goda and Kuan Zhou and John F. McDonald}
}
@inproceedings{conf/fpl/DuB15,
  title = {Towards efficient discrete Gaussian sampling for lattice-based cryptography},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293949},
  crossref = {conf/fpl/2015},
  author = {Chaohui Du and Guoqiang Bai}
}
@inproceedings{conf/fpl/CourtH06a,
  title = {Sizing of Processing Arrays for FPGA-Based Computation},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311307},
  author = {Tom Van Court and Martin C. Herbordt}
}
@inproceedings{conf/fpl/BaeV10,
  title = {Thermal Gradient Aware Clock Skew Scheduling for FPGAs},
  pages = {101-106},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.29},
  crossref = {conf/fpl/2010},
  author = {Sungmin Bae and Narayanan Vijaykrishnan}
}
@inproceedings{conf/fpl/KatagiriA14,
  title = {A high speed design and implementation of dynamically reconfigurable processor using 28NM SOI technology},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927438},
  crossref = {conf/fpl/2014},
  author = {Toru Katagiri and Hideharu Amano}
}
@inproceedings{conf/fpl/YangLLN14,
  title = {Particle filtering-based Maximum Likelihood Estimation for financial parameter estimation},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927411},
  crossref = {conf/fpl/2014},
  author = {Jinzhe Yang and Binghuan Lin and Wayne Luk and Terence Nahar}
}
@inproceedings{conf/fpl/KummLZ12,
  title = {Reduced complexity single and multiple constant multiplication in floating point precision},
  pages = {255-261},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339190},
  crossref = {conf/fpl/2012},
  author = {Martin Kumm and Katharina Liebisch and Peter Zipf}
}
@inproceedings{conf/fpl/ComptonSPH02,
  title = {Flexible Routing Architecture Generation for Domain-Specific Reconfigurable Subsystems},
  pages = {59-68},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_8},
  author = {Katherine Compton and Akshay Sharma and Shawn Phillips and Scott Hauck}
}
@inproceedings{conf/fpl/BaskayaRLA05,
  title = {Hierarchical Placement for Large-scale FPAA},
  pages = {421-426},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {I. Faik Baskaya and Sasank Reddy and Sung Kyu Lim and David V. Anderson}
}
@inproceedings{conf/fpl/WiltonAL04,
  title = {The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays},
  pages = {719-728},
  doi = {10.1007/978-3-540-30117-2_73},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Steven J. E. Wilton and Su-Shin Ang and Wayne Luk}
}
@inproceedings{conf/fpl/WongJK05,
  title = {Towards a Reconfigurable Tracking System},
  pages = {456-462},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Sebastien C. Wong and Mark Jasiunas and David A. Kearney}
}
@inproceedings{conf/fpl/NasiDKP05,
  title = {Figaro - An Automatic Tool Flow for Designs with Dynamic Reconfiguration},
  pages = {590-593},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kelly Nasi and Martin Danek and Theodoros Karoubalis and Zdenek Pohl}
}
@inproceedings{conf/fpl/OrtizHDP03,
  title = {A Study on the Design of Floating-Point Functions in FPGAs},
  pages = {1131-1134},
  doi = {10.1007/978-3-540-45234-8_137},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Fernando E. Ortiz and John R. Humphrey and James P. Durbano and Dennis W. Prather}
}
@inproceedings{conf/fpl/SanzGU02,
  title = {Implementing Converters in FPLD},
  pages = {966-975},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_99},
  author = {Alfredo Sanz and José I. García-Nicolás and Isidoro Urriza}
}
@inproceedings{conf/fpl/NousiasKMMA07,
  title = {A Multi Objective GA based Physical Placement Algorithm for Heterogeneous Dynamically Reconfigurable Arrays},
  pages = {497-500},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380698},
  crossref = {conf/fpl/2007},
  author = {Ioannis Nousias and Sami Khawam and Mark Milward and Mark Muir and Tughrul Arslan}
}
@inproceedings{conf/fpl/MartinoMSS02,
  title = {A Technique for FPGA Synthesis Driven by Automatic Source Code Analysis and Transformations},
  pages = {47-58},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_7},
  author = {Beniamino Di Martino and Nicola Mazzocca and Giacinto Paolo Saggese and Antonio G. M. Strollo}
}
@inproceedings{conf/fpl/DyerPP02,
  title = {Partially Reconfigurable Cores for Xilinx Virtex},
  pages = {292-301},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_31},
  author = {Matthias Dyer and Christian Plessl and Marco Platzner}
}
@inproceedings{conf/fpl/JinLT11,
  title = {Unifying Finite Difference Option-Pricing for Hardware Acceleration},
  pages = {6-9},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.12},
  crossref = {conf/fpl/2011},
  author = {Qiwei Jin and Wayne Luk and David B. Thomas}
}
@inproceedings{conf/fpl/PeiroBVCGB04,
  title = {FPGA Custom DSP for ECG Signal Analysis and Compression},
  pages = {954-958},
  doi = {10.1007/978-3-540-30117-2_106},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Marcos Martínez Peiró and Francisco Ballester and Guillermo Payá Vayá and Ricardo José Colom-Palero and Rafael Gadea Gironés and J. Belenguer}
}
@inproceedings{conf/fpl/Bolsens02,
  title = {Challenges and Opportunities for FPGA Platforms},
  pages = {391-392},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_41},
  author = {Ivo Bolsens}
}
@inproceedings{conf/fpl/KhanGC10,
  title = {FPGA Based Network Traffic Analysis Using Traffic Dispersion Patterns},
  pages = {519-524},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.103},
  crossref = {conf/fpl/2010},
  author = {Faisal Khan and Maya Gokhale and Chen-Nee Chuah}
}
@inproceedings{conf/fpl/CzajkowskiB08,
  title = {Fast toggle rate computation for FPGA circuits},
  pages = {65-70},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629909},
  crossref = {conf/fpl/2008},
  author = {Tomasz S. Czajkowski and Stephen Dean Brown}
}
@inproceedings{conf/fpl/DickH02,
  title = {FPGA QAM Demodulator Design},
  pages = {112-121},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_13},
  author = {Chris Dick and Fred Harris}
}
@inproceedings{conf/fpl/MileticLG02,
  title = {General Purpose Prototyping Platform for Data-Processor Research and Development},
  pages = {1122-1125},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_122},
  author = {Filip Miletic and Rene van Leuken and Alexander de Graaf}
}
@inproceedings{conf/fpl/GonzalezSHGM04,
  title = {Using Reconfigurable Hardware Through Web Services in Distributed Applications},
  pages = {1110-1112},
  doi = {10.1007/978-3-540-30117-2_140},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Ivan Gonzalez and Javier Sanchez-Pastor and Jorge L. Hernandez-Ardieta and Francisco J. Gomez-Arribas and Javier Martínez}
}
@inproceedings{conf/fpl/PanditA07,
  title = {Wirelength Prediction for FPGAs},
  pages = {749-752},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380760},
  crossref = {conf/fpl/2007},
  author = {Audip Pandit and Ali Akoglu}
}
@inproceedings{conf/fpl/FerreiraFA10,
  title = {Erlang Inspired Hardware},
  pages = {244-246},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.56},
  crossref = {conf/fpl/2010},
  author = {Paulo Ferreira and João Canas Ferreira and José Carlos Alves}
}
@inproceedings{conf/fpl/Payne95,
  title = {Self-Timed FPGA Systems},
  pages = {21-35},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_95},
  author = {Rob Payne}
}
@inproceedings{conf/fpl/CardosoN01,
  title = {Compilation Increasing the Scheduling Scope for Multi-memory-FPGA-Based Custom Computing Machines},
  pages = {523-533},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_54},
  author = {João M. P. Cardoso and Horácio C. Neto}
}
@inproceedings{conf/fpl/DanilinBS06,
  title = {Astra: An Advanced Space-Time Reconfigurable Architecture},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311311},
  author = {Alexander Danilin and Martijn T. Bennebroek and Sergei Sawitzki}
}
@inproceedings{conf/fpl/Lawrence01,
  title = {Processing Models for the Next Generation Network [Abstract]},
  pages = {232},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_24},
  author = {Jeff Lawrence}
}
@inproceedings{conf/fpl/RamirezMGL03,
  title = {Design and Implementation of RNS-Based Adaptive Filters},
  pages = {1135-1138},
  doi = {10.1007/978-3-540-45234-8_138},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Javier Ramírez and Uwe Meyer-Bäse and Antonio García and Antonio Lloris-Ruíz}
}
@inproceedings{conf/fpl/KummZ14,
  title = {Pipelined compressor tree optimization using integer linear programming},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927468},
  crossref = {conf/fpl/2014},
  author = {Martin Kumm and Peter Zipf}
}
@inproceedings{conf/fpl/Casselman96,
  title = {Reconfigurable Logic Based Fibre Channel Network Card With Sub 2 Micro-Second Raw Latency},
  pages = {252-259},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_27},
  author = {Steve Casselman}
}
@inproceedings{conf/fpl/TakagiTI12,
  title = {Dynamic query switching for complex event processing on FPGAs},
  pages = {599-602},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339216},
  crossref = {conf/fpl/2012},
  author = {Masamichi Takagi and Takashi Takenaka and Hiroaki Inoue}
}
@inproceedings{conf/fpl/VisavakulCL01,
  title = {A Digit-Serial Structure for Reconfigurable Multipliers},
  pages = {565-573},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_58},
  author = {Chakkapas Visavakul and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/ResanoMVVC03,
  title = {Run-Time Minimization of Reconfiguration Overhead in Dynamically Reconfigurable Systems},
  pages = {585-594},
  doi = {10.1007/978-3-540-45234-8_57},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Javier Resano and Daniel Mozos and Diederik Verkest and Serge Vernalde and Francky Catthoor}
}
@inproceedings{conf/fpl/Wawrzynek07,
  title = {Adventures with a Reconfigurable Research Platform},
  pages = {3},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380615},
  crossref = {conf/fpl/2007},
  author = {John Wawrzynek}
}
@inproceedings{conf/fpl/ChenL15,
  title = {Pipelined NoC router architecture design with buffer configuration exploration on FPGA},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293981},
  crossref = {conf/fpl/2015},
  author = {Qi Chen and Qiang Liu}
}
@inproceedings{conf/fpl/KunzKHZ12,
  title = {Area estimation of look-up table based fixed-point computations on the example of a real-time high dynamic range imaging system},
  pages = {591-594},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339214},
  crossref = {conf/fpl/2012},
  author = {Michael Kunz and Martin Kumm and Martin Heide and Peter Zipf}
}
@inproceedings{conf/fpl/GuccioneL99,
  title = {Run-Time Parameterizable Cores},
  pages = {215-222},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_22},
  author = {Steve Guccione and Delon Levi}
}
@inproceedings{conf/fpl/SalvadorOMTRS12,
  title = {Implementation techniques for evolvable HW systems: virtual VS. dynamic reconfiguration},
  pages = {547-550},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339376},
  crossref = {conf/fpl/2012},
  author = {Ruben Salvador and Andrés Otero and Javier Mora and Eduardo de la Torre and Teresa Riesgo and Lukás Sekanina}
}
@inproceedings{conf/fpl/FeketeVMT06,
  title = {Minimizing Communication Cost for Reconfigurable Slot Modules},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311263},
  author = {Sándor P. Fekete and Jan van der Veen and Mateusz Majer and Jürgen Teich}
}
@inproceedings{conf/fpl/MohantyP04,
  title = {A Framework for Energy Efficient Design of Multi-rate Applications Using Hybrid Reconfigurable Systems},
  pages = {658-668},
  doi = {10.1007/978-3-540-30117-2_67},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Sumit Mohanty and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/EguroV12,
  title = {FPGAs for trusted cloud computing},
  pages = {63-70},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339242},
  crossref = {conf/fpl/2012},
  author = {Ken Eguro and Ramarathnam Venkatesan}
}
@inproceedings{conf/fpl/PlatznerM98,
  title = {Acceleration of Satisfiability Algorithms by Reconfigurable Hardware},
  pages = {69-78},
  doi = {10.1007/BFb0055234},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Marco Platzner and Giovanni De Micheli}
}
@inproceedings{conf/fpl/TodorovichB06,
  title = {A-B Nodes Classification for Power Estimation},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311318},
  author = {Elias Todorovich and Eduardo I. Boemo}
}
@inproceedings{conf/fpl/EbelingFXSL03,
  title = {Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture},
  pages = {21-30},
  doi = {10.1007/978-3-540-45234-8_3},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Carl Ebeling and Chris Fisher and Guanbin Xing and Manyuan Shen and Hui Liu}
}
@inproceedings{conf/fpl/PfanderP08,
  title = {EMMA - A suggestion for an embedded multi-precision multiplier array for FPGAs},
  pages = {435-438},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629977},
  crossref = {conf/fpl/2008},
  author = {Oliver A. Pfänder and Hans-Jörg Pfleiderer}
}
@inproceedings{conf/fpl/KhanV04,
  title = {An Efficient Battery-Aware Task Scheduling Methodology for Portable RC Platforms},
  pages = {669-678},
  doi = {10.1007/978-3-540-30117-2_68},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jawad Khan and Ranga Vemuri}
}
@inproceedings{conf/fpl/Perez-AndradeCUC08,
  title = {A versatile hardware architecture for a CFAR detector based on a linear insertion sorter},
  pages = {467-470},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629985},
  crossref = {conf/fpl/2008},
  author = {Roberto Perez-Andrade and René Cumplido and Claudia Feregrino Uribe and Fernando Martin del Campo}
}
@inproceedings{conf/fpl/TodmanL04,
  title = {Methods and Tools for High-Resolution Imaging},
  pages = {627-636},
  doi = {10.1007/978-3-540-30117-2_64},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Tim Todman and Wayne Luk}
}
@inproceedings{conf/fpl/BerubeZAM03,
  title = {The Bank Nth Chance Replacement Policy for FPGA-Based CAMs},
  pages = {648-660},
  doi = {10.1007/978-3-540-45234-8_63},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Paul Berube and Ashley Zinyk and José Nelson Amaral and Mike H. MacGregor}
}
@inproceedings{conf/fpl/Brebner97,
  title = {Automatc identification of swappable logic units in XC6200 circuitry},
  pages = {173-182},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_222},
  author = {Gordon J. Brebner}
}
@inproceedings{conf/fpl/SawitzkiS99,
  title = {A Concept for an Evaluation Framework for Reconfigurable Systems},
  pages = {475-480},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_56},
  author = {Sergej Sawitzki and Rainer G. Spallek}
}
@inproceedings{conf/fpl/DanekM99,
  title = {Global Routing Models},
  pages = {391-395},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_43},
  author = {Martin Danek and Zdenek Muzikár}
}
@inproceedings{conf/fpl/PowellBC12,
  title = {Early performance estimation of image compression methods on soft processors},
  pages = {587-590},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339213},
  crossref = {conf/fpl/2012},
  author = {Adam Powell and Christos-Savvas Bouganis and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/GuillemenetTSBH08,
  title = {A non-volatile run-time FPGA using thermally assisted switching MRAMS},
  pages = {421-426},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629974},
  crossref = {conf/fpl/2008},
  author = {Yoann Guillemenet and Lionel Torres and Gilles Sassatelli and Nicolas Bruchon and Ilham Hassoune}
}
@inproceedings{conf/fpl/WyngaardICF13,
  title = {Towards a many-core architecture for HPC},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645595},
  crossref = {conf/fpl/2013},
  author = {Janet Wyngaard and Michael Inggs and John Collins and Brian Farrimond}
}
@inproceedings{conf/fpl/Krasniewski00,
  title = {Exploiting Reconfigurability for Effective Detection of Delay Faults in LUT-Based FPFAs},
  pages = {675-684},
  doi = {10.1007/3-540-44614-1_72},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Andrzej Krasniewski}
}
@inproceedings{conf/fpl/DinizSBH14,
  title = {Run-time accelerator binding for tile-based mixed-grained reconfigurable architectures},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927392},
  crossref = {conf/fpl/2014},
  author = {Cláudio Machado Diniz and Muhammad Shafique and Sergio Bampi and Jörg Henkel}
}
@inproceedings{conf/fpl/CourtGH04,
  title = {FPGA Acceleration of Rigid Molecule Interactions},
  pages = {862-867},
  doi = {10.1007/978-3-540-30117-2_90},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Tom Van Court and Yongfeng Gu and Martin C. Herbordt}
}
@inproceedings{conf/fpl/BidarteAMA04,
  title = {Simulation Platform for Architectural Verification and Performance Analysis in Core-Based SoC Design},
  pages = {965-969},
  doi = {10.1007/978-3-540-30117-2_108},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Unai Bidarte and Armando Astarloa and José Luis Martín and Jon Andreu}
}
@inproceedings{conf/fpl/GrullKKHK11,
  title = {Accelerating Image Analysis for Localization Microscopy with FPGAs},
  pages = {1-5},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.11},
  crossref = {conf/fpl/2011},
  author = {Frederik Grüll and Manfred Kirchgessner and Rainer Kaufmann and Michael Hausmann and Udo Kebschull}
}
@inproceedings{conf/fpl/HamalainenTS02,
  title = {8 Gigabits per Second Implementation of the IDEA Cryptographic Algorithm},
  pages = {760-769},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_78},
  author = {Antti Hämäläinen and Matti Tommiska and Jorma Skyttä}
}
@inproceedings{conf/fpl/Buerner02,
  title = {Implementation of a Successive Erasure BCH(16, 7, 6) Decoder and Performance Simulation by Rapid Prototyping},
  pages = {462-471},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_49},
  author = {Thomas Buerner}
}
@inproceedings{conf/fpl/OommenH05,
  title = {Hardware Emulation of a Network on Chip Architecture based on a Clockwork Routed Manhattan Street Network},
  pages = {727-728},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Kurian Oommen and David Harle}
}
@inproceedings{conf/fpl/HutchingsW95,
  title = {Implementation Approaches for Reconfigurable Logic Applications},
  pages = {419-428},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_136},
  author = {Brad L. Hutchings and Michael J. Wirthlin}
}
@inproceedings{conf/fpl/NiangGAS04,
  title = {AAA and SynDEx-Ic: A Methodology and a Software Framework for the Implementation of Real-Time Applications onto Reconfigurable Circuits},
  pages = {1119-1123},
  doi = {10.1007/978-3-540-30117-2_143},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Pierre Niang and Thierry Grandpierre and Mohamed Akil and Yves Sorel}
}
@inproceedings{conf/fpl/Blodget00,
  title = {Pre-route Assistant: A Routing Tool for Run-Time Reconfiguration},
  pages = {797-800},
  doi = {10.1007/3-540-44614-1_88},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Brandon Blodget}
}
@inproceedings{conf/fpl/TodorovichGSLB02,
  title = {A Tool for Activity Estimation in FPGAs},
  pages = {340-349},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_36},
  author = {Elias Todorovich and M. Gilabert and Gustavo Sutter and Sergio López-Buedo and Eduardo I. Boemo}
}
@inproceedings{conf/fpl/BlumerP07,
  title = {Hardware/Software Process Migration and RTL Simulation},
  pages = {585-588},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380722},
  crossref = {conf/fpl/2007},
  author = {Aric D. Blumer and Cameron D. Patterson}
}
@inproceedings{conf/fpl/BauerSH08,
  title = {A computation- and communication- infrastructure for modular special instructions in a dynamically reconfigurable processor},
  pages = {203-208},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629932},
  crossref = {conf/fpl/2008},
  author = {Lars Bauer and Muhammad Shafique and Jörg Henkel}
}
@inproceedings{conf/fpl/BiM12,
  title = {Real-time corner and polygon detection system on FPGA},
  pages = {451-457},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339143},
  crossref = {conf/fpl/2012},
  author = {Chunmeng Bi and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/HuttonLH06,
  title = {Placement and Timing for FPGAs Considering Variations},
  pages = {1-7},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311192},
  author = {Mike Hutton and Yan Lin and Lei He}
}
@inproceedings{conf/fpl/LodiGCCCT04,
  title = {Compact Buffered Routing Architecture},
  pages = {179-188},
  doi = {10.1007/978-3-540-30117-2_20},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Andrea Lodi 0002 and Roberto Giansante and Carlo Chiesa and Luca Ciccarelli and Fabio Campi and Mario Toma}
}
@inproceedings{conf/fpl/CetinDGL13,
  title = {Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645571},
  crossref = {conf/fpl/2013},
  author = {Ediz Cetin and Oliver Diessel and Lingkan Gong and Victor Lai}
}
@inproceedings{conf/fpl/ZipfHDGBN07,
  title = {A Power Estimation Model for an FPGA-based Softcore Processor},
  pages = {171-176},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380643},
  crossref = {conf/fpl/2007},
  author = {Peter Zipf and Heiko Hinkelmann and Lei Deng and Manfred Glesner and Holger Blume and Tobias G. Noll}
}
@inproceedings{conf/fpl/BondalapatiP99,
  title = {DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconfigurable Systems},
  pages = {31-40},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_4},
  author = {Kiran Bondalapati and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/McLooneM01,
  title = {Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm},
  pages = {152-161},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_16},
  author = {Máire McLoone and John V. McCanny}
}
@inproceedings{conf/fpl/ZipfSSSDG05,
  title = {A Hardware-in-the-Loop System to Evaluate the Performance of Small-World Cellular Automata},
  pages = {335-340},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Peter Zipf and Oliver Soffke and Andre Schumacher and Clemens Schlachta and Radu Dogaru and Manfred Glesner}
}
@inproceedings{conf/fpl/SutterD09,
  title = {High speed fixed point dividers for FPGAs},
  pages = {448-452},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272492},
  crossref = {conf/fpl/2009},
  author = {Gustavo Sutter and Jean-Pierre Deschamps}
}
@inproceedings{conf/fpl/YeR05,
  title = {Measuring and Utilizing the Correlation Between Signal Connectivity and Signal Positioning for FPGAs Containing Multi-Bit Building Blocks},
  pages = {159-166},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Andy Gean Ye and Jonathan Rose}
}
@inproceedings{conf/fpl/HussainPUCAV14,
  title = {MAPC: Memory access pattern based controller},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927397},
  crossref = {conf/fpl/2014},
  author = {Tassadaq Hussain and Oscar Palomar and Osman S. Unsal and Adrián Cristal and Eduard Ayguadé and Mateo Valero}
}
@inproceedings{conf/fpl/RuizTG96,
  title = {Design of a VME Parametrized Library for FPGAs},
  pages = {394-399},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_45},
  author = {José Luis Ruiz and Yago Torroja and José Luis García}
}
@inproceedings{conf/fpl/WenbanBO95,
  title = {Developing Interface Libraries for Reconfigurable Data Acquisition Boards},
  pages = {331-340},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_127},
  author = {Alan S. Wenban and Geoffrey Brown and John O'Leary}
}
@inproceedings{conf/fpl/Klindworth95,
  title = {FPLD Implementation of Computation over Finite Fields GF(2m) with Applications to Error Control Coding},
  pages = {261-271},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_120},
  author = {André Klindworth}
}
@inproceedings{conf/fpl/DreschmannHRSKBFL10,
  title = {Reconfigurable Hardware for Power-over-Fiber Applications},
  pages = {525-531},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.104},
  crossref = {conf/fpl/2010},
  author = {Michael Dreschmann and Michael Hübner and Moritz Roger and Oliver Sander and Christos Klamouris and Jürgen Becker and Wolfgang Freude and Juerg Leuthold}
}
@inproceedings{conf/fpl/BonatoMC07,
  title = {A floating-point Extended Kalman Filter implementation for autonomous mobile robots},
  pages = {576-579},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380720},
  crossref = {conf/fpl/2007},
  author = {Vanderlei Bonato and Eduardo Marques and George A. Constantinides}
}
@inproceedings{conf/fpl/WeeSBW06,
  title = {Multi Stream Cipher Architecture for Reconfigurable System-on-Chip},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311310},
  author = {Chin Mun Wee and Peter R. Sutton and Neil W. Bergmann and John A. Williams}
}
@inproceedings{conf/fpl/SellersHWK09,
  title = {Bitstream compression through frame removal and partial reconfiguration},
  pages = {476-480},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272502},
  crossref = {conf/fpl/2009},
  author = {Benjamin Sellers and Jonathan Heiner and Michael J. Wirthlin and Jeff Kalb}
}
@inproceedings{conf/fpl/KirschRHCAL10,
  title = {An FPGA-based High-Speed, Low-Latency Processing System for High-Energy Physics},
  pages = {562-567},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.110},
  crossref = {conf/fpl/2010},
  author = {Stefan Kirsch and Felix Rettig and Dirk Hutter and Jan de Cuveland and Venelin Angelov and Volker Lindenstruth}
}
@inproceedings{conf/fpl/DiamantopoulosX15,
  title = {High-Level-Synthesis extensions for scalable Single-Chip Many-Accelerators on FPGAs},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293992},
  crossref = {conf/fpl/2015},
  author = {Dionysios Diamantopoulos and Sotirios Xydis and Kostas Siozios and Dimitrios Soudris}
}
@inproceedings{conf/fpl/BruschiPR10,
  title = {A Reconfigurable System Based on a Parallel and Pipelined Solution for Regular Expression Matching},
  pages = {44-49},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.20},
  crossref = {conf/fpl/2010},
  author = {Francesco Bruschi and Marco Paolieri and Vincenzo Rana}
}
@inproceedings{conf/fpl/DanekKBK08,
  title = {Increasing the level of abstraction in FPGA-based designs},
  pages = {5-10},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629899},
  crossref = {conf/fpl/2008},
  author = {Martin Danek and Jiri Kadlec and Roman Bartosinski and Lukas Kohout}
}
@inproceedings{conf/fpl/Borgosz04,
  title = {Object Oriented Programming Paradigms for the VHDL},
  pages = {1107-1109},
  doi = {10.1007/978-3-540-30117-2_139},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jan Borgosz}
}
@inproceedings{conf/fpl/OliveiraMS99,
  title = {Specification, Implementation and Testing of HFSMs in Dynamically Reconfigurable FPGAs},
  pages = {313-322},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_32},
  author = {Arnaldo Oliveira and Andreia Melo and Valery Sklyarov}
}
@proceedings{conf/fpl/2014,
  title = {24th International Conference on Field Programmable Logic and Applications, FPL 2014, Munich, Germany, 2-4 September, 2014},
  booktitle = {FPL},
  publisher = {IEEE},
  year = {2014},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6913605},
  author = {}
}
@inproceedings{conf/fpl/DitmarM07,
  title = {Array Synthesis in SystemC Hardware Compilation},
  pages = {23-28},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380620},
  crossref = {conf/fpl/2007},
  author = {Johan Ditmar and Steve McKeever}
}
@inproceedings{conf/fpl/TeifelM03,
  title = {Programmable Asynchronous Pipeline Arrays},
  pages = {345-354},
  doi = {10.1007/978-3-540-45234-8_34},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {John Teifel and Rajit Manohar}
}
@inproceedings{conf/fpl/MukherjeeM04,
  title = {Power-Driven Design Partitioning},
  pages = {740-750},
  doi = {10.1007/978-3-540-30117-2_75},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Rajarshi Mukherjee and Seda Ogrenci Memik}
}
@inproceedings{conf/fpl/BartosF94,
  title = {Formal Verification of Timing Rules in Design Specifications},
  pages = {117-119},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_76},
  author = {Tibor Bartos and Norbert Fristacky}
}
@inproceedings{conf/fpl/PopoviciFM99,
  title = {FPGA Design Trade-Offs for Solving the Key Equation in Reed-Solomon Decoding},
  pages = {353-358},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  author = {Emanuel M. Popovici and Patrick Fitzpatrick and Colin C. Murphy}
}
@inproceedings{conf/fpl/AkinUOSH11,
  title = {A Novel Power Reduction Technique for Block Matching Motion Estimation Hardware},
  pages = {269-272},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.54},
  crossref = {conf/fpl/2011},
  author = {Abdulkadir Akin and Onur Can Ulusel and Tevfik Zafer Ozcan and Gokhan Sayilar and Ilker Hamzaoglu}
}
@inproceedings{conf/fpl/KrishnamoorthyST00,
  title = {Area-Optimized Technology Mapping for Hybrid FPGAs},
  pages = {181-190},
  doi = {10.1007/3-540-44614-1_21},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Srini Krishnamoorthy and Sriram Swaminathan and Russell Tessier}
}
@inproceedings{conf/fpl/BaeslerVT10,
  title = {An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier},
  pages = {489-495},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.98},
  crossref = {conf/fpl/2010},
  author = {Malte Baesler and Sven-Ole Voigt and Thomas Teufel}
}
@inproceedings{conf/fpl/StohmannB96,
  title = {A Universal CLA Adder Generator for SRAM-Based FPGAs},
  pages = {44-54},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_5},
  author = {Jörn Stohmann and Erich Barke}
}
@inproceedings{conf/fpl/WesterBK12,
  title = {A two step hardware design method using CλaSH},
  pages = {181-188},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339258},
  crossref = {conf/fpl/2012},
  author = {Rinse Wester and Christiaan Baaij and Jan Kuper}
}
@inproceedings{conf/fpl/BadrignansET08,
  title = {Secure FPGA configuration architecture preventing system downgrade},
  pages = {317-322},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629951},
  crossref = {conf/fpl/2008},
  author = {Benoît Badrignans and Reouven Elbaz and Lionel Torres}
}
@inproceedings{conf/fpl/TouhafiBD96,
  title = {The Implementation of a Field Programmable Logic Based Co-Processor for the Acceleration of Discrete Event Simulators},
  pages = {415-424},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_49},
  author = {Abdellah Touhafi and Wouter Brissinck and Erik F. Dirkx}
}
@inproceedings{conf/fpl/JovanovicTBW07,
  title = {CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs},
  pages = {753-756},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380761},
  crossref = {conf/fpl/2007},
  author = {Slavisa Jovanovic and Camel Tanougast and Christophe Bobda and Serge Weber}
}
@inproceedings{conf/fpl/ShetlerHYH98,
  title = {Prototyping New ILP Architectures Using FPGAs},
  pages = {109-118},
  doi = {10.1007/BFb0055238},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Joy Shetler and Brian Hemme and Chia Yang and Christopher Hinsz}
}
@inproceedings{conf/fpl/LeungPSMMH08,
  title = {Towards an "early neural circuit simulator": A FPGA implementation of processing in the rat whisker system},
  pages = {191-196},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629930},
  crossref = {conf/fpl/2008},
  author = {Brian Leung and Yan Pan and Christopher L. Schroeder and Seda Ogrenci Memik and Gokhan Memik and Mitra J. Z. Hartmann}
}
@inproceedings{conf/fpl/RittLCL10,
  title = {A Cost-Effective Technique for Mapping BLUTs to QLUTs in FPGAs},
  pages = {332-335},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.72},
  crossref = {conf/fpl/2010},
  author = {Marcus Ritt and Carlos Arthur Lang Lisbôa and Luigi Carro and Cristiano Lazzari}
}
@inproceedings{conf/fpl/VorwerkRDHKK08,
  title = {A technique for minimizing power during FPGA placement},
  pages = {233-238},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629937},
  crossref = {conf/fpl/2008},
  author = {Kristofer Vorwerk and Madhu Raman and Julien Dunoyer and Yaun-Chung Hsu and Arun Kundu and Andrew A. Kennings}
}
@proceedings{conf/fpl/2015,
  title = {25th International Conference on Field Programmable Logic and Applications, FPL 2015, London, United Kingdom, September 2-4, 2015},
  booktitle = {FPL},
  publisher = {IEEE},
  year = {2015},
  isbn = {978-0-9934-2800-5},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7284611},
  author = {}
}
@inproceedings{conf/fpl/ValdesDMQ04,
  title = {A Reconfigurable Communication Processor Compatible with Different Industrial Fieldbuses},
  pages = {1011-1016},
  doi = {10.1007/978-3-540-30117-2_117},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {María Dolores Valdés and Miguel A. Domínguez and María José Moure and Camilo Quintáns}
}
@inproceedings{conf/fpl/FuC08,
  title = {Active kernel monitoring to combat scheduler gaming in reconfigurable computing systems},
  pages = {611-614},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630021},
  crossref = {conf/fpl/2008},
  author = {Wenyin Fu and Katherine Compton}
}
@inproceedings{conf/fpl/RuethingAHP12,
  title = {Exploration of ring oscillator design space for temperature measurements on FPGAs},
  pages = {559-562},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339370},
  crossref = {conf/fpl/2012},
  author = {Christoph Ruething and Andreas Agne and Markus Happe and Christian Plessl}
}
@inproceedings{conf/fpl/FanEW08,
  title = {Customized Reconfigurable Interconnection Networks for multiple application SOCS},
  pages = {491-494},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629991},
  crossref = {conf/fpl/2008},
  author = {Hongbing Fan and Jason Ernst and Yu-Liang Wu}
}
@inproceedings{conf/fpl/DittmannF07,
  title = {Caching in Real-time Reconfiguration Port Scheduling},
  pages = {740-744},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380758},
  crossref = {conf/fpl/2007},
  author = {Florian Dittmann 0001 and Stefan Frank}
}
@inproceedings{conf/fpl/PandeyG06,
  title = {Energy Efficient Statistical On-Chip Communication Bus Synthesis for a Reconfigurable Architecture},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311210},
  author = {Sujan Pandey and Manfred Glesner}
}
@inproceedings{conf/fpl/WolzK02,
  title = {A Retargetable Macro Generation Method for the Evaluation of Repetitive Configurable Architectures},
  pages = {997-1006},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_102},
  author = {Frank Wolz and Reiner Kolla}
}
@inproceedings{conf/fpl/LawalTO05,
  title = {Address Generation for FPGA RAMs for Efficient Implementation of Real-Time Video Processing Systems},
  pages = {136-141},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Najeem Lawal and Benny Thörnberg and Mattias O'Nils}
}
@inproceedings{conf/fpl/RavishankarAGK12,
  title = {EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip},
  pages = {41-48},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339239},
  crossref = {conf/fpl/2012},
  author = {Chirag Ravishankar and Sundaram Ananthanarayanan and Siddharth Garg and Andrew A. Kennings}
}
@inproceedings{conf/fpl/EbelingCF96,
  title = {RaPiD - Reconfigurable Pipelined Datapath},
  pages = {126-135},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_13},
  author = {Carl Ebeling and Darren C. Cronquist and Paul Franklin}
}
@inproceedings{conf/fpl/AasaraaiM09,
  title = {Towards a viable out-of-order soft core: Copy-Free, checkpointed register renaming},
  pages = {79-85},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272544},
  crossref = {conf/fpl/2009},
  author = {Kaveh Aasaraai and Andreas Moshovos}
}
@inproceedings{conf/fpl/NakaharaKION06,
  title = {Fault Tolerant Reconfigurable Device Based on Autonomous-Repair Cells},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311252},
  author = {Kentaro Nakahara and Shin'ichi Kouyama and Tomonori Izumi and Hiroyuki Ochi and Yukihiro Nakamura}
}
@inproceedings{conf/fpl/CevreroAPSBLI09,
  title = {Using 3D integration technology to realize multi-context FPGAs},
  pages = {507-510},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272454},
  crossref = {conf/fpl/2009},
  author = {Alessandro Cevrero and Panagiotis Athanasopoulos and Hadi Parandeh-Afshar and Maurizio Skerlj and Philip Brisk and Yusuf Leblebici and Paolo Ienne}
}
@inproceedings{conf/fpl/LinLW10,
  title = {OpenRCL: Low-Power High-Performance Computing with Reconfigurable Devices},
  pages = {458-463},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.93},
  crossref = {conf/fpl/2010},
  author = {Mingjie Lin and Ilia A. Lebedev and John Wawrzynek}
}
@inproceedings{conf/fpl/DasVK13,
  title = {Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulation},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645498},
  crossref = {conf/fpl/2013},
  author = {Anup Das 0001 and Shyamsundar Venkataraman and Akash Kumar}
}
@inproceedings{conf/fpl/MaruyamaFH98,
  title = {A Field-Programmable Gate-Array System for Evolutionary Computation},
  pages = {356-365},
  doi = {10.1007/BFb0055263},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Tsutomu Maruyama and Terunobu Funatsu and Tsutomu Hoshino}
}
@inproceedings{conf/fpl/ChenP15,
  title = {Automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293944},
  crossref = {conf/fpl/2015},
  author = {Ren Chen and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/SilvaFVN13,
  title = {A reconfigurable computing architecture using magnetic tunneling junction memories},
  pages = {1-2},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645616},
  crossref = {conf/fpl/2013},
  author = {Victor Silva and Jorge R. Fernandes and Mário P. Véstias and Horácio C. Neto}
}
@inproceedings{conf/fpl/LickoSTK03,
  title = {MATLAB/Simulink Based Methodology for Rapid-FPGA-Prototyping},
  pages = {984-987},
  doi = {10.1007/978-3-540-45234-8_101},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Miroslav Lícko and Jan Schier and Milan Tichý and Markus Kühl}
}
@inproceedings{conf/fpl/KulmalaHH06,
  title = {Reliable GALS Implementation of MPEG-4 Encoder with Mixed Clock FIFO on Standard FPGA},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311257},
  author = {Ari Kulmala and Timo D. Hämäläinen and Marko Hännikäinen}
}
@inproceedings{conf/fpl/UllahJC13,
  title = {Design space explorations of Hybrid-Partitioned TCAM (HP-TCAM)},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645583},
  crossref = {conf/fpl/2013},
  author = {Zahid Ullah and Manish Kumar Jaiswal and Ray C. C. Cheung}
}
@inproceedings{conf/fpl/OreifejATD07,
  title = {Layered Approach to Instrinsic Evolvable Hardware Using Direct Bistream Manipulation of VIRTEX II Pro Devices},
  pages = {299-304},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380663},
  crossref = {conf/fpl/2007},
  author = {Rashad S. Oreifej and Rawad N. Al-Haddad and Heng Tan and Ronald F. DeMara}
}
@inproceedings{conf/fpl/FengJCHH11,
  title = {IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs},
  pages = {482-485},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.95},
  crossref = {conf/fpl/2011},
  author = {Zhe Feng 0002 and Naifeng Jing and GengSheng Chen and Yu Hu and Lei He}
}
@inproceedings{conf/fpl/SugawaraIH05,
  title = {High-speed and Memory Efficient TCP Stream Scanning using FPGA},
  pages = {45-50},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Yutaka Sugawara and Mary Inaba and Kei Hiraki}
}
@inproceedings{conf/fpl/SunwooWPC10,
  title = {PrEsto: An FPGA-accelerated Power Estimation Methodology for Complex Systems},
  pages = {310-317},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.69},
  crossref = {conf/fpl/2010},
  author = {Dam Sunwoo and Gene Y. Wu and Nikhil A. Patil and Derek Chiou}
}
@inproceedings{conf/fpl/GokhaleDDBPH02,
  title = {Granidt: Towards Gigabit Rate Network Intrusion Detection Technology},
  pages = {404-413},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_43},
  author = {Maya Gokhale and Dave Dubois and Andy Dubois and Mike Boorman and Steve Poole and Vic Hogsett}
}
@inproceedings{conf/fpl/CanisBA14,
  title = {Modulo SDC scheduling with recurrence minimization in high-level synthesis},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927490},
  crossref = {conf/fpl/2014},
  author = {Andrew Canis and Stephen Dean Brown and Jason Helge Anderson}
}
@inproceedings{conf/fpl/VossM01,
  title = {Design and Implementation of an Accelerated Gabor Filter Bank Using Parallel Hardware},
  pages = {451-460},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_46},
  author = {Nikolaus Voß and Bärbel Mertsching}
}
@inproceedings{conf/fpl/DollasPAK01,
  title = {A Reconfigurable Embedded Input Device for Kinetically Challenged Persons},
  pages = {326-335},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_34},
  author = {Apostolos Dollas and Kyprianos Papademetriou and Nikolaos Aslanides and Tom Kean}
}
@inproceedings{conf/fpl/GreenfieldCWA97,
  title = {Enhancing fixed point DSP processor performance by adding CPLDs as coprocessing elements},
  pages = {324-332},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_237},
  author = {David Greenfield and Caleb Crome and Martin S. Won and Doug Amos}
}
@inproceedings{conf/fpl/MoralesGPCCC08,
  title = {Enhancing ADC resolution through Field Programmable Analog Array dynamic reconfiguration},
  pages = {635-638},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630027},
  crossref = {conf/fpl/2008},
  author = {Diego P. Morales and Antonio García and Alberto J. Palma and Miguel A. Carvajal and Encarnación Castillo and Luis F. Capitan-Vallvey}
}
@inproceedings{conf/fpl/GarciaN06,
  title = {FPGA Implementation of a Ridge Extraction Fingerprint Algorithm Based on Microblaze and Hardware Coprocessor},
  pages = {1-5},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311198},
  author = {Mariano Lopez Garcia and Enrique F. Cantó-Navarro}
}
@inproceedings{conf/fpl/ThomaKBPBGSGSMB07,
  title = {MORPHEUS: Heterogeneous Reconfigurable Computing},
  pages = {409-414},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380681},
  crossref = {conf/fpl/2007},
  author = {Florian Thoma and Matthias Kühnle and Philippe Bonnot 0001 and Elena Moscu Panainte and Koen Bertels and Sebastian Goller and Axel Schneider and Stéphane Guyetant and Eberhard Schüler and Klaus D. Müller-Glaser and Jürgen Becker}
}
@inproceedings{conf/fpl/EmmertRB98,
  title = {Fast Floorplanning for FPGAs},
  pages = {129-138},
  doi = {10.1007/BFb0055240},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {John M. Emmert and Akash Randhar and Dinesh Bhatia}
}
@inproceedings{conf/fpl/JieK14,
  title = {Comparing soft and hard vector processing in FPGA-based embedded systems},
  pages = {1-7},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927467},
  crossref = {conf/fpl/2014},
  author = {Soh Jun Jie and Nachiket Kapre}
}
@inproceedings{conf/fpl/SuzukiTM10,
  title = {Detecting Patterns in Various Size and Angle Using FPGA},
  pages = {151-154},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.36},
  crossref = {conf/fpl/2010},
  author = {Masayuki Suzuki and Yoshifumi Tanida and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/CampregherCCV05,
  title = {Yield modelling and Yield Enhancement for FPGAs using Fault Tolerance Schemes},
  pages = {409-414},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Nicola Campregher and Peter Y. K. Cheung and George A. Constantinides and Milan Vasilko}
}
@inproceedings{conf/fpl/NaberGKP10,
  title = {Real-Time Fault Detection and Diagnostics Using FPGA-based Architectures},
  pages = {346-351},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.75},
  crossref = {conf/fpl/2010},
  author = {Nathan Naber and Thomas Getz and Yong Kim and James Petrosky}
}
@inproceedings{conf/fpl/LeglEW96,
  title = {Performance-Directed Technology-Mapping for LUT-Based FPGAs - What Role Do Decomposition and Covering Play?},
  pages = {14-23},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_2},
  author = {Christian Legl and Klaus Eckl and Bernd Wurth}
}
@inproceedings{conf/fpl/SidhuWMP00,
  title = {A Self-Reconfigurable Gate Array Architecture},
  pages = {106-120},
  doi = {10.1007/3-540-44614-1_12},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Reetinder P. S. Sidhu and Sameer Wadhwa and Alessandro Mei and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/ValderasTAR04,
  title = {Hardware and Software Debugging of FPGA Based Microprocessor Systems Through Debug Logic Insertion},
  pages = {1057-1061},
  doi = {10.1007/978-3-540-30117-2_126},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Mario García-Valderas and Eduardo de la Torre and F. Ariza and Teresa Riesgo}
}
@inproceedings{conf/fpl/ShoshaRR98,
  title = {Reconfigurable PCI-Bus Interface (RPCI)},
  pages = {485-489},
  doi = {10.1007/BFb0055286},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {A. Abo Shosha and P. Reinhart and F. Rongen}
}
@inproceedings{conf/fpl/CleggSC07,
  title = {Evolutionary Search Applied to Reconfigurable Analogue Control},
  pages = {593-596},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380724},
  crossref = {conf/fpl/2007},
  author = {Kester Clegg and Susan Stepney and Tim Clarke}
}
@inproceedings{conf/fpl/Skylarov00,
  title = {Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs},
  pages = {718-728},
  doi = {10.1007/3-540-44614-1_76},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Valery Sklyarov}
}
@inproceedings{conf/fpl/DengZFJ12,
  title = {An efficient hardware architecture of the optimised SIFT descriptor generation},
  pages = {345-352},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339228},
  crossref = {conf/fpl/2012},
  author = {Wenjuan Deng and Yiqun Zhu and Hao Feng and Zhiguo Jiang}
}
@inproceedings{conf/fpl/DamakBNBA14,
  title = {A mixed integer linear programming approach for design space exploration in FPGA-based MPSoC},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927431},
  crossref = {conf/fpl/2014},
  author = {Bouthaina Damak and Rachid Benmansour and Smaïl Niar and Mouna Baklouti and Mohamed Abid}
}
@inproceedings{conf/fpl/FeldmannHMT03,
  title = {Fault Tolerances Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques},
  pages = {478-487},
  doi = {10.1007/978-3-540-45234-8_47},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Rainer Feldmann and Christian Haubelt and Burkhard Monien and Jürgen Teich}
}
@inproceedings{conf/fpl/KariniemiN06,
  title = {On-Line Reconfigurable XGFT Network-on-Chip Designed for Improving the Fault-Tolerance and Manufacturability of the MPSoC Chips},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311325},
  author = {Heikki Kariniemi and Jari Nurmi}
}
@inproceedings{conf/fpl/OsanaIFYFHSIKA05,
  title = {A Framework for ODE-Based Multimodel Biochemical Simulations on an FPGA},
  pages = {574-577},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Yasunori Osana and Yow Iwaoka and Tomonori Fukushima and Masato Yoshimi and Akira Funahashi and Noriko Hiroi and Yuichiro Shibata and Naoki Iwanaga and Hiroaki Kitano and Hideharu Amano}
}
@inproceedings{conf/fpl/BramerCIA97,
  title = {Virtual radix array processors (V-RaAP)},
  pages = {354-363},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_240},
  author = {B. Bramer and D. Chauham and M. K. Ibrahim and A. Aggoun}
}
@inproceedings{conf/fpl/Toledo-MoreoLMMM07,
  title = {Compression system for the phonocardiographic signal},
  pages = {770-773},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380765},
  crossref = {conf/fpl/2007},
  author = {F. Javier Toledo-Moreo and A. Legaz-Cano and J. Javier Martínez-Álvarez and Juan Martínez-Alajarín and Ramón Ruiz Merino}
}
@inproceedings{conf/fpl/SimpsonHWHM01,
  title = {Demonstrating Real-Time JPEG Image Compression-Decompression Using Standard Component IP Cores on a Programmable Logic Based Platform for DSP and Image Processing},
  pages = {441-450},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_45},
  author = {Albert Simpson and Jill K. Hunter and Moira Wylie and Yi Hu and David Mann}
}
@inproceedings{conf/fpl/GanegedaraYP10,
  title = {Automation Framework for Large-Scale Regular Expression Matching on FPGA},
  pages = {50-55},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.21},
  crossref = {conf/fpl/2010},
  author = {Thilan Ganegedara and Yi-Hua E. Yang and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/TombsEMBTFT04,
  title = {The Implementation of a FPGA Hardware Debugger System with Minimal System Overhead},
  pages = {1062-1066},
  doi = {10.1007/978-3-540-30117-2_127},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Jonathan Noel Tombs and Miguel Angel Aguirre Echánove and Fernando Muñoz Chavero and Vicente Baena Lecuyer and Antonio Jesús Torralba Silgado and A. Fernandez-León and Francisco Tortosa}
}
@inproceedings{conf/fpl/ConstantinidisCL99,
  title = {Synthia: Synthesis of Interacting Automata Targeting LUT-based FPGAs},
  pages = {323-332},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_33},
  author = {George A. Constantinides and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/NakaharaS15,
  title = {A deep convolutional neural network based on nested residue number system},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293933},
  crossref = {conf/fpl/2015},
  author = {Hiroki Nakahara and Tsutomu Sasao}
}
@inproceedings{conf/fpl/AfratisSCFP08,
  title = {A rate-based prefiltering approach to blast acceleration},
  pages = {631-634},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630026},
  crossref = {conf/fpl/2008},
  author = {Panagiotis Afratis and Euripides Sotiriades and Grigorios Chrysos and Sotiria Fytraki and Dionisios N. Pnevmatikatos}
}
@inproceedings{conf/fpl/SchuehlerL04,
  title = {A Modular System for FPGA-Based TCP Flow Processing in High-Speed Networks},
  pages = {301-310},
  doi = {10.1007/978-3-540-30117-2_32},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {David V. Schuehler and John W. Lockwood}
}
@inproceedings{conf/fpl/ZhengCP12,
  title = {A Benign Hardware Trojan on FPGA-based embedded systems},
  pages = {464-470},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339145},
  crossref = {conf/fpl/2012},
  author = {Jason Xin Zheng and Ethan Chen and Miodrag Potkonjak}
}
@inproceedings{conf/fpl/SchleckerETP02,
  title = {Hardware Implementation of a Multiuser Detection Scheme Based on Recurrent Neural Networks},
  pages = {1097-1100},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_116},
  author = {Wolfgang Schlecker and Achim Engelhart and Werner G. Teich and Hans-Jörg Pfleiderer}
}
@inproceedings{conf/fpl/PreusserS10,
  title = {Enhancing FPGA Device Capabilities by the Automatic Logic Mapping to Additive Carry Chains},
  pages = {318-325},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.70},
  crossref = {conf/fpl/2010},
  author = {Thomas B. Preußer and Rainer G. Spallek}
}
@inproceedings{conf/fpl/ChurcherKW95,
  title = {XC6200 FastmapTM Processor Interface},
  pages = {36-43},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_96},
  author = {Steven Churcher and Tom Kean and Bill Wilkie}
}
@inproceedings{conf/fpl/ToledoMGF05,
  title = {FPGA Implementation of an Augmented Reality Application for Visually Impaired People},
  pages = {723-724},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {F. Javier Toledo and José-Javier Martínez and F. Javier Garrigós and José Manuel Ferrández de Vicente}
}
@inproceedings{conf/fpl/GalanisTTSG04,
  title = {Mapping DSP Applications to a High-Performance Reconfigurable Coarse-Grain Data-Path},
  pages = {868-873},
  doi = {10.1007/978-3-540-30117-2_91},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Michalis D. Galanis and George Theodoridis and Spyros Tragoudas and Dimitrios Soudris and Constantinos E. Goutis}
}
@inproceedings{conf/fpl/EmmertSCTKA00,
  title = {Performance Penalty for Fault Tolerance in Roving STARs},
  pages = {545-554},
  doi = {10.1007/3-540-44614-1_59},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {John M. Emmert and Charles E. Stroud and Jason A. Cheatham and Andrew M. Taylor and Pankaj Kataria and Miron Abramovici}
}
@inproceedings{conf/fpl/Picatoste-OlloquiCSH04,
  title = {Implementing High-Speed Double-Data Rate (DDR) SDRAM Controllers on FPGA},
  pages = {279-288},
  doi = {10.1007/978-3-540-30117-2_30},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Eduardo Picatoste-Olloqui and Francisco Cardells-Tormo and Jordi Sempere-Agulló and Atilà Herms-Berenguer}
}
@inproceedings{conf/fpl/LingSB05,
  title = {FPGA PLB Evaluation using Quantified Boolean Satisfiability},
  pages = {19-24},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Andrew C. Ling and Deshanand P. Singh and Stephen Dean Brown}
}
@inproceedings{conf/fpl/EssenWCFPYEH09,
  title = {Static versus scheduled interconnect in Coarse-Grained Reconfigurable Arrays},
  pages = {268-275},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272293},
  crossref = {conf/fpl/2009},
  author = {Brian Van Essen and Aaron Wood and Allan Carroll and Stephen Friedman and Robin Panda and Benjamin Ylvisaker and Carl Ebeling and Scott Hauck}
}
@inproceedings{conf/fpl/MelnikoffQR02,
  title = {Speech Recognition on an FPGA Using Discrete and Continuous Hidden Markov Models},
  pages = {202-211},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_22},
  author = {Stephen J. Melnikoff and Steven F. Quigley and Martin J. Russell}
}
@inproceedings{conf/fpl/FarabetPHL09,
  title = {CNP: An FPGA-based processor for Convolutional Networks},
  pages = {32-37},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272559},
  crossref = {conf/fpl/2009},
  author = {Clément Farabet and Cyril Poulet and Jefferson Y. Han and Yann LeCun}
}
@inproceedings{conf/fpl/LiZYLLQ14,
  title = {Accelerate NDN name lookup using FPGA: Challenges and a scalable approach},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927403},
  crossref = {conf/fpl/2014},
  author = {Yanbiao Li and Dafang Zhang and Xian Yu and Wei Liang and Jing Long and Hong Qiao}
}
@inproceedings{conf/fpl/Meyer-BaseRRG04,
  title = {Area*Time Optimized Hogenauer Channelizer Design Using FPL Devices},
  pages = {384-393},
  doi = {10.1007/978-3-540-30117-2_40},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Uwe Meyer-Bäse and Suhasini Rao and Javier Ramírez and Antonio García}
}
@proceedings{conf/fpl/2010,
  title = {International Conference on Field Programmable Logic and Applications, FPL 2010, August 31 2010 - September 2, 2010, Milano, Italy},
  publisher = {IEEE},
  year = {2010},
  booktitle = {FPL},
  author = {}
}
@inproceedings{conf/fpl/Baranov98,
  title = {CAD System for ASM and FSM Synthesis},
  pages = {119-128},
  doi = {10.1007/BFb0055239},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Samary Baranov}
}
@inproceedings{conf/fpl/BalochAAS05,
  title = {Low Power Domain-Specific Reconfigurable Array for Discrete Wavelet Transforms Targeting Multimedia Applications},
  pages = {618-621},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Sajid Baloch and Imran Ahmed and Tughrul Arslan and Adrian Stoica}
}
@inproceedings{conf/fpl/KokosinskiS02,
  title = {An FPGA Implementation of a Multi-comparand Multi-search Associative Processor},
  pages = {826-835},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_85},
  author = {Zbigniew Kokosinski and Wojciech Sikora}
}
@inproceedings{conf/fpl/ClausSKAT08,
  title = {A comparison of embedded reconfigurable video-processing architectures},
  pages = {587-590},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630015},
  crossref = {conf/fpl/2008},
  author = {Christopher Claus and Walter Stechele and Matthias Kovatsch and Josef Angermeier and Jürgen Teich}
}
@inproceedings{conf/fpl/SoB06,
  title = {Improving Usability of FPGA-Based Reconfigurable Computers Through Operating System Support},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311236},
  author = {Hayden Kwok-Hay So and Robert W. Brodersen}
}
@inproceedings{conf/fpl/LehmannFKKPS13,
  title = {Weasel: A platform-independent streaming-optimized SATA controller},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645576},
  crossref = {conf/fpl/2013},
  author = {Patrick Lehmann and Thomas Frank and Oliver Knodel and Steffen Köhler and Thomas B. Preußer and Rainer G. Spallek}
}
@inproceedings{conf/fpl/TaherE06,
  title = {A Segmentation Model for Partial Run-Time Reconfiguration},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311305},
  author = {Mohamed Taher and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpl/RaaijmakersW07,
  title = {Run-time Partial Reconfiguration for Removal, Placement and Routing on the Virtex-II-Pro},
  pages = {679-683},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380744},
  crossref = {conf/fpl/2007},
  author = {Stefan Raaijmakers and Stephan Wong}
}
@inproceedings{conf/fpl/AhmadiniaAEA07,
  title = {System-level Modelling and Analysis of Embedded Reconfigurable Cores for Wireless Systems},
  pages = {757-760},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380762},
  crossref = {conf/fpl/2007},
  author = {Ali Ahmadinia and Balal Ahmad and Ahmet T. Erdogan and Tughrul Arslan}
}
@inproceedings{conf/fpl/ElGindyF04,
  title = {Mapping Basic Recursive Structures to Runtime Reconfigurable Hardware},
  pages = {906-910},
  doi = {10.1007/978-3-540-30117-2_97},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Hossam A. ElGindy and George Ferizis}
}
@inproceedings{conf/fpl/InoueNAIKS12,
  title = {Fault detection and avoidance of FPGA in various granularities},
  pages = {539-542},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339274},
  crossref = {conf/fpl/2012},
  author = {Kazuki Inoue and Yuki Nishitani and Motoki Amagasaki and Masahiro Iida and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpl/MorrisCC05,
  title = {Using DSP Blocks For ROM Replacement: A Novel Synthesis Flow},
  pages = {77-82},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Gareth W. Morris and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/Zambreno04,
  title = {Design and Evaluation of an FPGA Architecture for Software Protection},
  pages = {1180},
  doi = {10.1007/978-3-540-30117-2_168},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Joseph Zambreno}
}
@inproceedings{conf/fpl/CadambiG01,
  title = {Static Profile-Driven Compilation for FPGAs},
  pages = {112-122},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_12},
  author = {Srihari Cadambi and Seth Copen Goldstein}
}
@inproceedings{conf/fpl/HuangWDZSX15,
  title = {Fast FPGA system for microarchitecture optimization on synthesizable modern processor design},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294005},
  crossref = {conf/fpl/2015},
  author = {Libo Huang and Yongwen Wang and Qiang Dou and Chengyi Zhang and Caixia Sun and Chao Xu}
}
@inproceedings{conf/fpl/LeJP08,
  title = {Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA},
  pages = {137-142},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629921},
  crossref = {conf/fpl/2008},
  author = {Hoang Le and Weirong Jiang and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/IseliS94,
  title = {A Superscalar and Reconfigurable Processor},
  pages = {168-174},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_87},
  author = {Christian Iseli and Eduardo Sanchez}
}
@inproceedings{conf/fpl/Quiros-OlozabalCG10,
  title = {Accurate Time-to-Digital Converter Based on Xilinx's Digital Clock Managers},
  pages = {502-507},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.100},
  crossref = {conf/fpl/2010},
  author = {Angel Quiros-Olozabal and Ma de los Angeles Cifredo Chacon and Jose Maria Guerrero-Rodriguez}
}
@inproceedings{conf/fpl/KoboriMH00,
  title = {High Speed Computation of Lattice gas Automata with FPFA},
  pages = {801-804},
  doi = {10.1007/3-540-44614-1_89},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Tomoyoshi Kobori and Tsutomu Maruyama and Tsutomu Hoshino}
}
@inproceedings{conf/fpl/JonesPBC10,
  title = {GPU Versus FPGA for High Productivity Computing},
  pages = {119-124},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.32},
  crossref = {conf/fpl/2010},
  author = {David Huw Jones and Adam Powell and Christos-Savvas Bouganis and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/CuvelandRAL08,
  title = {An FPGA-based high-speed, low-latency trigger processor for high-energy physics},
  pages = {293-298},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629947},
  crossref = {conf/fpl/2008},
  author = {Jan de Cuveland and Felix Rettig and Venelin Angelov and Volker Lindenstruth}
}
@inproceedings{conf/fpl/StefanC08,
  title = {Bitstream compression techniques for Virtex 4 FPGAs},
  pages = {323-328},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629952},
  crossref = {conf/fpl/2008},
  author = {Radu Andrei Stefan and Sorin Dan Cotofana}
}
@inproceedings{conf/fpl/Sklavos11,
  title = {Multi-module Hashing System for SHA-3 & FPGA Integration},
  pages = {162-166},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.37},
  crossref = {conf/fpl/2011},
  author = {Nicolas Sklavos}
}
@inproceedings{conf/fpl/RoyalC03,
  title = {Globally Asynchronous Locally Synchronous FPGA Architectures},
  pages = {355-364},
  doi = {10.1007/978-3-540-45234-8_35},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Andrew Royal and Peter Y. K. Cheung}
}
@inproceedings{conf/fpl/WongH08,
  title = {A low overhead fault tolerant FPGA with new connection box},
  pages = {643-646},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630029},
  crossref = {conf/fpl/2008},
  author = {Fujie Wong and Yajun Ha}
}
@inproceedings{conf/fpl/GschwindS95,
  title = {A VHDL Design Methodology for FPGAs},
  pages = {208-217},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_114},
  author = {Michael Gschwind and Valentina Salapura}
}
@inproceedings{conf/fpl/HenzTY02,
  title = {Implementing CSAT Local Search on FPGAs},
  pages = {1156-1159},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_130},
  author = {Martin Henz and Edgar Tan and Roland H. C. Yap}
}
@inproceedings{conf/fpl/Jebelean97,
  title = {Auto-configurable array for GCD computation},
  pages = {457-461},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_251},
  author = {Tudor Jebelean}
}
@inproceedings{conf/fpl/PappalaNS12,
  title = {FPGA based key generation technique for anti-counterfeiting methods using Physically Unclonable Functions and artificial intelligence},
  pages = {388-393},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339209},
  crossref = {conf/fpl/2012},
  author = {Swetha Pappala and Mohammed Y. Niamat and Weiqing Sun}
}
@inproceedings{conf/fpl/TrieuM11,
  title = {An Implementation of the Mean Shift Filter on FPGA},
  pages = {219-224},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.47},
  crossref = {conf/fpl/2011},
  author = {Dang Ba Khac Trieu and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/KassapakiMS06,
  title = {Actual-Delay Circuits on FPGA: Trading-Off Luts for Speed},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311272},
  author = {Evangelia Kassapaki and Pavlos M. Mattheakis and Christos P. Sotiriou}
}
@inproceedings{conf/fpl/AbdelfattahBYB15,
  title = {Design and simulation tools for Embedded NOCs on FPGAs},
  pages = {1},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293965},
  crossref = {conf/fpl/2015},
  author = {Mohamed S. Abdelfattah and Andrew Bitar and Ange Yaghi and Vaughn Betz}
}
@inproceedings{conf/fpl/KariniemiN05,
  title = {Fault-Tolerant XGFT Network-On-Chip for Multi-Processor System-on-Chip Circuits},
  pages = {203-210},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Heikki Kariniemi and Jari Nurmi}
}
@inproceedings{conf/fpl/BruckeSN99,
  title = {Auditory Signal Processing in Hardware: A Linear Gammatone Filterbank Design for a Model of the Auditory System},
  pages = {11-20},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_2},
  author = {M. Brucke and Arne Schulz and Wolfgang Nebel}
}
@inproceedings{conf/fpl/Dittmann05,
  title = {Efficient Execution on Reconfigurable Devices Using Concepts of Pipelining},
  pages = {717-718},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Florian Dittmann 0001}
}
@inproceedings{conf/fpl/ShieldSM07,
  title = {Dynamic Cache Switching in Reconfigurable Embedded Systems},
  pages = {111-116},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380634},
  crossref = {conf/fpl/2007},
  author = {John Shield and Peter Sutton and Philip Machanick}
}
@inproceedings{conf/fpl/ChoiP03,
  title = {Time and Energy Efficient Matrix Factorization Using FPGAs},
  pages = {507-519},
  doi = {10.1007/978-3-540-45234-8_50},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Seonil Choi and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/FraserMLTJL15,
  title = {A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293952},
  crossref = {conf/fpl/2015},
  author = {Nicholas J. Fraser and Duncan J. M. Moss and JunKyu Lee and Stephen Tridgell and Craig T. Jin and Philip H. W. Leong}
}
@inproceedings{conf/fpl/BansalGDNG04,
  title = {Interconnect-Aware Mapping of Applications to Coarse-Grain Reconfigurable Architectures},
  pages = {891-899},
  doi = {10.1007/978-3-540-30117-2_95},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Nikhil Bansal and Sumit Gupta and Nikil D. Dutt and Alexandru Nicolau and Rajesh K. Gupta}
}
@inproceedings{conf/fpl/KryjakG09,
  title = {Pipeline implementation of the 128-bit block cipher CLEFIA in FPGA},
  pages = {373-378},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272264},
  crossref = {conf/fpl/2009},
  author = {Tomasz Kryjak and Marek Gorgon}
}
@inproceedings{conf/fpl/LorenzMES03,
  title = {Data Processing System With Self-reconfigurable Architecture, for Low Cost, Low Power Applications},
  pages = {220-229},
  doi = {10.1007/978-3-540-45234-8_22},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Michael G. Lorenz and Luis Mengibar and Luis Entrena and Raul Sánchez-Reillo}
}
@inproceedings{conf/fpl/GiefersP10,
  title = {A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier},
  pages = {223-228},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.52},
  crossref = {conf/fpl/2010},
  author = {Heiner Giefers and Marco Platzner}
}
@inproceedings{conf/fpl/BakerPJ06,
  title = {Regular Expression Software Deceleration for Intrusion Detection Systems},
  pages = {1-8},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311246},
  author = {Zachary K. Baker and Viktor K. Prasanna and Hong-Jip Jung}
}
@inproceedings{conf/fpl/BruggerSW14,
  title = {HyPER: A runtime reconfigurable architecture for monte carlo option pricing in the Heston model},
  pages = {1-8},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927458},
  crossref = {conf/fpl/2014},
  author = {Christian Brugger and Christian de Schryver and Norbert Wehn}
}
@inproceedings{conf/fpl/BertelsKPGYSSMV07,
  title = {HARTES Toolchain Early Evaluation: Profiling, Compilation and HDL Generation},
  pages = {402-408},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380680},
  crossref = {conf/fpl/2007},
  author = {Koen Bertels and Georgi Kuzmanov and Elena Moscu Panainte and Georgi Gaydadjiev and Yana Yankova and Vlad Mihai Sima and Kamana Sigdel and Roel Meeuws and Stamatis Vassiliadis}
}
@inproceedings{conf/fpl/ItoSIH08,
  title = {CVC: The C to RTL compiler for callback-based verification model},
  pages = {499-502},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629993},
  crossref = {conf/fpl/2008},
  author = {Yasuhiro Ito and Yutaka Sugawara and Mary Inaba and Kei Hiraki}
}
@inproceedings{conf/fpl/QuP13,
  title = {Fast dynamically updatable packet classifier on FPGA},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645588},
  crossref = {conf/fpl/2013},
  author = {Yun R. Qu and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/HaugR98,
  title = {Reconfigurable Hardware as Shared Resource in Multipurpose Computers},
  pages = {149-158},
  doi = {10.1007/BFb0055242},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Gunter Haug and Wolfgang Rosenstiel}
}
@inproceedings{conf/fpl/YuMLXYSP10,
  title = {A Reconfigurable Hebbian Eigenfilter for Neurophysiological Spike Train Analysis},
  pages = {556-561},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.109},
  crossref = {conf/fpl/2010},
  author = {Bo Yu and Terrence S. T. Mak and Xiangyu Li and Fei Xia and Alexandre Yakovlev and Yihe Sun and Chi-Sang Poon}
}
@inproceedings{conf/fpl/Payne97,
  title = {Run-time parameterised circuits for the Xilinx XC6200},
  pages = {161-172},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_221},
  author = {Rob Payne}
}
@inproceedings{conf/fpl/VassiliadisDW07,
  title = {A Load/Store Unit for a Memcpy Hardware Accelerator},
  pages = {537-541},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380711},
  crossref = {conf/fpl/2007},
  author = {Stamatis Vassiliadis and Filipa Duarte and Stephan Wong}
}
@inproceedings{conf/fpl/NajemBBST14,
  title = {Method for dynamic power monitoring on FPGAs},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927457},
  crossref = {conf/fpl/2014},
  author = {Mohamad Najem and Pascal Benoit and Florent Bruguier and Gilles Sassatelli and Lionel Torres}
}
@inproceedings{conf/fpl/LauP06,
  title = {Rapid System-on-a-Programmable-Chip Development and Hardware Acceleration Of ANSI C Functions},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311185},
  author = {David J. Lau and Orion Pritchard}
}
@inproceedings{conf/fpl/TanOM15,
  title = {rrBox: A remote dynamically reconfigurable network processing middlebox},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293971},
  crossref = {conf/fpl/2015},
  author = {Tze Hon Tan and Chia Yee Ooi and Muhammad N. Marsono}
}
@inproceedings{conf/fpl/Gadke-LutjensTK10,
  title = {A Flexible Compute and Memory Infrastructure for High-Level Language to Hardware Compilation},
  pages = {475-482},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.96},
  crossref = {conf/fpl/2010},
  author = {Hagen Gädke-Lütjens and Benjamin Thielmann and Andreas Koch 0001}
}
@inproceedings{conf/fpl/Krasniewski02a,
  title = {Exploiting Reconfigurability for Effective Testing of Delay Faults in Sequential Subcircuits of LUT-based FPGAs},
  pages = {616-626},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_64},
  author = {Andrzej Krasniewski}
}
@inproceedings{conf/fpl/MaunderSC99,
  title = {High-Level Hierachical HDL Synthesis of Pipelined FPGA-Based Circuits Using Synchronous Modules},
  pages = {377-384},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_41},
  author = {R. Bruce Maunder and Zoran A. Salcic and George G. Coghill}
}
@inproceedings{conf/fpl/Beuchat03,
  title = {FPGA Implementations of the RC6 Block Cipher},
  pages = {101-110},
  doi = {10.1007/978-3-540-45234-8_11},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jean-Luc Beuchat}
}
@inproceedings{conf/fpl/DanilinBS05,
  title = {A Novel Toolset for the Development of FPGA-like Reconfigurable Logic},
  pages = {640-643},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Alexander Danilin and Martijn T. Bennebroek and Sergei Sawitzki}
}
@inproceedings{conf/fpl/WirthlinHW01,
  title = {Synthesizing RTL Hardware from Java Byte Codes},
  pages = {123-132},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_13},
  author = {Michael J. Wirthlin and Brad L. Hutchings and Carl Worth}
}
@inproceedings{conf/fpl/DaigneaultD12,
  title = {Raising the abstraction level of HDL for control-dominant applications},
  pages = {515-518},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339268},
  crossref = {conf/fpl/2012},
  author = {Marc-André Daigneault and Jean-Pierre David}
}
@inproceedings{conf/fpl/PatelKMS09,
  title = {Increasing stability and distinguishability of the digital fingerprint in FPGAs through input word analysis},
  pages = {391-396},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272253},
  crossref = {conf/fpl/2009},
  author = {Hiren J. Patel and Yong C. Kim and J. Todd McDonald and LaVern A. Starman}
}
@inproceedings{conf/fpl/ShannonC05,
  title = {Leveraging Reconfigurability in the Design Process},
  pages = {731-732},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Lesley Shannon and Paul Chow}
}
@inproceedings{conf/fpl/Pasca12,
  title = {Correctly rounded floating-point division for DSP-enabled FPGAs},
  pages = {249-254},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339189},
  crossref = {conf/fpl/2012},
  author = {Bogdan Pasca}
}
@inproceedings{conf/fpl/JacobsenK13,
  title = {RIFFA 2.0: A reusable integration framework for FPGA accelerators},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645504},
  crossref = {conf/fpl/2013},
  author = {Matthew Jacobsen and Ryan Kastner}
}
@inproceedings{conf/fpl/Dulik99,
  title = {An FPGA Implementation of Goertzel Algorithm},
  pages = {339-346},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_35},
  author = {Tomas Dulik}
}
@inproceedings{conf/fpl/Chow08,
  title = {Adaptive precision technique for genetic algorithms},
  pages = {705-706},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630047},
  crossref = {conf/fpl/2008},
  author = {Gary Chun Tak Chow}
}
@inproceedings{conf/fpl/KapreG15,
  title = {Hoplite: Building austere overlay NoCs for FPGAs},
  pages = {1-8},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293956},
  crossref = {conf/fpl/2015},
  author = {Nachiket Kapre and Jan Gray}
}
@inproceedings{conf/fpl/HenreyESM12,
  title = {Bio-inspired walking: A FPGA multicore system for a legged robot},
  pages = {105-111},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339248},
  crossref = {conf/fpl/2012},
  author = {Michael Henrey and Sean Edmond and Lesley Shannon and Carlo Menon}
}
@inproceedings{conf/fpl/SousaTPMMR03,
  title = {An FPL Bioinspired Visual Encoding System to Stimulate Cortical Neurons in Real-Time},
  pages = {691-700},
  doi = {10.1007/978-3-540-45234-8_67},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Leonel Sousa and Pedro Tomás and Francisco J. Pelayo and Antonio Martínez and Christian A. Morillas and Samuel F. Romero}
}
@inproceedings{conf/fpl/Lafayette00,
  title = {Programmable System Level Integration Brings System-on-Chip Design to the Desktop},
  pages = {789-792},
  doi = {10.1007/3-540-44614-1_86},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Guy Lecurieux Lafayette}
}
@inproceedings{conf/fpl/SinghJ01,
  title = {Rapid Construction of Partial Configuration Datastreams from High-Level Constructs Using JBits},
  pages = {346-356},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_36},
  author = {Satnam Singh and Philip James-Roxby}
}
@inproceedings{conf/fpl/TaiPL11,
  title = {Synthesizing Tiled Matrix Decomposition on FPGAs},
  pages = {464-469},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.91},
  crossref = {conf/fpl/2011},
  author = {Yi-Gang Tai and Kleanthis Psarris and Chia-Tien Dan Lo}
}
@inproceedings{conf/fpl/StandaertOSQ03,
  title = {Power Analysis of FPGAs: How Practical is the Attack?},
  pages = {701-711},
  doi = {10.1007/978-3-540-45234-8_68},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {François-Xavier Standaert and Loïc van Oldeneel tot Oldenzeel and David Samyde and Jean-Jacques Quisquater}
}
@inproceedings{conf/fpl/ChenLA94,
  title = {Software Environment for WASMII: a Data Driven Machine with a Virtual Hardware},
  pages = {208-219},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_91},
  author = {Xiao-yu Chen and Xiao-ping Ling and Hideharu Amano}
}
@inproceedings{conf/fpl/HosseinabadyN15,
  title = {Energy optimization of FPGA-based stream-oriented computing with power gating},
  pages = {1-6},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293946},
  crossref = {conf/fpl/2015},
  author = {Mohammad Hosseinabady and Jose Luis Nunez-Yanez}
}
@inproceedings{conf/fpl/GuoTGL14,
  title = {Automated framework for FPGA-based parallel genetic algorithms},
  pages = {1-7},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927501},
  crossref = {conf/fpl/2014},
  author = {Liucheng Guo and David B. Thomas and Ce Guo and Wayne Luk}
}
@proceedings{conf/fpl/1996,
  editor = {Reiner W. Hartenstein},
  editor = {Manfred Glesner},
  title = {Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, 6th International Workshop on Field-Programmable Logic, FPL '96, Darmstadt, Germany, September 23-25, 1996, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {1142},
  publisher = {Springer},
  year = {1996},
  isbn = {3-540-61730-2},
  author = {}
}
@inproceedings{conf/fpl/CantoCFFL04,
  title = {FPGA Implementation of the Ridge Line Following Fingerprint Algorithm},
  pages = {1087-1089},
  doi = {10.1007/978-3-540-30117-2_133},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Enrique Cantó and Nicolau Canyellas and Mariano Fons and Francisco Fons and Mariano López}
}
@inproceedings{conf/fpl/PoonYW02,
  title = {A Flexible Power Model for FPGAs},
  pages = {312-321},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_33},
  author = {Kara K. W. Poon and Andy Yan and Steven J. E. Wilton}
}
@inproceedings{conf/fpl/TakizawaHS14,
  title = {A design support tool set for asynchronous circuits with bundled-data implementation on FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927435},
  crossref = {conf/fpl/2014},
  author = {Keitaro Takizawa and Shunya Hosaka and Hiroshi Saito}
}
@inproceedings{conf/fpl/YuCL08,
  title = {FPGA interconnect design using logical effort},
  pages = {447-450},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629980},
  crossref = {conf/fpl/2008},
  author = {Haile Yu and Yuk Hei Chan and Philip Heng Wai Leong}
}
@inproceedings{conf/fpl/DebizeG94,
  title = {A Job Dispatcher-Collector Made of FPGAs for a Centralized Voice server},
  pages = {344-351},
  year = {1994},
  crossref = {conf/fpl/1994},
  booktitle = {FPL},
  doi = {10.1007/3-540-58419-6_119},
  author = {J. C. Debize and René J. Glaise}
}
@inproceedings{conf/fpl/FernandoWSHSKC13,
  title = {MAMPSX: A demonstration of rapid, predictable HMPSOC synthesis},
  pages = {1},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645623},
  crossref = {conf/fpl/2013},
  author = {Shakith Fernando and Mark Wijtvliet and Firew Siyoum and Yifan He and Sander Stuijk and Akash Kumar and Henk Corporaal}
}
@inproceedings{conf/fpl/VipinF14,
  title = {DyRACT: A partial reconfiguration enabled accelerator and test platform},
  pages = {1-7},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927507},
  crossref = {conf/fpl/2014},
  author = {Kizheppatt Vipin and Suhaib A. Fahmy}
}
@inproceedings{conf/fpl/GarziaRKNSOR14,
  title = {Experimental multi-FPGA GNSS receiver platform},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927399},
  crossref = {conf/fpl/2014},
  author = {Fabio Garzia and Alexander Rügamer and Robert Koch 0002 and Philipp Neumaier and Ekaterina Serezhkina and Matthias Overbeck and Günter Rohmer}
}
@inproceedings{conf/fpl/SawitzkiS03,
  title = {Architecture Template and Design Flow to Support Applications Parallelism on Reconfigurable Platforms},
  pages = {1119-1122},
  doi = {10.1007/978-3-540-45234-8_134},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Sergej Sawitzki and Rainer G. Spallek}
}
@inproceedings{conf/fpl/TianB11,
  title = {A Run-Time Adaptive FPGA Architecture for Monte Carlo Simulations},
  pages = {116-122},
  year = {2011},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.30},
  crossref = {conf/fpl/2011},
  author = {Xiang Tian and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpl/TavaresBMS04,
  title = {Solving SAT with a Context-Switching Virtual Clause Pipeline and an FPGA Embedded Processor},
  pages = {344-353},
  doi = {10.1007/978-3-540-30117-2_36},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {C. J. Tavares and C. Bungardean and G. M. Matos and José T. de Sousa}
}
@inproceedings{conf/fpl/FabianiL00,
  title = {Placement of Linear Arrays},
  pages = {849-852},
  doi = {10.1007/3-540-44614-1_101},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Erwan Fabiani and Dominique Lavenier}
}
@inproceedings{conf/fpl/HuriauxST14,
  title = {FPGA architecture support for heterogeneous, relocatable partial bitstreams},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927494},
  crossref = {conf/fpl/2014},
  author = {Christophe Huriaux and Olivier Sentieys and Russell Tessier}
}
@inproceedings{conf/fpl/FangJS05,
  title = {Snow 2.0 IP Core for Trusted Hardware},
  pages = {281-286},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Wenhai Fang and Thomas Johansson 0001 and Lambert Spaanenburg}
}
@inproceedings{conf/fpl/GomesSF13,
  title = {Magnitude modulation on reconfigurable computing devices},
  pages = {1-4},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645591},
  crossref = {conf/fpl/2013},
  author = {Marco Alexandre Cravo Gomes and Vítor Manuel Mendes da Silva and Ricardo Ferrao}
}
@inproceedings{conf/fpl/DiesselM00,
  title = {Behavioural Language Compilation with Virtual Hardware Management},
  pages = {707-717},
  doi = {10.1007/3-540-44614-1_75},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Oliver Diessel and George J. Milne}
}
@inproceedings{conf/fpl/ManeTS12,
  title = {Efficient and side-channel-secure block cipher implementation with custom instructions on FPGA},
  pages = {20-25},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339236},
  crossref = {conf/fpl/2012},
  author = {Suvarna Mane and Mostafa M. I. Taha and Patrick Schaumont}
}
@inproceedings{conf/fpl/HempelHK10,
  title = {A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor},
  pages = {469-474},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.95},
  crossref = {conf/fpl/2010},
  author = {Gerald Hempel and Christian Hochberger and Andreas Koch 0001}
}
@inproceedings{conf/fpl/OberHG96,
  title = {CAPpartx: Computer Aided Prototyping Partitioning for Xilinx FPGAs, a Hierarchical Partitioning Tool for Rapid Prototyping},
  pages = {106-115},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_11},
  author = {Ulrike Ober and Hans-Jürgen Herpel and Manfred Glesner}
}
@proceedings{conf/fpl/1997,
  editor = {Wayne Luk},
  editor = {Peter Y. K. Cheung},
  editor = {Manfred Glesner},
  title = {Field-Programmable Logic and Applications, 7th International Workshop, FPL '97, London, UK, September 1-3, 1997, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {1304},
  publisher = {Springer},
  year = {1997},
  isbn = {3-540-63465-7},
  author = {}
}
@inproceedings{conf/fpl/KoorapatyPS03,
  title = {Heterogeneous Logic Block Architectures for Via-Patterned Programmable Fabrics},
  pages = {426-436},
  doi = {10.1007/978-3-540-45234-8_42},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Aneesh Koorapaty and Lawrence T. Pileggi and Herman Schmit}
}
@inproceedings{conf/fpl/MiremadiE03,
  title = {Switch Level Fault Emulation},
  pages = {849-858},
  doi = {10.1007/978-3-540-45234-8_82},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Seyed Ghassem Miremadi and Ali Reza Ejlali}
}
@inproceedings{conf/fpl/LubbersP07,
  title = {ReconOS: An RTOS supporting Hard- and Software Threads},
  pages = {441-446},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380686},
  crossref = {conf/fpl/2007},
  author = {Enno Lübbers and Marco Platzner}
}
@inproceedings{conf/fpl/DanneBK03,
  title = {Run-Time Exchange of Mechatronic Controllers Using Partial Hardware Reconfiguration},
  pages = {272-281},
  doi = {10.1007/978-3-540-45234-8_27},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Klaus Danne and Christophe Bobda and Heiko Kalte}
}
@inproceedings{conf/fpl/AbouelellaBS10,
  title = {Efficiently Generating FPGA Configurations through a Stack Machine},
  pages = {35-39},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.18},
  crossref = {conf/fpl/2010},
  author = {Fatma Abouelella and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/fpl/FahmyBCL06,
  title = {Efficient Realtime FPGA Implementation of the Trace Transform},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311266},
  author = {Suhaib A. Fahmy and Christos-Savvas Bouganis and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpl/MizunoNHTKKY10,
  title = {Fast and Low-Memory-Bandwidth Architecture of SIFT Descriptor Generation with Scalability on Speed and Accuracy for VGA Video},
  pages = {608-611},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.119},
  crossref = {conf/fpl/2010},
  author = {Kosuke Mizuno and Hiroki Noguchi and Guangji He and Yosuke Terachi and Tetsuya Kamino and Hiroshi Kawaguchi and Masahiko Yoshimoto}
}
@inproceedings{conf/fpl/DeschampsS05,
  title = {Finite Field Division Implementation},
  pages = {670-674},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Jean-Pierre Deschamps and Gustavo Sutter}
}
@inproceedings{conf/fpl/CartwrightFMSHAA12,
  title = {Automating the design of mLUT MPSoPC FPGAs in the cloud},
  pages = {231-236},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339186},
  crossref = {conf/fpl/2012},
  author = {Eugene Cartwright and Azad Fahkari and Sen Ma and Christina Smith and Miaoqing Huang and David L. Andrews and Jason Agron}
}
@inproceedings{conf/fpl/SheidaeiNAP01,
  title = {Motivation from a Full-Rate Specific Design to a DSP Core Approach for GSM Vocoders},
  pages = {388-397},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_40},
  author = {Shervin Sheidaei and Hamid Noori and Ahmad Akbari and Hossein Pedram}
}
@inproceedings{conf/fpl/GassonA09,
  title = {Synthesis of the SR programming language for complex FPGAs},
  pages = {617-621},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272377},
  crossref = {conf/fpl/2009},
  author = {Nick Gasson and Neil C. Audsley}
}
@proceedings{conf/fpl/2004,
  editor = {Jürgen Becker},
  editor = {Marco Platzner},
  editor = {Serge Vernalde},
  title = {Field Programmable Logic and Application, 14th International Conference , FPL 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings},
  booktitle = {FPL},
  series = {Lecture Notes in Computer Science},
  volume = {3203},
  publisher = {Springer},
  year = {2004},
  isbn = {3-540-22989-2},
  author = {}
}
@inproceedings{conf/fpl/ZhuoP06,
  title = {High-Performance and Parameterized Matrix Factorization on FPGAs},
  pages = {1-6},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311238},
  author = {Ling Zhuo and Viktor K. Prasanna}
}
@inproceedings{conf/fpl/Schulz95,
  title = {Extending DSP-Boards with FPGA-Based Structures of Interconnection},
  pages = {78-85},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_100},
  author = {Peter Schulz}
}
@inproceedings{conf/fpl/SioziosS06,
  title = {Wire Segment Length and Switch Box Co-Optimization for FPGA Architectures},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311321},
  author = {Kostas Siozios and Dimitrios Soudris}
}
@inproceedings{conf/fpl/ButerOAMASB15,
  title = {A rapid prototyping framework for nano-photonic accelerators},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294004},
  crossref = {conf/fpl/2015},
  author = {Wolfgang Buter and Alberto García Ortiz and A. Ali and S. Mahmood and S. Arefin and V. V. Parsi Sreenivas and R. B. Bergman}
}
@inproceedings{conf/fpl/CollinsonM12,
  title = {Fast digital rendering for special effects},
  pages = {631-634},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339252},
  crossref = {conf/fpl/2012},
  author = {Sam Collinson and John Morris}
}
@inproceedings{conf/fpl/ChooBSHK09,
  title = {An FPGA-based embedded wideband audio codec system},
  pages = {587-590},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272421},
  crossref = {conf/fpl/2009},
  author = {Chang Choo and Bhavya Bambhania and Woon Seob So and In Ki Hwang and Do Young Kim}
}
@inproceedings{conf/fpl/KooEG07,
  title = {Accelerating a Medical 3D Brain MRI Analysis Algorithm using a High-Performance Reconfigurable Computer},
  pages = {11-16},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380618},
  crossref = {conf/fpl/2007},
  author = {Jahyun J. Koo and Alan C. Evans and Warren J. Gross}
}
@inproceedings{conf/fpl/NguyenZM04,
  title = {Flow Monitoring in High-Speed Networks with 2D Hash Tables},
  pages = {1093-1097},
  doi = {10.1007/978-3-540-30117-2_135},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {David Nguyen and Joseph Zambreno and Gokhan Memik}
}
@inproceedings{conf/fpl/HarrisJLBC07,
  title = {A Banded Smith-Waterman FPGA Accelerator for Mercury BLASTP},
  pages = {765-769},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380764},
  crossref = {conf/fpl/2007},
  author = {Brandon Harris and Arpith C. Jacob and Joseph M. Lancaster and Jeremy Buhler and Roger D. Chamberlain}
}
@inproceedings{conf/fpl/WatanabeK04,
  title = {A High-Density Optically Reconfigurable Gate Array Using Dynamic Method},
  pages = {261-269},
  doi = {10.1007/978-3-540-30117-2_28},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/fpl/DydelB04,
  title = {Large Scale Protein Sequence Alignment Using FPGA Reprogrammable Logic Devices},
  pages = {23-32},
  doi = {10.1007/978-3-540-30117-2_5},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Stefan Dydel and Piotr Bala}
}
@inproceedings{conf/fpl/SurisPA08,
  title = {An efficient run-time router for connecting modules in FPGAS},
  pages = {125-130},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629919},
  crossref = {conf/fpl/2008},
  author = {Jorge Surís and Cameron D. Patterson and Peter Athanas}
}
@inproceedings{conf/fpl/ComptonH03,
  title = {Track Placement: Orchestrating Routing Structures to Maximize Routability},
  pages = {121-130},
  doi = {10.1007/978-3-540-45234-8_13},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Katherine Compton and Scott Hauck}
}
@inproceedings{conf/fpl/GongWCWYLC14,
  title = {An efficient and flexible host-FPGA PCIe communication library},
  pages = {1-6},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927459},
  crossref = {conf/fpl/2014},
  author = {Jian Gong and Tao Wang and Jiahua Chen and Haoyang Wu and Fan Ye and Songwu Lu and Jason Cong}
}
@inproceedings{conf/fpl/SimsI06,
  title = {An FPGA Implementation of Pattern-Selective Pyramidal Image Fusion},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311296},
  author = {Oliver Sims and James Irvine}
}
@inproceedings{conf/fpl/GutierrezV07,
  title = {Implementation on FPGA of a LUT-based atan(Y/X) operator suitable for Synchronization Algorithms},
  pages = {472-475},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380692},
  crossref = {conf/fpl/2007},
  author = {Roberto Gutierrez and Javier Valls}
}
@inproceedings{conf/fpl/WeeSB05,
  title = {An FPGA Network Architecture for Accelerating 3DES - CBC},
  pages = {654-657},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Chin Mun Wee and Peter R. Sutton and Neil W. Bergmann}
}
@inproceedings{conf/fpl/KummHWZM13,
  title = {Multiple constant multiplication with ternary adders},
  pages = {1-8},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645543},
  crossref = {conf/fpl/2013},
  author = {Martin Kumm and Martin Hardieck and Jens Willkomm and Peter Zipf and Uwe Meyer-Baese}
}
@inproceedings{conf/fpl/SklyarovSPA04,
  title = {Hardware/Software Implementation of FPGA-Targeted Matrix-Oriented SAT Solvers},
  pages = {922-926},
  doi = {10.1007/978-3-540-30117-2_100},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Valery Sklyarov and Iouliia Skliarova and Bruno Figueiredo Pimentel and Joel Arrais}
}
@inproceedings{conf/fpl/NakaharaSM13,
  title = {A packet classifier using LUT cascades based on EVMDDS (k)},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645518},
  crossref = {conf/fpl/2013},
  author = {Hiroki Nakahara and Tsutomu Sasao and Munehiro Matsuura}
}
@inproceedings{conf/fpl/LozanoPP03,
  title = {Reconfigurable Hybrid Architecture for Web Applications},
  pages = {1091-1094},
  doi = {10.1007/978-3-540-45234-8_127},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {David Rodríguez Lozano and Juan Manuel Sánchez-Pérez and Juan Antonio Gómez Pulido}
}
@inproceedings{conf/fpl/AoyamaSNN00,
  title = {A Threshold Logic-Based Reconfigurable Logic Element with a New Programming Technology},
  pages = {665-674},
  doi = {10.1007/3-540-44614-1_71},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Kazuo Aoyama and Hiroshi Sawada and Akira Nagoya and Kazuo Nakajima}
}
@inproceedings{conf/fpl/RamirezDPL12,
  title = {NoC-AXI interface for FPGA-based MPSoC platforms},
  pages = {479-480},
  year = {2012},
  booktitle = {FPL},
  doi = {10.1109/FPL.2012.6339200},
  crossref = {conf/fpl/2012},
  author = {Marco Ramírez and Masoud Daneshtalab and Juha Plosila and Pasi Liljeberg}
}
@inproceedings{conf/fpl/LawrenceKLNP95,
  title = {Using Reconfigurable Hardware to Speed up Product Development and Performance},
  pages = {111-118},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_104},
  author = {Adrian Lawrence and Andrew Kay and Wayne Luk and Toshio Nomura and Ian Page}
}
@inproceedings{conf/fpl/MirianC14,
  title = {Using an OpenCL framework to evaluate interconnect implementations on FPGAs},
  pages = {1-4},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927440},
  crossref = {conf/fpl/2014},
  author = {Vincent Mirian and Paul Chow}
}
@inproceedings{conf/fpl/PanneerselvamGT95,
  title = {Implementation of Fast Fourier Transforms and Discrete Cosine Transforms in FPGAs},
  pages = {272-281},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_121},
  author = {G. Panneerselvam and Peter J. W. Graumann and Laurence E. Turner}
}
@inproceedings{conf/fpl/GuccioneG95,
  title = {Supercomputing with Reconfigurable Architectures},
  pages = {389-398},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_133},
  author = {Steve Guccione and Mario J. Gonzalez}
}
@inproceedings{conf/fpl/KhosravipourG95,
  title = {VHDL-Based Rapid Hardware Prototyping Using FPGA Technology},
  pages = {218-226},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_115},
  author = {Maziar Khosravipour and Herbert Grünbacher}
}
@inproceedings{conf/fpl/LiaoWM03,
  title = {A Model for Hardware Realization of Kernel Loops},
  pages = {334-344},
  doi = {10.1007/978-3-540-45234-8_33},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Jirong Liao and Weng-Fai Wong and Tulika Mitra}
}
@inproceedings{conf/fpl/CasselmanSB99,
  title = {IP Validation for FPGAs Using Hardware Object Technology},
  pages = {487-494},
  year = {1999},
  crossref = {conf/fpl/1999},
  booktitle = {FPL},
  doi = {10.1007/978-3-540-48302-1_58},
  author = {Steve Casselman and John Schewel and Christophe Beaumont}
}
@inproceedings{conf/fpl/BarticDMMVVLMS04,
  title = {Network-on-Chip for Reconfigurable Systems: From High-Level Design Down to Implementation},
  pages = {637-647},
  doi = {10.1007/978-3-540-30117-2_65},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Andrei Bartic and Dirk Desmet and Jean-Yves Mignolet and Théodore Marescaux and Diederik Verkest and Serge Vernalde and Rudy Lauwereins and J. Miller and Frédéric Robert}
}
@inproceedings{conf/fpl/WuAM13,
  title = {Low-cost, high-performance branch predictors for soft processors},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645536},
  crossref = {conf/fpl/2013},
  author = {Di Wu and Kaveh Aasaraai and Andreas Moshovos}
}
@inproceedings{conf/fpl/GodaKCKM01,
  title = {Gigahertz Reconfigurable Computing Using SiGe HBT BiCMOS FPGAs},
  pages = {59-69},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_7},
  author = {Bryan S. Goda and Russell P. Kraft and Steven R. Carlough and Thomas W. Krawczyk Jr. and John F. McDonald}
}
@inproceedings{conf/fpl/PetelinB15,
  title = {Wotan: A tool for rapid evaluation of FPGA architecture routability without benchmarks},
  pages = {1-4},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7294008},
  crossref = {conf/fpl/2015},
  author = {Oleg Petelin and Vaughn Betz}
}
@inproceedings{conf/fpl/Maruyama04,
  title = {Real-Time Computation of the Generalized Hough Transform},
  pages = {980-985},
  doi = {10.1007/978-3-540-30117-2_111},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Tsutomu Maruyama}
}
@inproceedings{conf/fpl/ColsellE03,
  title = {Adaptive Real-Time Systems and the FPAA},
  pages = {944-947},
  doi = {10.1007/978-3-540-45234-8_91},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Stuart Colsell and Reuben Edwards}
}
@inproceedings{conf/fpl/SutterDI10,
  title = {Efficient FPGA Modular Multiplication and Exponentiation Architectures Using Digit Serial Computation},
  pages = {496-501},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.99},
  crossref = {conf/fpl/2010},
  author = {Gustavo Sutter and Jean-Pierre Deschamps and José Luis Imaña}
}
@inproceedings{conf/fpl/SaabKA02,
  title = {Massively Parallel/Reconfigurable Emulation Model for the D-algorithm},
  pages = {1172-1176},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_134},
  author = {Daniel G. Saab and Fatih Kocan and Jacob A. Abraham}
}
@inproceedings{conf/fpl/XicotencatlA03,
  title = {FPGA Based High Density Spiking Neural Network Array},
  pages = {1053-1056},
  doi = {10.1007/978-3-540-45234-8_118},
  year = {2003},
  crossref = {conf/fpl/2003},
  booktitle = {FPL},
  author = {Juan M. Xicotencatl and Miguel Arias-Estrada}
}
@inproceedings{conf/fpl/KannanBB02,
  title = {Rapid and Reliable Routability Estimation for FPGAs},
  pages = {242-252},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_26},
  author = {PariVallal Kannan and Shankar Balachandran and Dinesh Bhatia}
}
@inproceedings{conf/fpl/BrosserCF13,
  title = {Iterative floating point computation using FPGA DSP blocks},
  pages = {1-6},
  year = {2013},
  booktitle = {FPL},
  doi = {10.1109/FPL.2013.6645531},
  crossref = {conf/fpl/2013},
  author = {Fredrik Brosser and Hui Yan Cheah and Suhaib A. Fahmy}
}
@inproceedings{conf/fpl/FanBBGPV10,
  title = {Breaking Elliptic Curve Cryptosystems Using Reconfigurable Hardware},
  pages = {133-138},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.34},
  crossref = {conf/fpl/2010},
  author = {Junfeng Fan and Daniel V. Bailey and Lejla Batina and Tim Güneysu and Christof Paar and Ingrid Verbauwhede}
}
@inproceedings{conf/fpl/CarlierCDP05,
  title = {Generalizing Square Attack using Side-Channels of an AES Implementation on an FPGA},
  pages = {433-437},
  year = {2005},
  crossref = {conf/fpl/2005},
  booktitle = {FPL},
  author = {Vincent Carlier and Hervé Chabanne and Emmanuelle Dottax and Hervé Pelletier}
}
@inproceedings{conf/fpl/Dunn95,
  title = {A Configurable Logic Processor for Machine Vision},
  pages = {68-77},
  year = {1995},
  crossref = {conf/fpl/1995},
  booktitle = {FPL},
  doi = {10.1007/3-540-60294-1_99},
  author = {Paul A. Dunn}
}
@inproceedings{conf/fpl/NeumannK01,
  title = {A Generic Library for Adaptive Computing Environments},
  pages = {503-512},
  year = {2001},
  crossref = {conf/fpl/2001},
  booktitle = {FPL},
  doi = {10.1007/3-540-44687-7_52},
  author = {Tilman Neumann and Andreas Koch}
}
@inproceedings{conf/fpl/ZakerolhosseiniLH98,
  title = {An FPFA Based Object Recognition Machine},
  pages = {228-237},
  doi = {10.1007/BFb0055250},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Ali Zakerolhosseini and Peter Lee 0002 and Ed Horne}
}
@inproceedings{conf/fpl/SelowLL09,
  title = {A comparison of FPGA and FPAA technologies for a signal processing application},
  pages = {230-235},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272306},
  crossref = {conf/fpl/2009},
  author = {Roberto Selow and Heitor S. Lopes and Carlos R. Erig Lima}
}
@inproceedings{conf/fpl/SondejS14,
  title = {A combination of multi-edge coding and independent coding lines for time-to-digital conversion},
  pages = {1-2},
  year = {2014},
  booktitle = {FPL},
  doi = {10.1109/FPL.2014.6927382},
  crossref = {conf/fpl/2014},
  author = {Dominik Sondej and Ryszard Szplet}
}
@inproceedings{conf/fpl/DonlinLBT04,
  title = {A Virtual File System for Dynamically Reconfigurable FPGAs},
  pages = {1127-1129},
  doi = {10.1007/978-3-540-30117-2_145},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Adam Donlin and Patrick Lysaght and Brandon Blodget and Gerd Troeger}
}
@inproceedings{conf/fpl/ParrillaCGL04,
  title = {Intellectual Property Protection for RNS Circuits on FPGAs},
  pages = {1139-1141},
  doi = {10.1007/978-3-540-30117-2_149},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Luis Parrilla and Encarnación Castillo and Antonio García and Antonio Lloris-Ruíz}
}
@inproceedings{conf/fpl/MiyashitaFM02,
  title = {A Placement/Routing Approach for FPGA Accelerators},
  pages = {1177-1182},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_135},
  author = {Akira Miyashita and Toshihito Fujiwara and Tsutomu Maruyama}
}
@inproceedings{conf/fpl/LemberskiR98,
  title = {XILINX4000 Architecture-Driven Synthesis for Speed},
  pages = {476-480},
  doi = {10.1007/BFb0055284},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Igor Lemberski and M. Ratniece}
}
@inproceedings{conf/fpl/Hutton06,
  title = {FPGA Architecture Design Methodology},
  pages = {1},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311187},
  author = {Mike Hutton}
}
@inproceedings{conf/fpl/ColaciccoMT08,
  title = {The hardware application platform of the hartes project},
  pages = {439-442},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4629978},
  crossref = {conf/fpl/2008},
  author = {Immacolata Colacicco and Giacomo Marchiori and Raffaele Tripiccione}
}
@inproceedings{conf/fpl/SutterTLB02,
  title = {FSM Decomposition for Low Power in FPGA},
  pages = {350-359},
  year = {2002},
  crossref = {conf/fpl/2002},
  booktitle = {FPL},
  doi = {10.1007/3-540-46117-5_37},
  author = {Gustavo Sutter and Elias Todorovich and Sergio López-Buedo and Eduardo I. Boemo}
}
@inproceedings{conf/fpl/StefanovicM00,
  title = {On Availability of Bit-Narrow Operations in General-Purpose Applications},
  pages = {412-421},
  doi = {10.1007/3-540-44614-1_44},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {Darko Stefanovic and Margaret Martonosi}
}
@inproceedings{conf/fpl/EggersLDM96,
  title = {Fast Reconfigurable Crossbar Switching in FPGAs},
  pages = {297-306},
  year = {1996},
  crossref = {conf/fpl/1996},
  booktitle = {FPL},
  doi = {10.1007/3-540-61730-2_32},
  author = {Holger Eggers and Patrick Lysaght and Hugh Dick and Gordon McGregor}
}
@inproceedings{conf/fpl/BennebroekD07,
  title = {Multiplexer-based routing fabric for reconfigurable logic},
  pages = {463-466},
  year = {2007},
  booktitle = {FPL},
  doi = {10.1109/FPL.2007.4380690},
  crossref = {conf/fpl/2007},
  author = {Martijn T. Bennebroek and Alexander Danilin}
}
@inproceedings{conf/fpl/ZaidiNCN08,
  title = {Evaluating dynamic partial reconfiguration in the integer pipeline of a FPGA-based opensource processor},
  pages = {547-550},
  year = {2008},
  booktitle = {FPL},
  doi = {10.1109/FPL.2008.4630005},
  crossref = {conf/fpl/2008},
  author = {Izhar Zaidi and Atukem Nabina and Cedric Nishan Canagarajah and José L. Núñez-Yáñez}
}
@inproceedings{conf/fpl/Cerro-PradaJ98,
  title = {High Speed Low Level Image Processing on FPGAs Using Distributed Arithmetic},
  pages = {436-440},
  doi = {10.1007/BFb0055276},
  year = {1998},
  crossref = {conf/fpl/1998},
  booktitle = {FPL},
  author = {Elena Cerro-Prada and Philip James-Roxby}
}
@inproceedings{conf/fpl/HollsteinKG97,
  title = {A prototyping environment for fuzzy controllers},
  pages = {482-490},
  year = {1997},
  crossref = {conf/fpl/1997},
  booktitle = {FPL},
  doi = {10.1007/3-540-63465-7_254},
  author = {Thomas Hollstein and Andreas Kirschbaum and Manfred Glesner}
}
@inproceedings{conf/fpl/ManninoRTBJW04,
  title = {FPGA Implementation of a Novel All Digital PLL Architecture for PCR Related Measurements in DVB-T},
  pages = {1027-1031},
  doi = {10.1007/978-3-540-30117-2_120},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Christian Mannino and Hassan Rabah and Camel Tanougast and Yves Berviller and Michael Janiaut and Serge Weber}
}
@inproceedings{conf/fpl/CheungLS15,
  title = {Preface},
  pages = {1-2},
  year = {2015},
  booktitle = {FPL},
  doi = {10.1109/FPL.2015.7293746},
  crossref = {conf/fpl/2015},
  author = {Peter Y. K. Cheung and Wayne Luk and Cristina Silvano}
}
@inproceedings{conf/fpl/LiuKLJ09,
  title = {Run-time Partial Reconfiguration speed investigation and architectural design space exploration},
  pages = {498-502},
  year = {2009},
  booktitle = {FPL},
  doi = {10.1109/FPL.2009.5272463},
  crossref = {conf/fpl/2009},
  author = {Ming Liu and Wolfgang Kuehn and Zhonghai Lu and Axel Jantsch}
}
@inproceedings{conf/fpl/BispoC10,
  title = {On Identifying Segments of Traces for Dynamic Compilation},
  pages = {263-266},
  year = {2010},
  booktitle = {FPL},
  doi = {10.1109/FPL.2010.61},
  crossref = {conf/fpl/2010},
  author = {João Bispo and João M. P. Cardoso}
}
@inproceedings{conf/fpl/OliverM06,
  title = {Execution Objects for Dynamically Reconfigurable FPGA Systems},
  pages = {1-4},
  year = {2006},
  crossref = {conf/fpl/2006},
  booktitle = {FPL},
  url = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311331},
  author = {Timothy F. Oliver and Douglas L. Maskell}
}
@inproceedings{conf/fpl/RedekoppD00,
  title = {A Parallel Pipelined SAT Solver for FPGAs},
  pages = {462-468},
  doi = {10.1007/3-540-44614-1_50},
  year = {2000},
  crossref = {conf/fpl/2000},
  booktitle = {FPL},
  author = {M. Redekopp and Andreas Dandalis}
}
@inproceedings{conf/fpl/ContiCH04,
  title = {Processing Repetitive Sequence Structures with Mismatches at Streaming Rate},
  pages = {1080-1083},
  doi = {10.1007/978-3-540-30117-2_131},
  year = {2004},
  crossref = {conf/fpl/2004},
  booktitle = {FPL},
  author = {Albert A. Conti and Tom Van Court and Martin C. Herbordt}
}
