vendor_name = ModelSim
source_file = 1, /home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/OR_gate.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/AND_gate.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd
source_file = 1, /home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/Waveform.vwf
source_file = 1, /home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd
source_file = 1, /home/niemand/altera/aueb_processor/db/AUEB_PROCESSOR.cbx.xml
source_file = 1, /home/niemand/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/niemand/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/niemand/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/niemand/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = GEQZ_16bit
instance = comp, \in1[0]~I , in1[0], GEQZ_16bit, 1
instance = comp, \in1[1]~I , in1[1], GEQZ_16bit, 1
instance = comp, \in1[2]~I , in1[2], GEQZ_16bit, 1
instance = comp, \in1[3]~I , in1[3], GEQZ_16bit, 1
instance = comp, \in1[4]~I , in1[4], GEQZ_16bit, 1
instance = comp, \in1[5]~I , in1[5], GEQZ_16bit, 1
instance = comp, \in1[6]~I , in1[6], GEQZ_16bit, 1
instance = comp, \in1[7]~I , in1[7], GEQZ_16bit, 1
instance = comp, \in1[8]~I , in1[8], GEQZ_16bit, 1
instance = comp, \in1[9]~I , in1[9], GEQZ_16bit, 1
instance = comp, \in1[10]~I , in1[10], GEQZ_16bit, 1
instance = comp, \in1[11]~I , in1[11], GEQZ_16bit, 1
instance = comp, \in1[12]~I , in1[12], GEQZ_16bit, 1
instance = comp, \in1[13]~I , in1[13], GEQZ_16bit, 1
instance = comp, \in1[14]~I , in1[14], GEQZ_16bit, 1
instance = comp, \in1[15]~I , in1[15], GEQZ_16bit, 1
instance = comp, \out1[0]~I , out1[0], GEQZ_16bit, 1
instance = comp, \out1[1]~I , out1[1], GEQZ_16bit, 1
instance = comp, \out1[2]~I , out1[2], GEQZ_16bit, 1
instance = comp, \out1[3]~I , out1[3], GEQZ_16bit, 1
instance = comp, \out1[4]~I , out1[4], GEQZ_16bit, 1
instance = comp, \out1[5]~I , out1[5], GEQZ_16bit, 1
instance = comp, \out1[6]~I , out1[6], GEQZ_16bit, 1
instance = comp, \out1[7]~I , out1[7], GEQZ_16bit, 1
instance = comp, \out1[8]~I , out1[8], GEQZ_16bit, 1
instance = comp, \out1[9]~I , out1[9], GEQZ_16bit, 1
instance = comp, \out1[10]~I , out1[10], GEQZ_16bit, 1
instance = comp, \out1[11]~I , out1[11], GEQZ_16bit, 1
instance = comp, \out1[12]~I , out1[12], GEQZ_16bit, 1
instance = comp, \out1[13]~I , out1[13], GEQZ_16bit, 1
instance = comp, \out1[14]~I , out1[14], GEQZ_16bit, 1
instance = comp, \out1[15]~I , out1[15], GEQZ_16bit, 1
