
build/depscan-firmware-rtos.elf:     file format elf32-littlearm
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08006c31


Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008094 	.word	0x08008094

080001c4 <frame_dummy>:
 80001c4:	4b08      	ldr	r3, [pc, #32]	; (80001e8 <frame_dummy+0x24>)
 80001c6:	b510      	push	{r4, lr}
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4908      	ldr	r1, [pc, #32]	; (80001ec <frame_dummy+0x28>)
 80001cc:	4808      	ldr	r0, [pc, #32]	; (80001f0 <frame_dummy+0x2c>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	4808      	ldr	r0, [pc, #32]	; (80001f4 <frame_dummy+0x30>)
 80001d4:	6803      	ldr	r3, [r0, #0]
 80001d6:	b903      	cbnz	r3, 80001da <frame_dummy+0x16>
 80001d8:	bd10      	pop	{r4, pc}
 80001da:	4b07      	ldr	r3, [pc, #28]	; (80001f8 <frame_dummy+0x34>)
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d0fb      	beq.n	80001d8 <frame_dummy+0x14>
 80001e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80001e4:	4718      	bx	r3
 80001e6:	bf00      	nop
 80001e8:	00000000 	.word	0x00000000
 80001ec:	200001ec 	.word	0x200001ec
 80001f0:	08008094 	.word	0x08008094
 80001f4:	200001e8 	.word	0x200001e8
 80001f8:	00000000 	.word	0x00000000

080001fc <strlen>:
 80001fc:	4603      	mov	r3, r0
 80001fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000202:	2a00      	cmp	r2, #0
 8000204:	d1fb      	bne.n	80001fe <strlen+0x2>
 8000206:	1a18      	subs	r0, r3, r0
 8000208:	3801      	subs	r0, #1
 800020a:	4770      	bx	lr
 800020c:	0000      	movs	r0, r0
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b97e 	b.w	80005c4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	468c      	mov	ip, r1
 80002e6:	460e      	mov	r6, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	9d08      	ldr	r5, [sp, #32]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d150      	bne.n	8000392 <__udivmoddi4+0xb2>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d96c      	bls.n	80003d0 <__udivmoddi4+0xf0>
 80002f6:	fab2 fe82 	clz	lr, r2
 80002fa:	f1be 0f00 	cmp.w	lr, #0
 80002fe:	d00b      	beq.n	8000318 <__udivmoddi4+0x38>
 8000300:	f1ce 0420 	rsb	r4, lr, #32
 8000304:	fa20 f404 	lsr.w	r4, r0, r4
 8000308:	fa01 f60e 	lsl.w	r6, r1, lr
 800030c:	ea44 0c06 	orr.w	ip, r4, r6
 8000310:	fa02 f70e 	lsl.w	r7, r2, lr
 8000314:	fa00 f40e 	lsl.w	r4, r0, lr
 8000318:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800031c:	0c22      	lsrs	r2, r4, #16
 800031e:	fbbc f0f9 	udiv	r0, ip, r9
 8000322:	fa1f f887 	uxth.w	r8, r7
 8000326:	fb09 c610 	mls	r6, r9, r0, ip
 800032a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800032e:	fb00 f308 	mul.w	r3, r0, r8
 8000332:	42b3      	cmp	r3, r6
 8000334:	d909      	bls.n	800034a <__udivmoddi4+0x6a>
 8000336:	19f6      	adds	r6, r6, r7
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	f080 8122 	bcs.w	8000584 <__udivmoddi4+0x2a4>
 8000340:	42b3      	cmp	r3, r6
 8000342:	f240 811f 	bls.w	8000584 <__udivmoddi4+0x2a4>
 8000346:	3802      	subs	r0, #2
 8000348:	443e      	add	r6, r7
 800034a:	1af6      	subs	r6, r6, r3
 800034c:	b2a2      	uxth	r2, r4
 800034e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000352:	fb09 6613 	mls	r6, r9, r3, r6
 8000356:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 800035a:	fb03 f808 	mul.w	r8, r3, r8
 800035e:	45a0      	cmp	r8, r4
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0x96>
 8000362:	19e4      	adds	r4, r4, r7
 8000364:	f103 32ff 	add.w	r2, r3, #4294967295
 8000368:	f080 810a 	bcs.w	8000580 <__udivmoddi4+0x2a0>
 800036c:	45a0      	cmp	r8, r4
 800036e:	f240 8107 	bls.w	8000580 <__udivmoddi4+0x2a0>
 8000372:	3b02      	subs	r3, #2
 8000374:	443c      	add	r4, r7
 8000376:	ebc8 0404 	rsb	r4, r8, r4
 800037a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800037e:	2100      	movs	r1, #0
 8000380:	2d00      	cmp	r5, #0
 8000382:	d062      	beq.n	800044a <__udivmoddi4+0x16a>
 8000384:	fa24 f40e 	lsr.w	r4, r4, lr
 8000388:	2300      	movs	r3, #0
 800038a:	602c      	str	r4, [r5, #0]
 800038c:	606b      	str	r3, [r5, #4]
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d907      	bls.n	80003a6 <__udivmoddi4+0xc6>
 8000396:	2d00      	cmp	r5, #0
 8000398:	d055      	beq.n	8000446 <__udivmoddi4+0x166>
 800039a:	2100      	movs	r1, #0
 800039c:	e885 0041 	stmia.w	r5, {r0, r6}
 80003a0:	4608      	mov	r0, r1
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x1f0>
 80003b0:	42b3      	cmp	r3, r6
 80003b2:	d302      	bcc.n	80003ba <__udivmoddi4+0xda>
 80003b4:	4282      	cmp	r2, r0
 80003b6:	f200 80f8 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 80003ba:	1a84      	subs	r4, r0, r2
 80003bc:	eb66 0603 	sbc.w	r6, r6, r3
 80003c0:	2001      	movs	r0, #1
 80003c2:	46b4      	mov	ip, r6
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d040      	beq.n	800044a <__udivmoddi4+0x16a>
 80003c8:	e885 1010 	stmia.w	r5, {r4, ip}
 80003cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d0:	b912      	cbnz	r2, 80003d8 <__udivmoddi4+0xf8>
 80003d2:	2701      	movs	r7, #1
 80003d4:	fbb7 f7f2 	udiv	r7, r7, r2
 80003d8:	fab7 fe87 	clz	lr, r7
 80003dc:	f1be 0f00 	cmp.w	lr, #0
 80003e0:	d135      	bne.n	800044e <__udivmoddi4+0x16e>
 80003e2:	1bf3      	subs	r3, r6, r7
 80003e4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003e8:	fa1f fc87 	uxth.w	ip, r7
 80003ec:	2101      	movs	r1, #1
 80003ee:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f2:	0c22      	lsrs	r2, r4, #16
 80003f4:	fb08 3610 	mls	r6, r8, r0, r3
 80003f8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 80003fc:	fb0c f300 	mul.w	r3, ip, r0
 8000400:	42b3      	cmp	r3, r6
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x134>
 8000404:	19f6      	adds	r6, r6, r7
 8000406:	f100 32ff 	add.w	r2, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x132>
 800040c:	42b3      	cmp	r3, r6
 800040e:	f200 80ce 	bhi.w	80005ae <__udivmoddi4+0x2ce>
 8000412:	4610      	mov	r0, r2
 8000414:	1af6      	subs	r6, r6, r3
 8000416:	b2a2      	uxth	r2, r4
 8000418:	fbb6 f3f8 	udiv	r3, r6, r8
 800041c:	fb08 6613 	mls	r6, r8, r3, r6
 8000420:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000424:	fb0c fc03 	mul.w	ip, ip, r3
 8000428:	45a4      	cmp	ip, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x15c>
 800042c:	19e4      	adds	r4, r4, r7
 800042e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x15a>
 8000434:	45a4      	cmp	ip, r4
 8000436:	f200 80b5 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 800043a:	4613      	mov	r3, r2
 800043c:	ebcc 0404 	rsb	r4, ip, r4
 8000440:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000444:	e79c      	b.n	8000380 <__udivmoddi4+0xa0>
 8000446:	4629      	mov	r1, r5
 8000448:	4628      	mov	r0, r5
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1ce 0120 	rsb	r1, lr, #32
 8000452:	fa06 f30e 	lsl.w	r3, r6, lr
 8000456:	fa07 f70e 	lsl.w	r7, r7, lr
 800045a:	fa20 f901 	lsr.w	r9, r0, r1
 800045e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000462:	40ce      	lsrs	r6, r1
 8000464:	ea49 0903 	orr.w	r9, r9, r3
 8000468:	fbb6 faf8 	udiv	sl, r6, r8
 800046c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000470:	fb08 661a 	mls	r6, r8, sl, r6
 8000474:	fa1f fc87 	uxth.w	ip, r7
 8000478:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 800047c:	fb0a f20c 	mul.w	r2, sl, ip
 8000480:	429a      	cmp	r2, r3
 8000482:	fa00 f40e 	lsl.w	r4, r0, lr
 8000486:	d90a      	bls.n	800049e <__udivmoddi4+0x1be>
 8000488:	19db      	adds	r3, r3, r7
 800048a:	f10a 31ff 	add.w	r1, sl, #4294967295
 800048e:	f080 8087 	bcs.w	80005a0 <__udivmoddi4+0x2c0>
 8000492:	429a      	cmp	r2, r3
 8000494:	f240 8084 	bls.w	80005a0 <__udivmoddi4+0x2c0>
 8000498:	f1aa 0a02 	sub.w	sl, sl, #2
 800049c:	443b      	add	r3, r7
 800049e:	1a9b      	subs	r3, r3, r2
 80004a0:	fa1f f989 	uxth.w	r9, r9
 80004a4:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a8:	fb08 3311 	mls	r3, r8, r1, r3
 80004ac:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 80004b0:	fb01 f60c 	mul.w	r6, r1, ip
 80004b4:	429e      	cmp	r6, r3
 80004b6:	d907      	bls.n	80004c8 <__udivmoddi4+0x1e8>
 80004b8:	19db      	adds	r3, r3, r7
 80004ba:	f101 32ff 	add.w	r2, r1, #4294967295
 80004be:	d26b      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 80004c0:	429e      	cmp	r6, r3
 80004c2:	d969      	bls.n	8000598 <__udivmoddi4+0x2b8>
 80004c4:	3902      	subs	r1, #2
 80004c6:	443b      	add	r3, r7
 80004c8:	1b9b      	subs	r3, r3, r6
 80004ca:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80004ce:	e78e      	b.n	80003ee <__udivmoddi4+0x10e>
 80004d0:	f1c1 0e20 	rsb	lr, r1, #32
 80004d4:	fa22 f40e 	lsr.w	r4, r2, lr
 80004d8:	408b      	lsls	r3, r1
 80004da:	4323      	orrs	r3, r4
 80004dc:	fa20 f70e 	lsr.w	r7, r0, lr
 80004e0:	fa06 f401 	lsl.w	r4, r6, r1
 80004e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004e8:	fa26 f60e 	lsr.w	r6, r6, lr
 80004ec:	433c      	orrs	r4, r7
 80004ee:	fbb6 f9fc 	udiv	r9, r6, ip
 80004f2:	0c27      	lsrs	r7, r4, #16
 80004f4:	fb0c 6619 	mls	r6, ip, r9, r6
 80004f8:	fa1f f883 	uxth.w	r8, r3
 80004fc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000500:	fb09 f708 	mul.w	r7, r9, r8
 8000504:	42b7      	cmp	r7, r6
 8000506:	fa02 f201 	lsl.w	r2, r2, r1
 800050a:	fa00 fa01 	lsl.w	sl, r0, r1
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x242>
 8000510:	18f6      	adds	r6, r6, r3
 8000512:	f109 30ff 	add.w	r0, r9, #4294967295
 8000516:	d241      	bcs.n	800059c <__udivmoddi4+0x2bc>
 8000518:	42b7      	cmp	r7, r6
 800051a:	d93f      	bls.n	800059c <__udivmoddi4+0x2bc>
 800051c:	f1a9 0902 	sub.w	r9, r9, #2
 8000520:	441e      	add	r6, r3
 8000522:	1bf6      	subs	r6, r6, r7
 8000524:	b2a0      	uxth	r0, r4
 8000526:	fbb6 f4fc 	udiv	r4, r6, ip
 800052a:	fb0c 6614 	mls	r6, ip, r4, r6
 800052e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000532:	fb04 f808 	mul.w	r8, r4, r8
 8000536:	45b8      	cmp	r8, r7
 8000538:	d907      	bls.n	800054a <__udivmoddi4+0x26a>
 800053a:	18ff      	adds	r7, r7, r3
 800053c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000540:	d228      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 8000542:	45b8      	cmp	r8, r7
 8000544:	d926      	bls.n	8000594 <__udivmoddi4+0x2b4>
 8000546:	3c02      	subs	r4, #2
 8000548:	441f      	add	r7, r3
 800054a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 800054e:	ebc8 0707 	rsb	r7, r8, r7
 8000552:	fba0 8902 	umull	r8, r9, r0, r2
 8000556:	454f      	cmp	r7, r9
 8000558:	4644      	mov	r4, r8
 800055a:	464e      	mov	r6, r9
 800055c:	d314      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	d029      	beq.n	80005b4 <__udivmoddi4+0x2d4>
 8000560:	b365      	cbz	r5, 80005bc <__udivmoddi4+0x2dc>
 8000562:	ebba 0304 	subs.w	r3, sl, r4
 8000566:	eb67 0706 	sbc.w	r7, r7, r6
 800056a:	fa07 fe0e 	lsl.w	lr, r7, lr
 800056e:	40cb      	lsrs	r3, r1
 8000570:	40cf      	lsrs	r7, r1
 8000572:	ea4e 0303 	orr.w	r3, lr, r3
 8000576:	e885 0088 	stmia.w	r5, {r3, r7}
 800057a:	2100      	movs	r1, #0
 800057c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000580:	4613      	mov	r3, r2
 8000582:	e6f8      	b.n	8000376 <__udivmoddi4+0x96>
 8000584:	4610      	mov	r0, r2
 8000586:	e6e0      	b.n	800034a <__udivmoddi4+0x6a>
 8000588:	ebb8 0402 	subs.w	r4, r8, r2
 800058c:	eb69 0603 	sbc.w	r6, r9, r3
 8000590:	3801      	subs	r0, #1
 8000592:	e7e5      	b.n	8000560 <__udivmoddi4+0x280>
 8000594:	4604      	mov	r4, r0
 8000596:	e7d8      	b.n	800054a <__udivmoddi4+0x26a>
 8000598:	4611      	mov	r1, r2
 800059a:	e795      	b.n	80004c8 <__udivmoddi4+0x1e8>
 800059c:	4681      	mov	r9, r0
 800059e:	e7c0      	b.n	8000522 <__udivmoddi4+0x242>
 80005a0:	468a      	mov	sl, r1
 80005a2:	e77c      	b.n	800049e <__udivmoddi4+0x1be>
 80005a4:	3b02      	subs	r3, #2
 80005a6:	443c      	add	r4, r7
 80005a8:	e748      	b.n	800043c <__udivmoddi4+0x15c>
 80005aa:	4608      	mov	r0, r1
 80005ac:	e70a      	b.n	80003c4 <__udivmoddi4+0xe4>
 80005ae:	3802      	subs	r0, #2
 80005b0:	443e      	add	r6, r7
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x134>
 80005b4:	45c2      	cmp	sl, r8
 80005b6:	d3e7      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80005b8:	463e      	mov	r6, r7
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x280>
 80005bc:	4629      	mov	r1, r5
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ca:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	2400      	movs	r4, #0
 80005ce:	9405      	str	r4, [sp, #20]
 80005d0:	9406      	str	r4, [sp, #24]
 80005d2:	9407      	str	r4, [sp, #28]
 80005d4:	9408      	str	r4, [sp, #32]
 80005d6:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d8:	9401      	str	r4, [sp, #4]
 80005da:	4b29      	ldr	r3, [pc, #164]	; (8000680 <MX_GPIO_Init+0xb8>)
 80005dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80005e2:	631a      	str	r2, [r3, #48]	; 0x30
 80005e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005e6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80005ea:	9201      	str	r2, [sp, #4]
 80005ec:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ee:	9402      	str	r4, [sp, #8]
 80005f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005f2:	f042 0204 	orr.w	r2, r2, #4
 80005f6:	631a      	str	r2, [r3, #48]	; 0x30
 80005f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005fa:	f002 0204 	and.w	r2, r2, #4
 80005fe:	9202      	str	r2, [sp, #8]
 8000600:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000602:	9403      	str	r4, [sp, #12]
 8000604:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000606:	f042 0201 	orr.w	r2, r2, #1
 800060a:	631a      	str	r2, [r3, #48]	; 0x30
 800060c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800060e:	f002 0201 	and.w	r2, r2, #1
 8000612:	9203      	str	r2, [sp, #12]
 8000614:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000616:	9404      	str	r4, [sp, #16]
 8000618:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800061a:	f042 0202 	orr.w	r2, r2, #2
 800061e:	631a      	str	r2, [r3, #48]	; 0x30
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	f003 0302 	and.w	r3, r3, #2
 8000626:	9304      	str	r3, [sp, #16]
 8000628:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ARGUS_CS_GPIO_Port, ARGUS_CS_Pin, GPIO_PIN_RESET);
 800062a:	4e16      	ldr	r6, [pc, #88]	; (8000684 <MX_GPIO_Init+0xbc>)
 800062c:	4622      	mov	r2, r4
 800062e:	2101      	movs	r1, #1
 8000630:	4630      	mov	r0, r6
 8000632:	f002 fc95 	bl	8002f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOT_DIR_1_Pin|MOT_DIR_2_Pin, GPIO_PIN_RESET);
 8000636:	4f14      	ldr	r7, [pc, #80]	; (8000688 <MX_GPIO_Init+0xc0>)
 8000638:	4622      	mov	r2, r4
 800063a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800063e:	4638      	mov	r0, r7
 8000640:	f002 fc8e 	bl	8002f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ARGUS_CS_Pin */
  GPIO_InitStruct.Pin = ARGUS_CS_Pin;
 8000644:	2501      	movs	r5, #1
 8000646:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000648:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(ARGUS_CS_GPIO_Port, &GPIO_InitStruct);
 800064e:	a905      	add	r1, sp, #20
 8000650:	4630      	mov	r0, r6
 8000652:	f002 fbaf 	bl	8002db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARGUS_IRQ_Pin */
  GPIO_InitStruct.Pin = ARGUS_IRQ_Pin;
 8000656:	2302      	movs	r3, #2
 8000658:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800065a:	4b0c      	ldr	r3, [pc, #48]	; (800068c <MX_GPIO_Init+0xc4>)
 800065c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(ARGUS_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000660:	a905      	add	r1, sp, #20
 8000662:	4630      	mov	r0, r6
 8000664:	f002 fba6 	bl	8002db4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOT_DIR_1_Pin MOT_DIR_2_Pin */
  GPIO_InitStruct.Pin = MOT_DIR_1_Pin|MOT_DIR_2_Pin;
 8000668:	f44f 7340 	mov.w	r3, #768	; 0x300
 800066c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000670:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000672:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000674:	a905      	add	r1, sp, #20
 8000676:	4638      	mov	r0, r7
 8000678:	f002 fb9c 	bl	8002db4 <HAL_GPIO_Init>

}
 800067c:	b00b      	add	sp, #44	; 0x2c
 800067e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000680:	40023800 	.word	0x40023800
 8000684:	40020800 	.word	0x40020800
 8000688:	40020400 	.word	0x40020400
 800068c:	10110000 	.word	0x10110000

08000690 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000690:	b510      	push	{r4, lr}
 8000692:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000694:	2400      	movs	r4, #0
 8000696:	9401      	str	r4, [sp, #4]
 8000698:	4b0d      	ldr	r3, [pc, #52]	; (80006d0 <MX_DMA_Init+0x40>)
 800069a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800069c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80006a0:	631a      	str	r2, [r3, #48]	; 0x30
 80006a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006a8:	9301      	str	r3, [sp, #4]
 80006aa:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80006ac:	4622      	mov	r2, r4
 80006ae:	2105      	movs	r1, #5
 80006b0:	203a      	movs	r0, #58	; 0x3a
 80006b2:	f002 fe27 	bl	8003304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80006b6:	203a      	movs	r0, #58	; 0x3a
 80006b8:	f002 fe56 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80006bc:	4622      	mov	r2, r4
 80006be:	2105      	movs	r1, #5
 80006c0:	203b      	movs	r0, #59	; 0x3b
 80006c2:	f002 fe1f 	bl	8003304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80006c6:	203b      	movs	r0, #59	; 0x3b
 80006c8:	f002 fe4e 	bl	8003368 <HAL_NVIC_EnableIRQ>

}
 80006cc:	b002      	add	sp, #8
 80006ce:	bd10      	pop	{r4, pc}
 80006d0:	40023800 	.word	0x40023800

080006d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	b097      	sub	sp, #92	; 0x5c

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006d8:	2400      	movs	r4, #0
 80006da:	9412      	str	r4, [sp, #72]	; 0x48
 80006dc:	9413      	str	r4, [sp, #76]	; 0x4c
 80006de:	9414      	str	r4, [sp, #80]	; 0x50
 80006e0:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006e2:	9410      	str	r4, [sp, #64]	; 0x40
 80006e4:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006e6:	9409      	str	r4, [sp, #36]	; 0x24
 80006e8:	940a      	str	r4, [sp, #40]	; 0x28
 80006ea:	940b      	str	r4, [sp, #44]	; 0x2c
 80006ec:	940c      	str	r4, [sp, #48]	; 0x30
 80006ee:	940d      	str	r4, [sp, #52]	; 0x34
 80006f0:	940e      	str	r4, [sp, #56]	; 0x38
 80006f2:	940f      	str	r4, [sp, #60]	; 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80006f4:	2220      	movs	r2, #32
 80006f6:	4621      	mov	r1, r4
 80006f8:	a801      	add	r0, sp, #4
 80006fa:	f006 fb46 	bl	8006d8a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006fe:	4d1e      	ldr	r5, [pc, #120]	; (8000778 <MX_TIM1_Init+0xa4>)
 8000700:	4b1e      	ldr	r3, [pc, #120]	; (800077c <MX_TIM1_Init+0xa8>)
 8000702:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 0;
 8000704:	606c      	str	r4, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000706:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 0;
 8000708:	60ec      	str	r4, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800070a:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 800070c:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800070e:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000710:	4628      	mov	r0, r5
 8000712:	f002 ff9f 	bl	8003654 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000716:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800071a:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800071c:	a912      	add	r1, sp, #72	; 0x48
 800071e:	4628      	mov	r0, r5
 8000720:	f003 f8c8 	bl	80038b4 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000724:	4628      	mov	r0, r5
 8000726:	f002 ffcd 	bl	80036c4 <HAL_TIM_PWM_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800072a:	9410      	str	r4, [sp, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800072c:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800072e:	a910      	add	r1, sp, #64	; 0x40
 8000730:	4628      	mov	r0, r5
 8000732:	f003 f931 	bl	8003998 <HAL_TIMEx_MasterConfigSynchronization>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000736:	2360      	movs	r3, #96	; 0x60
 8000738:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800073a:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800073c:	2302      	movs	r3, #2
 800073e:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000740:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000742:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000744:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000746:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000748:	4622      	mov	r2, r4
 800074a:	a909      	add	r1, sp, #36	; 0x24
 800074c:	4628      	mov	r0, r5
 800074e:	f003 f835 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000752:	9401      	str	r4, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000754:	9402      	str	r4, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000756:	9403      	str	r4, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000758:	9404      	str	r4, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800075a:	9405      	str	r4, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800075c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000760:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000762:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000764:	a901      	add	r1, sp, #4
 8000766:	4628      	mov	r0, r5
 8000768:	f003 f954 	bl	8003a14 <HAL_TIMEx_ConfigBreakDeadTime>
    Error_Handler();
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800076c:	4628      	mov	r0, r5
 800076e:	f000 fc97 	bl	80010a0 <HAL_TIM_MspPostInit>

}
 8000772:	b017      	add	sp, #92	; 0x5c
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	bf00      	nop
 8000778:	200053dc 	.word	0x200053dc
 800077c:	40010000 	.word	0x40010000

08000780 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	b08f      	sub	sp, #60	; 0x3c

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000784:	2400      	movs	r4, #0
 8000786:	940a      	str	r4, [sp, #40]	; 0x28
 8000788:	940b      	str	r4, [sp, #44]	; 0x2c
 800078a:	940c      	str	r4, [sp, #48]	; 0x30
 800078c:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800078e:	9408      	str	r4, [sp, #32]
 8000790:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000792:	9401      	str	r4, [sp, #4]
 8000794:	9402      	str	r4, [sp, #8]
 8000796:	9403      	str	r4, [sp, #12]
 8000798:	9404      	str	r4, [sp, #16]
 800079a:	9405      	str	r4, [sp, #20]
 800079c:	9406      	str	r4, [sp, #24]
 800079e:	9407      	str	r4, [sp, #28]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007a0:	4d15      	ldr	r5, [pc, #84]	; (80007f8 <MX_TIM3_Init+0x78>)
 80007a2:	4b16      	ldr	r3, [pc, #88]	; (80007fc <MX_TIM3_Init+0x7c>)
 80007a4:	602b      	str	r3, [r5, #0]
  htim3.Init.Prescaler = 0;
 80007a6:	606c      	str	r4, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a8:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 0;
 80007aa:	60ec      	str	r4, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007ac:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007ae:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007b0:	4628      	mov	r0, r5
 80007b2:	f002 ff4f 	bl	8003654 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ba:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007bc:	a90a      	add	r1, sp, #40	; 0x28
 80007be:	4628      	mov	r0, r5
 80007c0:	f003 f878 	bl	80038b4 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80007c4:	4628      	mov	r0, r5
 80007c6:	f002 ff7d 	bl	80036c4 <HAL_TIM_PWM_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ca:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007cc:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007ce:	a908      	add	r1, sp, #32
 80007d0:	4628      	mov	r0, r5
 80007d2:	f003 f8e1 	bl	8003998 <HAL_TIMEx_MasterConfigSynchronization>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007d6:	2360      	movs	r3, #96	; 0x60
 80007d8:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80007da:	9402      	str	r4, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80007dc:	2302      	movs	r3, #2
 80007de:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007e0:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007e2:	4622      	mov	r2, r4
 80007e4:	a901      	add	r1, sp, #4
 80007e6:	4628      	mov	r0, r5
 80007e8:	f002 ffe8 	bl	80037bc <HAL_TIM_PWM_ConfigChannel>
    Error_Handler();
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007ec:	4628      	mov	r0, r5
 80007ee:	f000 fc57 	bl	80010a0 <HAL_TIM_MspPostInit>

}
 80007f2:	b00f      	add	sp, #60	; 0x3c
 80007f4:	bd30      	pop	{r4, r5, pc}
 80007f6:	bf00      	nop
 80007f8:	20005398 	.word	0x20005398
 80007fc:	40000400 	.word	0x40000400

08000800 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000800:	b508      	push	{r3, lr}

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000802:	480d      	ldr	r0, [pc, #52]	; (8000838 <MX_SPI1_Init+0x38>)
 8000804:	4b0d      	ldr	r3, [pc, #52]	; (800083c <MX_SPI1_Init+0x3c>)
 8000806:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000808:	f44f 7382 	mov.w	r3, #260	; 0x104
 800080c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800080e:	2300      	movs	r3, #0
 8000810:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000812:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000814:	2202      	movs	r2, #2
 8000816:	6102      	str	r2, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000818:	2201      	movs	r2, #1
 800081a:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800081c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000820:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000822:	2208      	movs	r2, #8
 8000824:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000826:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000828:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800082a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800082c:	230a      	movs	r3, #10
 800082e:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000830:	f005 fdfc 	bl	800642c <HAL_SPI_Init>
 8000834:	bd08      	pop	{r3, pc}
 8000836:	bf00      	nop
 8000838:	20005c1c 	.word	0x20005c1c
 800083c:	40013000 	.word	0x40013000

08000840 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000840:	b530      	push	{r4, r5, lr}
 8000842:	b08f      	sub	sp, #60	; 0x3c

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000844:	2400      	movs	r4, #0
 8000846:	940a      	str	r4, [sp, #40]	; 0x28
 8000848:	940b      	str	r4, [sp, #44]	; 0x2c
 800084a:	940c      	str	r4, [sp, #48]	; 0x30
 800084c:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800084e:	9408      	str	r4, [sp, #32]
 8000850:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000852:	9401      	str	r4, [sp, #4]
 8000854:	9402      	str	r4, [sp, #8]
 8000856:	9403      	str	r4, [sp, #12]
 8000858:	9404      	str	r4, [sp, #16]
 800085a:	9405      	str	r4, [sp, #20]
 800085c:	9406      	str	r4, [sp, #24]
 800085e:	9407      	str	r4, [sp, #28]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000860:	4d13      	ldr	r5, [pc, #76]	; (80008b0 <MX_TIM2_Init+0x70>)
 8000862:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000866:	602b      	str	r3, [r5, #0]
  htim2.Init.Prescaler = 0;
 8000868:	606c      	str	r4, [r5, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800086a:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 83999999;
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <MX_TIM2_Init+0x74>)
 800086e:	60eb      	str	r3, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000870:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000872:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000874:	4628      	mov	r0, r5
 8000876:	f002 feed 	bl	8003654 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800087a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800087e:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000880:	a90a      	add	r1, sp, #40	; 0x28
 8000882:	4628      	mov	r0, r5
 8000884:	f003 f816 	bl	80038b4 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8000888:	4628      	mov	r0, r5
 800088a:	f002 feff 	bl	800368c <HAL_TIM_OC_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800088e:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000890:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000892:	a908      	add	r1, sp, #32
 8000894:	4628      	mov	r0, r5
 8000896:	f003 f87f 	bl	8003998 <HAL_TIMEx_MasterConfigSynchronization>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800089a:	9401      	str	r4, [sp, #4]
  sConfigOC.Pulse = 0;
 800089c:	9402      	str	r4, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800089e:	9403      	str	r4, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008a0:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008a2:	4622      	mov	r2, r4
 80008a4:	a901      	add	r1, sp, #4
 80008a6:	4628      	mov	r0, r5
 80008a8:	f002 ff58 	bl	800375c <HAL_TIM_OC_ConfigChannel>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008ac:	b00f      	add	sp, #60	; 0x3c
 80008ae:	bd30      	pop	{r4, r5, pc}
 80008b0:	20005cd0 	.word	0x20005cd0
 80008b4:	0501bcff 	.word	0x0501bcff

080008b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b8:	b530      	push	{r4, r5, lr}
 80008ba:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008bc:	2230      	movs	r2, #48	; 0x30
 80008be:	2100      	movs	r1, #0
 80008c0:	a808      	add	r0, sp, #32
 80008c2:	f006 fa62 	bl	8006d8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c6:	2400      	movs	r4, #0
 80008c8:	9403      	str	r4, [sp, #12]
 80008ca:	9404      	str	r4, [sp, #16]
 80008cc:	9405      	str	r4, [sp, #20]
 80008ce:	9406      	str	r4, [sp, #24]
 80008d0:	9407      	str	r4, [sp, #28]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d2:	9401      	str	r4, [sp, #4]
 80008d4:	4b1d      	ldr	r3, [pc, #116]	; (800094c <SystemClock_Config+0x94>)
 80008d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80008dc:	641a      	str	r2, [r3, #64]	; 0x40
 80008de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e4:	9301      	str	r3, [sp, #4]
 80008e6:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80008e8:	9402      	str	r4, [sp, #8]
 80008ea:	4a19      	ldr	r2, [pc, #100]	; (8000950 <SystemClock_Config+0x98>)
 80008ec:	6813      	ldr	r3, [r2, #0]
 80008ee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008f6:	6013      	str	r3, [r2, #0]
 80008f8:	6813      	ldr	r3, [r2, #0]
 80008fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008fe:	9302      	str	r3, [sp, #8]
 8000900:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000902:	2301      	movs	r3, #1
 8000904:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000906:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800090a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090c:	2502      	movs	r5, #2
 800090e:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000910:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000914:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000916:	2308      	movs	r3, #8
 8000918:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800091a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800091e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000920:	2304      	movs	r3, #4
 8000922:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000924:	2307      	movs	r3, #7
 8000926:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000928:	a808      	add	r0, sp, #32
 800092a:	f001 fee9 	bl	8002700 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800092e:	230f      	movs	r3, #15
 8000930:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000932:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000934:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000936:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800093a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093c:	9407      	str	r4, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800093e:	4629      	mov	r1, r5
 8000940:	a803      	add	r0, sp, #12
 8000942:	f002 f94f 	bl	8002be4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000946:	b015      	add	sp, #84	; 0x54
 8000948:	bd30      	pop	{r4, r5, pc}
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800
 8000950:	40007000 	.word	0x40007000

08000954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000954:	b508      	push	{r3, lr}
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000956:	f002 fd2b 	bl	80033b0 <HAL_Init>

  /* USER CODE BEGIN Init */
    HAL_SYSTICK_Config( SystemCoreClock / ( 1000U / uwTickFreq ) );
 800095a:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <main+0x54>)
 800095c:	781a      	ldrb	r2, [r3, #0]
 800095e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000962:	fbb3 f3f2 	udiv	r3, r3, r2
 8000966:	4a11      	ldr	r2, [pc, #68]	; (80009ac <main+0x58>)
 8000968:	6810      	ldr	r0, [r2, #0]
 800096a:	fbb0 f0f3 	udiv	r0, r0, r3
 800096e:	f002 fd09 	bl	8003384 <HAL_SYSTICK_Config>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000972:	f7ff ffa1 	bl	80008b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000976:	f7ff fe27 	bl	80005c8 <MX_GPIO_Init>
  MX_DMA_Init();
 800097a:	f7ff fe89 	bl	8000690 <MX_DMA_Init>
  MX_TIM1_Init();
 800097e:	f7ff fea9 	bl	80006d4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000982:	f7ff fefd 	bl	8000780 <MX_TIM3_Init>
  MX_SPI1_Init();
 8000986:	f7ff ff3b 	bl	8000800 <MX_SPI1_Init>
  MX_TIM2_Init();
 800098a:	f7ff ff59 	bl	8000840 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 800098e:	f004 fb23 	bl	8004fd8 <osKernelInitialize>
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HostIO */
  HostIOHandle = osThreadNew(StartDefaultTask, NULL, &HostIO_attributes);
 8000992:	4a07      	ldr	r2, [pc, #28]	; (80009b0 <main+0x5c>)
 8000994:	2100      	movs	r1, #0
 8000996:	4807      	ldr	r0, [pc, #28]	; (80009b4 <main+0x60>)
 8000998:	f004 fb66 	bl	8005068 <osThreadNew>
 800099c:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <main+0x64>)
 800099e:	6018      	str	r0, [r3, #0]
    /* add threads, ... */

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80009a0:	f004 fb3c 	bl	800501c <osKernelStart>
 80009a4:	e7fe      	b.n	80009a4 <main+0x50>
 80009a6:	bf00      	nop
 80009a8:	20000068 	.word	0x20000068
 80009ac:	2000006c 	.word	0x2000006c
 80009b0:	080080ac 	.word	0x080080ac
 80009b4:	080065fd 	.word	0x080065fd
 80009b8:	200053d8 	.word	0x200053d8

080009bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop

080009c0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80009c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80009c2:	2200      	movs	r2, #0
 80009c4:	490d      	ldr	r1, [pc, #52]	; (80009fc <MX_USB_DEVICE_Init+0x3c>)
 80009c6:	480e      	ldr	r0, [pc, #56]	; (8000a00 <MX_USB_DEVICE_Init+0x40>)
 80009c8:	f004 feb4 	bl	8005734 <USBD_Init>
 80009cc:	b108      	cbz	r0, 80009d2 <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 80009ce:	f7ff fff5 	bl	80009bc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80009d2:	490c      	ldr	r1, [pc, #48]	; (8000a04 <MX_USB_DEVICE_Init+0x44>)
 80009d4:	480a      	ldr	r0, [pc, #40]	; (8000a00 <MX_USB_DEVICE_Init+0x40>)
 80009d6:	f004 fec5 	bl	8005764 <USBD_RegisterClass>
 80009da:	b108      	cbz	r0, 80009e0 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 80009dc:	f7ff ffee 	bl	80009bc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80009e0:	4909      	ldr	r1, [pc, #36]	; (8000a08 <MX_USB_DEVICE_Init+0x48>)
 80009e2:	4807      	ldr	r0, [pc, #28]	; (8000a00 <MX_USB_DEVICE_Init+0x40>)
 80009e4:	f005 fcd8 	bl	8006398 <USBD_CDC_RegisterInterface>
 80009e8:	b108      	cbz	r0, 80009ee <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 80009ea:	f7ff ffe7 	bl	80009bc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80009ee:	4804      	ldr	r0, [pc, #16]	; (8000a00 <MX_USB_DEVICE_Init+0x40>)
 80009f0:	f004 fec0 	bl	8005774 <USBD_Start>
 80009f4:	b108      	cbz	r0, 80009fa <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80009f6:	f7ff ffe1 	bl	80009bc <Error_Handler>
 80009fa:	bd08      	pop	{r3, pc}
 80009fc:	20000004 	.word	0x20000004
 8000a00:	20005dd0 	.word	0x20005dd0
 8000a04:	200000b8 	.word	0x200000b8
 8000a08:	20000054 	.word	0x20000054

08000a0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a0e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	2300      	movs	r3, #0
 8000a12:	9303      	str	r3, [sp, #12]
 8000a14:	9304      	str	r3, [sp, #16]
 8000a16:	9305      	str	r3, [sp, #20]
 8000a18:	9306      	str	r3, [sp, #24]
 8000a1a:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8000a1c:	6803      	ldr	r3, [r0, #0]
 8000a1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000a22:	d139      	bne.n	8000a98 <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a24:	2500      	movs	r5, #0
 8000a26:	9501      	str	r5, [sp, #4]
 8000a28:	4c1c      	ldr	r4, [pc, #112]	; (8000a9c <HAL_PCD_MspInit+0x90>)
 8000a2a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6323      	str	r3, [r4, #48]	; 0x30
 8000a32:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000a34:	f003 0301 	and.w	r3, r3, #1
 8000a38:	9301      	str	r3, [sp, #4]
 8000a3a:	9b01      	ldr	r3, [sp, #4]
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a3c:	ae08      	add	r6, sp, #32
 8000a3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a42:	f846 3d14 	str.w	r3, [r6, #-20]!
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a46:	4f16      	ldr	r7, [pc, #88]	; (8000aa0 <HAL_PCD_MspInit+0x94>)
 8000a48:	4631      	mov	r1, r6
 8000a4a:	4638      	mov	r0, r7
 8000a4c:	f002 f9b2 	bl	8002db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a50:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a54:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a56:	2302      	movs	r3, #2
 8000a58:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a60:	230a      	movs	r3, #10
 8000a62:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a64:	4631      	mov	r1, r6
 8000a66:	4638      	mov	r0, r7
 8000a68:	f002 f9a4 	bl	8002db4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000a6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000a6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a72:	6363      	str	r3, [r4, #52]	; 0x34
 8000a74:	9502      	str	r5, [sp, #8]
 8000a76:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a7c:	6463      	str	r3, [r4, #68]	; 0x44
 8000a7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a84:	9302      	str	r3, [sp, #8]
 8000a86:	9b02      	ldr	r3, [sp, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000a88:	462a      	mov	r2, r5
 8000a8a:	4629      	mov	r1, r5
 8000a8c:	2043      	movs	r0, #67	; 0x43
 8000a8e:	f002 fc39 	bl	8003304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000a92:	2043      	movs	r0, #67	; 0x43
 8000a94:	f002 fc68 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8000a98:	b009      	add	sp, #36	; 0x24
 8000a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40020000 	.word	0x40020000

08000aa4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000aa4:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8000aa6:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8000aaa:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000aae:	f004 fe7d 	bl	80057ac <USBD_LL_SetupStage>
 8000ab2:	bd08      	pop	{r3, pc}

08000ab4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000ab4:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8000ab6:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 8000aba:	0093      	lsls	r3, r2, #2
 8000abc:	4403      	add	r3, r0
 8000abe:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8000ac2:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000ac6:	f004 fe9f 	bl	8005808 <USBD_LL_DataOutStage>
 8000aca:	bd08      	pop	{r3, pc}

08000acc <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000acc:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8000ace:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 8000ad2:	0093      	lsls	r3, r2, #2
 8000ad4:	4403      	add	r3, r0
 8000ad6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000ad8:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000adc:	f004 fede 	bl	800589c <USBD_LL_DataInStage>
 8000ae0:	bd08      	pop	{r3, pc}
 8000ae2:	bf00      	nop

08000ae4 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000ae4:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8000ae6:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000aea:	f004 ff7b 	bl	80059e4 <USBD_LL_SOF>
 8000aee:	bd08      	pop	{r3, pc}

08000af0 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8000af0:	b510      	push	{r4, lr}
 8000af2:	4604      	mov	r4, r0
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8000af4:	68c3      	ldr	r3, [r0, #12]
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d001      	beq.n	8000afe <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8000afa:	f7ff ff5f 	bl	80009bc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8000afe:	2101      	movs	r1, #1
 8000b00:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 8000b04:	f004 ff5a 	bl	80059bc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8000b08:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 8000b0c:	f004 ff2e 	bl	800596c <USBD_LL_Reset>
 8000b10:	bd10      	pop	{r4, pc}
 8000b12:	bf00      	nop

08000b14 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b14:	b510      	push	{r4, lr}
 8000b16:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8000b18:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b1c:	f004 ff52 	bl	80059c4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8000b20:	6822      	ldr	r2, [r4, #0]
 8000b22:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8000b26:	f043 0301 	orr.w	r3, r3, #1
 8000b2a:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8000b2e:	6a23      	ldr	r3, [r4, #32]
 8000b30:	b123      	cbz	r3, 8000b3c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8000b32:	4a03      	ldr	r2, [pc, #12]	; (8000b40 <HAL_PCD_SuspendCallback+0x2c>)
 8000b34:	6913      	ldr	r3, [r2, #16]
 8000b36:	f043 0306 	orr.w	r3, r3, #6
 8000b3a:	6113      	str	r3, [r2, #16]
 8000b3c:	bd10      	pop	{r4, pc}
 8000b3e:	bf00      	nop
 8000b40:	e000ed00 	.word	0xe000ed00

08000b44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8000b46:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b4a:	f004 ff45 	bl	80059d8 <USBD_LL_Resume>
 8000b4e:	bd08      	pop	{r3, pc}

08000b50 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b50:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8000b52:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b56:	f004 ff53 	bl	8005a00 <USBD_LL_IsoOUTIncomplete>
 8000b5a:	bd08      	pop	{r3, pc}

08000b5c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b5c:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8000b5e:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b62:	f004 ff4b 	bl	80059fc <USBD_LL_IsoINIncomplete>
 8000b66:	bd08      	pop	{r3, pc}

08000b68 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b68:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8000b6a:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b6e:	f004 ff49 	bl	8005a04 <USBD_LL_DevConnected>
 8000b72:	bd08      	pop	{r3, pc}

08000b74 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8000b74:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8000b76:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000b7a:	f004 ff45 	bl	8005a08 <USBD_LL_DevDisconnected>
 8000b7e:	bd08      	pop	{r3, pc}

08000b80 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8000b80:	7803      	ldrb	r3, [r0, #0]
 8000b82:	bb63      	cbnz	r3, 8000bde <USBD_LL_Init+0x5e>
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8000b84:	b510      	push	{r4, lr}
 8000b86:	4603      	mov	r3, r0
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8000b88:	4816      	ldr	r0, [pc, #88]	; (8000be4 <USBD_LL_Init+0x64>)
 8000b8a:	f8c0 3404 	str.w	r3, [r0, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8000b8e:	f8c3 0298 	str.w	r0, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b92:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b96:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000b98:	2304      	movs	r3, #4
 8000b9a:	6043      	str	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b9c:	2202      	movs	r2, #2
 8000b9e:	60c2      	str	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	6103      	str	r3, [r0, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ba4:	6182      	str	r2, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000ba6:	61c3      	str	r3, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ba8:	6203      	str	r3, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000baa:	6243      	str	r3, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bac:	2201      	movs	r2, #1
 8000bae:	62c2      	str	r2, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bb0:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000bb2:	f000 fb29 	bl	8001208 <HAL_PCD_Init>
 8000bb6:	b108      	cbz	r0, 8000bbc <USBD_LL_Init+0x3c>
  {
    Error_Handler( );
 8000bb8:	f7ff ff00 	bl	80009bc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8000bbc:	4c09      	ldr	r4, [pc, #36]	; (8000be4 <USBD_LL_Init+0x64>)
 8000bbe:	2180      	movs	r1, #128	; 0x80
 8000bc0:	4620      	mov	r0, r4
 8000bc2:	f001 f835 	bl	8001c30 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8000bc6:	2240      	movs	r2, #64	; 0x40
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4620      	mov	r0, r4
 8000bcc:	f001 f80c 	bl	8001be8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8000bd0:	2280      	movs	r2, #128	; 0x80
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	4620      	mov	r0, r4
 8000bd6:	f001 f807 	bl	8001be8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 8000bda:	2000      	movs	r0, #0
 8000bdc:	bd10      	pop	{r4, pc}
 8000bde:	2000      	movs	r0, #0
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	2000606c 	.word	0x2000606c

08000be8 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8000be8:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
  
  if((ep_addr & 0x80) == 0x80)
 8000bec:	f011 0f80 	tst.w	r1, #128	; 0x80
 8000bf0:	d008      	beq.n	8000c04 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8000bf2:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000bf6:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8000bfa:	008b      	lsls	r3, r1, #2
 8000bfc:	4413      	add	r3, r2
 8000bfe:	f893 003e 	ldrb.w	r0, [r3, #62]	; 0x3e
 8000c02:	4770      	bx	lr
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8000c04:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000c08:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8000c0c:	008b      	lsls	r3, r1, #2
 8000c0e:	4413      	add	r3, r2
 8000c10:	f893 01fe 	ldrb.w	r0, [r3, #510]	; 0x1fe
  }
}
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000c18:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8000c1a:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c1e:	f000 ff37 	bl	8001a90 <HAL_PCD_EP_GetRxCount>
}
 8000c22:	bd08      	pop	{r3, pc}

08000c24 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8000c24:	b110      	cbz	r0, 8000c2c <USBD_Get_USB_Status+0x8>
 8000c26:	2802      	cmp	r0, #2
 8000c28:	d002      	beq.n	8000c30 <USBD_Get_USB_Status+0xc>
 8000c2a:	e003      	b.n	8000c34 <USBD_Get_USB_Status+0x10>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	4770      	bx	lr
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8000c30:	2001      	movs	r0, #1
    break;
 8000c32:	4770      	bx	lr
  {
    case HAL_OK :
      usb_status = USBD_OK;
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8000c34:	2002      	movs	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8000c36:	4770      	bx	lr

08000c38 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8000c38:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8000c3a:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c3e:	f000 fb77 	bl	8001330 <HAL_PCD_Start>
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8000c42:	f7ff ffef 	bl	8000c24 <USBD_Get_USB_Status>
  
  return usb_status;
}
 8000c46:	bd08      	pop	{r3, pc}

08000c48 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8000c48:	b510      	push	{r4, lr}
 8000c4a:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	4622      	mov	r2, r4
 8000c50:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c54:	f000 fe76 	bl	8001944 <HAL_PCD_EP_Open>

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000c58:	f7ff ffe4 	bl	8000c24 <USBD_Get_USB_Status>
  
  return usb_status;
}
 8000c5c:	bd10      	pop	{r4, pc}
 8000c5e:	bf00      	nop

08000c60 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000c60:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8000c62:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c66:	f000 fead 	bl	80019c4 <HAL_PCD_EP_Close>
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8000c6a:	f7ff ffdb 	bl	8000c24 <USBD_Get_USB_Status>
 
  return usb_status;  
}
 8000c6e:	bd08      	pop	{r3, pc}

08000c70 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000c70:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8000c72:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c76:	f000 ff3f 	bl	8001af8 <HAL_PCD_EP_SetStall>

  usb_status =  USBD_Get_USB_Status(hal_status);
 8000c7a:	f7ff ffd3 	bl	8000c24 <USBD_Get_USB_Status>
  
  return usb_status;  
}
 8000c7e:	bd08      	pop	{r3, pc}

08000c80 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000c80:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8000c82:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c86:	f000 ff77 	bl	8001b78 <HAL_PCD_EP_ClrStall>
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 8000c8a:	f7ff ffcb 	bl	8000c24 <USBD_Get_USB_Status>
  
  return usb_status; 
}
 8000c8e:	bd08      	pop	{r3, pc}

08000c90 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8000c90:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8000c92:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000c96:	f000 fe41 	bl	800191c <HAL_PCD_SetAddress>
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8000c9a:	f7ff ffc3 	bl	8000c24 <USBD_Get_USB_Status>
  
  return usb_status;  
}
 8000c9e:	bd08      	pop	{r3, pc}

08000ca0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8000ca0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8000ca2:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000ca6:	f000 fefd 	bl	8001aa4 <HAL_PCD_EP_Transmit>
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8000caa:	f7ff ffbb 	bl	8000c24 <USBD_Get_USB_Status>
  
  return usb_status;    
}
 8000cae:	bd08      	pop	{r3, pc}

08000cb0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8000cb0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8000cb2:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000cb6:	f000 febd 	bl	8001a34 <HAL_PCD_EP_Receive>
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8000cba:	f7ff ffb3 	bl	8000c24 <USBD_Get_USB_Status>
  
  return usb_status; 
}
 8000cbe:	bd08      	pop	{r3, pc}

08000cc0 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8000cc0:	2312      	movs	r3, #18
 8000cc2:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8000cc4:	4800      	ldr	r0, [pc, #0]	; (8000cc8 <USBD_FS_DeviceDescriptor+0x8>)
 8000cc6:	4770      	bx	lr
 8000cc8:	20000040 	.word	0x20000040

08000ccc <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8000ccc:	2304      	movs	r3, #4
 8000cce:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8000cd0:	4800      	ldr	r0, [pc, #0]	; (8000cd4 <USBD_FS_LangIDStrDescriptor+0x8>)
 8000cd2:	4770      	bx	lr
 8000cd4:	20000020 	.word	0x20000020

08000cd8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8000cd8:	b430      	push	{r4, r5}
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	e010      	b.n	8000d00 <IntToUnicode+0x28>
  {
    if (((value >> 28)) < 0xA)
 8000cde:	0f04      	lsrs	r4, r0, #28
 8000ce0:	2c09      	cmp	r4, #9
 8000ce2:	d803      	bhi.n	8000cec <IntToUnicode+0x14>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8000ce4:	3430      	adds	r4, #48	; 0x30
 8000ce6:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
 8000cea:	e002      	b.n	8000cf2 <IntToUnicode+0x1a>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8000cec:	3437      	adds	r4, #55	; 0x37
 8000cee:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    }

    value = value << 4;
 8000cf2:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8000cf4:	005c      	lsls	r4, r3, #1
 8000cf6:	3401      	adds	r4, #1
 8000cf8:	2500      	movs	r5, #0
 8000cfa:	550d      	strb	r5, [r1, r4]
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d3ec      	bcc.n	8000cde <IntToUnicode+0x6>

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
  }
}
 8000d04:	bc30      	pop	{r4, r5}
 8000d06:	4770      	bx	lr

08000d08 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8000d08:	b538      	push	{r3, r4, r5, lr}
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8000d0a:	4b0a      	ldr	r3, [pc, #40]	; (8000d34 <Get_SerialNum+0x2c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	; (8000d38 <Get_SerialNum+0x30>)
 8000d10:	6814      	ldr	r4, [r2, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8000d12:	3204      	adds	r2, #4
 8000d14:	6810      	ldr	r0, [r2, #0]

  deviceserial0 += deviceserial2;

  if (deviceserial0 != 0)
 8000d16:	1818      	adds	r0, r3, r0
 8000d18:	d00a      	beq.n	8000d30 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8000d1a:	4d08      	ldr	r5, [pc, #32]	; (8000d3c <Get_SerialNum+0x34>)
 8000d1c:	2208      	movs	r2, #8
 8000d1e:	1ca9      	adds	r1, r5, #2
 8000d20:	f7ff ffda 	bl	8000cd8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8000d24:	2204      	movs	r2, #4
 8000d26:	f105 0112 	add.w	r1, r5, #18
 8000d2a:	4620      	mov	r0, r4
 8000d2c:	f7ff ffd4 	bl	8000cd8 <IntToUnicode>
 8000d30:	bd38      	pop	{r3, r4, r5, pc}
 8000d32:	bf00      	nop
 8000d34:	1fff7a10 	.word	0x1fff7a10
 8000d38:	1fff7a14 	.word	0x1fff7a14
 8000d3c:	20000024 	.word	0x20000024

08000d40 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000d40:	b508      	push	{r3, lr}
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8000d42:	231a      	movs	r3, #26
 8000d44:	800b      	strh	r3, [r1, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8000d46:	f7ff ffdf 	bl	8000d08 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
}
 8000d4a:	4801      	ldr	r0, [pc, #4]	; (8000d50 <USBD_FS_SerialStrDescriptor+0x10>)
 8000d4c:	bd08      	pop	{r3, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000024 	.word	0x20000024

08000d54 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000d54:	b508      	push	{r3, lr}
 8000d56:	460a      	mov	r2, r1
  if(speed == 0)
 8000d58:	b920      	cbnz	r0, 8000d64 <USBD_FS_ProductStrDescriptor+0x10>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8000d5a:	4905      	ldr	r1, [pc, #20]	; (8000d70 <USBD_FS_ProductStrDescriptor+0x1c>)
 8000d5c:	4805      	ldr	r0, [pc, #20]	; (8000d74 <USBD_FS_ProductStrDescriptor+0x20>)
 8000d5e:	f005 f967 	bl	8006030 <USBD_GetString>
 8000d62:	e003      	b.n	8000d6c <USBD_FS_ProductStrDescriptor+0x18>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8000d64:	4902      	ldr	r1, [pc, #8]	; (8000d70 <USBD_FS_ProductStrDescriptor+0x1c>)
 8000d66:	4803      	ldr	r0, [pc, #12]	; (8000d74 <USBD_FS_ProductStrDescriptor+0x20>)
 8000d68:	f005 f962 	bl	8006030 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8000d6c:	4800      	ldr	r0, [pc, #0]	; (8000d70 <USBD_FS_ProductStrDescriptor+0x1c>)
 8000d6e:	bd08      	pop	{r3, pc}
 8000d70:	20006474 	.word	0x20006474
 8000d74:	080080d8 	.word	0x080080d8

08000d78 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000d78:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8000d7a:	4c04      	ldr	r4, [pc, #16]	; (8000d8c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	4621      	mov	r1, r4
 8000d80:	4803      	ldr	r0, [pc, #12]	; (8000d90 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8000d82:	f005 f955 	bl	8006030 <USBD_GetString>
  return USBD_StrDesc;
}
 8000d86:	4620      	mov	r0, r4
 8000d88:	bd10      	pop	{r4, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20006474 	.word	0x20006474
 8000d90:	080080f0 	.word	0x080080f0

08000d94 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000d94:	b508      	push	{r3, lr}
 8000d96:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8000d98:	b920      	cbnz	r0, 8000da4 <USBD_FS_ConfigStrDescriptor+0x10>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8000d9a:	4905      	ldr	r1, [pc, #20]	; (8000db0 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8000d9c:	4805      	ldr	r0, [pc, #20]	; (8000db4 <USBD_FS_ConfigStrDescriptor+0x20>)
 8000d9e:	f005 f947 	bl	8006030 <USBD_GetString>
 8000da2:	e003      	b.n	8000dac <USBD_FS_ConfigStrDescriptor+0x18>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8000da4:	4902      	ldr	r1, [pc, #8]	; (8000db0 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8000da6:	4803      	ldr	r0, [pc, #12]	; (8000db4 <USBD_FS_ConfigStrDescriptor+0x20>)
 8000da8:	f005 f942 	bl	8006030 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8000dac:	4800      	ldr	r0, [pc, #0]	; (8000db0 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8000dae:	bd08      	pop	{r3, pc}
 8000db0:	20006474 	.word	0x20006474
 8000db4:	08008104 	.word	0x08008104

08000db8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000db8:	b508      	push	{r3, lr}
 8000dba:	460a      	mov	r2, r1
  if(speed == 0)
 8000dbc:	b920      	cbnz	r0, 8000dc8 <USBD_FS_InterfaceStrDescriptor+0x10>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8000dbe:	4905      	ldr	r1, [pc, #20]	; (8000dd4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8000dc0:	4805      	ldr	r0, [pc, #20]	; (8000dd8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8000dc2:	f005 f935 	bl	8006030 <USBD_GetString>
 8000dc6:	e003      	b.n	8000dd0 <USBD_FS_InterfaceStrDescriptor+0x18>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8000dc8:	4902      	ldr	r1, [pc, #8]	; (8000dd4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8000dca:	4803      	ldr	r0, [pc, #12]	; (8000dd8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8000dcc:	f005 f930 	bl	8006030 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8000dd0:	4800      	ldr	r0, [pc, #0]	; (8000dd4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8000dd2:	bd08      	pop	{r3, pc}
 8000dd4:	20006474 	.word	0x20006474
 8000dd8:	08008110 	.word	0x08008110

08000ddc <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
    return ( USBD_OK );
  /* USER CODE END 4 */
}
 8000ddc:	2000      	movs	r0, #0
 8000dde:	4770      	bx	lr

08000de0 <CDC_Control_FS>:
        break;
    }

    return ( USBD_OK );
  /* USER CODE END 5 */
}
 8000de0:	2000      	movs	r0, #0
 8000de2:	4770      	bx	lr

08000de4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8000de4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 6 */
    void CdcReceiveHandler( char* Buf, size_t len );
    CdcReceiveHandler( (char*)Buf, (size_t)*Len );
 8000de6:	6809      	ldr	r1, [r1, #0]
 8000de8:	f005 ff06 	bl	8006bf8 <CdcReceiveHandler>
    return ( USBD_OK );
  /* USER CODE END 6 */
}
 8000dec:	2000      	movs	r0, #0
 8000dee:	bd08      	pop	{r3, pc}

08000df0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8000df0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 3 */
    /* Set Application Buffers */
    USBD_CDC_SetTxBuffer( &hUsbDeviceFS, UserTxBufferFS, 0 );
 8000df2:	4c06      	ldr	r4, [pc, #24]	; (8000e0c <CDC_Init_FS+0x1c>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	4906      	ldr	r1, [pc, #24]	; (8000e10 <CDC_Init_FS+0x20>)
 8000df8:	4620      	mov	r0, r4
 8000dfa:	f005 fad5 	bl	80063a8 <USBD_CDC_SetTxBuffer>
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, UserRxBufferFS );
 8000dfe:	4905      	ldr	r1, [pc, #20]	; (8000e14 <CDC_Init_FS+0x24>)
 8000e00:	4620      	mov	r0, r4
 8000e02:	f005 fad9 	bl	80063b8 <USBD_CDC_SetRxBuffer>
    return ( USBD_OK );
  /* USER CODE END 3 */
}
 8000e06:	2000      	movs	r0, #0
 8000e08:	bd10      	pop	{r4, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20005dd0 	.word	0x20005dd0
 8000e10:	20006774 	.word	0x20006774
 8000e14:	20006674 	.word	0x20006674

08000e18 <CDC_Transmit_FS>:
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8000e18:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <CDC_Transmit_FS+0x28>)
 8000e1a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
    if ( hcdc->TxState != 0 ) {
 8000e1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000e22:	b953      	cbnz	r3, 8000e3a <CDC_Transmit_FS+0x22>
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8000e24:	b510      	push	{r4, lr}
 8000e26:	460a      	mov	r2, r1
 8000e28:	4601      	mov	r1, r0
  /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
    if ( hcdc->TxState != 0 ) {
        return USBD_BUSY;
    }
    USBD_CDC_SetTxBuffer( &hUsbDeviceFS, Buf, Len );
 8000e2a:	4c05      	ldr	r4, [pc, #20]	; (8000e40 <CDC_Transmit_FS+0x28>)
 8000e2c:	4620      	mov	r0, r4
 8000e2e:	f005 fabb 	bl	80063a8 <USBD_CDC_SetTxBuffer>
    result = USBD_CDC_TransmitPacket( &hUsbDeviceFS );
 8000e32:	4620      	mov	r0, r4
 8000e34:	f005 fac6 	bl	80063c4 <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */
  return result;
 8000e38:	bd10      	pop	{r4, pc}
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
    if ( hcdc->TxState != 0 ) {
        return USBD_BUSY;
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	20005dd0 	.word	0x20005dd0

08000e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
    *(volatile int*)0;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	e7fe      	b.n	8000e4c <HardFault_Handler+0x4>
 8000e4e:	bf00      	nop

08000e50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e50:	e7fe      	b.n	8000e50 <MemManage_Handler>
 8000e52:	bf00      	nop

08000e54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e54:	e7fe      	b.n	8000e54 <BusFault_Handler>
 8000e56:	bf00      	nop

08000e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e58:	e7fe      	b.n	8000e58 <UsageFault_Handler>
 8000e5a:	bf00      	nop

08000e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop

08000e60 <TIM1_UP_TIM10_IRQHandler>:
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
    __HAL_TIM_CLEAR_FLAG( &htim1, TIM_IT_UPDATE );
 8000e60:	4b02      	ldr	r3, [pc, #8]	; (8000e6c <TIM1_UP_TIM10_IRQHandler+0xc>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f06f 0201 	mvn.w	r2, #1
 8000e68:	611a      	str	r2, [r3, #16]
 8000e6a:	4770      	bx	lr
 8000e6c:	200053dc 	.word	0x200053dc

08000e70 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000e70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
    HAL_IncTick();
 8000e72:	f002 fab7 	bl	80033e4 <HAL_IncTick>
    __HAL_TIM_CLEAR_FLAG( &htim11, TIM_IT_UPDATE );
 8000e76:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f06f 0201 	mvn.w	r2, #1
 8000e7e:	611a      	str	r2, [r3, #16]
 8000e80:	bd08      	pop	{r3, pc}
 8000e82:	bf00      	nop
 8000e84:	200067b8 	.word	0x200067b8

08000e88 <TIM3_IRQHandler>:
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */
    __HAL_TIM_CLEAR_FLAG( &htim3, TIM_IT_UPDATE );
 8000e88:	4b02      	ldr	r3, [pc, #8]	; (8000e94 <TIM3_IRQHandler+0xc>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f06f 0201 	mvn.w	r2, #1
 8000e90:	611a      	str	r2, [r3, #16]
 8000e92:	4770      	bx	lr
 8000e94:	20005398 	.word	0x20005398

08000e98 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000e98:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000e9a:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <DMA2_Stream2_IRQHandler+0xc>)
 8000e9c:	f002 f934 	bl	8003108 <HAL_DMA_IRQHandler>
 8000ea0:	bd08      	pop	{r3, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20005d10 	.word	0x20005d10

08000ea8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000ea8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000eaa:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <DMA2_Stream3_IRQHandler+0xc>)
 8000eac:	f002 f92c 	bl	8003108 <HAL_DMA_IRQHandler>
 8000eb0:	bd08      	pop	{r3, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20005d70 	.word	0x20005d70

08000eb8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000eb8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000eba:	4802      	ldr	r0, [pc, #8]	; (8000ec4 <OTG_FS_IRQHandler+0xc>)
 8000ebc:	f000 fb08 	bl	80014d0 <HAL_PCD_IRQHandler>
 8000ec0:	bd08      	pop	{r3, pc}
 8000ec2:	bf00      	nop
 8000ec4:	2000606c 	.word	0x2000606c

08000ec8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec8:	b500      	push	{lr}
 8000eca:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ecc:	2200      	movs	r2, #0
 8000ece:	9200      	str	r2, [sp, #0]
 8000ed0:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <HAL_MspInit+0x40>)
 8000ed2:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000ed4:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000ed8:	6459      	str	r1, [r3, #68]	; 0x44
 8000eda:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000edc:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8000ee0:	9100      	str	r1, [sp, #0]
 8000ee2:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ee4:	9201      	str	r2, [sp, #4]
 8000ee6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000ee8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000eec:	6419      	str	r1, [r3, #64]	; 0x40
 8000eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef4:	9301      	str	r3, [sp, #4]
 8000ef6:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ef8:	210f      	movs	r1, #15
 8000efa:	f06f 0001 	mvn.w	r0, #1
 8000efe:	f002 fa01 	bl	8003304 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f02:	b003      	add	sp, #12
 8000f04:	f85d fb04 	ldr.w	pc, [sp], #4
 8000f08:	40023800 	.word	0x40023800

08000f0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f0c:	b530      	push	{r4, r5, lr}
 8000f0e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	2300      	movs	r3, #0
 8000f12:	9303      	str	r3, [sp, #12]
 8000f14:	9304      	str	r3, [sp, #16]
 8000f16:	9305      	str	r3, [sp, #20]
 8000f18:	9306      	str	r3, [sp, #24]
 8000f1a:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 8000f1c:	6802      	ldr	r2, [r0, #0]
 8000f1e:	4b2d      	ldr	r3, [pc, #180]	; (8000fd4 <HAL_SPI_MspInit+0xc8>)
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d155      	bne.n	8000fd0 <HAL_SPI_MspInit+0xc4>
 8000f24:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f26:	2500      	movs	r5, #0
 8000f28:	9501      	str	r5, [sp, #4]
 8000f2a:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8000f2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000f34:	645a      	str	r2, [r3, #68]	; 0x44
 8000f36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f38:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000f3c:	9201      	str	r2, [sp, #4]
 8000f3e:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f40:	9502      	str	r5, [sp, #8]
 8000f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f44:	f042 0201 	orr.w	r2, r2, #1
 8000f48:	631a      	str	r2, [r3, #48]	; 0x30
 8000f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4c:	f003 0301 	and.w	r3, r3, #1
 8000f50:	9302      	str	r3, [sp, #8]
 8000f52:	9b02      	ldr	r3, [sp, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f54:	23e0      	movs	r3, #224	; 0xe0
 8000f56:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f60:	2305      	movs	r3, #5
 8000f62:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	a903      	add	r1, sp, #12
 8000f66:	481c      	ldr	r0, [pc, #112]	; (8000fd8 <HAL_SPI_MspInit+0xcc>)
 8000f68:	f001 ff24 	bl	8002db4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8000f6c:	481b      	ldr	r0, [pc, #108]	; (8000fdc <HAL_SPI_MspInit+0xd0>)
 8000f6e:	4b1c      	ldr	r3, [pc, #112]	; (8000fe0 <HAL_SPI_MspInit+0xd4>)
 8000f70:	6003      	str	r3, [r0, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000f72:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000f76:	6043      	str	r3, [r0, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f78:	6085      	str	r5, [r0, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f7a:	60c5      	str	r5, [r0, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f80:	6103      	str	r3, [r0, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f82:	6145      	str	r5, [r0, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f84:	6185      	str	r5, [r0, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000f86:	61c5      	str	r5, [r0, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f88:	6205      	str	r5, [r0, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f8a:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000f8c:	f002 f854 	bl	8003038 <HAL_DMA_Init>
 8000f90:	b108      	cbz	r0, 8000f96 <HAL_SPI_MspInit+0x8a>
    {
      Error_Handler();
 8000f92:	f7ff fd13 	bl	80009bc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000f96:	4b11      	ldr	r3, [pc, #68]	; (8000fdc <HAL_SPI_MspInit+0xd0>)
 8000f98:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000f9a:	639c      	str	r4, [r3, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8000f9c:	4811      	ldr	r0, [pc, #68]	; (8000fe4 <HAL_SPI_MspInit+0xd8>)
 8000f9e:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_SPI_MspInit+0xdc>)
 8000fa0:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8000fa2:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000fa6:	6043      	str	r3, [r0, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fa8:	2340      	movs	r3, #64	; 0x40
 8000faa:	6083      	str	r3, [r0, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60c3      	str	r3, [r0, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fb4:	6102      	str	r2, [r0, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fb6:	6143      	str	r3, [r0, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fb8:	6183      	str	r3, [r0, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000fba:	61c3      	str	r3, [r0, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000fbc:	6203      	str	r3, [r0, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fbe:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000fc0:	f002 f83a 	bl	8003038 <HAL_DMA_Init>
 8000fc4:	b108      	cbz	r0, 8000fca <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 8000fc6:	f7ff fcf9 	bl	80009bc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000fca:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <HAL_SPI_MspInit+0xd8>)
 8000fcc:	64a3      	str	r3, [r4, #72]	; 0x48
 8000fce:	639c      	str	r4, [r3, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000fd0:	b009      	add	sp, #36	; 0x24
 8000fd2:	bd30      	pop	{r4, r5, pc}
 8000fd4:	40013000 	.word	0x40013000
 8000fd8:	40020000 	.word	0x40020000
 8000fdc:	20005d10 	.word	0x20005d10
 8000fe0:	40026440 	.word	0x40026440
 8000fe4:	20005d70 	.word	0x20005d70
 8000fe8:	40026458 	.word	0x40026458

08000fec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fec:	b510      	push	{r4, lr}
 8000fee:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM1)
 8000ff0:	6803      	ldr	r3, [r0, #0]
 8000ff2:	4a28      	ldr	r2, [pc, #160]	; (8001094 <HAL_TIM_Base_MspInit+0xa8>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d11c      	bne.n	8001032 <HAL_TIM_Base_MspInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ff8:	2400      	movs	r4, #0
 8000ffa:	9401      	str	r4, [sp, #4]
 8000ffc:	4b26      	ldr	r3, [pc, #152]	; (8001098 <HAL_TIM_Base_MspInit+0xac>)
 8000ffe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001000:	f042 0201 	orr.w	r2, r2, #1
 8001004:	645a      	str	r2, [r3, #68]	; 0x44
 8001006:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001008:	f003 0301 	and.w	r3, r3, #1
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	9b01      	ldr	r3, [sp, #4]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001010:	4622      	mov	r2, r4
 8001012:	4621      	mov	r1, r4
 8001014:	2019      	movs	r0, #25
 8001016:	f002 f975 	bl	8003304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800101a:	2019      	movs	r0, #25
 800101c:	f002 f9a4 	bl	8003368 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001020:	4622      	mov	r2, r4
 8001022:	4621      	mov	r1, r4
 8001024:	201a      	movs	r0, #26
 8001026:	f002 f96d 	bl	8003304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800102a:	201a      	movs	r0, #26
 800102c:	f002 f99c 	bl	8003368 <HAL_NVIC_EnableIRQ>
 8001030:	e02d      	b.n	800108e <HAL_TIM_Base_MspInit+0xa2>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8001032:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001036:	d114      	bne.n	8001062 <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001038:	2200      	movs	r2, #0
 800103a:	9202      	str	r2, [sp, #8]
 800103c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001040:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001042:	f041 0101 	orr.w	r1, r1, #1
 8001046:	6419      	str	r1, [r3, #64]	; 0x40
 8001048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	9302      	str	r3, [sp, #8]
 8001050:	9b02      	ldr	r3, [sp, #8]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001052:	2105      	movs	r1, #5
 8001054:	201c      	movs	r0, #28
 8001056:	f002 f955 	bl	8003304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800105a:	201c      	movs	r0, #28
 800105c:	f002 f984 	bl	8003368 <HAL_NVIC_EnableIRQ>
 8001060:	e015      	b.n	800108e <HAL_TIM_Base_MspInit+0xa2>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8001062:	4a0e      	ldr	r2, [pc, #56]	; (800109c <HAL_TIM_Base_MspInit+0xb0>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d112      	bne.n	800108e <HAL_TIM_Base_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001068:	2100      	movs	r1, #0
 800106a:	9103      	str	r1, [sp, #12]
 800106c:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <HAL_TIM_Base_MspInit+0xac>)
 800106e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001070:	f042 0202 	orr.w	r2, r2, #2
 8001074:	641a      	str	r2, [r3, #64]	; 0x40
 8001076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001078:	f003 0302 	and.w	r3, r3, #2
 800107c:	9303      	str	r3, [sp, #12]
 800107e:	9b03      	ldr	r3, [sp, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001080:	460a      	mov	r2, r1
 8001082:	201d      	movs	r0, #29
 8001084:	f002 f93e 	bl	8003304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001088:	201d      	movs	r0, #29
 800108a:	f002 f96d 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800108e:	b004      	add	sp, #16
 8001090:	bd10      	pop	{r4, pc}
 8001092:	bf00      	nop
 8001094:	40010000 	.word	0x40010000
 8001098:	40023800 	.word	0x40023800
 800109c:	40000400 	.word	0x40000400

080010a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010a0:	b500      	push	{lr}
 80010a2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	2300      	movs	r3, #0
 80010a6:	9303      	str	r3, [sp, #12]
 80010a8:	9304      	str	r3, [sp, #16]
 80010aa:	9305      	str	r3, [sp, #20]
 80010ac:	9306      	str	r3, [sp, #24]
 80010ae:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 80010b0:	6803      	ldr	r3, [r0, #0]
 80010b2:	4a1b      	ldr	r2, [pc, #108]	; (8001120 <HAL_TIM_MspPostInit+0x80>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d117      	bne.n	80010e8 <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b8:	2300      	movs	r3, #0
 80010ba:	9301      	str	r3, [sp, #4]
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_TIM_MspPostInit+0x84>)
 80010be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010c0:	f042 0201 	orr.w	r2, r2, #1
 80010c4:	631a      	str	r2, [r3, #48]	; 0x30
 80010c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	9301      	str	r3, [sp, #4]
 80010ce:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = MOT_STEP1_Pin;
 80010d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010d4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80010da:	2301      	movs	r3, #1
 80010dc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MOT_STEP1_GPIO_Port, &GPIO_InitStruct);
 80010de:	a903      	add	r1, sp, #12
 80010e0:	4811      	ldr	r0, [pc, #68]	; (8001128 <HAL_TIM_MspPostInit+0x88>)
 80010e2:	f001 fe67 	bl	8002db4 <HAL_GPIO_Init>
 80010e6:	e017      	b.n	8001118 <HAL_TIM_MspPostInit+0x78>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 80010e8:	4a10      	ldr	r2, [pc, #64]	; (800112c <HAL_TIM_MspPostInit+0x8c>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d114      	bne.n	8001118 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	9302      	str	r3, [sp, #8]
 80010f2:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <HAL_TIM_MspPostInit+0x84>)
 80010f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010f6:	f042 0202 	orr.w	r2, r2, #2
 80010fa:	631a      	str	r2, [r3, #48]	; 0x30
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	9302      	str	r3, [sp, #8]
 8001104:	9b02      	ldr	r3, [sp, #8]
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = MOT_STEP2_Pin;
 8001106:	2310      	movs	r3, #16
 8001108:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800110e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MOT_STEP2_GPIO_Port, &GPIO_InitStruct);
 8001110:	a903      	add	r1, sp, #12
 8001112:	4807      	ldr	r0, [pc, #28]	; (8001130 <HAL_TIM_MspPostInit+0x90>)
 8001114:	f001 fe4e 	bl	8002db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001118:	b009      	add	sp, #36	; 0x24
 800111a:	f85d fb04 	ldr.w	pc, [sp], #4
 800111e:	bf00      	nop
 8001120:	40010000 	.word	0x40010000
 8001124:	40023800 	.word	0x40023800
 8001128:	40020000 	.word	0x40020000
 800112c:	40000400 	.word	0x40000400
 8001130:	40020400 	.word	0x40020400

08001134 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001138:	b082      	sub	sp, #8
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800113a:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 800113e:	00ca      	lsls	r2, r1, #3
 8001140:	1a52      	subs	r2, r2, r1
 8001142:	0093      	lsls	r3, r2, #2
 8001144:	4403      	add	r3, r0
 8001146:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001148:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800114a:	429a      	cmp	r2, r3
 800114c:	d856      	bhi.n	80011fc <PCD_WriteEmptyTxFifo+0xc8>
 800114e:	46c1      	mov	r9, r8
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001150:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8001152:	ebc1 04c1 	rsb	r4, r1, r1, lsl #3
 8001156:	00a2      	lsls	r2, r4, #2
 8001158:	4402      	add	r2, r0
 800115a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800115c:	4293      	cmp	r3, r2
 800115e:	d800      	bhi.n	8001162 <PCD_WriteEmptyTxFifo+0x2e>
  if (ep->xfer_count > ep->xfer_len)
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001160:	461a      	mov	r2, r3
 8001162:	460c      	mov	r4, r1
 8001164:	4607      	mov	r7, r0
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8001166:	f102 0a03 	add.w	sl, r2, #3
 800116a:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800116e:	e01e      	b.n	80011ae <PCD_WriteEmptyTxFifo+0x7a>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001170:	1a5b      	subs	r3, r3, r1

    if (len > ep->maxpacket)
 8001172:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8001176:	008a      	lsls	r2, r1, #2
 8001178:	443a      	add	r2, r7
 800117a:	6c56      	ldr	r6, [r2, #68]	; 0x44
 800117c:	42b3      	cmp	r3, r6
 800117e:	d800      	bhi.n	8001182 <PCD_WriteEmptyTxFifo+0x4e>

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001180:	461e      	mov	r6, r3

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001182:	f106 0a03 	add.w	sl, r6, #3
 8001186:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800118a:	00e3      	lsls	r3, r4, #3
 800118c:	1b1b      	subs	r3, r3, r4
 800118e:	009d      	lsls	r5, r3, #2
 8001190:	443d      	add	r5, r7
 8001192:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8001194:	7c3b      	ldrb	r3, [r7, #16]
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	b2b3      	uxth	r3, r6
 800119a:	b2e2      	uxtb	r2, r4
 800119c:	4640      	mov	r0, r8
 800119e:	f001 f87b 	bl	8002298 <USB_WritePacket>
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 80011a2:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80011a4:	4433      	add	r3, r6
 80011a6:	64ab      	str	r3, [r5, #72]	; 0x48
    ep->xfer_count += len;
 80011a8:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 80011aa:	441e      	add	r6, r3
 80011ac:	656e      	str	r6, [r5, #84]	; 0x54
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80011ae:	eb09 1344 	add.w	r3, r9, r4, lsl #5
 80011b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	459a      	cmp	sl, r3
 80011bc:	d809      	bhi.n	80011d2 <PCD_WriteEmptyTxFifo+0x9e>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80011be:	00e3      	lsls	r3, r4, #3
 80011c0:	1b1b      	subs	r3, r3, r4
 80011c2:	009a      	lsls	r2, r3, #2
 80011c4:	443a      	add	r2, r7
 80011c6:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80011c8:	6d13      	ldr	r3, [r2, #80]	; 0x50
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80011ca:	4299      	cmp	r1, r3
 80011cc:	d201      	bcs.n	80011d2 <PCD_WriteEmptyTxFifo+0x9e>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1ce      	bne.n	8001170 <PCD_WriteEmptyTxFifo+0x3c>

    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }

  if (ep->xfer_len <= ep->xfer_count)
 80011d2:	00e3      	lsls	r3, r4, #3
 80011d4:	1b1b      	subs	r3, r3, r4
 80011d6:	0098      	lsls	r0, r3, #2
 80011d8:	4407      	add	r7, r0
 80011da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80011dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011de:	429a      	cmp	r2, r3
 80011e0:	d80e      	bhi.n	8001200 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80011e2:	f004 040f 	and.w	r4, r4, #15
 80011e6:	2301      	movs	r3, #1
 80011e8:	fa03 f404 	lsl.w	r4, r3, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80011ec:	f8d8 3834 	ldr.w	r3, [r8, #2100]	; 0x834
 80011f0:	ea23 0404 	bic.w	r4, r3, r4
 80011f4:	f8c8 4834 	str.w	r4, [r8, #2100]	; 0x834
  }

  return HAL_OK;
 80011f8:	2000      	movs	r0, #0
 80011fa:	e002      	b.n	8001202 <PCD_WriteEmptyTxFifo+0xce>

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
  {
    return HAL_ERROR;
 80011fc:	2001      	movs	r0, #1
 80011fe:	e000      	b.n	8001202 <PCD_WriteEmptyTxFifo+0xce>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
  }

  return HAL_OK;
 8001200:	2000      	movs	r0, #0
}
 8001202:	b002      	add	sp, #8
 8001204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001208 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800120a:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800120c:	2800      	cmp	r0, #0
 800120e:	f000 808a 	beq.w	8001326 <HAL_PCD_Init+0x11e>
 8001212:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001214:	6805      	ldr	r5, [r0, #0]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001216:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 800121a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800121e:	d104      	bne.n	800122a <HAL_PCD_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001220:	2300      	movs	r3, #0
 8001222:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001226:	f7ff fbf1 	bl	8000a0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800122a:	2303      	movs	r3, #3
 800122c:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001230:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001232:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001236:	d101      	bne.n	800123c <HAL_PCD_Init+0x34>
  {
    hpcd->Init.dma_enable = 0U;
 8001238:	2300      	movs	r3, #0
 800123a:	6123      	str	r3, [r4, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800123c:	6820      	ldr	r0, [r4, #0]
 800123e:	f000 fddb 	bl	8001df8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001242:	4625      	mov	r5, r4
 8001244:	f855 7b10 	ldr.w	r7, [r5], #16
 8001248:	466e      	mov	r6, sp
 800124a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800124c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800124e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001250:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001252:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001256:	e886 0003 	stmia.w	r6, {r0, r1}
 800125a:	1d23      	adds	r3, r4, #4
 800125c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800125e:	4638      	mov	r0, r7
 8001260:	f000 fd0a 	bl	8001c78 <USB_CoreInit>
 8001264:	b120      	cbz	r0, 8001270 <HAL_PCD_Init+0x68>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001266:	2302      	movs	r3, #2
 8001268:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 800126c:	2501      	movs	r5, #1
 800126e:	e05b      	b.n	8001328 <HAL_PCD_Init+0x120>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001270:	2100      	movs	r1, #0
 8001272:	6820      	ldr	r0, [r4, #0]
 8001274:	f000 fdc6 	bl	8001e04 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001278:	2300      	movs	r3, #0
 800127a:	e015      	b.n	80012a8 <HAL_PCD_Init+0xa0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800127c:	00d9      	lsls	r1, r3, #3
 800127e:	1ac8      	subs	r0, r1, r3
 8001280:	0082      	lsls	r2, r0, #2
 8001282:	4422      	add	r2, r4
 8001284:	2001      	movs	r0, #1
 8001286:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 800128a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800128e:	f8a2 3042 	strh.w	r3, [r2, #66]	; 0x42
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001292:	2000      	movs	r0, #0
 8001294:	f882 003f 	strb.w	r0, [r2, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8001298:	6450      	str	r0, [r2, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 800129a:	6490      	str	r0, [r2, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 800129c:	1aca      	subs	r2, r1, r3
 800129e:	0091      	lsls	r1, r2, #2
 80012a0:	4421      	add	r1, r4
 80012a2:	6508      	str	r0, [r1, #80]	; 0x50

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012a4:	3301      	adds	r3, #1
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	6865      	ldr	r5, [r4, #4]
 80012aa:	42ab      	cmp	r3, r5
 80012ac:	d3e6      	bcc.n	800127c <HAL_PCD_Init+0x74>
 80012ae:	2300      	movs	r3, #0
 80012b0:	e015      	b.n	80012de <HAL_PCD_Init+0xd6>
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80012b2:	00d8      	lsls	r0, r3, #3
 80012b4:	1ac1      	subs	r1, r0, r3
 80012b6:	008a      	lsls	r2, r1, #2
 80012b8:	4422      	add	r2, r4
 80012ba:	2100      	movs	r1, #0
 80012bc:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 80012c0:	f882 31fc 	strb.w	r3, [r2, #508]	; 0x1fc
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80012c4:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 80012c8:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012cc:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012d0:	1ac2      	subs	r2, r0, r3
 80012d2:	0090      	lsls	r0, r2, #2
 80012d4:	4420      	add	r0, r4
 80012d6:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
    hpcd->IN_ep[i].maxpacket = 0U;
    hpcd->IN_ep[i].xfer_buff = 0U;
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012da:	3301      	adds	r3, #1
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	429d      	cmp	r5, r3
 80012e0:	d8e7      	bhi.n	80012b2 <HAL_PCD_Init+0xaa>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012e2:	4625      	mov	r5, r4
 80012e4:	f855 7b10 	ldr.w	r7, [r5], #16
 80012e8:	466e      	mov	r6, sp
 80012ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ec:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80012ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80012f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012f6:	e886 0003 	stmia.w	r6, {r0, r1}
 80012fa:	1d23      	adds	r3, r4, #4
 80012fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012fe:	4638      	mov	r0, r7
 8001300:	f000 fdc6 	bl	8001e90 <USB_DevInit>
 8001304:	4605      	mov	r5, r0
 8001306:	b120      	cbz	r0, 8001312 <HAL_PCD_Init+0x10a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001308:	2302      	movs	r3, #2
 800130a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 800130e:	2501      	movs	r5, #1
 8001310:	e00a      	b.n	8001328 <HAL_PCD_Init+0x120>
  }

  hpcd->USB_Address = 0U;
 8001312:	2300      	movs	r3, #0
 8001314:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001318:	2301      	movs	r3, #1
 800131a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800131e:	6820      	ldr	r0, [r4, #0]
 8001320:	f001 f960 	bl	80025e4 <USB_DevDisconnect>

  return HAL_OK;
 8001324:	e000      	b.n	8001328 <HAL_PCD_Init+0x120>
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
  {
    return HAL_ERROR;
 8001326:	2501      	movs	r5, #1
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8001328:	4628      	mov	r0, r5
 800132a:	b00b      	add	sp, #44	; 0x2c
 800132c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800132e:	bf00      	nop

08001330 <HAL_PCD_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001330:	6802      	ldr	r2, [r0, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8001332:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001336:	2b01      	cmp	r3, #1
 8001338:	d018      	beq.n	800136c <HAL_PCD_Start+0x3c>
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800133a:	b510      	push	{r4, lr}
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 800133c:	2301      	movs	r3, #1
 800133e:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001342:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001344:	2b01      	cmp	r3, #1
 8001346:	d106      	bne.n	8001356 <HAL_PCD_Start+0x26>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001348:	6983      	ldr	r3, [r0, #24]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800134a:	2b01      	cmp	r3, #1
 800134c:	d003      	beq.n	8001356 <HAL_PCD_Start+0x26>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800134e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001354:	6393      	str	r3, [r2, #56]	; 0x38
 8001356:	4604      	mov	r4, r0
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8001358:	6800      	ldr	r0, [r0, #0]
 800135a:	f001 f937 	bl	80025cc <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800135e:	6820      	ldr	r0, [r4, #0]
 8001360:	f000 fd44 	bl	8001dec <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001364:	2000      	movs	r0, #0
 8001366:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 800136a:	bd10      	pop	{r4, pc}
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 800136c:	2002      	movs	r0, #2
 800136e:	4770      	bx	lr

08001370 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001370:	b570      	push	{r4, r5, r6, lr}
 8001372:	4605      	mov	r5, r0
 8001374:	460e      	mov	r6, r1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001376:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8001378:	6c19      	ldr	r1, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800137a:	eb03 1346 	add.w	r3, r3, r6, lsl #5
 800137e:	f503 6430 	add.w	r4, r3, #2816	; 0xb00
 8001382:	68a3      	ldr	r3, [r4, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001384:	6902      	ldr	r2, [r0, #16]
 8001386:	2a01      	cmp	r2, #1
 8001388:	d150      	bne.n	800142c <PCD_EP_OutXfrComplete_int+0xbc>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800138a:	f013 0f08 	tst.w	r3, #8
 800138e:	d014      	beq.n	80013ba <PCD_EP_OutXfrComplete_int+0x4a>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001390:	4a33      	ldr	r2, [pc, #204]	; (8001460 <PCD_EP_OutXfrComplete_int+0xf0>)
 8001392:	4291      	cmp	r1, r2
 8001394:	d905      	bls.n	80013a2 <PCD_EP_OutXfrComplete_int+0x32>
 8001396:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800139a:	d002      	beq.n	80013a2 <PCD_EP_OutXfrComplete_int+0x32>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800139c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013a0:	60a3      	str	r3, [r4, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80013a2:	4628      	mov	r0, r5
 80013a4:	f7ff fb7e 	bl	8000aa4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80013a8:	f505 7271 	add.w	r2, r5, #964	; 0x3c4
 80013ac:	2101      	movs	r1, #1
 80013ae:	6828      	ldr	r0, [r5, #0]
 80013b0:	f001 f978 	bl	80026a4 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80013b4:	2308      	movs	r3, #8
 80013b6:	60a3      	str	r3, [r4, #8]
 80013b8:	e04f      	b.n	800145a <PCD_EP_OutXfrComplete_int+0xea>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80013ba:	f013 0f20 	tst.w	r3, #32
 80013be:	d002      	beq.n	80013c6 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80013c0:	2320      	movs	r3, #32
 80013c2:	60a3      	str	r3, [r4, #8]
 80013c4:	e049      	b.n	800145a <PCD_EP_OutXfrComplete_int+0xea>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80013c6:	f013 0f28 	tst.w	r3, #40	; 0x28
 80013ca:	d146      	bne.n	800145a <PCD_EP_OutXfrComplete_int+0xea>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80013cc:	4a24      	ldr	r2, [pc, #144]	; (8001460 <PCD_EP_OutXfrComplete_int+0xf0>)
 80013ce:	4291      	cmp	r1, r2
 80013d0:	d906      	bls.n	80013e0 <PCD_EP_OutXfrComplete_int+0x70>
 80013d2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80013d6:	d003      	beq.n	80013e0 <PCD_EP_OutXfrComplete_int+0x70>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80013d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013dc:	60a3      	str	r3, [r4, #8]
 80013de:	e03c      	b.n	800145a <PCD_EP_OutXfrComplete_int+0xea>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80013e0:	00f2      	lsls	r2, r6, #3
 80013e2:	1b92      	subs	r2, r2, r6
 80013e4:	0093      	lsls	r3, r2, #2
 80013e6:	442b      	add	r3, r5
 80013e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80013ec:	6921      	ldr	r1, [r4, #16]
 80013ee:	f3c1 0112 	ubfx	r1, r1, #0, #19
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80013f2:	1a52      	subs	r2, r2, r1
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
 80013f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
          hpcd->OUT_ep[epnum].maxpacket -
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80013f8:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80013fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001400:	440a      	add	r2, r1
 8001402:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001406:	b2f1      	uxtb	r1, r6
 8001408:	4628      	mov	r0, r5
 800140a:	f7ff fb53 	bl	8000ab4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800140e:	bb26      	cbnz	r6, 800145a <PCD_EP_OutXfrComplete_int+0xea>
 8001410:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 8001414:	00b3      	lsls	r3, r6, #2
 8001416:	442b      	add	r3, r5
 8001418:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800141c:	b9eb      	cbnz	r3, 800145a <PCD_EP_OutXfrComplete_int+0xea>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800141e:	f505 7271 	add.w	r2, r5, #964	; 0x3c4
 8001422:	2101      	movs	r1, #1
 8001424:	6828      	ldr	r0, [r5, #0]
 8001426:	f001 f93d 	bl	80026a4 <USB_EP0_OutStart>
 800142a:	e016      	b.n	800145a <PCD_EP_OutXfrComplete_int+0xea>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800142c:	4a0d      	ldr	r2, [pc, #52]	; (8001464 <PCD_EP_OutXfrComplete_int+0xf4>)
 800142e:	4291      	cmp	r1, r2
 8001430:	d110      	bne.n	8001454 <PCD_EP_OutXfrComplete_int+0xe4>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001432:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001436:	d003      	beq.n	8001440 <PCD_EP_OutXfrComplete_int+0xd0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001438:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800143c:	60a3      	str	r3, [r4, #8]
 800143e:	e00c      	b.n	800145a <PCD_EP_OutXfrComplete_int+0xea>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001440:	f013 0f20 	tst.w	r3, #32
 8001444:	d001      	beq.n	800144a <PCD_EP_OutXfrComplete_int+0xda>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001446:	2320      	movs	r3, #32
 8001448:	60a3      	str	r3, [r4, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800144a:	b2f1      	uxtb	r1, r6
 800144c:	4628      	mov	r0, r5
 800144e:	f7ff fb31 	bl	8000ab4 <HAL_PCD_DataOutStageCallback>
 8001452:	e002      	b.n	800145a <PCD_EP_OutXfrComplete_int+0xea>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001454:	b2f1      	uxtb	r1, r6
 8001456:	f7ff fb2d 	bl	8000ab4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 800145a:	2000      	movs	r0, #0
 800145c:	bd70      	pop	{r4, r5, r6, pc}
 800145e:	bf00      	nop
 8001460:	4f54300a 	.word	0x4f54300a
 8001464:	4f54310a 	.word	0x4f54310a

08001468 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001468:	b538      	push	{r3, r4, r5, lr}
 800146a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800146c:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800146e:	6c1d      	ldr	r5, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001470:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8001474:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8001478:	688a      	ldr	r2, [r1, #8]

  if (hpcd->Init.dma_enable == 1U)
 800147a:	6903      	ldr	r3, [r0, #16]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d109      	bne.n	8001494 <PCD_EP_OutSetupPacket_int+0x2c>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001480:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <PCD_EP_OutSetupPacket_int+0x60>)
 8001482:	429d      	cmp	r5, r3
 8001484:	d90f      	bls.n	80014a6 <PCD_EP_OutSetupPacket_int+0x3e>
 8001486:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800148a:	d00c      	beq.n	80014a6 <PCD_EP_OutSetupPacket_int+0x3e>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800148c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001490:	608b      	str	r3, [r1, #8]
 8001492:	e008      	b.n	80014a6 <PCD_EP_OutSetupPacket_int+0x3e>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8001494:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <PCD_EP_OutSetupPacket_int+0x64>)
 8001496:	429d      	cmp	r5, r3
 8001498:	d105      	bne.n	80014a6 <PCD_EP_OutSetupPacket_int+0x3e>
 800149a:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800149e:	d002      	beq.n	80014a6 <PCD_EP_OutSetupPacket_int+0x3e>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80014a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014a4:	608b      	str	r3, [r1, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80014a6:	4620      	mov	r0, r4
 80014a8:	f7ff fafc 	bl	8000aa4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80014ac:	4b06      	ldr	r3, [pc, #24]	; (80014c8 <PCD_EP_OutSetupPacket_int+0x60>)
 80014ae:	429d      	cmp	r5, r3
 80014b0:	d908      	bls.n	80014c4 <PCD_EP_OutSetupPacket_int+0x5c>
 80014b2:	6923      	ldr	r3, [r4, #16]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d105      	bne.n	80014c4 <PCD_EP_OutSetupPacket_int+0x5c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80014b8:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80014bc:	2101      	movs	r1, #1
 80014be:	6820      	ldr	r0, [r4, #0]
 80014c0:	f001 f8f0 	bl	80026a4 <USB_EP0_OutStart>
  }

  return HAL_OK;
}
 80014c4:	2000      	movs	r0, #0
 80014c6:	bd38      	pop	{r3, r4, r5, pc}
 80014c8:	4f54300a 	.word	0x4f54300a
 80014cc:	4f54310a 	.word	0x4f54310a

080014d0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80014d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014d4:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014d6:	6805      	ldr	r5, [r0, #0]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80014d8:	4628      	mov	r0, r5
 80014da:	f001 f8c3 	bl	8002664 <USB_GetMode>
 80014de:	2800      	cmp	r0, #0
 80014e0:	f040 8219 	bne.w	8001916 <HAL_PCD_IRQHandler+0x446>
 80014e4:	462e      	mov	r6, r5
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80014e6:	6820      	ldr	r0, [r4, #0]
 80014e8:	f001 f888 	bl	80025fc <USB_ReadInterrupts>
 80014ec:	2800      	cmp	r0, #0
 80014ee:	f000 8212 	beq.w	8001916 <HAL_PCD_IRQHandler+0x446>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80014f2:	6820      	ldr	r0, [r4, #0]
 80014f4:	f001 f882 	bl	80025fc <USB_ReadInterrupts>
 80014f8:	f010 0f02 	tst.w	r0, #2
 80014fc:	d004      	beq.n	8001508 <HAL_PCD_IRQHandler+0x38>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80014fe:	6822      	ldr	r2, [r4, #0]
 8001500:	6953      	ldr	r3, [r2, #20]
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	6153      	str	r3, [r2, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001508:	6820      	ldr	r0, [r4, #0]
 800150a:	f001 f877 	bl	80025fc <USB_ReadInterrupts>
 800150e:	f410 2f00 	tst.w	r0, #524288	; 0x80000
 8001512:	d04e      	beq.n	80015b2 <HAL_PCD_IRQHandler+0xe2>
    {
      epnum = 0U;

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001514:	6820      	ldr	r0, [r4, #0]
 8001516:	f001 f875 	bl	8002604 <USB_ReadDevAllOutEpInterrupt>
 800151a:	4607      	mov	r7, r0
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
    {
      epnum = 0U;
 800151c:	f04f 0800 	mov.w	r8, #0

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);

      while (ep_intr != 0U)
 8001520:	e045      	b.n	80015ae <HAL_PCD_IRQHandler+0xde>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001522:	f017 0f01 	tst.w	r7, #1
 8001526:	d03f      	beq.n	80015a8 <HAL_PCD_IRQHandler+0xd8>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001528:	fa5f f188 	uxtb.w	r1, r8
 800152c:	6820      	ldr	r0, [r4, #0]
 800152e:	f001 f879 	bl	8002624 <USB_ReadDevOutEPInterrupt>
 8001532:	4681      	mov	r9, r0

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001534:	f010 0f01 	tst.w	r0, #1
 8001538:	d008      	beq.n	800154c <HAL_PCD_IRQHandler+0x7c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800153a:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 800153e:	2201      	movs	r2, #1
 8001540:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001544:	4641      	mov	r1, r8
 8001546:	4620      	mov	r0, r4
 8001548:	f7ff ff12 	bl	8001370 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800154c:	f019 0f08 	tst.w	r9, #8
 8001550:	d008      	beq.n	8001564 <HAL_PCD_IRQHandler+0x94>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001552:	4641      	mov	r1, r8
 8001554:	4620      	mov	r0, r4
 8001556:	f7ff ff87 	bl	8001468 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800155a:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 800155e:	2208      	movs	r2, #8
 8001560:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001564:	f019 0f10 	tst.w	r9, #16
 8001568:	d004      	beq.n	8001574 <HAL_PCD_IRQHandler+0xa4>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800156a:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 800156e:	2210      	movs	r2, #16
 8001570:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001574:	f019 0f20 	tst.w	r9, #32
 8001578:	d00d      	beq.n	8001596 <HAL_PCD_IRQHandler+0xc6>
          {
            if (hpcd->Init.dma_enable == 1U)
 800157a:	6923      	ldr	r3, [r4, #16]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d105      	bne.n	800158c <HAL_PCD_IRQHandler+0xbc>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001580:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001584:	2101      	movs	r1, #1
 8001586:	6820      	ldr	r0, [r4, #0]
 8001588:	f001 f88c 	bl	80026a4 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800158c:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001590:	2220      	movs	r2, #32
 8001592:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001596:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 800159a:	d005      	beq.n	80015a8 <HAL_PCD_IRQHandler+0xd8>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800159c:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 80015a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015a4:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          }
        }
        epnum++;
 80015a8:	f108 0801 	add.w	r8, r8, #1
        ep_intr >>= 1U;
 80015ac:	087f      	lsrs	r7, r7, #1
      epnum = 0U;

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);

      while (ep_intr != 0U)
 80015ae:	2f00      	cmp	r7, #0
 80015b0:	d1b7      	bne.n	8001522 <HAL_PCD_IRQHandler+0x52>
        epnum++;
        ep_intr >>= 1U;
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80015b2:	6820      	ldr	r0, [r4, #0]
 80015b4:	f001 f822 	bl	80025fc <USB_ReadInterrupts>
 80015b8:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 80015bc:	d071      	beq.n	80016a2 <HAL_PCD_IRQHandler+0x1d2>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80015be:	6820      	ldr	r0, [r4, #0]
 80015c0:	f001 f828 	bl	8002614 <USB_ReadDevAllInEpInterrupt>
 80015c4:	4607      	mov	r7, r0

      epnum = 0U;
 80015c6:	f04f 0800 	mov.w	r8, #0

      while (ep_intr != 0U)
 80015ca:	e068      	b.n	800169e <HAL_PCD_IRQHandler+0x1ce>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80015cc:	f017 0f01 	tst.w	r7, #1
 80015d0:	d062      	beq.n	8001698 <HAL_PCD_IRQHandler+0x1c8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80015d2:	fa5f fa88 	uxtb.w	sl, r8
 80015d6:	4651      	mov	r1, sl
 80015d8:	6820      	ldr	r0, [r4, #0]
 80015da:	f001 f82d 	bl	8002638 <USB_ReadDevInEPInterrupt>
 80015de:	4681      	mov	r9, r0

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80015e0:	f010 0f01 	tst.w	r0, #1
 80015e4:	d031      	beq.n	800164a <HAL_PCD_IRQHandler+0x17a>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80015e6:	f008 030f 	and.w	r3, r8, #15
 80015ea:	2101      	movs	r1, #1
 80015ec:	fa01 f203 	lsl.w	r2, r1, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80015f0:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
 80015f4:	ea23 0302 	bic.w	r3, r3, r2
 80015f8:	f8c6 3834 	str.w	r3, [r6, #2100]	; 0x834

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80015fc:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001600:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908

            if (hpcd->Init.dma_enable == 1U)
 8001604:	6923      	ldr	r3, [r4, #16]
 8001606:	428b      	cmp	r3, r1
 8001608:	d109      	bne.n	800161e <HAL_PCD_IRQHandler+0x14e>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800160a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800160e:	ebc8 0202 	rsb	r2, r8, r2
 8001612:	0093      	lsls	r3, r2, #2
 8001614:	4423      	add	r3, r4
 8001616:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8001618:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800161a:	440a      	add	r2, r1
 800161c:	649a      	str	r2, [r3, #72]	; 0x48
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800161e:	4651      	mov	r1, sl
 8001620:	4620      	mov	r0, r4
 8001622:	f7ff fa53 	bl	8000acc <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 8001626:	6923      	ldr	r3, [r4, #16]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d10e      	bne.n	800164a <HAL_PCD_IRQHandler+0x17a>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800162c:	f1b8 0f00 	cmp.w	r8, #0
 8001630:	d10b      	bne.n	800164a <HAL_PCD_IRQHandler+0x17a>
 8001632:	ebc8 02c8 	rsb	r2, r8, r8, lsl #3
 8001636:	0093      	lsls	r3, r2, #2
 8001638:	4423      	add	r3, r4
 800163a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800163c:	b92b      	cbnz	r3, 800164a <HAL_PCD_IRQHandler+0x17a>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800163e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001642:	2101      	movs	r1, #1
 8001644:	6820      	ldr	r0, [r4, #0]
 8001646:	f001 f82d 	bl	80026a4 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800164a:	f019 0f08 	tst.w	r9, #8
 800164e:	d004      	beq.n	800165a <HAL_PCD_IRQHandler+0x18a>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001650:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001654:	2208      	movs	r2, #8
 8001656:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800165a:	f019 0f10 	tst.w	r9, #16
 800165e:	d004      	beq.n	800166a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001660:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001664:	2210      	movs	r2, #16
 8001666:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800166a:	f019 0f40 	tst.w	r9, #64	; 0x40
 800166e:	d004      	beq.n	800167a <HAL_PCD_IRQHandler+0x1aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001670:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001674:	2240      	movs	r2, #64	; 0x40
 8001676:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800167a:	f019 0f02 	tst.w	r9, #2
 800167e:	d004      	beq.n	800168a <HAL_PCD_IRQHandler+0x1ba>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001680:	eb06 1348 	add.w	r3, r6, r8, lsl #5
 8001684:	2202      	movs	r2, #2
 8001686:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800168a:	f019 0f80 	tst.w	r9, #128	; 0x80
 800168e:	d003      	beq.n	8001698 <HAL_PCD_IRQHandler+0x1c8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001690:	4641      	mov	r1, r8
 8001692:	4620      	mov	r0, r4
 8001694:	f7ff fd4e 	bl	8001134 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001698:	f108 0801 	add.w	r8, r8, #1
        ep_intr >>= 1U;
 800169c:	087f      	lsrs	r7, r7, #1
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);

      epnum = 0U;

      while (ep_intr != 0U)
 800169e:	2f00      	cmp	r7, #0
 80016a0:	d194      	bne.n	80015cc <HAL_PCD_IRQHandler+0xfc>
        ep_intr >>= 1U;
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80016a2:	6820      	ldr	r0, [r4, #0]
 80016a4:	f000 ffaa 	bl	80025fc <USB_ReadInterrupts>
 80016a8:	2800      	cmp	r0, #0
 80016aa:	da18      	bge.n	80016de <HAL_PCD_IRQHandler+0x20e>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80016ac:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 80016b0:	f023 0301 	bic.w	r3, r3, #1
 80016b4:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804

      if (hpcd->LPM_State == LPM_L1)
 80016b8:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d106      	bne.n	80016ce <HAL_PCD_IRQHandler+0x1fe>
      {
        hpcd->LPM_State = LPM_L0;
 80016c0:	2100      	movs	r1, #0
 80016c2:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80016c6:	4620      	mov	r0, r4
 80016c8:	f000 fab6 	bl	8001c38 <HAL_PCDEx_LPM_Callback>
 80016cc:	e002      	b.n	80016d4 <HAL_PCD_IRQHandler+0x204>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80016ce:	4620      	mov	r0, r4
 80016d0:	f7ff fa38 	bl	8000b44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80016d4:	6822      	ldr	r2, [r4, #0]
 80016d6:	6953      	ldr	r3, [r2, #20]
 80016d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80016dc:	6153      	str	r3, [r2, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80016de:	6820      	ldr	r0, [r4, #0]
 80016e0:	f000 ff8c 	bl	80025fc <USB_ReadInterrupts>
 80016e4:	f410 6f00 	tst.w	r0, #2048	; 0x800
 80016e8:	d00c      	beq.n	8001704 <HAL_PCD_IRQHandler+0x234>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80016ea:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 80016ee:	f013 0f01 	tst.w	r3, #1
 80016f2:	d002      	beq.n	80016fa <HAL_PCD_IRQHandler+0x22a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80016f4:	4620      	mov	r0, r4
 80016f6:	f7ff fa0d 	bl	8000b14 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80016fa:	6822      	ldr	r2, [r4, #0]
 80016fc:	6953      	ldr	r3, [r2, #20]
 80016fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001702:	6153      	str	r3, [r2, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001704:	6820      	ldr	r0, [r4, #0]
 8001706:	f000 ff79 	bl	80025fc <USB_ReadInterrupts>
 800170a:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 800170e:	d04f      	beq.n	80017b0 <HAL_PCD_IRQHandler+0x2e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001710:	f505 6700 	add.w	r7, r5, #2048	; 0x800
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f023 0301 	bic.w	r3, r3, #1
 800171a:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800171c:	2110      	movs	r1, #16
 800171e:	6820      	ldr	r0, [r4, #0]
 8001720:	f000 fb88 	bl	8001e34 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001724:	2200      	movs	r2, #0
 8001726:	e014      	b.n	8001752 <HAL_PCD_IRQHandler+0x282>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001728:	eb06 1342 	add.w	r3, r6, r2, lsl #5
 800172c:	f64f 307f 	movw	r0, #64383	; 0xfb7f
 8001730:	f8c3 0908 	str.w	r0, [r3, #2312]	; 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001734:	f8d3 1900 	ldr.w	r1, [r3, #2304]	; 0x900
 8001738:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 800173c:	f8c3 1900 	str.w	r1, [r3, #2304]	; 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001740:	f8c3 0b08 	str.w	r0, [r3, #2824]	; 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001744:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	; 0xb00
 8001748:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 800174c:	f8c3 1b00 	str.w	r1, [r3, #2816]	; 0xb00
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001750:	3201      	adds	r2, #1
 8001752:	6863      	ldr	r3, [r4, #4]
 8001754:	429a      	cmp	r2, r3
 8001756:	d3e7      	bcc.n	8001728 <HAL_PCD_IRQHandler+0x258>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800175e:	61fb      	str	r3, [r7, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001760:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001762:	b153      	cbz	r3, 800177a <HAL_PCD_IRQHandler+0x2aa>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001764:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001768:	f043 030b 	orr.w	r3, r3, #11
 800176c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001770:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001772:	f043 030b 	orr.w	r3, r3, #11
 8001776:	647b      	str	r3, [r7, #68]	; 0x44
 8001778:	e009      	b.n	800178e <HAL_PCD_IRQHandler+0x2be>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001780:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001784:	617b      	str	r3, [r7, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	f043 030b 	orr.w	r3, r3, #11
 800178c:	613b      	str	r3, [r7, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800178e:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 8001792:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001796:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800179a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800179e:	7c21      	ldrb	r1, [r4, #16]
 80017a0:	6820      	ldr	r0, [r4, #0]
 80017a2:	f000 ff7f 	bl	80026a4 <USB_EP0_OutStart>
                             (uint8_t *)hpcd->Setup);

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80017a6:	6822      	ldr	r2, [r4, #0]
 80017a8:	6953      	ldr	r3, [r2, #20]
 80017aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017ae:	6153      	str	r3, [r2, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80017b0:	6820      	ldr	r0, [r4, #0]
 80017b2:	f000 ff23 	bl	80025fc <USB_ReadInterrupts>
 80017b6:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 80017ba:	d016      	beq.n	80017ea <HAL_PCD_IRQHandler+0x31a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80017bc:	6820      	ldr	r0, [r4, #0]
 80017be:	f000 ff55 	bl	800266c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80017c2:	6820      	ldr	r0, [r4, #0]
 80017c4:	f000 fc34 	bl	8002030 <USB_GetDevSpeed>
 80017c8:	60e0      	str	r0, [r4, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80017ca:	6826      	ldr	r6, [r4, #0]
 80017cc:	f001 fabe 	bl	8002d4c <HAL_RCC_GetHCLKFreq>
 80017d0:	7b22      	ldrb	r2, [r4, #12]
 80017d2:	4601      	mov	r1, r0
 80017d4:	4630      	mov	r0, r6
 80017d6:	f000 fa93 	bl	8001d00 <USB_SetTurnaroundTime>
                                  (uint8_t)hpcd->Init.speed);

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80017da:	4620      	mov	r0, r4
 80017dc:	f7ff f988 	bl	8000af0 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80017e0:	6822      	ldr	r2, [r4, #0]
 80017e2:	6953      	ldr	r3, [r2, #20]
 80017e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80017e8:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80017ea:	6820      	ldr	r0, [r4, #0]
 80017ec:	f000 ff06 	bl	80025fc <USB_ReadInterrupts>
 80017f0:	f010 0f10 	tst.w	r0, #16
 80017f4:	d043      	beq.n	800187e <HAL_PCD_IRQHandler+0x3ae>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80017f6:	6822      	ldr	r2, [r4, #0]
 80017f8:	6993      	ldr	r3, [r2, #24]
 80017fa:	f023 0310 	bic.w	r3, r3, #16
 80017fe:	6193      	str	r3, [r2, #24]

      temp = USBx->GRXSTSP;
 8001800:	6a2e      	ldr	r6, [r5, #32]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001802:	f006 070f 	and.w	r7, r6, #15

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001806:	f3c6 4343 	ubfx	r3, r6, #17, #4
 800180a:	2b02      	cmp	r3, #2
 800180c:	d11f      	bne.n	800184e <HAL_PCD_IRQHandler+0x37e>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800180e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001812:	421e      	tst	r6, r3
 8001814:	d02e      	beq.n	8001874 <HAL_PCD_IRQHandler+0x3a4>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001816:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800181a:	ebc7 0309 	rsb	r3, r7, r9
 800181e:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001822:	44a0      	add	r8, r4
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001824:	0936      	lsrs	r6, r6, #4

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001826:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800182a:	f8d8 1208 	ldr.w	r1, [r8, #520]	; 0x208
 800182e:	4628      	mov	r0, r5
 8001830:	f000 fe4e 	bl	80024d0 <USB_ReadPacket>
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001834:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8001838:	f8d8 3208 	ldr.w	r3, [r8, #520]	; 0x208
 800183c:	4433      	add	r3, r6
 800183e:	f8c8 3208 	str.w	r3, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001842:	f8d8 3214 	ldr.w	r3, [r8, #532]	; 0x214
 8001846:	441e      	add	r6, r3
 8001848:	f8c8 6214 	str.w	r6, [r8, #532]	; 0x214
 800184c:	e012      	b.n	8001874 <HAL_PCD_IRQHandler+0x3a4>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800184e:	2b06      	cmp	r3, #6
 8001850:	d110      	bne.n	8001874 <HAL_PCD_IRQHandler+0x3a4>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001852:	2208      	movs	r2, #8
 8001854:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8001858:	4628      	mov	r0, r5
 800185a:	f000 fe39 	bl	80024d0 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800185e:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8001862:	00fb      	lsls	r3, r7, #3
 8001864:	1bd9      	subs	r1, r3, r7
 8001866:	008a      	lsls	r2, r1, #2
 8001868:	4422      	add	r2, r4
 800186a:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 800186e:	4433      	add	r3, r6
 8001870:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001874:	6822      	ldr	r2, [r4, #0]
 8001876:	6993      	ldr	r3, [r2, #24]
 8001878:	f043 0310 	orr.w	r3, r3, #16
 800187c:	6193      	str	r3, [r2, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800187e:	6820      	ldr	r0, [r4, #0]
 8001880:	f000 febc 	bl	80025fc <USB_ReadInterrupts>
 8001884:	f010 0f08 	tst.w	r0, #8
 8001888:	d007      	beq.n	800189a <HAL_PCD_IRQHandler+0x3ca>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800188a:	4620      	mov	r0, r4
 800188c:	f7ff f92a 	bl	8000ae4 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001890:	6822      	ldr	r2, [r4, #0]
 8001892:	6953      	ldr	r3, [r2, #20]
 8001894:	f003 0308 	and.w	r3, r3, #8
 8001898:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800189a:	6820      	ldr	r0, [r4, #0]
 800189c:	f000 feae 	bl	80025fc <USB_ReadInterrupts>
 80018a0:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80018a4:	d008      	beq.n	80018b8 <HAL_PCD_IRQHandler+0x3e8>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80018a6:	2100      	movs	r1, #0
 80018a8:	4620      	mov	r0, r4
 80018aa:	f7ff f957 	bl	8000b5c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80018ae:	6822      	ldr	r2, [r4, #0]
 80018b0:	6953      	ldr	r3, [r2, #20]
 80018b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018b6:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80018b8:	6820      	ldr	r0, [r4, #0]
 80018ba:	f000 fe9f 	bl	80025fc <USB_ReadInterrupts>
 80018be:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 80018c2:	d008      	beq.n	80018d6 <HAL_PCD_IRQHandler+0x406>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80018c4:	2100      	movs	r1, #0
 80018c6:	4620      	mov	r0, r4
 80018c8:	f7ff f942 	bl	8000b50 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80018cc:	6822      	ldr	r2, [r4, #0]
 80018ce:	6953      	ldr	r3, [r2, #20]
 80018d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018d4:	6153      	str	r3, [r2, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80018d6:	6820      	ldr	r0, [r4, #0]
 80018d8:	f000 fe90 	bl	80025fc <USB_ReadInterrupts>
 80018dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80018e0:	d007      	beq.n	80018f2 <HAL_PCD_IRQHandler+0x422>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80018e2:	4620      	mov	r0, r4
 80018e4:	f7ff f940 	bl	8000b68 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80018e8:	6822      	ldr	r2, [r4, #0]
 80018ea:	6953      	ldr	r3, [r2, #20]
 80018ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80018f0:	6153      	str	r3, [r2, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80018f2:	6820      	ldr	r0, [r4, #0]
 80018f4:	f000 fe82 	bl	80025fc <USB_ReadInterrupts>
 80018f8:	f010 0f04 	tst.w	r0, #4
 80018fc:	d00b      	beq.n	8001916 <HAL_PCD_IRQHandler+0x446>
    {
      temp = hpcd->Instance->GOTGINT;
 80018fe:	6823      	ldr	r3, [r4, #0]
 8001900:	685d      	ldr	r5, [r3, #4]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001902:	f015 0f04 	tst.w	r5, #4
 8001906:	d002      	beq.n	800190e <HAL_PCD_IRQHandler+0x43e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001908:	4620      	mov	r0, r4
 800190a:	f7ff f933 	bl	8000b74 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800190e:	6822      	ldr	r2, [r4, #0]
 8001910:	6853      	ldr	r3, [r2, #4]
 8001912:	432b      	orrs	r3, r5
 8001914:	6053      	str	r3, [r2, #4]
 8001916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800191a:	bf00      	nop

0800191c <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 800191c:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001920:	2b01      	cmp	r3, #1
 8001922:	d00d      	beq.n	8001940 <HAL_PCD_SetAddress+0x24>
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001924:	b510      	push	{r4, lr}
 8001926:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001928:	2301      	movs	r3, #1
 800192a:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800192e:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001932:	6800      	ldr	r0, [r0, #0]
 8001934:	f000 fe3a 	bl	80025ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001938:	2000      	movs	r0, #0
 800193a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 800193e:	bd10      	pop	{r4, pc}
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001940:	2002      	movs	r0, #2
 8001942:	4770      	bx	lr

08001944 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001946:	f011 0f80 	tst.w	r1, #128	; 0x80
 800194a:	d00e      	beq.n	800196a <HAL_PCD_EP_Open+0x26>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800194c:	f001 060f 	and.w	r6, r1, #15
 8001950:	00f5      	lsls	r5, r6, #3
 8001952:	1baf      	subs	r7, r5, r6
 8001954:	00bc      	lsls	r4, r7, #2
 8001956:	4627      	mov	r7, r4
 8001958:	3438      	adds	r4, #56	; 0x38
 800195a:	4404      	add	r4, r0
 800195c:	3404      	adds	r4, #4
    ep->is_in = 1U;
 800195e:	463e      	mov	r6, r7
 8001960:	4406      	add	r6, r0
 8001962:	2501      	movs	r5, #1
 8001964:	f886 503d 	strb.w	r5, [r6, #61]	; 0x3d
 8001968:	e00e      	b.n	8001988 <HAL_PCD_EP_Open+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800196a:	f001 060f 	and.w	r6, r1, #15
 800196e:	00f5      	lsls	r5, r6, #3
 8001970:	1baf      	subs	r7, r5, r6
 8001972:	00bc      	lsls	r4, r7, #2
 8001974:	4627      	mov	r7, r4
 8001976:	f504 74fc 	add.w	r4, r4, #504	; 0x1f8
 800197a:	4404      	add	r4, r0
 800197c:	3404      	adds	r4, #4
    ep->is_in = 0U;
 800197e:	463e      	mov	r6, r7
 8001980:	4406      	add	r6, r0
 8001982:	2500      	movs	r5, #0
 8001984:	f886 51fd 	strb.w	r5, [r6, #509]	; 0x1fd
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001988:	f001 010f 	and.w	r1, r1, #15
 800198c:	7021      	strb	r1, [r4, #0]
  ep->maxpacket = ep_mps;
 800198e:	60a2      	str	r2, [r4, #8]
  ep->type = ep_type;
 8001990:	70e3      	strb	r3, [r4, #3]

  if (ep->is_in != 0U)
 8001992:	7862      	ldrb	r2, [r4, #1]
 8001994:	b102      	cbz	r2, 8001998 <HAL_PCD_EP_Open+0x54>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001996:	80e1      	strh	r1, [r4, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001998:	2b02      	cmp	r3, #2
 800199a:	d101      	bne.n	80019a0 <HAL_PCD_EP_Open+0x5c>
  {
    ep->data_pid_start = 0U;
 800199c:	2300      	movs	r3, #0
 800199e:	7123      	strb	r3, [r4, #4]
  }

  __HAL_LOCK(hpcd);
 80019a0:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d00b      	beq.n	80019c0 <HAL_PCD_EP_Open+0x7c>
 80019a8:	4605      	mov	r5, r0
 80019aa:	2301      	movs	r3, #1
 80019ac:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80019b0:	4621      	mov	r1, r4
 80019b2:	6800      	ldr	r0, [r0, #0]
 80019b4:	f000 fb4e 	bl	8002054 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80019b8:	2000      	movs	r0, #0
 80019ba:	f885 03bc 	strb.w	r0, [r5, #956]	; 0x3bc

  return ret;
 80019be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (ep_type == EP_TYPE_BULK)
  {
    ep->data_pid_start = 0U;
  }

  __HAL_LOCK(hpcd);
 80019c0:	2002      	movs	r0, #2
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);

  return ret;
}
 80019c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080019c4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80019c4:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80019c6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80019ca:	d00e      	beq.n	80019ea <HAL_PCD_EP_Close+0x26>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019cc:	f001 040f 	and.w	r4, r1, #15
 80019d0:	00e2      	lsls	r2, r4, #3
 80019d2:	1b15      	subs	r5, r2, r4
 80019d4:	00ab      	lsls	r3, r5, #2
 80019d6:	461d      	mov	r5, r3
 80019d8:	3338      	adds	r3, #56	; 0x38
 80019da:	4403      	add	r3, r0
 80019dc:	3304      	adds	r3, #4
    ep->is_in = 1U;
 80019de:	462c      	mov	r4, r5
 80019e0:	4404      	add	r4, r0
 80019e2:	2201      	movs	r2, #1
 80019e4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 80019e8:	e00e      	b.n	8001a08 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80019ea:	f001 040f 	and.w	r4, r1, #15
 80019ee:	00e2      	lsls	r2, r4, #3
 80019f0:	1b15      	subs	r5, r2, r4
 80019f2:	00ab      	lsls	r3, r5, #2
 80019f4:	461d      	mov	r5, r3
 80019f6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80019fa:	4403      	add	r3, r0
 80019fc:	3304      	adds	r3, #4
    ep->is_in = 0U;
 80019fe:	462c      	mov	r4, r5
 8001a00:	4404      	add	r4, r0
 8001a02:	2200      	movs	r2, #0
 8001a04:	f884 21fd 	strb.w	r2, [r4, #509]	; 0x1fd
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001a08:	f001 010f 	and.w	r1, r1, #15
 8001a0c:	7019      	strb	r1, [r3, #0]

  __HAL_LOCK(hpcd);
 8001a0e:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8001a12:	2a01      	cmp	r2, #1
 8001a14:	d00b      	beq.n	8001a2e <HAL_PCD_EP_Close+0x6a>
 8001a16:	4604      	mov	r4, r0
 8001a18:	2201      	movs	r2, #1
 8001a1a:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001a1e:	4619      	mov	r1, r3
 8001a20:	6800      	ldr	r0, [r0, #0]
 8001a22:	f000 fb63 	bl	80020ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a26:	2000      	movs	r0, #0
 8001a28:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 8001a2c:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }
  ep->num   = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 8001a2e:	2002      	movs	r0, #2
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 8001a30:	bd38      	pop	{r3, r4, r5, pc}
 8001a32:	bf00      	nop

08001a34 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a34:	b570      	push	{r4, r5, r6, lr}
 8001a36:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a3a:	00ee      	lsls	r6, r5, #3
 8001a3c:	1b71      	subs	r1, r6, r5
 8001a3e:	008c      	lsls	r4, r1, #2
 8001a40:	f504 74fc 	add.w	r4, r4, #504	; 0x1f8
 8001a44:	4404      	add	r4, r0
 8001a46:	1d21      	adds	r1, r4, #4

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001a48:	1b76      	subs	r6, r6, r5
 8001a4a:	00b4      	lsls	r4, r6, #2
 8001a4c:	4404      	add	r4, r0
 8001a4e:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 8001a52:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->xfer_count = 0U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
  ep->is_in = 0U;
 8001a5c:	f884 31fd 	strb.w	r3, [r4, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a60:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc

  if (hpcd->Init.dma_enable == 1U)
 8001a64:	6903      	ldr	r3, [r0, #16]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d105      	bne.n	8001a76 <HAL_PCD_EP_Receive+0x42>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001a6a:	ebc5 06c5 	rsb	r6, r5, r5, lsl #3
 8001a6e:	00b4      	lsls	r4, r6, #2
 8001a70:	4404      	add	r4, r0
 8001a72:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001a76:	b925      	cbnz	r5, 8001a82 <HAL_PCD_EP_Receive+0x4e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001a78:	b2da      	uxtb	r2, r3
 8001a7a:	6800      	ldr	r0, [r0, #0]
 8001a7c:	f000 fb7e 	bl	800217c <USB_EP0StartXfer>
 8001a80:	e003      	b.n	8001a8a <HAL_PCD_EP_Receive+0x56>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	6800      	ldr	r0, [r0, #0]
 8001a86:	f000 fc1d 	bl	80022c4 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	bd70      	pop	{r4, r5, r6, pc}
 8001a8e:	bf00      	nop

08001a90 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001a90:	f001 010f 	and.w	r1, r1, #15
 8001a94:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8001a98:	008b      	lsls	r3, r1, #2
 8001a9a:	4418      	add	r0, r3
}
 8001a9c:	f8d0 0214 	ldr.w	r0, [r0, #532]	; 0x214
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop

08001aa4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001aa4:	b570      	push	{r4, r5, r6, lr}
 8001aa6:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001aaa:	00ee      	lsls	r6, r5, #3
 8001aac:	1b71      	subs	r1, r6, r5
 8001aae:	008c      	lsls	r4, r1, #2
 8001ab0:	3438      	adds	r4, #56	; 0x38
 8001ab2:	4404      	add	r4, r0
 8001ab4:	1d21      	adds	r1, r4, #4

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ab6:	1b76      	subs	r6, r6, r5
 8001ab8:	00b4      	lsls	r4, r6, #2
 8001aba:	4404      	add	r4, r0
 8001abc:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 8001abe:	6523      	str	r3, [r4, #80]	; 0x50
  ep->xfer_count = 0U;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	6563      	str	r3, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8001aca:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c

  if (hpcd->Init.dma_enable == 1U)
 8001ace:	6903      	ldr	r3, [r0, #16]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d104      	bne.n	8001ade <HAL_PCD_EP_Transmit+0x3a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001ad4:	ebc5 06c5 	rsb	r6, r5, r5, lsl #3
 8001ad8:	00b4      	lsls	r4, r6, #2
 8001ada:	4404      	add	r4, r0
 8001adc:	64e2      	str	r2, [r4, #76]	; 0x4c
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001ade:	b925      	cbnz	r5, 8001aea <HAL_PCD_EP_Transmit+0x46>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	6800      	ldr	r0, [r0, #0]
 8001ae4:	f000 fb4a 	bl	800217c <USB_EP0StartXfer>
 8001ae8:	e003      	b.n	8001af2 <HAL_PCD_EP_Transmit+0x4e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	6800      	ldr	r0, [r0, #0]
 8001aee:	f000 fbe9 	bl	80022c4 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8001af2:	2000      	movs	r0, #0
 8001af4:	bd70      	pop	{r4, r5, r6, pc}
 8001af6:	bf00      	nop

08001af8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001af8:	b538      	push	{r3, r4, r5, lr}
 8001afa:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001afe:	6843      	ldr	r3, [r0, #4]
 8001b00:	429d      	cmp	r5, r3
 8001b02:	d835      	bhi.n	8001b70 <HAL_PCD_EP_SetStall+0x78>
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b04:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001b08:	d00b      	beq.n	8001b22 <HAL_PCD_EP_SetStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b0a:	00ea      	lsls	r2, r5, #3
 8001b0c:	1b51      	subs	r1, r2, r5
 8001b0e:	008b      	lsls	r3, r1, #2
 8001b10:	4619      	mov	r1, r3
 8001b12:	3338      	adds	r3, #56	; 0x38
 8001b14:	4403      	add	r3, r0
 8001b16:	3304      	adds	r3, #4
    ep->is_in = 1U;
 8001b18:	4401      	add	r1, r0
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
 8001b20:	e00c      	b.n	8001b3c <HAL_PCD_EP_SetStall+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001b22:	00ca      	lsls	r2, r1, #3
 8001b24:	1a54      	subs	r4, r2, r1
 8001b26:	00a3      	lsls	r3, r4, #2
 8001b28:	461c      	mov	r4, r3
 8001b2a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001b2e:	4403      	add	r3, r0
 8001b30:	3304      	adds	r3, #4
    ep->is_in = 0U;
 8001b32:	4622      	mov	r2, r4
 8001b34:	4402      	add	r2, r0
 8001b36:	2100      	movs	r1, #0
 8001b38:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
  }

  ep->is_stall = 1U;
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b40:	701d      	strb	r5, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b42:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8001b46:	2a01      	cmp	r2, #1
 8001b48:	d014      	beq.n	8001b74 <HAL_PCD_EP_SetStall+0x7c>
 8001b4a:	4604      	mov	r4, r0
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001b52:	4619      	mov	r1, r3
 8001b54:	6800      	ldr	r0, [r0, #0]
 8001b56:	f000 fccd 	bl	80024f4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001b5a:	b92d      	cbnz	r5, 8001b68 <HAL_PCD_EP_SetStall+0x70>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001b5c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001b60:	7c21      	ldrb	r1, [r4, #16]
 8001b62:	6820      	ldr	r0, [r4, #0]
 8001b64:	f000 fd9e 	bl	80026a4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001b68:	2000      	movs	r0, #0
 8001b6a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
 8001b6e:	bd38      	pop	{r3, r4, r5, pc}
{
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
 8001b70:	2001      	movs	r0, #1
 8001b72:	bd38      	pop	{r3, r4, r5, pc}
  }

  ep->is_stall = 1U;
  ep->num = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 8001b74:	2002      	movs	r0, #2
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
  }
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
}
 8001b76:	bd38      	pop	{r3, r4, r5, pc}

08001b78 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b78:	f001 030f 	and.w	r3, r1, #15
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001b7c:	6842      	ldr	r2, [r0, #4]
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d82d      	bhi.n	8001bde <HAL_PCD_EP_ClrStall+0x66>
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b82:	b510      	push	{r4, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b84:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001b88:	d00b      	beq.n	8001ba2 <HAL_PCD_EP_ClrStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b8a:	00da      	lsls	r2, r3, #3
 8001b8c:	1ad4      	subs	r4, r2, r3
 8001b8e:	00a1      	lsls	r1, r4, #2
 8001b90:	460c      	mov	r4, r1
 8001b92:	3138      	adds	r1, #56	; 0x38
 8001b94:	4401      	add	r1, r0
 8001b96:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001b98:	4404      	add	r4, r0
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8001ba0:	e00b      	b.n	8001bba <HAL_PCD_EP_ClrStall+0x42>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ba2:	00da      	lsls	r2, r3, #3
 8001ba4:	1ad4      	subs	r4, r2, r3
 8001ba6:	00a1      	lsls	r1, r4, #2
 8001ba8:	460c      	mov	r4, r1
 8001baa:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8001bae:	4401      	add	r1, r0
 8001bb0:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8001bb2:	4404      	add	r4, r0
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f884 21fd 	strb.w	r2, [r4, #509]	; 0x1fd
  }

  ep->is_stall = 0U;
 8001bba:	2200      	movs	r2, #0
 8001bbc:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bbe:	700b      	strb	r3, [r1, #0]

  __HAL_LOCK(hpcd);
 8001bc0:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d00c      	beq.n	8001be2 <HAL_PCD_EP_ClrStall+0x6a>
 8001bc8:	4604      	mov	r4, r0
 8001bca:	2301      	movs	r3, #1
 8001bcc:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001bd0:	6800      	ldr	r0, [r0, #0]
 8001bd2:	f000 fcbd 	bl	8002550 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
 8001bdc:	bd10      	pop	{r4, pc}
{
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
 8001bde:	2001      	movs	r0, #1
  __HAL_LOCK(hpcd);
  (void)USB_EPClearStall(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
}
 8001be0:	4770      	bx	lr
  }

  ep->is_stall = 0U;
  ep->num = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 8001be2:	2002      	movs	r0, #2
  (void)USB_EPClearStall(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
}
 8001be4:	bd10      	pop	{r4, pc}
 8001be6:	bf00      	nop

08001be8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8001be8:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001bea:	6804      	ldr	r4, [r0, #0]
 8001bec:	6a63      	ldr	r3, [r4, #36]	; 0x24

  if (fifo == 0U)
 8001bee:	b919      	cbnz	r1, 8001bf8 <HAL_PCDEx_SetTxFiFo+0x10>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8001bf0:	ea43 4002 	orr.w	r0, r3, r2, lsl #16
 8001bf4:	62a0      	str	r0, [r4, #40]	; 0x28
 8001bf6:	e018      	b.n	8001c2a <HAL_PCDEx_SetTxFiFo+0x42>
 8001bf8:	460d      	mov	r5, r1
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8001bfa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001bfc:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8001c00:	2300      	movs	r3, #0
 8001c02:	e008      	b.n	8001c16 <HAL_PCDEx_SetTxFiFo+0x2e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8001c04:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8001c08:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c0c:	6849      	ldr	r1, [r1, #4]
 8001c0e:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
    for (i = 0U; i < (fifo - 1U); i++)
 8001c12:	3301      	adds	r3, #1
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	1e69      	subs	r1, r5, #1
 8001c18:	428b      	cmp	r3, r1
 8001c1a:	d3f3      	bcc.n	8001c04 <HAL_PCDEx_SetTxFiFo+0x1c>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8001c1c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001c20:	f105 013f 	add.w	r1, r5, #63	; 0x3f
 8001c24:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c28:	6048      	str	r0, [r1, #4]
  }

  return HAL_OK;
}
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	bc30      	pop	{r4, r5}
 8001c2e:	4770      	bx	lr

08001c30 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8001c30:	6803      	ldr	r3, [r0, #0]
 8001c32:	6259      	str	r1, [r3, #36]	; 0x24

  return HAL_OK;
}
 8001c34:	2000      	movs	r0, #0
 8001c36:	4770      	bx	lr

08001c38 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop

08001c3c <USB_CoreReset>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
 8001c3c:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8001c3e:	3301      	adds	r3, #1
 8001c40:	4a0c      	ldr	r2, [pc, #48]	; (8001c74 <USB_CoreReset+0x38>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d811      	bhi.n	8001c6a <USB_CoreReset+0x2e>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8001c46:	6902      	ldr	r2, [r0, #16]
 8001c48:	2a00      	cmp	r2, #0
 8001c4a:	daf8      	bge.n	8001c3e <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8001c4c:	6903      	ldr	r3, [r0, #16]
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	6103      	str	r3, [r0, #16]
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);

  /* Core Soft Reset */
  count = 0U;
 8001c54:	2300      	movs	r3, #0
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;

  do
  {
    if (++count > 200000U)
 8001c56:	3301      	adds	r3, #1
 8001c58:	4a06      	ldr	r2, [pc, #24]	; (8001c74 <USB_CoreReset+0x38>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d807      	bhi.n	8001c6e <USB_CoreReset+0x32>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8001c5e:	6902      	ldr	r2, [r0, #16]
 8001c60:	f012 0f01 	tst.w	r2, #1
 8001c64:	d1f7      	bne.n	8001c56 <USB_CoreReset+0x1a>

  return HAL_OK;
 8001c66:	2000      	movs	r0, #0
 8001c68:	4770      	bx	lr
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001c6a:	2003      	movs	r0, #3
 8001c6c:	4770      	bx	lr

  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001c6e:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);

  return HAL_OK;
}
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	00030d40 	.word	0x00030d40

08001c78 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8001c78:	b084      	sub	sp, #16
 8001c7a:	b510      	push	{r4, lr}
 8001c7c:	4604      	mov	r4, r0
 8001c7e:	a803      	add	r0, sp, #12
 8001c80:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001c84:	9b08      	ldr	r3, [sp, #32]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d118      	bne.n	8001cbc <USB_CoreInit+0x44>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001c8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c90:	63a3      	str	r3, [r4, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8001c92:	68e3      	ldr	r3, [r4, #12]
 8001c94:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8001c98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c9c:	60e3      	str	r3, [r4, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8001c9e:	68e3      	ldr	r3, [r4, #12]
 8001ca0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001ca4:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8001ca6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d103      	bne.n	8001cb4 <USB_CoreInit+0x3c>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8001cac:	68e3      	ldr	r3, [r4, #12]
 8001cae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001cb2:	60e3      	str	r3, [r4, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	f7ff ffc1 	bl	8001c3c <USB_CoreReset>
 8001cba:	e011      	b.n	8001ce0 <USB_CoreInit+0x68>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8001cbc:	68e3      	ldr	r3, [r4, #12]
 8001cbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cc2:	60e3      	str	r3, [r4, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8001cc4:	4620      	mov	r0, r4
 8001cc6:	f7ff ffb9 	bl	8001c3c <USB_CoreReset>

    if (cfg.battery_charging_enable == 0U)
 8001cca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001ccc:	b923      	cbnz	r3, 8001cd8 <USB_CoreInit+0x60>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001cce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cd4:	63a3      	str	r3, [r4, #56]	; 0x38
 8001cd6:	e003      	b.n	8001ce0 <USB_CoreInit+0x68>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001cd8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cde:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8001ce0:	9b06      	ldr	r3, [sp, #24]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d107      	bne.n	8001cf6 <USB_CoreInit+0x7e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8001ce6:	68a3      	ldr	r3, [r4, #8]
 8001ce8:	f043 0306 	orr.w	r3, r3, #6
 8001cec:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8001cee:	68a3      	ldr	r3, [r4, #8]
 8001cf0:	f043 0320 	orr.w	r3, r3, #32
 8001cf4:	60a3      	str	r3, [r4, #8]
  }

  return ret;
}
 8001cf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001cfa:	b004      	add	sp, #16
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop

08001d00 <USB_SetTurnaroundTime>:

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8001d00:	2a02      	cmp	r2, #2
 8001d02:	d142      	bne.n	8001d8a <USB_SetTurnaroundTime+0x8a>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8001d04:	4b2f      	ldr	r3, [pc, #188]	; (8001dc4 <USB_SetTurnaroundTime+0xc4>)
 8001d06:	440b      	add	r3, r1
 8001d08:	4a2f      	ldr	r2, [pc, #188]	; (8001dc8 <USB_SetTurnaroundTime+0xc8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d93f      	bls.n	8001d8e <USB_SetTurnaroundTime+0x8e>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8001d0e:	4b2f      	ldr	r3, [pc, #188]	; (8001dcc <USB_SetTurnaroundTime+0xcc>)
 8001d10:	440b      	add	r3, r1
 8001d12:	4a2f      	ldr	r2, [pc, #188]	; (8001dd0 <USB_SetTurnaroundTime+0xd0>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d93c      	bls.n	8001d92 <USB_SetTurnaroundTime+0x92>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8001d18:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 8001d1c:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 8001d20:	4a2c      	ldr	r2, [pc, #176]	; (8001dd4 <USB_SetTurnaroundTime+0xd4>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d937      	bls.n	8001d96 <USB_SetTurnaroundTime+0x96>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8001d26:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 8001d2a:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 8001d2e:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 8001d32:	32a0      	adds	r2, #160	; 0xa0
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d930      	bls.n	8001d9a <USB_SetTurnaroundTime+0x9a>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8001d38:	4b27      	ldr	r3, [pc, #156]	; (8001dd8 <USB_SetTurnaroundTime+0xd8>)
 8001d3a:	440b      	add	r3, r1
 8001d3c:	4a27      	ldr	r2, [pc, #156]	; (8001ddc <USB_SetTurnaroundTime+0xdc>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d92d      	bls.n	8001d9e <USB_SetTurnaroundTime+0x9e>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8001d42:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <USB_SetTurnaroundTime+0xe0>)
 8001d44:	440b      	add	r3, r1
 8001d46:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 8001d4a:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d927      	bls.n	8001da2 <USB_SetTurnaroundTime+0xa2>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8001d52:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <USB_SetTurnaroundTime+0xe4>)
 8001d54:	440b      	add	r3, r1
 8001d56:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 8001d5a:	f502 7220 	add.w	r2, r2, #640	; 0x280
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d921      	bls.n	8001da6 <USB_SetTurnaroundTime+0xa6>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8001d62:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 8001d66:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 8001d6a:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 8001d6e:	f502 7258 	add.w	r2, r2, #864	; 0x360
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d919      	bls.n	8001daa <USB_SetTurnaroundTime+0xaa>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8001d76:	4b1c      	ldr	r3, [pc, #112]	; (8001de8 <USB_SetTurnaroundTime+0xe8>)
 8001d78:	440b      	add	r3, r1
 8001d7a:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
 8001d7e:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d813      	bhi.n	8001dae <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8001d86:	2107      	movs	r1, #7
 8001d88:	e012      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
      UsbTrd = 0x6U;
    }
  }
  else if (speed == USBD_HS_SPEED)
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8001d8a:	2109      	movs	r1, #9
 8001d8c:	e010      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
  if (speed == USBD_FS_SPEED)
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8001d8e:	210f      	movs	r1, #15
 8001d90:	e00e      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8001d92:	210e      	movs	r1, #14
 8001d94:	e00c      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8001d96:	210d      	movs	r1, #13
 8001d98:	e00a      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8001d9a:	210c      	movs	r1, #12
 8001d9c:	e008      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8001d9e:	210b      	movs	r1, #11
 8001da0:	e006      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8001da2:	210a      	movs	r1, #10
 8001da4:	e004      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8001da6:	2109      	movs	r1, #9
 8001da8:	e002      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8001daa:	2108      	movs	r1, #8
 8001dac:	e000      	b.n	8001db0 <USB_SetTurnaroundTime+0xb0>
      UsbTrd = 0x7U;
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8001dae:	2106      	movs	r1, #6
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8001db0:	68c2      	ldr	r2, [r0, #12]
 8001db2:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8001db6:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8001db8:	68c3      	ldr	r3, [r0, #12]
 8001dba:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001dbe:	60c3      	str	r3, [r0, #12]

  return HAL_OK;
}
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	4770      	bx	lr
 8001dc4:	ff275340 	.word	0xff275340
 8001dc8:	000c34ff 	.word	0x000c34ff
 8001dcc:	ff1b1e40 	.word	0xff1b1e40
 8001dd0:	000f423f 	.word	0x000f423f
 8001dd4:	00124f7f 	.word	0x00124f7f
 8001dd8:	fee5b660 	.word	0xfee5b660
 8001ddc:	0016e35f 	.word	0x0016e35f
 8001de0:	feced300 	.word	0xfeced300
 8001de4:	feb35bc0 	.word	0xfeb35bc0
 8001de8:	fe5954e0 	.word	0xfe5954e0

08001dec <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8001dec:	6883      	ldr	r3, [r0, #8]
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001df4:	2000      	movs	r0, #0
 8001df6:	4770      	bx	lr

08001df8 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8001df8:	6883      	ldr	r3, [r0, #8]
 8001dfa:	f023 0301 	bic.w	r3, r3, #1
 8001dfe:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001e00:	2000      	movs	r0, #0
 8001e02:	4770      	bx	lr

08001e04 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8001e04:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8001e06:	68c3      	ldr	r3, [r0, #12]
 8001e08:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8001e0c:	60c3      	str	r3, [r0, #12]

  if (mode == USB_HOST_MODE)
 8001e0e:	2901      	cmp	r1, #1
 8001e10:	d104      	bne.n	8001e1c <USB_SetCurrentMode+0x18>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8001e12:	68c3      	ldr	r3, [r0, #12]
 8001e14:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001e18:	60c3      	str	r3, [r0, #12]
 8001e1a:	e004      	b.n	8001e26 <USB_SetCurrentMode+0x22>
  }
  else if (mode == USB_DEVICE_MODE)
 8001e1c:	b941      	cbnz	r1, 8001e30 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8001e1e:	68c3      	ldr	r3, [r0, #12]
 8001e20:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001e24:	60c3      	str	r3, [r0, #12]
  }
  else
  {
    return HAL_ERROR;
  }
  HAL_Delay(50U);
 8001e26:	2032      	movs	r0, #50	; 0x32
 8001e28:	f001 faee 	bl	8003408 <HAL_Delay>

  return HAL_OK;
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	bd08      	pop	{r3, pc}
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
  }
  else
  {
    return HAL_ERROR;
 8001e30:	2001      	movs	r0, #1
  }
  HAL_Delay(50U);

  return HAL_OK;
}
 8001e32:	bd08      	pop	{r3, pc}

08001e34 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0U;

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8001e34:	0189      	lsls	r1, r1, #6
 8001e36:	f041 0120 	orr.w	r1, r1, #32
 8001e3a:	6101      	str	r1, [r0, #16]
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0U;
 8001e3c:	2300      	movs	r3, #0

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));

  do
  {
    if (++count > 200000U)
 8001e3e:	3301      	adds	r3, #1
 8001e40:	4a05      	ldr	r2, [pc, #20]	; (8001e58 <USB_FlushTxFifo+0x24>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d805      	bhi.n	8001e52 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8001e46:	6902      	ldr	r2, [r0, #16]
 8001e48:	f012 0f20 	tst.w	r2, #32
 8001e4c:	d1f7      	bne.n	8001e3e <USB_FlushTxFifo+0xa>

  return HAL_OK;
 8001e4e:	2000      	movs	r0, #0
 8001e50:	4770      	bx	lr

  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001e52:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);

  return HAL_OK;
}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	00030d40 	.word	0x00030d40

08001e5c <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8001e5c:	2310      	movs	r3, #16
 8001e5e:	6103      	str	r3, [r0, #16]
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
 8001e60:	2300      	movs	r3, #0

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;

  do
  {
    if (++count > 200000U)
 8001e62:	3301      	adds	r3, #1
 8001e64:	4a05      	ldr	r2, [pc, #20]	; (8001e7c <USB_FlushRxFifo+0x20>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d805      	bhi.n	8001e76 <USB_FlushRxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8001e6a:	6902      	ldr	r2, [r0, #16]
 8001e6c:	f012 0f10 	tst.w	r2, #16
 8001e70:	d1f7      	bne.n	8001e62 <USB_FlushRxFifo+0x6>

  return HAL_OK;
 8001e72:	2000      	movs	r0, #0
 8001e74:	4770      	bx	lr

  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001e76:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);

  return HAL_OK;
}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	00030d40 	.word	0x00030d40

08001e80 <USB_SetDevSpeed>:
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCFG |= speed;
 8001e80:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8001e84:	4319      	orrs	r1, r3
 8001e86:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop

08001e90 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8001e90:	b084      	sub	sp, #16
 8001e92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e96:	4604      	mov	r4, r0
 8001e98:	a807      	add	r0, sp, #28
 8001e9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e9e:	4625      	mov	r5, r4
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e006      	b.n	8001eb2 <USB_DevInit+0x22>
  {
    USBx->DIEPTXF[i] = 0U;
 8001ea4:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8001ea8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001eac:	2100      	movs	r1, #0
 8001eae:	6051      	str	r1, [r2, #4]
{
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	2b0e      	cmp	r3, #14
 8001eb4:	d9f6      	bls.n	8001ea4 <USB_DevInit+0x14>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8001eb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001eb8:	b963      	cbnz	r3, 8001ed4 <USB_DevInit+0x44>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8001eba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ebc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ec0:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8001ec2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ec4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001ec8:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8001eca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ecc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ed0:	63a3      	str	r3, [r4, #56]	; 0x38
 8001ed2:	e007      	b.n	8001ee4 <USB_DevInit+0x54>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8001ed4:	6823      	ldr	r3, [r4, #0]
 8001ed6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001eda:	6023      	str	r3, [r4, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8001edc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ede:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ee2:	63a3      	str	r3, [r4, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8001eea:	f504 6600 	add.w	r6, r4, #2048	; 0x800
 8001eee:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8001ef2:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001ef6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d10b      	bne.n	8001f14 <USB_DevInit+0x84>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8001efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001efe:	b923      	cbnz	r3, 8001f0a <USB_DevInit+0x7a>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8001f00:	2100      	movs	r1, #0
 8001f02:	4620      	mov	r0, r4
 8001f04:	f7ff ffbc 	bl	8001e80 <USB_SetDevSpeed>
 8001f08:	e008      	b.n	8001f1c <USB_DevInit+0x8c>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	4620      	mov	r0, r4
 8001f0e:	f7ff ffb7 	bl	8001e80 <USB_SetDevSpeed>
 8001f12:	e003      	b.n	8001f1c <USB_DevInit+0x8c>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8001f14:	2103      	movs	r1, #3
 8001f16:	4620      	mov	r0, r4
 8001f18:	f7ff ffb2 	bl	8001e80 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8001f1c:	2110      	movs	r1, #16
 8001f1e:	4620      	mov	r0, r4
 8001f20:	f7ff ff88 	bl	8001e34 <USB_FlushTxFifo>
 8001f24:	b910      	cbnz	r0, 8001f2c <USB_DevInit+0x9c>
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
  HAL_StatusTypeDef ret = HAL_OK;
 8001f26:	f04f 0800 	mov.w	r8, #0
 8001f2a:	e001      	b.n	8001f30 <USB_DevInit+0xa0>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
  {
    ret = HAL_ERROR;
 8001f2c:	f04f 0801 	mov.w	r8, #1
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8001f30:	4620      	mov	r0, r4
 8001f32:	f7ff ff93 	bl	8001e5c <USB_FlushRxFifo>
 8001f36:	b108      	cbz	r0, 8001f3c <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8001f38:	f04f 0801 	mov.w	r8, #1
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8001f40:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8001f42:	61f3      	str	r3, [r6, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001f44:	e01b      	b.n	8001f7e <USB_DevInit+0xee>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8001f46:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8001f4a:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 8001f4e:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 8001f52:	2800      	cmp	r0, #0
 8001f54:	da0a      	bge.n	8001f6c <USB_DevInit+0xdc>
    {
      if (i == 0U)
 8001f56:	b923      	cbnz	r3, 8001f62 <USB_DevInit+0xd2>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8001f58:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8001f5c:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 8001f60:	e007      	b.n	8001f72 <USB_DevInit+0xe2>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8001f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f66:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 8001f6a:	e002      	b.n	8001f72 <USB_DevInit+0xe2>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8001f72:	2200      	movs	r2, #0
 8001f74:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8001f76:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8001f7a:	608a      	str	r2, [r1, #8]
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINTMSK = 0U;

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	9907      	ldr	r1, [sp, #28]
 8001f80:	428b      	cmp	r3, r1
 8001f82:	d3e0      	bcc.n	8001f46 <USB_DevInit+0xb6>
 8001f84:	2300      	movs	r3, #0
 8001f86:	e01b      	b.n	8001fc0 <USB_DevInit+0x130>
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8001f88:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8001f8c:	f502 6030 	add.w	r0, r2, #2816	; 0xb00
 8001f90:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	; 0xb00
 8001f94:	2f00      	cmp	r7, #0
 8001f96:	da0a      	bge.n	8001fae <USB_DevInit+0x11e>
    {
      if (i == 0U)
 8001f98:	b923      	cbnz	r3, 8001fa4 <USB_DevInit+0x114>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8001f9a:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
 8001f9e:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 8001fa2:	e007      	b.n	8001fb4 <USB_DevInit+0x124>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8001fa4:	f04f 4790 	mov.w	r7, #1207959552	; 0x48000000
 8001fa8:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 8001fac:	e002      	b.n	8001fb4 <USB_DevInit+0x124>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8001fae:	2700      	movs	r7, #0
 8001fb0:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8001fb8:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8001fbc:	6082      	str	r2, [r0, #8]

    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	428b      	cmp	r3, r1
 8001fc2:	d3e1      	bcc.n	8001f88 <USB_DevInit+0xf8>

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8001fc4:	6933      	ldr	r3, [r6, #16]
 8001fc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fca:	6133      	str	r3, [r6, #16]

  if (cfg.dma_enable == 1U)
 8001fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d107      	bne.n	8001fe2 <USB_DevInit+0x152>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8001fd2:	4a15      	ldr	r2, [pc, #84]	; (8002028 <USB_DevInit+0x198>)
 8001fd4:	6332      	str	r2, [r6, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8001fd6:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8001fd8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001fdc:	f042 0203 	orr.w	r2, r2, #3
 8001fe0:	6332      	str	r2, [r6, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	61a2      	str	r2, [r4, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8001fe6:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8001fea:	6162      	str	r2, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8001fec:	b91b      	cbnz	r3, 8001ff6 <USB_DevInit+0x166>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8001fee:	69a3      	ldr	r3, [r4, #24]
 8001ff0:	f043 0310 	orr.w	r3, r3, #16
 8001ff4:	61a3      	str	r3, [r4, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8001ff6:	69a2      	ldr	r2, [r4, #24]
 8001ff8:	4b0c      	ldr	r3, [pc, #48]	; (800202c <USB_DevInit+0x19c>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61a3      	str	r3, [r4, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8001ffe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002000:	b11b      	cbz	r3, 800200a <USB_DevInit+0x17a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8002002:	69a3      	ldr	r3, [r4, #24]
 8002004:	f043 0308 	orr.w	r3, r3, #8
 8002008:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800200a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800200c:	2b01      	cmp	r3, #1
 800200e:	d105      	bne.n	800201c <USB_DevInit+0x18c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8002010:	69a3      	ldr	r3, [r4, #24]
 8002012:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002016:	f043 0304 	orr.w	r3, r3, #4
 800201a:	61a3      	str	r3, [r4, #24]
  }

  return ret;
}
 800201c:	4640      	mov	r0, r8
 800201e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002022:	b004      	add	sp, #16
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	00800100 	.word	0x00800100
 800202c:	803c3800 	.word	0x803c3800

08002030 <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8002030:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8002034:	f013 0306 	ands.w	r3, r3, #6
 8002038:	d005      	beq.n	8002046 <USB_GetDevSpeed+0x16>
  {
    speed = USBD_HS_SPEED;
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800203a:	2b02      	cmp	r3, #2
 800203c:	d005      	beq.n	800204a <USB_GetDevSpeed+0x1a>
 800203e:	2b06      	cmp	r3, #6
 8002040:	d105      	bne.n	800204e <USB_GetDevSpeed+0x1e>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8002042:	2002      	movs	r0, #2
 8002044:	4770      	bx	lr
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
  {
    speed = USBD_HS_SPEED;
 8002046:	2000      	movs	r0, #0
 8002048:	4770      	bx	lr
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800204a:	2002      	movs	r0, #2
 800204c:	4770      	bx	lr
  }
  else
  {
    speed = 0xFU;
 800204e:	200f      	movs	r0, #15
  }

  return speed;
}
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop

08002054 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8002054:	b470      	push	{r4, r5, r6}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8002056:	780b      	ldrb	r3, [r1, #0]

  if (ep->is_in == 1U)
 8002058:	784a      	ldrb	r2, [r1, #1]
 800205a:	2a01      	cmp	r2, #1
 800205c:	d123      	bne.n	80020a6 <USB_ActivateEndpoint+0x52>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800205e:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 8002062:	f003 020f 	and.w	r2, r3, #15
 8002066:	2401      	movs	r4, #1
 8002068:	fa04 f202 	lsl.w	r2, r4, r2
 800206c:	b292      	uxth	r2, r2
 800206e:	4332      	orrs	r2, r6
 8002070:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8002074:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002078:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800207c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8002080:	d131      	bne.n	80020e6 <USB_ActivateEndpoint+0x92>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8002082:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
 8002086:	688a      	ldr	r2, [r1, #8]
 8002088:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800208c:	78c9      	ldrb	r1, [r1, #3]
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800208e:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8002092:	ea42 5383 	orr.w	r3, r2, r3, lsl #22
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8002096:	4323      	orrs	r3, r4
 8002098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800209c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020a0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 80020a4:	e01f      	b.n	80020e6 <USB_ActivateEndpoint+0x92>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80020a6:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 80020aa:	f003 060f 	and.w	r6, r3, #15
 80020ae:	2201      	movs	r2, #1
 80020b0:	40b2      	lsls	r2, r6
 80020b2:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 80020b6:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80020ba:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80020be:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80020c2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80020c6:	d10e      	bne.n	80020e6 <USB_ActivateEndpoint+0x92>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80020c8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80020cc:	688a      	ldr	r2, [r1, #8]
 80020ce:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80020d2:	78c9      	ldrb	r1, [r1, #3]
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80020d4:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80020d8:	4313      	orrs	r3, r2
 80020da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020e2:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
}
 80020e6:	2000      	movs	r0, #0
 80020e8:	bc70      	pop	{r4, r5, r6}
 80020ea:	4770      	bx	lr

080020ec <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80020ec:	b470      	push	{r4, r5, r6}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 80020ee:	780c      	ldrb	r4, [r1, #0]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80020f0:	784b      	ldrb	r3, [r1, #1]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d11e      	bne.n	8002134 <USB_DeactivateEndpoint+0x48>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80020f6:	f8d0 683c 	ldr.w	r6, [r0, #2108]	; 0x83c
 80020fa:	f004 020f 	and.w	r2, r4, #15
 80020fe:	fa03 f202 	lsl.w	r2, r3, r2
 8002102:	b292      	uxth	r2, r2
 8002104:	ea26 0202 	bic.w	r2, r6, r2
 8002108:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800210c:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8002110:	7809      	ldrb	r1, [r1, #0]
 8002112:	f001 010f 	and.w	r1, r1, #15
 8002116:	408b      	lsls	r3, r1
 8002118:	b29b      	uxth	r3, r3
 800211a:	ea22 0303 	bic.w	r3, r2, r3
 800211e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8002122:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8002126:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800212a:	4b12      	ldr	r3, [pc, #72]	; (8002174 <USB_DeactivateEndpoint+0x88>)
 800212c:	4013      	ands	r3, r2
 800212e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8002132:	e01c      	b.n	800216e <USB_DeactivateEndpoint+0x82>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8002134:	f8d0 683c 	ldr.w	r6, [r0, #2108]	; 0x83c
 8002138:	f004 050f 	and.w	r5, r4, #15
 800213c:	2201      	movs	r2, #1
 800213e:	fa02 f505 	lsl.w	r5, r2, r5
 8002142:	ea26 4505 	bic.w	r5, r6, r5, lsl #16
 8002146:	f8c0 583c 	str.w	r5, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800214a:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 800214e:	7809      	ldrb	r1, [r1, #0]
 8002150:	f001 010f 	and.w	r1, r1, #15
 8002154:	408a      	lsls	r2, r1
 8002156:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 800215a:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800215e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8002162:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8002166:	4b04      	ldr	r3, [pc, #16]	; (8002178 <USB_DeactivateEndpoint+0x8c>)
 8002168:	4013      	ands	r3, r2
 800216a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
}
 800216e:	2000      	movs	r0, #0
 8002170:	bc70      	pop	{r4, r5, r6}
 8002172:	4770      	bx	lr
 8002174:	ec337800 	.word	0xec337800
 8002178:	eff37800 	.word	0xeff37800

0800217c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800217c:	b470      	push	{r4, r5, r6}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 800217e:	780b      	ldrb	r3, [r1, #0]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8002180:	784c      	ldrb	r4, [r1, #1]
 8002182:	2c01      	cmp	r4, #1
 8002184:	d15d      	bne.n	8002242 <USB_EP0StartXfer+0xc6>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8002186:	694c      	ldr	r4, [r1, #20]
 8002188:	b9b4      	cbnz	r4, 80021b8 <USB_EP0StartXfer+0x3c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800218a:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 800218e:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8002192:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8002196:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800219a:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800219e:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80021a2:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80021a6:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80021aa:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80021ae:	0ced      	lsrs	r5, r5, #19
 80021b0:	04ed      	lsls	r5, r5, #19
 80021b2:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
 80021b6:	e01c      	b.n	80021f2 <USB_EP0StartXfer+0x76>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80021b8:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80021bc:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 80021c0:	6925      	ldr	r5, [r4, #16]
 80021c2:	0ced      	lsrs	r5, r5, #19
 80021c4:	04ed      	lsls	r5, r5, #19
 80021c6:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80021c8:	6925      	ldr	r5, [r4, #16]
 80021ca:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80021ce:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80021d2:	6125      	str	r5, [r4, #16]

      if (ep->xfer_len > ep->maxpacket)
 80021d4:	694e      	ldr	r6, [r1, #20]
 80021d6:	688d      	ldr	r5, [r1, #8]
 80021d8:	42ae      	cmp	r6, r5
 80021da:	d900      	bls.n	80021de <USB_EP0StartXfer+0x62>
      {
        ep->xfer_len = ep->maxpacket;
 80021dc:	614d      	str	r5, [r1, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80021de:	6925      	ldr	r5, [r4, #16]
 80021e0:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80021e4:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80021e6:	6926      	ldr	r6, [r4, #16]
 80021e8:	694d      	ldr	r5, [r1, #20]
 80021ea:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80021ee:	4335      	orrs	r5, r6
 80021f0:	6125      	str	r5, [r4, #16]
    }

    if (dma == 1U)
 80021f2:	2a01      	cmp	r2, #1
 80021f4:	d10e      	bne.n	8002214 <USB_EP0StartXfer+0x98>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80021f6:	690a      	ldr	r2, [r1, #16]
 80021f8:	b11a      	cbz	r2, 8002202 <USB_EP0StartXfer+0x86>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80021fa:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 80021fe:	f8c1 2914 	str.w	r2, [r1, #2324]	; 0x914
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8002202:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002206:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800220a:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800220e:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 8002212:	e03d      	b.n	8002290 <USB_EP0StartXfer+0x114>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8002214:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8002218:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800221c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8002220:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8002224:	694b      	ldr	r3, [r1, #20]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d032      	beq.n	8002290 <USB_EP0StartXfer+0x114>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800222a:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 800222e:	780a      	ldrb	r2, [r1, #0]
 8002230:	f002 020f 	and.w	r2, r2, #15
 8002234:	2101      	movs	r1, #1
 8002236:	fa01 f202 	lsl.w	r2, r1, r2
 800223a:	431a      	orrs	r2, r3
 800223c:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 8002240:	e026      	b.n	8002290 <USB_EP0StartXfer+0x114>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8002242:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002246:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 800224a:	691c      	ldr	r4, [r3, #16]
 800224c:	0ce4      	lsrs	r4, r4, #19
 800224e:	04e4      	lsls	r4, r4, #19
 8002250:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8002252:	691c      	ldr	r4, [r3, #16]
 8002254:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8002258:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800225c:	611c      	str	r4, [r3, #16]

    if (ep->xfer_len > 0U)
 800225e:	694c      	ldr	r4, [r1, #20]
 8002260:	b10c      	cbz	r4, 8002266 <USB_EP0StartXfer+0xea>
    {
      ep->xfer_len = ep->maxpacket;
 8002262:	688c      	ldr	r4, [r1, #8]
 8002264:	614c      	str	r4, [r1, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8002266:	691c      	ldr	r4, [r3, #16]
 8002268:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800226c:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800226e:	691d      	ldr	r5, [r3, #16]
 8002270:	688c      	ldr	r4, [r1, #8]
 8002272:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8002276:	432c      	orrs	r4, r5
 8002278:	611c      	str	r4, [r3, #16]

    if (dma == 1U)
 800227a:	2a01      	cmp	r2, #1
 800227c:	d102      	bne.n	8002284 <USB_EP0StartXfer+0x108>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800227e:	68ca      	ldr	r2, [r1, #12]
 8002280:	b102      	cbz	r2, 8002284 <USB_EP0StartXfer+0x108>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8002282:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8002284:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002288:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800228c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
  }

  return HAL_OK;
}
 8002290:	2000      	movs	r0, #0
 8002292:	bc70      	pop	{r4, r5, r6}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop

08002298 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8002298:	b470      	push	{r4, r5, r6}
 800229a:	f89d 400c 	ldrb.w	r4, [sp, #12]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pSrc = (uint32_t *)src;
  uint32_t count32b, i;

  if (dma == 0U)
 800229e:	b96c      	cbnz	r4, 80022bc <USB_WritePacket+0x24>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80022a0:	3303      	adds	r3, #3
 80022a2:	089b      	lsrs	r3, r3, #2
    for (i = 0U; i < count32b; i++)
 80022a4:	2500      	movs	r5, #0
 80022a6:	e007      	b.n	80022b8 <USB_WritePacket+0x20>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80022a8:	eb00 3402 	add.w	r4, r0, r2, lsl #12
 80022ac:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
 80022b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80022b4:	6026      	str	r6, [r4, #0]
  uint32_t count32b, i;

  if (dma == 0U)
  {
    count32b = ((uint32_t)len + 3U) / 4U;
    for (i = 0U; i < count32b; i++)
 80022b6:	3501      	adds	r5, #1
 80022b8:	429d      	cmp	r5, r3
 80022ba:	d3f5      	bcc.n	80022a8 <USB_WritePacket+0x10>
      pSrc++;
    }
  }

  return HAL_OK;
}
 80022bc:	2000      	movs	r0, #0
 80022be:	bc70      	pop	{r4, r5, r6}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop

080022c4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80022c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022c6:	b083      	sub	sp, #12
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 80022c8:	780c      	ldrb	r4, [r1, #0]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80022ca:	784b      	ldrb	r3, [r1, #1]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	f040 80ab 	bne.w	8002428 <USB_EPStartXfer+0x164>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80022d2:	694b      	ldr	r3, [r1, #20]
 80022d4:	b9b3      	cbnz	r3, 8002304 <USB_EPStartXfer+0x40>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80022d6:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80022da:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80022de:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80022e2:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80022e6:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80022ea:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80022ee:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80022f2:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80022f6:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80022fa:	0ced      	lsrs	r5, r5, #19
 80022fc:	04ed      	lsls	r5, r5, #19
 80022fe:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
 8002302:	e032      	b.n	800236a <USB_EPStartXfer+0xa6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8002304:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8002308:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 800230c:	0ced      	lsrs	r5, r5, #19
 800230e:	04ed      	lsls	r5, r5, #19
 8002310:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8002314:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8002318:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800231c:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8002320:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8002324:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
 8002328:	694d      	ldr	r5, [r1, #20]
 800232a:	688e      	ldr	r6, [r1, #8]
 800232c:	4435      	add	r5, r6
 800232e:	3d01      	subs	r5, #1
 8002330:	fbb5 f5f6 	udiv	r5, r5, r6
 8002334:	4e65      	ldr	r6, [pc, #404]	; (80024cc <USB_EPStartXfer+0x208>)
 8002336:	ea06 45c5 	and.w	r5, r6, r5, lsl #19
 800233a:	433d      	orrs	r5, r7
 800233c:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8002340:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8002344:	694d      	ldr	r5, [r1, #20]
 8002346:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800234a:	4335      	orrs	r5, r6
 800234c:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8002350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);

      if (ep->type == EP_TYPE_ISOC)
 8002354:	78cd      	ldrb	r5, [r1, #3]
 8002356:	2d01      	cmp	r5, #1
 8002358:	d107      	bne.n	800236a <USB_EPStartXfer+0xa6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800235a:	691d      	ldr	r5, [r3, #16]
 800235c:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 8002360:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8002362:	691d      	ldr	r5, [r3, #16]
 8002364:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8002368:	611d      	str	r5, [r3, #16]
      }
    }

    if (dma == 1U)
 800236a:	2a01      	cmp	r2, #1
 800236c:	d127      	bne.n	80023be <USB_EPStartXfer+0xfa>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800236e:	690b      	ldr	r3, [r1, #16]
 8002370:	b11b      	cbz	r3, 800237a <USB_EPStartXfer+0xb6>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8002372:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8002376:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
      }

      if (ep->type == EP_TYPE_ISOC)
 800237a:	78cb      	ldrb	r3, [r1, #3]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d115      	bne.n	80023ac <USB_EPStartXfer+0xe8>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8002380:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8002384:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002388:	d108      	bne.n	800239c <USB_EPStartXfer+0xd8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800238a:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800238e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002392:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002396:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
 800239a:	e007      	b.n	80023ac <USB_EPStartXfer+0xe8>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800239c:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80023a0:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 80023a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023a8:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80023ac:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80023b0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 80023b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80023b8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 80023bc:	e083      	b.n	80024c6 <USB_EPStartXfer+0x202>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80023be:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80023c2:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 80023c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80023ca:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900

      if (ep->type != EP_TYPE_ISOC)
 80023ce:	78cb      	ldrb	r3, [r1, #3]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d00e      	beq.n	80023f2 <USB_EPStartXfer+0x12e>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80023d4:	694b      	ldr	r3, [r1, #20]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d075      	beq.n	80024c6 <USB_EPStartXfer+0x202>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80023da:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 80023de:	780b      	ldrb	r3, [r1, #0]
 80023e0:	f003 030f 	and.w	r3, r3, #15
 80023e4:	2201      	movs	r2, #1
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	4323      	orrs	r3, r4
 80023ec:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 80023f0:	e069      	b.n	80024c6 <USB_EPStartXfer+0x202>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80023f2:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80023f6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80023fa:	d106      	bne.n	800240a <USB_EPStartXfer+0x146>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80023fc:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8002400:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002404:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8002408:	e005      	b.n	8002416 <USB_EPStartXfer+0x152>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800240a:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800240e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002412:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8002416:	4614      	mov	r4, r2
 8002418:	460b      	mov	r3, r1
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800241a:	68c9      	ldr	r1, [r1, #12]
 800241c:	781a      	ldrb	r2, [r3, #0]
 800241e:	8a9b      	ldrh	r3, [r3, #20]
 8002420:	9400      	str	r4, [sp, #0]
 8002422:	f7ff ff39 	bl	8002298 <USB_WritePacket>
 8002426:	e04e      	b.n	80024c6 <USB_EPStartXfer+0x202>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8002428:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800242c:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 8002430:	691d      	ldr	r5, [r3, #16]
 8002432:	0ced      	lsrs	r5, r5, #19
 8002434:	04ed      	lsls	r5, r5, #19
 8002436:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8002438:	691d      	ldr	r5, [r3, #16]
 800243a:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800243e:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8002442:	611d      	str	r5, [r3, #16]

    if (ep->xfer_len == 0U)
 8002444:	694d      	ldr	r5, [r1, #20]
 8002446:	b955      	cbnz	r5, 800245e <USB_EPStartXfer+0x19a>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8002448:	691e      	ldr	r6, [r3, #16]
 800244a:	688d      	ldr	r5, [r1, #8]
 800244c:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8002450:	4335      	orrs	r5, r6
 8002452:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8002454:	691d      	ldr	r5, [r3, #16]
 8002456:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800245a:	611d      	str	r5, [r3, #16]
 800245c:	e013      	b.n	8002486 <USB_EPStartXfer+0x1c2>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800245e:	688e      	ldr	r6, [r1, #8]
 8002460:	4435      	add	r5, r6
 8002462:	3d01      	subs	r5, #1
 8002464:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8002468:	691f      	ldr	r7, [r3, #16]
 800246a:	4e18      	ldr	r6, [pc, #96]	; (80024cc <USB_EPStartXfer+0x208>)
 800246c:	ea06 46c5 	and.w	r6, r6, r5, lsl #19
 8002470:	433e      	orrs	r6, r7
 8002472:	611e      	str	r6, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8002474:	691f      	ldr	r7, [r3, #16]
 8002476:	688e      	ldr	r6, [r1, #8]
 8002478:	b2ad      	uxth	r5, r5
 800247a:	fb06 f505 	mul.w	r5, r6, r5
 800247e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8002482:	433d      	orrs	r5, r7
 8002484:	611d      	str	r5, [r3, #16]
    }

    if (dma == 1U)
 8002486:	2a01      	cmp	r2, #1
 8002488:	d102      	bne.n	8002490 <USB_EPStartXfer+0x1cc>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800248a:	68ca      	ldr	r2, [r1, #12]
 800248c:	b102      	cbz	r2, 8002490 <USB_EPStartXfer+0x1cc>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800248e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8002490:	78cb      	ldrb	r3, [r1, #3]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d111      	bne.n	80024ba <USB_EPStartXfer+0x1f6>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8002496:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800249a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800249e:	d106      	bne.n	80024ae <USB_EPStartXfer+0x1ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80024a0:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 80024a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80024a8:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 80024ac:	e005      	b.n	80024ba <USB_EPStartXfer+0x1f6>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80024ae:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 80024b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b6:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80024ba:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 80024be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80024c2:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
  }

  return HAL_OK;
}
 80024c6:	2000      	movs	r0, #0
 80024c8:	b003      	add	sp, #12
 80024ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024cc:	1ff80000 	.word	0x1ff80000

080024d0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80024d0:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pDest = (uint32_t *)dest;
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80024d2:	3203      	adds	r2, #3
 80024d4:	0892      	lsrs	r2, r2, #2

  for (i = 0U; i < count32b; i++)
 80024d6:	2300      	movs	r3, #0
 80024d8:	e005      	b.n	80024e6 <USB_ReadPacket+0x16>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80024da:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 80024de:	6824      	ldr	r4, [r4, #0]
 80024e0:	f841 4b04 	str.w	r4, [r1], #4
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pDest = (uint32_t *)dest;
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;

  for (i = 0U; i < count32b; i++)
 80024e4:	3301      	adds	r3, #1
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d3f7      	bcc.n	80024da <USB_ReadPacket+0xa>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
    pDest++;
  }

  return ((void *)pDest);
}
 80024ea:	4608      	mov	r0, r1
 80024ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop

080024f4 <USB_EPSetStall>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 80024f4:	780b      	ldrb	r3, [r1, #0]

  if (ep->is_in == 1U)
 80024f6:	784a      	ldrb	r2, [r1, #1]
 80024f8:	2a01      	cmp	r2, #1
 80024fa:	d113      	bne.n	8002524 <USB_EPSetStall+0x30>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80024fc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002500:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8002504:	2a00      	cmp	r2, #0
 8002506:	db06      	blt.n	8002516 <USB_EPSetStall+0x22>
 8002508:	b12b      	cbz	r3, 8002516 <USB_EPSetStall+0x22>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800250a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800250e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002512:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8002516:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800251a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800251e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8002522:	e012      	b.n	800254a <USB_EPSetStall+0x56>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8002524:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002528:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800252c:	2a00      	cmp	r2, #0
 800252e:	db06      	blt.n	800253e <USB_EPSetStall+0x4a>
 8002530:	b12b      	cbz	r3, 800253e <USB_EPSetStall+0x4a>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8002532:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002536:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800253a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800253e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002542:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002546:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
  }

  return HAL_OK;
}
 800254a:	2000      	movs	r0, #0
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop

08002550 <USB_EPClearStall>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8002550:	780b      	ldrb	r3, [r1, #0]

  if (ep->is_in == 1U)
 8002552:	784a      	ldrb	r2, [r1, #1]
 8002554:	2a01      	cmp	r2, #1
 8002556:	d113      	bne.n	8002580 <USB_EPClearStall+0x30>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002558:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800255c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002560:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002564:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8002568:	78cb      	ldrb	r3, [r1, #3]
 800256a:	3b02      	subs	r3, #2
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b01      	cmp	r3, #1
 8002570:	d819      	bhi.n	80025a6 <USB_EPClearStall+0x56>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8002572:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800257a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800257e:	e012      	b.n	80025a6 <USB_EPClearStall+0x56>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002580:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002584:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002588:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800258c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8002590:	78cb      	ldrb	r3, [r1, #3]
 8002592:	3b02      	subs	r3, #2
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b01      	cmp	r3, #1
 8002598:	d805      	bhi.n	80025a6 <USB_EPClearStall+0x56>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800259a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800259e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025a2:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    }
  }
  return HAL_OK;
}
 80025a6:	2000      	movs	r0, #0
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop

080025ac <USB_SetDevAddress>:
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80025ac:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80025b0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80025b4:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80025b8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80025bc:	0109      	lsls	r1, r1, #4
 80025be:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 80025c2:	4319      	orrs	r1, r3
 80025c4:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800

  return HAL_OK;
}
 80025c8:	2000      	movs	r0, #0
 80025ca:	4770      	bx	lr

080025cc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80025cc:	b508      	push	{r3, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80025ce:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80025d2:	f023 0302 	bic.w	r3, r3, #2
 80025d6:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80025da:	2003      	movs	r0, #3
 80025dc:	f000 ff14 	bl	8003408 <HAL_Delay>

  return HAL_OK;
}
 80025e0:	2000      	movs	r0, #0
 80025e2:	bd08      	pop	{r3, pc}

080025e4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80025e4:	b508      	push	{r3, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80025e6:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80025ea:	f043 0302 	orr.w	r3, r3, #2
 80025ee:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80025f2:	2003      	movs	r0, #3
 80025f4:	f000 ff08 	bl	8003408 <HAL_Delay>

  return HAL_OK;
}
 80025f8:	2000      	movs	r0, #0
 80025fa:	bd08      	pop	{r3, pc}

080025fc <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80025fc:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80025fe:	6980      	ldr	r0, [r0, #24]

  return tmpreg;
}
 8002600:	4010      	ands	r0, r2
 8002602:	4770      	bx	lr

08002604 <USB_ReadDevAllOutEpInterrupt>:
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8002604:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8002608:	f8d0 0818 	ldr.w	r0, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	4018      	ands	r0, r3

  return ((tmpreg & 0xffff0000U) >> 16);
}
 8002610:	0c00      	lsrs	r0, r0, #16
 8002612:	4770      	bx	lr

08002614 <USB_ReadDevAllInEpInterrupt>:
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8002614:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8002618:	f8d0 0818 	ldr.w	r0, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	4018      	ands	r0, r3

  return ((tmpreg & 0xFFFFU));
}
 8002620:	b280      	uxth	r0, r0
 8002622:	4770      	bx	lr

08002624 <USB_ReadDevOutEPInterrupt>:
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8002624:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8002628:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800262c:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8002630:	6940      	ldr	r0, [r0, #20]

  return tmpreg;
}
 8002632:	4010      	ands	r0, r2
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop

08002638 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8002638:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800263a:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800263e:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8002642:	f001 030f 	and.w	r3, r1, #15
 8002646:	fa22 f303 	lsr.w	r3, r2, r3
 800264a:	01db      	lsls	r3, r3, #7
 800264c:	b2db      	uxtb	r3, r3
 800264e:	4323      	orrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8002650:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8002654:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8002658:	6880      	ldr	r0, [r0, #8]

  return tmpreg;
}
 800265a:	4018      	ands	r0, r3
 800265c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop

08002664 <USB_GetMode>:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS) & 0x1U);
 8002664:	6940      	ldr	r0, [r0, #20]
}
 8002666:	f000 0001 	and.w	r0, r0, #1
 800266a:	4770      	bx	lr

0800266c <USB_ActivateSetup>:
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800266c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002670:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002674:	f023 0307 	bic.w	r3, r3, #7
 8002678:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800267c:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	f002 0206 	and.w	r2, r2, #6
 8002686:	2a04      	cmp	r2, #4
 8002688:	d105      	bne.n	8002696 <USB_ActivateSetup+0x2a>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800268a:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800268e:	f042 0203 	orr.w	r2, r2, #3
 8002692:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800269c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 800269e:	2000      	movs	r0, #0
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop

080026a4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80026a4:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80026a6:	6c04      	ldr	r4, [r0, #64]	; 0x40

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80026a8:	4b14      	ldr	r3, [pc, #80]	; (80026fc <USB_EP0_OutStart+0x58>)
 80026aa:	429c      	cmp	r4, r3
 80026ac:	d903      	bls.n	80026b6 <USB_EP0_OutStart+0x12>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80026ae:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	db1e      	blt.n	80026f4 <USB_EP0_OutStart+0x50>
    {
      return HAL_OK;
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80026b6:	2400      	movs	r4, #0
 80026b8:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80026bc:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80026c0:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80026c4:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80026c8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80026cc:	f044 0418 	orr.w	r4, r4, #24
 80026d0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80026d4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80026d8:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 80026dc:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10

  if (dma == 1U)
 80026e0:	2901      	cmp	r1, #1
 80026e2:	d107      	bne.n	80026f4 <USB_EP0_OutStart+0x50>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80026e4:	f8c0 2b14 	str.w	r2, [r0, #2836]	; 0xb14
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80026e8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80026ec:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80026f0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
  }

  return HAL_OK;
}
 80026f4:	2000      	movs	r0, #0
 80026f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	4f54300a 	.word	0x4f54300a

08002700 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002700:	2800      	cmp	r0, #0
 8002702:	f000 81d7 	beq.w	8002ab4 <HAL_RCC_OscConfig+0x3b4>
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002706:	b570      	push	{r4, r5, r6, lr}
 8002708:	b082      	sub	sp, #8
 800270a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800270c:	6803      	ldr	r3, [r0, #0]
 800270e:	f013 0f01 	tst.w	r3, #1
 8002712:	d05a      	beq.n	80027ca <HAL_RCC_OscConfig+0xca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002714:	4ba0      	ldr	r3, [pc, #640]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f003 030c 	and.w	r3, r3, #12
 800271c:	2b04      	cmp	r3, #4
 800271e:	d00a      	beq.n	8002736 <HAL_RCC_OscConfig+0x36>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002720:	4b9d      	ldr	r3, [pc, #628]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f003 030c 	and.w	r3, r3, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002728:	2b08      	cmp	r3, #8
 800272a:	d10d      	bne.n	8002748 <HAL_RCC_OscConfig+0x48>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800272c:	4b9a      	ldr	r3, [pc, #616]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002734:	d008      	beq.n	8002748 <HAL_RCC_OscConfig+0x48>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002736:	4b98      	ldr	r3, [pc, #608]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800273e:	d044      	beq.n	80027ca <HAL_RCC_OscConfig+0xca>
 8002740:	6863      	ldr	r3, [r4, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d141      	bne.n	80027ca <HAL_RCC_OscConfig+0xca>
 8002746:	e1b7      	b.n	8002ab8 <HAL_RCC_OscConfig+0x3b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002748:	6863      	ldr	r3, [r4, #4]
 800274a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800274e:	d105      	bne.n	800275c <HAL_RCC_OscConfig+0x5c>
 8002750:	4a91      	ldr	r2, [pc, #580]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002752:	6813      	ldr	r3, [r2, #0]
 8002754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	e015      	b.n	8002788 <HAL_RCC_OscConfig+0x88>
 800275c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002760:	d109      	bne.n	8002776 <HAL_RCC_OscConfig+0x76>
 8002762:	4b8d      	ldr	r3, [pc, #564]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800276a:	601a      	str	r2, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x88>
 8002776:	4b88      	ldr	r3, [pc, #544]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002786:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002788:	6863      	ldr	r3, [r4, #4]
 800278a:	b17b      	cbz	r3, 80027ac <HAL_RCC_OscConfig+0xac>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800278c:	f000 fe36 	bl	80033fc <HAL_GetTick>
 8002790:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002792:	e005      	b.n	80027a0 <HAL_RCC_OscConfig+0xa0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002794:	f000 fe32 	bl	80033fc <HAL_GetTick>
 8002798:	1b40      	subs	r0, r0, r5
 800279a:	2864      	cmp	r0, #100	; 0x64
 800279c:	f200 818e 	bhi.w	8002abc <HAL_RCC_OscConfig+0x3bc>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a0:	4b7d      	ldr	r3, [pc, #500]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80027a8:	d0f4      	beq.n	8002794 <HAL_RCC_OscConfig+0x94>
 80027aa:	e00e      	b.n	80027ca <HAL_RCC_OscConfig+0xca>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ac:	f000 fe26 	bl	80033fc <HAL_GetTick>
 80027b0:	4605      	mov	r5, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027b2:	e005      	b.n	80027c0 <HAL_RCC_OscConfig+0xc0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027b4:	f000 fe22 	bl	80033fc <HAL_GetTick>
 80027b8:	1b40      	subs	r0, r0, r5
 80027ba:	2864      	cmp	r0, #100	; 0x64
 80027bc:	f200 8180 	bhi.w	8002ac0 <HAL_RCC_OscConfig+0x3c0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027c0:	4b75      	ldr	r3, [pc, #468]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80027c8:	d1f4      	bne.n	80027b4 <HAL_RCC_OscConfig+0xb4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ca:	6823      	ldr	r3, [r4, #0]
 80027cc:	f013 0f02 	tst.w	r3, #2
 80027d0:	d050      	beq.n	8002874 <HAL_RCC_OscConfig+0x174>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027d2:	4b71      	ldr	r3, [pc, #452]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f013 0f0c 	tst.w	r3, #12
 80027da:	d00a      	beq.n	80027f2 <HAL_RCC_OscConfig+0xf2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027dc:	4b6e      	ldr	r3, [pc, #440]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80027e4:	2b08      	cmp	r3, #8
 80027e6:	d116      	bne.n	8002816 <HAL_RCC_OscConfig+0x116>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027e8:	4b6b      	ldr	r3, [pc, #428]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80027f0:	d111      	bne.n	8002816 <HAL_RCC_OscConfig+0x116>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027f2:	4b69      	ldr	r3, [pc, #420]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f013 0f02 	tst.w	r3, #2
 80027fa:	d003      	beq.n	8002804 <HAL_RCC_OscConfig+0x104>
 80027fc:	68e3      	ldr	r3, [r4, #12]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	f040 8160 	bne.w	8002ac4 <HAL_RCC_OscConfig+0x3c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002804:	4a64      	ldr	r2, [pc, #400]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002806:	6813      	ldr	r3, [r2, #0]
 8002808:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800280c:	6921      	ldr	r1, [r4, #16]
 800280e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002812:	6013      	str	r3, [r2, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002814:	e02e      	b.n	8002874 <HAL_RCC_OscConfig+0x174>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002816:	68e3      	ldr	r3, [r4, #12]
 8002818:	b1d3      	cbz	r3, 8002850 <HAL_RCC_OscConfig+0x150>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800281a:	2201      	movs	r2, #1
 800281c:	4b5f      	ldr	r3, [pc, #380]	; (800299c <HAL_RCC_OscConfig+0x29c>)
 800281e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002820:	f000 fdec 	bl	80033fc <HAL_GetTick>
 8002824:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002826:	e005      	b.n	8002834 <HAL_RCC_OscConfig+0x134>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002828:	f000 fde8 	bl	80033fc <HAL_GetTick>
 800282c:	1b40      	subs	r0, r0, r5
 800282e:	2802      	cmp	r0, #2
 8002830:	f200 814a 	bhi.w	8002ac8 <HAL_RCC_OscConfig+0x3c8>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002834:	4b58      	ldr	r3, [pc, #352]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f013 0f02 	tst.w	r3, #2
 800283c:	d0f4      	beq.n	8002828 <HAL_RCC_OscConfig+0x128>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283e:	4a56      	ldr	r2, [pc, #344]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002840:	6813      	ldr	r3, [r2, #0]
 8002842:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002846:	6921      	ldr	r1, [r4, #16]
 8002848:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	e011      	b.n	8002874 <HAL_RCC_OscConfig+0x174>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002850:	2200      	movs	r2, #0
 8002852:	4b52      	ldr	r3, [pc, #328]	; (800299c <HAL_RCC_OscConfig+0x29c>)
 8002854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002856:	f000 fdd1 	bl	80033fc <HAL_GetTick>
 800285a:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800285c:	e005      	b.n	800286a <HAL_RCC_OscConfig+0x16a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800285e:	f000 fdcd 	bl	80033fc <HAL_GetTick>
 8002862:	1b40      	subs	r0, r0, r5
 8002864:	2802      	cmp	r0, #2
 8002866:	f200 8131 	bhi.w	8002acc <HAL_RCC_OscConfig+0x3cc>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800286a:	4b4b      	ldr	r3, [pc, #300]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f013 0f02 	tst.w	r3, #2
 8002872:	d1f4      	bne.n	800285e <HAL_RCC_OscConfig+0x15e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002874:	6823      	ldr	r3, [r4, #0]
 8002876:	f013 0f08 	tst.w	r3, #8
 800287a:	d026      	beq.n	80028ca <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800287c:	6963      	ldr	r3, [r4, #20]
 800287e:	b193      	cbz	r3, 80028a6 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002880:	2201      	movs	r2, #1
 8002882:	4b47      	ldr	r3, [pc, #284]	; (80029a0 <HAL_RCC_OscConfig+0x2a0>)
 8002884:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002886:	f000 fdb9 	bl	80033fc <HAL_GetTick>
 800288a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800288c:	e005      	b.n	800289a <HAL_RCC_OscConfig+0x19a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800288e:	f000 fdb5 	bl	80033fc <HAL_GetTick>
 8002892:	1b40      	subs	r0, r0, r5
 8002894:	2802      	cmp	r0, #2
 8002896:	f200 811b 	bhi.w	8002ad0 <HAL_RCC_OscConfig+0x3d0>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800289a:	4b3f      	ldr	r3, [pc, #252]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 800289c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800289e:	f013 0f02 	tst.w	r3, #2
 80028a2:	d0f4      	beq.n	800288e <HAL_RCC_OscConfig+0x18e>
 80028a4:	e011      	b.n	80028ca <HAL_RCC_OscConfig+0x1ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028a6:	2200      	movs	r2, #0
 80028a8:	4b3d      	ldr	r3, [pc, #244]	; (80029a0 <HAL_RCC_OscConfig+0x2a0>)
 80028aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ac:	f000 fda6 	bl	80033fc <HAL_GetTick>
 80028b0:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028b2:	e005      	b.n	80028c0 <HAL_RCC_OscConfig+0x1c0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028b4:	f000 fda2 	bl	80033fc <HAL_GetTick>
 80028b8:	1b40      	subs	r0, r0, r5
 80028ba:	2802      	cmp	r0, #2
 80028bc:	f200 810a 	bhi.w	8002ad4 <HAL_RCC_OscConfig+0x3d4>

      /* Get Start Tick */
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028c0:	4b35      	ldr	r3, [pc, #212]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80028c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028c4:	f013 0f02 	tst.w	r3, #2
 80028c8:	d1f4      	bne.n	80028b4 <HAL_RCC_OscConfig+0x1b4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ca:	6823      	ldr	r3, [r4, #0]
 80028cc:	f013 0f04 	tst.w	r3, #4
 80028d0:	d07d      	beq.n	80029ce <HAL_RCC_OscConfig+0x2ce>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028d2:	4b31      	ldr	r3, [pc, #196]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80028da:	d10d      	bne.n	80028f8 <HAL_RCC_OscConfig+0x1f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028dc:	2300      	movs	r3, #0
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	4b2d      	ldr	r3, [pc, #180]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 80028e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028e8:	641a      	str	r2, [r3, #64]	; 0x40
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f0:	9301      	str	r3, [sp, #4]
 80028f2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80028f4:	2501      	movs	r5, #1
 80028f6:	e000      	b.n	80028fa <HAL_RCC_OscConfig+0x1fa>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 80028f8:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028fa:	4b2a      	ldr	r3, [pc, #168]	; (80029a4 <HAL_RCC_OscConfig+0x2a4>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002902:	d113      	bne.n	800292c <HAL_RCC_OscConfig+0x22c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002904:	4a27      	ldr	r2, [pc, #156]	; (80029a4 <HAL_RCC_OscConfig+0x2a4>)
 8002906:	6813      	ldr	r3, [r2, #0]
 8002908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800290c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290e:	f000 fd75 	bl	80033fc <HAL_GetTick>
 8002912:	4606      	mov	r6, r0

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002914:	e005      	b.n	8002922 <HAL_RCC_OscConfig+0x222>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002916:	f000 fd71 	bl	80033fc <HAL_GetTick>
 800291a:	1b80      	subs	r0, r0, r6
 800291c:	2802      	cmp	r0, #2
 800291e:	f200 80db 	bhi.w	8002ad8 <HAL_RCC_OscConfig+0x3d8>
      SET_BIT(PWR->CR, PWR_CR_DBP);

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002922:	4b20      	ldr	r3, [pc, #128]	; (80029a4 <HAL_RCC_OscConfig+0x2a4>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f413 7f80 	tst.w	r3, #256	; 0x100
 800292a:	d0f4      	beq.n	8002916 <HAL_RCC_OscConfig+0x216>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800292c:	68a3      	ldr	r3, [r4, #8]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d105      	bne.n	800293e <HAL_RCC_OscConfig+0x23e>
 8002932:	4a19      	ldr	r2, [pc, #100]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002934:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002936:	f043 0301 	orr.w	r3, r3, #1
 800293a:	6713      	str	r3, [r2, #112]	; 0x70
 800293c:	e014      	b.n	8002968 <HAL_RCC_OscConfig+0x268>
 800293e:	2b05      	cmp	r3, #5
 8002940:	d109      	bne.n	8002956 <HAL_RCC_OscConfig+0x256>
 8002942:	4b15      	ldr	r3, [pc, #84]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002944:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002946:	f042 0204 	orr.w	r2, r2, #4
 800294a:	671a      	str	r2, [r3, #112]	; 0x70
 800294c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	671a      	str	r2, [r3, #112]	; 0x70
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x268>
 8002956:	4b10      	ldr	r3, [pc, #64]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002958:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800295a:	f022 0201 	bic.w	r2, r2, #1
 800295e:	671a      	str	r2, [r3, #112]	; 0x70
 8002960:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002962:	f022 0204 	bic.w	r2, r2, #4
 8002966:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002968:	68a3      	ldr	r3, [r4, #8]
 800296a:	b18b      	cbz	r3, 8002990 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800296c:	f000 fd46 	bl	80033fc <HAL_GetTick>
 8002970:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002972:	e007      	b.n	8002984 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002974:	f000 fd42 	bl	80033fc <HAL_GetTick>
 8002978:	1b80      	subs	r0, r0, r6
 800297a:	f241 3388 	movw	r3, #5000	; 0x1388
 800297e:	4298      	cmp	r0, r3
 8002980:	f200 80ac 	bhi.w	8002adc <HAL_RCC_OscConfig+0x3dc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002984:	4b04      	ldr	r3, [pc, #16]	; (8002998 <HAL_RCC_OscConfig+0x298>)
 8002986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002988:	f013 0f02 	tst.w	r3, #2
 800298c:	d0f2      	beq.n	8002974 <HAL_RCC_OscConfig+0x274>
 800298e:	e018      	b.n	80029c2 <HAL_RCC_OscConfig+0x2c2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002990:	f000 fd34 	bl	80033fc <HAL_GetTick>
 8002994:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002996:	e00f      	b.n	80029b8 <HAL_RCC_OscConfig+0x2b8>
 8002998:	40023800 	.word	0x40023800
 800299c:	42470000 	.word	0x42470000
 80029a0:	42470e80 	.word	0x42470e80
 80029a4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029a8:	f000 fd28 	bl	80033fc <HAL_GetTick>
 80029ac:	1b80      	subs	r0, r0, r6
 80029ae:	f241 3388 	movw	r3, #5000	; 0x1388
 80029b2:	4298      	cmp	r0, r3
 80029b4:	f200 8094 	bhi.w	8002ae0 <HAL_RCC_OscConfig+0x3e0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029b8:	4b55      	ldr	r3, [pc, #340]	; (8002b10 <HAL_RCC_OscConfig+0x410>)
 80029ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029bc:	f013 0f02 	tst.w	r3, #2
 80029c0:	d1f2      	bne.n	80029a8 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029c2:	b125      	cbz	r5, 80029ce <HAL_RCC_OscConfig+0x2ce>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029c4:	4a52      	ldr	r2, [pc, #328]	; (8002b10 <HAL_RCC_OscConfig+0x410>)
 80029c6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80029c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ce:	69a3      	ldr	r3, [r4, #24]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f000 8087 	beq.w	8002ae4 <HAL_RCC_OscConfig+0x3e4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029d6:	4a4e      	ldr	r2, [pc, #312]	; (8002b10 <HAL_RCC_OscConfig+0x410>)
 80029d8:	6892      	ldr	r2, [r2, #8]
 80029da:	f002 020c 	and.w	r2, r2, #12
 80029de:	2a08      	cmp	r2, #8
 80029e0:	d048      	beq.n	8002a74 <HAL_RCC_OscConfig+0x374>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d133      	bne.n	8002a4e <HAL_RCC_OscConfig+0x34e>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e6:	2200      	movs	r2, #0
 80029e8:	4b4a      	ldr	r3, [pc, #296]	; (8002b14 <HAL_RCC_OscConfig+0x414>)
 80029ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ec:	f000 fd06 	bl	80033fc <HAL_GetTick>
 80029f0:	4605      	mov	r5, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029f2:	e004      	b.n	80029fe <HAL_RCC_OscConfig+0x2fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029f4:	f000 fd02 	bl	80033fc <HAL_GetTick>
 80029f8:	1b40      	subs	r0, r0, r5
 80029fa:	2802      	cmp	r0, #2
 80029fc:	d874      	bhi.n	8002ae8 <HAL_RCC_OscConfig+0x3e8>

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029fe:	4b44      	ldr	r3, [pc, #272]	; (8002b10 <HAL_RCC_OscConfig+0x410>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a06:	d1f5      	bne.n	80029f4 <HAL_RCC_OscConfig+0x2f4>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a08:	69e2      	ldr	r2, [r4, #28]
 8002a0a:	6a23      	ldr	r3, [r4, #32]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002a10:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002a14:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002a16:	0852      	lsrs	r2, r2, #1
 8002a18:	3a01      	subs	r2, #1
 8002a1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002a1e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002a20:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002a24:	4a3a      	ldr	r2, [pc, #232]	; (8002b10 <HAL_RCC_OscConfig+0x410>)
 8002a26:	6053      	str	r3, [r2, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a28:	2201      	movs	r2, #1
 8002a2a:	4b3a      	ldr	r3, [pc, #232]	; (8002b14 <HAL_RCC_OscConfig+0x414>)
 8002a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a2e:	f000 fce5 	bl	80033fc <HAL_GetTick>
 8002a32:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a34:	e004      	b.n	8002a40 <HAL_RCC_OscConfig+0x340>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a36:	f000 fce1 	bl	80033fc <HAL_GetTick>
 8002a3a:	1b00      	subs	r0, r0, r4
 8002a3c:	2802      	cmp	r0, #2
 8002a3e:	d855      	bhi.n	8002aec <HAL_RCC_OscConfig+0x3ec>

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a40:	4b33      	ldr	r3, [pc, #204]	; (8002b10 <HAL_RCC_OscConfig+0x410>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a48:	d0f5      	beq.n	8002a36 <HAL_RCC_OscConfig+0x336>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	e05d      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a4e:	2200      	movs	r2, #0
 8002a50:	4b30      	ldr	r3, [pc, #192]	; (8002b14 <HAL_RCC_OscConfig+0x414>)
 8002a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a54:	f000 fcd2 	bl	80033fc <HAL_GetTick>
 8002a58:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a5a:	e004      	b.n	8002a66 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a5c:	f000 fcce 	bl	80033fc <HAL_GetTick>
 8002a60:	1b00      	subs	r0, r0, r4
 8002a62:	2802      	cmp	r0, #2
 8002a64:	d844      	bhi.n	8002af0 <HAL_RCC_OscConfig+0x3f0>

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a66:	4b2a      	ldr	r3, [pc, #168]	; (8002b10 <HAL_RCC_OscConfig+0x410>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a6e:	d1f5      	bne.n	8002a5c <HAL_RCC_OscConfig+0x35c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002a70:	2000      	movs	r0, #0
 8002a72:	e04a      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d03d      	beq.n	8002af4 <HAL_RCC_OscConfig+0x3f4>
        return HAL_ERROR;
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a78:	4b25      	ldr	r3, [pc, #148]	; (8002b10 <HAL_RCC_OscConfig+0x410>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a7c:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8002a80:	69e2      	ldr	r2, [r4, #28]
 8002a82:	4291      	cmp	r1, r2
 8002a84:	d138      	bne.n	8002af8 <HAL_RCC_OscConfig+0x3f8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a8a:	6a21      	ldr	r1, [r4, #32]
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8c:	428a      	cmp	r2, r1
 8002a8e:	d135      	bne.n	8002afc <HAL_RCC_OscConfig+0x3fc>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002a90:	6a61      	ldr	r1, [r4, #36]	; 0x24
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a92:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002a96:	401a      	ands	r2, r3
 8002a98:	428a      	cmp	r2, r1
 8002a9a:	d131      	bne.n	8002b00 <HAL_RCC_OscConfig+0x400>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a9c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002aa0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002aa2:	428a      	cmp	r2, r1
 8002aa4:	d12e      	bne.n	8002b04 <HAL_RCC_OscConfig+0x404>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002aa6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002aaa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d02b      	beq.n	8002b08 <HAL_RCC_OscConfig+0x408>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
        {
          return HAL_ERROR;
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	e02a      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
  {
    return HAL_ERROR;
 8002ab4:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 8002ab6:	4770      	bx	lr
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
      {
        return HAL_ERROR;
 8002ab8:	2001      	movs	r0, #1
 8002aba:	e026      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002abc:	2003      	movs	r0, #3
 8002abe:	e024      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002ac0:	2003      	movs	r0, #3
 8002ac2:	e022      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
      {
        return HAL_ERROR;
 8002ac4:	2001      	movs	r0, #1
 8002ac6:	e020      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002ac8:	2003      	movs	r0, #3
 8002aca:	e01e      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002acc:	2003      	movs	r0, #3
 8002ace:	e01c      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002ad0:	2003      	movs	r0, #3
 8002ad2:	e01a      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002ad4:	2003      	movs	r0, #3
 8002ad6:	e018      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002ad8:	2003      	movs	r0, #3
 8002ada:	e016      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002adc:	2003      	movs	r0, #3
 8002ade:	e014      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
 8002ae0:	2003      	movs	r0, #3
 8002ae2:	e012      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002ae4:	2000      	movs	r0, #0
 8002ae6:	e010      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002ae8:	2003      	movs	r0, #3
 8002aea:	e00e      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002aec:	2003      	movs	r0, #3
 8002aee:	e00c      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 8002af0:	2003      	movs	r0, #3
 8002af2:	e00a      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8002af4:	2001      	movs	r0, #1
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
        {
          return HAL_ERROR;
 8002af8:	2001      	movs	r0, #1
 8002afa:	e006      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
 8002afc:	2001      	movs	r0, #1
 8002afe:	e004      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
 8002b00:	2001      	movs	r0, #1
 8002b02:	e002      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
 8002b04:	2001      	movs	r0, #1
 8002b06:	e000      	b.n	8002b0a <HAL_RCC_OscConfig+0x40a>
        }
      }
    }
  }
  return HAL_OK;
 8002b08:	2000      	movs	r0, #0
}
 8002b0a:	b002      	add	sp, #8
 8002b0c:	bd70      	pop	{r4, r5, r6, pc}
 8002b0e:	bf00      	nop
 8002b10:	40023800 	.word	0x40023800
 8002b14:	42470060 	.word	0x42470060

08002b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b18:	b538      	push	{r3, r4, r5, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b1a:	4b2f      	ldr	r3, [pc, #188]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 030c 	and.w	r3, r3, #12
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d055      	beq.n	8002bd2 <HAL_RCC_GetSysClockFreq+0xba>
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d001      	beq.n	8002b2e <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b2a:	482c      	ldr	r0, [pc, #176]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b2c:	bd38      	pop	{r3, r4, r5, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b2e:	4b2a      	ldr	r3, [pc, #168]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b30:	685a      	ldr	r2, [r3, #4]
 8002b32:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002b3c:	d020      	beq.n	8002b80 <HAL_RCC_GetSysClockFreq+0x68>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b3e:	4b26      	ldr	r3, [pc, #152]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002b46:	00dc      	lsls	r4, r3, #3
 8002b48:	2500      	movs	r5, #0
 8002b4a:	0169      	lsls	r1, r5, #5
 8002b4c:	ea41 61d4 	orr.w	r1, r1, r4, lsr #27
 8002b50:	0160      	lsls	r0, r4, #5
 8002b52:	1b04      	subs	r4, r0, r4
 8002b54:	eb61 0505 	sbc.w	r5, r1, r5
 8002b58:	01a9      	lsls	r1, r5, #6
 8002b5a:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002b5e:	01a0      	lsls	r0, r4, #6
 8002b60:	1b00      	subs	r0, r0, r4
 8002b62:	eb61 0105 	sbc.w	r1, r1, r5
 8002b66:	18c0      	adds	r0, r0, r3
 8002b68:	f141 0100 	adc.w	r1, r1, #0
 8002b6c:	024b      	lsls	r3, r1, #9
 8002b6e:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8002b72:	0244      	lsls	r4, r0, #9
 8002b74:	4620      	mov	r0, r4
 8002b76:	4619      	mov	r1, r3
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f7fd fb99 	bl	80002b0 <__aeabi_uldivmod>
 8002b7e:	e01f      	b.n	8002bc0 <HAL_RCC_GetSysClockFreq+0xa8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b80:	4b15      	ldr	r3, [pc, #84]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002b88:	00dc      	lsls	r4, r3, #3
 8002b8a:	2500      	movs	r5, #0
 8002b8c:	0169      	lsls	r1, r5, #5
 8002b8e:	ea41 61d4 	orr.w	r1, r1, r4, lsr #27
 8002b92:	0160      	lsls	r0, r4, #5
 8002b94:	1b04      	subs	r4, r0, r4
 8002b96:	eb61 0505 	sbc.w	r5, r1, r5
 8002b9a:	01a9      	lsls	r1, r5, #6
 8002b9c:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002ba0:	01a0      	lsls	r0, r4, #6
 8002ba2:	1b00      	subs	r0, r0, r4
 8002ba4:	eb61 0105 	sbc.w	r1, r1, r5
 8002ba8:	18c0      	adds	r0, r0, r3
 8002baa:	f141 0100 	adc.w	r1, r1, #0
 8002bae:	028b      	lsls	r3, r1, #10
 8002bb0:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8002bb4:	0284      	lsls	r4, r0, #10
 8002bb6:	4620      	mov	r0, r4
 8002bb8:	4619      	mov	r1, r3
 8002bba:	2300      	movs	r3, #0
 8002bbc:	f7fd fb78 	bl	80002b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bc0:	4b05      	ldr	r3, [pc, #20]	; (8002bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002bc8:	3301      	adds	r3, #1
 8002bca:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002bcc:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002bd0:	bd38      	pop	{r3, r4, r5, pc}
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bd2:	4803      	ldr	r0, [pc, #12]	; (8002be0 <HAL_RCC_GetSysClockFreq+0xc8>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002bd4:	bd38      	pop	{r3, r4, r5, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	00f42400 	.word	0x00f42400
 8002be0:	007a1200 	.word	0x007a1200

08002be4 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002be4:	2800      	cmp	r0, #0
 8002be6:	f000 8098 	beq.w	8002d1a <HAL_RCC_ClockConfig+0x136>
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bea:	b570      	push	{r4, r5, r6, lr}
 8002bec:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bee:	4b52      	ldr	r3, [pc, #328]	; (8002d38 <HAL_RCC_ClockConfig+0x154>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	428b      	cmp	r3, r1
 8002bf8:	d208      	bcs.n	8002c0c <HAL_RCC_ClockConfig+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bfa:	b2cb      	uxtb	r3, r1
 8002bfc:	4a4e      	ldr	r2, [pc, #312]	; (8002d38 <HAL_RCC_ClockConfig+0x154>)
 8002bfe:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c00:	6813      	ldr	r3, [r2, #0]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	4299      	cmp	r1, r3
 8002c08:	f040 8089 	bne.w	8002d1e <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c0c:	6823      	ldr	r3, [r4, #0]
 8002c0e:	f013 0f02 	tst.w	r3, #2
 8002c12:	d017      	beq.n	8002c44 <HAL_RCC_ClockConfig+0x60>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c14:	f013 0f04 	tst.w	r3, #4
 8002c18:	d004      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x40>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c1a:	4a48      	ldr	r2, [pc, #288]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002c1c:	6893      	ldr	r3, [r2, #8]
 8002c1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c24:	6823      	ldr	r3, [r4, #0]
 8002c26:	f013 0f08 	tst.w	r3, #8
 8002c2a:	d004      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x52>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c2c:	4a43      	ldr	r2, [pc, #268]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002c2e:	6893      	ldr	r3, [r2, #8]
 8002c30:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c34:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c36:	4841      	ldr	r0, [pc, #260]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002c38:	6883      	ldr	r3, [r0, #8]
 8002c3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c3e:	68a3      	ldr	r3, [r4, #8]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	6083      	str	r3, [r0, #8]
 8002c44:	460d      	mov	r5, r1
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c46:	6823      	ldr	r3, [r4, #0]
 8002c48:	f013 0f01 	tst.w	r3, #1
 8002c4c:	d02f      	beq.n	8002cae <HAL_RCC_ClockConfig+0xca>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c4e:	6862      	ldr	r2, [r4, #4]
 8002c50:	2a01      	cmp	r2, #1
 8002c52:	d105      	bne.n	8002c60 <HAL_RCC_ClockConfig+0x7c>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c54:	4b39      	ldr	r3, [pc, #228]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002c5c:	d10e      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x98>
 8002c5e:	e060      	b.n	8002d22 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c60:	1e93      	subs	r3, r2, #2
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d805      	bhi.n	8002c72 <HAL_RCC_ClockConfig+0x8e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c66:	4b35      	ldr	r3, [pc, #212]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002c6e:	d105      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x98>
 8002c70:	e059      	b.n	8002d26 <HAL_RCC_ClockConfig+0x142>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c72:	4b32      	ldr	r3, [pc, #200]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f013 0f02 	tst.w	r3, #2
 8002c7a:	d056      	beq.n	8002d2a <HAL_RCC_ClockConfig+0x146>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c7c:	492f      	ldr	r1, [pc, #188]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002c7e:	688b      	ldr	r3, [r1, #8]
 8002c80:	f023 0303 	bic.w	r3, r3, #3
 8002c84:	4313      	orrs	r3, r2
 8002c86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c88:	f000 fbb8 	bl	80033fc <HAL_GetTick>
 8002c8c:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	e006      	b.n	8002c9e <HAL_RCC_ClockConfig+0xba>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c90:	f000 fbb4 	bl	80033fc <HAL_GetTick>
 8002c94:	1b80      	subs	r0, r0, r6
 8002c96:	f241 3388 	movw	r3, #5000	; 0x1388
 8002c9a:	4298      	cmp	r0, r3
 8002c9c:	d847      	bhi.n	8002d2e <HAL_RCC_ClockConfig+0x14a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9e:	4b27      	ldr	r3, [pc, #156]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	6862      	ldr	r2, [r4, #4]
 8002ca8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002cac:	d1f0      	bne.n	8002c90 <HAL_RCC_ClockConfig+0xac>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cae:	4b22      	ldr	r3, [pc, #136]	; (8002d38 <HAL_RCC_ClockConfig+0x154>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	429d      	cmp	r5, r3
 8002cb8:	d207      	bcs.n	8002cca <HAL_RCC_ClockConfig+0xe6>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cba:	b2ea      	uxtb	r2, r5
 8002cbc:	4b1e      	ldr	r3, [pc, #120]	; (8002d38 <HAL_RCC_ClockConfig+0x154>)
 8002cbe:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	429d      	cmp	r5, r3
 8002cc8:	d133      	bne.n	8002d32 <HAL_RCC_ClockConfig+0x14e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	f013 0f04 	tst.w	r3, #4
 8002cd0:	d006      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cd2:	491a      	ldr	r1, [pc, #104]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002cd4:	688b      	ldr	r3, [r1, #8]
 8002cd6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002cda:	68e3      	ldr	r3, [r4, #12]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	f013 0f08 	tst.w	r3, #8
 8002ce6:	d007      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ce8:	4a14      	ldr	r2, [pc, #80]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002cea:	6893      	ldr	r3, [r2, #8]
 8002cec:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002cf0:	6921      	ldr	r1, [r4, #16]
 8002cf2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002cf6:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cf8:	f7ff ff0e 	bl	8002b18 <HAL_RCC_GetSysClockFreq>
 8002cfc:	4b0f      	ldr	r3, [pc, #60]	; (8002d3c <HAL_RCC_ClockConfig+0x158>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002d04:	4a0e      	ldr	r2, [pc, #56]	; (8002d40 <HAL_RCC_ClockConfig+0x15c>)
 8002d06:	5cd3      	ldrb	r3, [r2, r3]
 8002d08:	40d8      	lsrs	r0, r3
 8002d0a:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <HAL_RCC_ClockConfig+0x160>)
 8002d0c:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d0e:	4b0e      	ldr	r3, [pc, #56]	; (8002d48 <HAL_RCC_ClockConfig+0x164>)
 8002d10:	6818      	ldr	r0, [r3, #0]
 8002d12:	f003 fbcd 	bl	80064b0 <HAL_InitTick>

  return HAL_OK;
 8002d16:	2000      	movs	r0, #0
 8002d18:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
  {
    return HAL_ERROR;
 8002d1a:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 8002d1c:	4770      	bx	lr

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    {
      return HAL_ERROR;
 8002d1e:	2001      	movs	r0, #1
 8002d20:	bd70      	pop	{r4, r5, r6, pc}
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
      {
        return HAL_ERROR;
 8002d22:	2001      	movs	r0, #1
 8002d24:	bd70      	pop	{r4, r5, r6, pc}
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
      {
        return HAL_ERROR;
 8002d26:	2001      	movs	r0, #1
 8002d28:	bd70      	pop	{r4, r5, r6, pc}
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
      {
        return HAL_ERROR;
 8002d2a:	2001      	movs	r0, #1
 8002d2c:	bd70      	pop	{r4, r5, r6, pc}

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
 8002d2e:	2003      	movs	r0, #3
 8002d30:	bd70      	pop	{r4, r5, r6, pc}

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    {
      return HAL_ERROR;
 8002d32:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 8002d34:	bd70      	pop	{r4, r5, r6, pc}
 8002d36:	bf00      	nop
 8002d38:	40023c00 	.word	0x40023c00
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	08008128 	.word	0x08008128
 8002d44:	2000006c 	.word	0x2000006c
 8002d48:	20000064 	.word	0x20000064

08002d4c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002d4c:	4b01      	ldr	r3, [pc, #4]	; (8002d54 <HAL_RCC_GetHCLKFreq+0x8>)
 8002d4e:	6818      	ldr	r0, [r3, #0]
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	2000006c 	.word	0x2000006c

08002d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d58:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d5a:	f7ff fff7 	bl	8002d4c <HAL_RCC_GetHCLKFreq>
 8002d5e:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002d66:	4a03      	ldr	r2, [pc, #12]	; (8002d74 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002d68:	5cd3      	ldrb	r3, [r2, r3]
}
 8002d6a:	40d8      	lsrs	r0, r3
 8002d6c:	bd08      	pop	{r3, pc}
 8002d6e:	bf00      	nop
 8002d70:	40023800 	.word	0x40023800
 8002d74:	08008138 	.word	0x08008138

08002d78 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d78:	230f      	movs	r3, #15
 8002d7a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <HAL_RCC_GetClockConfig+0x34>)
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	f002 0203 	and.w	r2, r2, #3
 8002d84:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002d8c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002d94:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	08db      	lsrs	r3, r3, #3
 8002d9a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002d9e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002da0:	4b03      	ldr	r3, [pc, #12]	; (8002db0 <HAL_RCC_GetClockConfig+0x38>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 030f 	and.w	r3, r3, #15
 8002da8:	600b      	str	r3, [r1, #0]
 8002daa:	4770      	bx	lr
 8002dac:	40023800 	.word	0x40023800
 8002db0:	40023c00 	.word	0x40023c00

08002db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002db8:	b082      	sub	sp, #8
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dba:	2300      	movs	r3, #0
 8002dbc:	e0c1      	b.n	8002f42 <HAL_GPIO_Init+0x18e>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dc2:	680c      	ldr	r4, [r1, #0]
 8002dc4:	ea02 0504 	and.w	r5, r2, r4

    if(iocurrent == ioposition)
 8002dc8:	42aa      	cmp	r2, r5
 8002dca:	f040 80b9 	bne.w	8002f40 <HAL_GPIO_Init+0x18c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002dce:	684c      	ldr	r4, [r1, #4]
 8002dd0:	1e66      	subs	r6, r4, #1
 8002dd2:	2e01      	cmp	r6, #1
 8002dd4:	d903      	bls.n	8002dde <HAL_GPIO_Init+0x2a>
 8002dd6:	2c11      	cmp	r4, #17
 8002dd8:	d001      	beq.n	8002dde <HAL_GPIO_Init+0x2a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002dda:	2c12      	cmp	r4, #18
 8002ddc:	d115      	bne.n	8002e0a <HAL_GPIO_Init+0x56>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dde:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002de0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002de4:	2603      	movs	r6, #3
 8002de6:	fa06 f60e 	lsl.w	r6, r6, lr
 8002dea:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dee:	68cc      	ldr	r4, [r1, #12]
 8002df0:	fa04 f40e 	lsl.w	r4, r4, lr
 8002df4:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8002df6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002df8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dfa:	ea24 0202 	bic.w	r2, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002dfe:	684c      	ldr	r4, [r1, #4]
 8002e00:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8002e04:	409c      	lsls	r4, r3
 8002e06:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8002e08:	6042      	str	r2, [r0, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e0a:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e0c:	005f      	lsls	r7, r3, #1
 8002e0e:	2403      	movs	r4, #3
 8002e10:	40bc      	lsls	r4, r7
 8002e12:	43e4      	mvns	r4, r4
 8002e14:	ea06 0204 	and.w	r2, r6, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e18:	688e      	ldr	r6, [r1, #8]
 8002e1a:	40be      	lsls	r6, r7
 8002e1c:	4316      	orrs	r6, r2
      GPIOx->PUPDR = temp;
 8002e1e:	60c6      	str	r6, [r0, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e20:	684a      	ldr	r2, [r1, #4]
 8002e22:	2a02      	cmp	r2, #2
 8002e24:	d001      	beq.n	8002e2a <HAL_GPIO_Init+0x76>
 8002e26:	2a12      	cmp	r2, #18
 8002e28:	d113      	bne.n	8002e52 <HAL_GPIO_Init+0x9e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e2a:	08de      	lsrs	r6, r3, #3
 8002e2c:	3608      	adds	r6, #8
 8002e2e:	f850 8026 	ldr.w	r8, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e32:	f003 0207 	and.w	r2, r3, #7
 8002e36:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 8002e3a:	220f      	movs	r2, #15
 8002e3c:	fa02 f20e 	lsl.w	r2, r2, lr
 8002e40:	ea28 0c02 	bic.w	ip, r8, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e44:	690a      	ldr	r2, [r1, #16]
 8002e46:	fa02 f20e 	lsl.w	r2, r2, lr
 8002e4a:	ea4c 0202 	orr.w	r2, ip, r2
        GPIOx->AFR[position >> 3U] = temp;
 8002e4e:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e52:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e54:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e56:	684a      	ldr	r2, [r1, #4]
 8002e58:	f002 0403 	and.w	r4, r2, #3
 8002e5c:	fa04 f207 	lsl.w	r2, r4, r7
 8002e60:	4332      	orrs	r2, r6
      GPIOx->MODER = temp;
 8002e62:	6002      	str	r2, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e64:	684a      	ldr	r2, [r1, #4]
 8002e66:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002e6a:	d069      	beq.n	8002f40 <HAL_GPIO_Init+0x18c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	9201      	str	r2, [sp, #4]
 8002e70:	4a37      	ldr	r2, [pc, #220]	; (8002f50 <HAL_GPIO_Init+0x19c>)
 8002e72:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8002e74:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002e78:	6454      	str	r4, [r2, #68]	; 0x44
 8002e7a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e7c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002e80:	9201      	str	r2, [sp, #4]
 8002e82:	9a01      	ldr	r2, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e84:	089e      	lsrs	r6, r3, #2
 8002e86:	1cb4      	adds	r4, r6, #2
 8002e88:	4a32      	ldr	r2, [pc, #200]	; (8002f54 <HAL_GPIO_Init+0x1a0>)
 8002e8a:	f852 4024 	ldr.w	r4, [r2, r4, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e8e:	f003 0203 	and.w	r2, r3, #3
 8002e92:	0092      	lsls	r2, r2, #2
 8002e94:	270f      	movs	r7, #15
 8002e96:	4097      	lsls	r7, r2
 8002e98:	ea24 0707 	bic.w	r7, r4, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e9c:	4c2e      	ldr	r4, [pc, #184]	; (8002f58 <HAL_GPIO_Init+0x1a4>)
 8002e9e:	42a0      	cmp	r0, r4
 8002ea0:	d011      	beq.n	8002ec6 <HAL_GPIO_Init+0x112>
 8002ea2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ea6:	42a0      	cmp	r0, r4
 8002ea8:	d00f      	beq.n	8002eca <HAL_GPIO_Init+0x116>
 8002eaa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002eae:	42a0      	cmp	r0, r4
 8002eb0:	d00d      	beq.n	8002ece <HAL_GPIO_Init+0x11a>
 8002eb2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002eb6:	42a0      	cmp	r0, r4
 8002eb8:	d00b      	beq.n	8002ed2 <HAL_GPIO_Init+0x11e>
 8002eba:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ebe:	42a0      	cmp	r0, r4
 8002ec0:	d109      	bne.n	8002ed6 <HAL_GPIO_Init+0x122>
 8002ec2:	2404      	movs	r4, #4
 8002ec4:	e008      	b.n	8002ed8 <HAL_GPIO_Init+0x124>
 8002ec6:	2400      	movs	r4, #0
 8002ec8:	e006      	b.n	8002ed8 <HAL_GPIO_Init+0x124>
 8002eca:	2401      	movs	r4, #1
 8002ecc:	e004      	b.n	8002ed8 <HAL_GPIO_Init+0x124>
 8002ece:	2402      	movs	r4, #2
 8002ed0:	e002      	b.n	8002ed8 <HAL_GPIO_Init+0x124>
 8002ed2:	2403      	movs	r4, #3
 8002ed4:	e000      	b.n	8002ed8 <HAL_GPIO_Init+0x124>
 8002ed6:	2407      	movs	r4, #7
 8002ed8:	fa04 f202 	lsl.w	r2, r4, r2
 8002edc:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ede:	3602      	adds	r6, #2
 8002ee0:	4c1c      	ldr	r4, [pc, #112]	; (8002f54 <HAL_GPIO_Init+0x1a0>)
 8002ee2:	f844 2026 	str.w	r2, [r4, r6, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ee6:	4a1d      	ldr	r2, [pc, #116]	; (8002f5c <HAL_GPIO_Init+0x1a8>)
 8002ee8:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002eea:	43ea      	mvns	r2, r5
 8002eec:	ea04 0602 	and.w	r6, r4, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ef0:	684f      	ldr	r7, [r1, #4]
 8002ef2:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002ef6:	d001      	beq.n	8002efc <HAL_GPIO_Init+0x148>
        {
          temp |= iocurrent;
 8002ef8:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8002efc:	4c17      	ldr	r4, [pc, #92]	; (8002f5c <HAL_GPIO_Init+0x1a8>)
 8002efe:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8002f00:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002f02:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f06:	684f      	ldr	r7, [r1, #4]
 8002f08:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002f0c:	d001      	beq.n	8002f12 <HAL_GPIO_Init+0x15e>
        {
          temp |= iocurrent;
 8002f0e:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8002f12:	4c12      	ldr	r4, [pc, #72]	; (8002f5c <HAL_GPIO_Init+0x1a8>)
 8002f14:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f16:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8002f18:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f1c:	684f      	ldr	r7, [r1, #4]
 8002f1e:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8002f22:	d001      	beq.n	8002f28 <HAL_GPIO_Init+0x174>
        {
          temp |= iocurrent;
 8002f24:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8002f28:	4c0c      	ldr	r4, [pc, #48]	; (8002f5c <HAL_GPIO_Init+0x1a8>)
 8002f2a:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8002f2c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002f2e:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f30:	684e      	ldr	r6, [r1, #4]
 8002f32:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8002f36:	d001      	beq.n	8002f3c <HAL_GPIO_Init+0x188>
        {
          temp |= iocurrent;
 8002f38:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8002f3c:	4c07      	ldr	r4, [pc, #28]	; (8002f5c <HAL_GPIO_Init+0x1a8>)
 8002f3e:	60e2      	str	r2, [r4, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f40:	3301      	adds	r3, #1
 8002f42:	2b0f      	cmp	r3, #15
 8002f44:	f67f af3b 	bls.w	8002dbe <HAL_GPIO_Init+0xa>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8002f48:	b002      	add	sp, #8
 8002f4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f4e:	bf00      	nop
 8002f50:	40023800 	.word	0x40023800
 8002f54:	40013800 	.word	0x40013800
 8002f58:	40020000 	.word	0x40020000
 8002f5c:	40013c00 	.word	0x40013c00

08002f60 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f60:	b10a      	cbz	r2, 8002f66 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f62:	6181      	str	r1, [r0, #24]
 8002f64:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f66:	0409      	lsls	r1, r1, #16
 8002f68:	6181      	str	r1, [r0, #24]
 8002f6a:	4770      	bx	lr

08002f6c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f6c:	6802      	ldr	r2, [r0, #0]
 8002f6e:	b2d3      	uxtb	r3, r2
 8002f70:	3b10      	subs	r3, #16
 8002f72:	490b      	ldr	r1, [pc, #44]	; (8002fa0 <DMA_CalcBaseAndBitshift+0x34>)
 8002f74:	fba1 1303 	umull	r1, r3, r1, r3
 8002f78:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f7a:	490a      	ldr	r1, [pc, #40]	; (8002fa4 <DMA_CalcBaseAndBitshift+0x38>)
 8002f7c:	5cc9      	ldrb	r1, [r1, r3]
 8002f7e:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f80:	2b03      	cmp	r3, #3
 8002f82:	d906      	bls.n	8002f92 <DMA_CalcBaseAndBitshift+0x26>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f84:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8002f88:	f022 0203 	bic.w	r2, r2, #3
 8002f8c:	3204      	adds	r2, #4
 8002f8e:	6582      	str	r2, [r0, #88]	; 0x58
 8002f90:	e004      	b.n	8002f9c <DMA_CalcBaseAndBitshift+0x30>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f92:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8002f96:	f022 0203 	bic.w	r2, r2, #3
 8002f9a:	6582      	str	r2, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 8002f9c:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8002f9e:	4770      	bx	lr
 8002fa0:	aaaaaaab 	.word	0xaaaaaaab
 8002fa4:	08008120 	.word	0x08008120

08002fa8 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fa8:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002faa:	6982      	ldr	r2, [r0, #24]
 8002fac:	b982      	cbnz	r2, 8002fd0 <DMA_CheckFifoParam+0x28>
  {
    switch (tmp)
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d008      	beq.n	8002fc4 <DMA_CheckFifoParam+0x1c>
 8002fb2:	b10b      	cbz	r3, 8002fb8 <DMA_CheckFifoParam+0x10>
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d12e      	bne.n	8003016 <DMA_CheckFifoParam+0x6e>
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fb8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002fba:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002fbe:	d12c      	bne.n	800301a <DMA_CheckFifoParam+0x72>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fc4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002fc6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fca:	d028      	beq.n	800301e <DMA_CheckFifoParam+0x76>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002fcc:	2000      	movs	r0, #0
 8002fce:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fd0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002fd4:	d113      	bne.n	8002ffe <DMA_CheckFifoParam+0x56>
  {
    switch (tmp)
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	d803      	bhi.n	8002fe2 <DMA_CheckFifoParam+0x3a>
 8002fda:	e8df f003 	tbb	[pc, r3]
 8002fde:	0422      	.short	0x0422
 8002fe0:	0a22      	.short	0x0a22
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fe6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002fe8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002fec:	d11b      	bne.n	8003026 <DMA_CheckFifoParam+0x7e>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002fee:	2000      	movs	r0, #0
 8002ff0:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ff2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002ff4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ff8:	d017      	beq.n	800302a <DMA_CheckFifoParam+0x82>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002ffa:	2000      	movs	r0, #0
 8002ffc:	4770      	bx	lr
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d915      	bls.n	800302e <DMA_CheckFifoParam+0x86>
 8003002:	2b03      	cmp	r3, #3
 8003004:	d001      	beq.n	800300a <DMA_CheckFifoParam+0x62>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8003006:	2000      	movs	r0, #0
 8003008:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800300a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800300c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003010:	d10f      	bne.n	8003032 <DMA_CheckFifoParam+0x8a>
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8003012:	2000      	movs	r0, #0
 8003014:	4770      	bx	lr
 8003016:	2000      	movs	r0, #0
 8003018:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
      {
        status = HAL_ERROR;
 800301a:	2001      	movs	r0, #1
 800301c:	4770      	bx	lr
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
      {
        status = HAL_ERROR;
 800301e:	2001      	movs	r0, #1
 8003020:	4770      	bx	lr
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003022:	2001      	movs	r0, #1
 8003024:	4770      	bx	lr
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
      {
        status = HAL_ERROR;
 8003026:	2001      	movs	r0, #1
 8003028:	4770      	bx	lr
      }
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
      {
        status = HAL_ERROR;
 800302a:	2001      	movs	r0, #1
 800302c:	4770      	bx	lr
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800302e:	2001      	movs	r0, #1
 8003030:	4770      	bx	lr
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
      {
        status = HAL_ERROR;
 8003032:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop

08003038 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003038:	b570      	push	{r4, r5, r6, lr}
 800303a:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 800303c:	f000 f9de 	bl	80033fc <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003040:	2c00      	cmp	r4, #0
 8003042:	d05c      	beq.n	80030fe <HAL_DMA_Init+0xc6>
 8003044:	4605      	mov	r5, r0
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003046:	2300      	movs	r3, #0
 8003048:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800304c:	2302      	movs	r3, #2
 800304e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003052:	6822      	ldr	r2, [r4, #0]
 8003054:	6813      	ldr	r3, [r2, #0]
 8003056:	f023 0301 	bic.w	r3, r3, #1
 800305a:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800305c:	e00a      	b.n	8003074 <HAL_DMA_Init+0x3c>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800305e:	f000 f9cd 	bl	80033fc <HAL_GetTick>
 8003062:	1b40      	subs	r0, r0, r5
 8003064:	2805      	cmp	r0, #5
 8003066:	d905      	bls.n	8003074 <HAL_DMA_Init+0x3c>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003068:	2320      	movs	r3, #32
 800306a:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800306c:	2003      	movs	r0, #3
 800306e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003072:	bd70      	pop	{r4, r5, r6, pc}
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003074:	6823      	ldr	r3, [r4, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	f012 0f01 	tst.w	r2, #1
 800307c:	d1ef      	bne.n	800305e <HAL_DMA_Init+0x26>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800307e:	681a      	ldr	r2, [r3, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003080:	4820      	ldr	r0, [pc, #128]	; (8003104 <HAL_DMA_Init+0xcc>)
 8003082:	4010      	ands	r0, r2
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003084:	6861      	ldr	r1, [r4, #4]
 8003086:	68a2      	ldr	r2, [r4, #8]
 8003088:	4311      	orrs	r1, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800308a:	68e2      	ldr	r2, [r4, #12]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800308c:	4311      	orrs	r1, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800308e:	6922      	ldr	r2, [r4, #16]
 8003090:	4311      	orrs	r1, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003092:	6962      	ldr	r2, [r4, #20]
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003094:	4311      	orrs	r1, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003096:	69a2      	ldr	r2, [r4, #24]
 8003098:	4311      	orrs	r1, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 800309a:	69e2      	ldr	r2, [r4, #28]
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800309c:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800309e:	6a21      	ldr	r1, [r4, #32]
 80030a0:	4311      	orrs	r1, r2
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030a2:	ea40 0201 	orr.w	r2, r0, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030a6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80030a8:	2904      	cmp	r1, #4
 80030aa:	d103      	bne.n	80030b4 <HAL_DMA_Init+0x7c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030ac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80030ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80030b0:	4301      	orrs	r1, r0
 80030b2:	430a      	orrs	r2, r1
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030b4:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030b6:	6826      	ldr	r6, [r4, #0]
 80030b8:	6975      	ldr	r5, [r6, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030ba:	f025 0507 	bic.w	r5, r5, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030c0:	431d      	orrs	r5, r3

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d10d      	bne.n	80030e2 <HAL_DMA_Init+0xaa>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80030c8:	431d      	orrs	r5, r3
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030ca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80030cc:	b14b      	cbz	r3, 80030e2 <HAL_DMA_Init+0xaa>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030ce:	4620      	mov	r0, r4
 80030d0:	f7ff ff6a 	bl	8002fa8 <DMA_CheckFifoParam>
 80030d4:	b128      	cbz	r0, 80030e2 <HAL_DMA_Init+0xaa>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030d6:	2340      	movs	r3, #64	; 0x40
 80030d8:	6563      	str	r3, [r4, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030da:	2001      	movs	r0, #1
 80030dc:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        
        return HAL_ERROR; 
 80030e0:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030e2:	6175      	str	r5, [r6, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030e4:	4620      	mov	r0, r4
 80030e6:	f7ff ff41 	bl	8002f6c <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030ea:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80030ec:	233f      	movs	r3, #63	; 0x3f
 80030ee:	4093      	lsls	r3, r2
 80030f0:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030f2:	2000      	movs	r0, #0
 80030f4:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030f6:	2301      	movs	r3, #1
 80030f8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 80030fc:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 80030fe:	2001      	movs	r0, #1
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 8003100:	bd70      	pop	{r4, r5, r6, pc}
 8003102:	bf00      	nop
 8003104:	f010803f 	.word	0xf010803f

08003108 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800310a:	b083      	sub	sp, #12
 800310c:	4604      	mov	r4, r0
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800310e:	2300      	movs	r3, #0
 8003110:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003112:	4b71      	ldr	r3, [pc, #452]	; (80032d8 <HAL_DMA_IRQHandler+0x1d0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4d71      	ldr	r5, [pc, #452]	; (80032dc <HAL_DMA_IRQHandler+0x1d4>)
 8003118:	fba5 3503 	umull	r3, r5, r5, r3
 800311c:	0aad      	lsrs	r5, r5, #10

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800311e:	6d87      	ldr	r7, [r0, #88]	; 0x58

  tmpisr = regs->ISR;
 8003120:	683e      	ldr	r6, [r7, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003122:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003124:	2308      	movs	r3, #8
 8003126:	4093      	lsls	r3, r2
 8003128:	421e      	tst	r6, r3
 800312a:	d010      	beq.n	800314e <HAL_DMA_IRQHandler+0x46>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800312c:	6803      	ldr	r3, [r0, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	f012 0f04 	tst.w	r2, #4
 8003134:	d00b      	beq.n	800314e <HAL_DMA_IRQHandler+0x46>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	f022 0204 	bic.w	r2, r2, #4
 800313c:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800313e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003140:	2308      	movs	r3, #8
 8003142:	4093      	lsls	r3, r2
 8003144:	60bb      	str	r3, [r7, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003146:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003148:	f043 0301 	orr.w	r3, r3, #1
 800314c:	6543      	str	r3, [r0, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800314e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003150:	2301      	movs	r3, #1
 8003152:	4093      	lsls	r3, r2
 8003154:	421e      	tst	r6, r3
 8003156:	d009      	beq.n	800316c <HAL_DMA_IRQHandler+0x64>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003158:	6822      	ldr	r2, [r4, #0]
 800315a:	6952      	ldr	r2, [r2, #20]
 800315c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003160:	d004      	beq.n	800316c <HAL_DMA_IRQHandler+0x64>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003162:	60bb      	str	r3, [r7, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003164:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003166:	f043 0302 	orr.w	r3, r3, #2
 800316a:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800316c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800316e:	2304      	movs	r3, #4
 8003170:	4093      	lsls	r3, r2
 8003172:	421e      	tst	r6, r3
 8003174:	d009      	beq.n	800318a <HAL_DMA_IRQHandler+0x82>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003176:	6822      	ldr	r2, [r4, #0]
 8003178:	6812      	ldr	r2, [r2, #0]
 800317a:	f012 0f02 	tst.w	r2, #2
 800317e:	d004      	beq.n	800318a <HAL_DMA_IRQHandler+0x82>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003180:	60bb      	str	r3, [r7, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003182:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003184:	f043 0304 	orr.w	r3, r3, #4
 8003188:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800318a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800318c:	2310      	movs	r3, #16
 800318e:	4093      	lsls	r3, r2
 8003190:	421e      	tst	r6, r3
 8003192:	d024      	beq.n	80031de <HAL_DMA_IRQHandler+0xd6>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003194:	6822      	ldr	r2, [r4, #0]
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	f012 0f08 	tst.w	r2, #8
 800319c:	d01f      	beq.n	80031de <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800319e:	60bb      	str	r3, [r7, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031a0:	6823      	ldr	r3, [r4, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80031a8:	d00d      	beq.n	80031c6 <HAL_DMA_IRQHandler+0xbe>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80031b0:	d104      	bne.n	80031bc <HAL_DMA_IRQHandler+0xb4>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031b4:	b19b      	cbz	r3, 80031de <HAL_DMA_IRQHandler+0xd6>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031b6:	4620      	mov	r0, r4
 80031b8:	4798      	blx	r3
 80031ba:	e010      	b.n	80031de <HAL_DMA_IRQHandler+0xd6>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031bc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80031be:	b173      	cbz	r3, 80031de <HAL_DMA_IRQHandler+0xd6>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80031c0:	4620      	mov	r0, r4
 80031c2:	4798      	blx	r3
 80031c4:	e00b      	b.n	80031de <HAL_DMA_IRQHandler+0xd6>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	f412 7f80 	tst.w	r2, #256	; 0x100
 80031cc:	d103      	bne.n	80031d6 <HAL_DMA_IRQHandler+0xce>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	f022 0208 	bic.w	r2, r2, #8
 80031d4:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031d8:	b10b      	cbz	r3, 80031de <HAL_DMA_IRQHandler+0xd6>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031da:	4620      	mov	r0, r4
 80031dc:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031de:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80031e0:	2320      	movs	r3, #32
 80031e2:	4093      	lsls	r3, r2
 80031e4:	421e      	tst	r6, r3
 80031e6:	d052      	beq.n	800328e <HAL_DMA_IRQHandler+0x186>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031e8:	6822      	ldr	r2, [r4, #0]
 80031ea:	6812      	ldr	r2, [r2, #0]
 80031ec:	f012 0f10 	tst.w	r2, #16
 80031f0:	d04d      	beq.n	800328e <HAL_DMA_IRQHandler+0x186>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031f2:	60bb      	str	r3, [r7, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031f4:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b05      	cmp	r3, #5
 80031fc:	d122      	bne.n	8003244 <HAL_DMA_IRQHandler+0x13c>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031fe:	6822      	ldr	r2, [r4, #0]
 8003200:	6813      	ldr	r3, [r2, #0]
 8003202:	f023 0316 	bic.w	r3, r3, #22
 8003206:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003208:	6822      	ldr	r2, [r4, #0]
 800320a:	6953      	ldr	r3, [r2, #20]
 800320c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003210:	6153      	str	r3, [r2, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003212:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003214:	b90b      	cbnz	r3, 800321a <HAL_DMA_IRQHandler+0x112>
 8003216:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003218:	b123      	cbz	r3, 8003224 <HAL_DMA_IRQHandler+0x11c>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800321a:	6822      	ldr	r2, [r4, #0]
 800321c:	6813      	ldr	r3, [r2, #0]
 800321e:	f023 0308 	bic.w	r3, r3, #8
 8003222:	6013      	str	r3, [r2, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003224:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003226:	233f      	movs	r3, #63	; 0x3f
 8003228:	4093      	lsls	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800322c:	2300      	movs	r3, #0
 800322e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003232:	2301      	movs	r3, #1
 8003234:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003238:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800323a:	2b00      	cmp	r3, #0
 800323c:	d049      	beq.n	80032d2 <HAL_DMA_IRQHandler+0x1ca>
        {
          hdma->XferAbortCallback(hdma);
 800323e:	4620      	mov	r0, r4
 8003240:	4798      	blx	r3
 8003242:	e046      	b.n	80032d2 <HAL_DMA_IRQHandler+0x1ca>
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003244:	6823      	ldr	r3, [r4, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800324c:	d00d      	beq.n	800326a <HAL_DMA_IRQHandler+0x162>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003254:	d104      	bne.n	8003260 <HAL_DMA_IRQHandler+0x158>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003256:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003258:	b1cb      	cbz	r3, 800328e <HAL_DMA_IRQHandler+0x186>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800325a:	4620      	mov	r0, r4
 800325c:	4798      	blx	r3
 800325e:	e016      	b.n	800328e <HAL_DMA_IRQHandler+0x186>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003260:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003262:	b1a3      	cbz	r3, 800328e <HAL_DMA_IRQHandler+0x186>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003264:	4620      	mov	r0, r4
 8003266:	4798      	blx	r3
 8003268:	e011      	b.n	800328e <HAL_DMA_IRQHandler+0x186>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8003270:	d109      	bne.n	8003286 <HAL_DMA_IRQHandler+0x17e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	f022 0210 	bic.w	r2, r2, #16
 8003278:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800327a:	2300      	movs	r3, #0
 800327c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003280:	2301      	movs	r3, #1
 8003282:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003286:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003288:	b10b      	cbz	r3, 800328e <HAL_DMA_IRQHandler+0x186>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800328a:	4620      	mov	r0, r4
 800328c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800328e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003290:	b1fb      	cbz	r3, 80032d2 <HAL_DMA_IRQHandler+0x1ca>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003292:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003294:	f013 0f01 	tst.w	r3, #1
 8003298:	d017      	beq.n	80032ca <HAL_DMA_IRQHandler+0x1c2>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800329a:	2305      	movs	r3, #5
 800329c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032a0:	6822      	ldr	r2, [r4, #0]
 80032a2:	6813      	ldr	r3, [r2, #0]
 80032a4:	f023 0301 	bic.w	r3, r3, #1
 80032a8:	6013      	str	r3, [r2, #0]

      do
      {
        if (++count > timeout)
 80032aa:	9b01      	ldr	r3, [sp, #4]
 80032ac:	3301      	adds	r3, #1
 80032ae:	9301      	str	r3, [sp, #4]
 80032b0:	429d      	cmp	r5, r3
 80032b2:	d304      	bcc.n	80032be <HAL_DMA_IRQHandler+0x1b6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032b4:	6823      	ldr	r3, [r4, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f013 0f01 	tst.w	r3, #1
 80032bc:	d1f5      	bne.n	80032aa <HAL_DMA_IRQHandler+0x1a2>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032be:	2300      	movs	r3, #0
 80032c0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032c4:	2301      	movs	r3, #1
 80032c6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80032ca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80032cc:	b10b      	cbz	r3, 80032d2 <HAL_DMA_IRQHandler+0x1ca>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032ce:	4620      	mov	r0, r4
 80032d0:	4798      	blx	r3
    }
  }
}
 80032d2:	b003      	add	sp, #12
 80032d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032d6:	bf00      	nop
 80032d8:	2000006c 	.word	0x2000006c
 80032dc:	1b4e81b5 	.word	0x1b4e81b5

080032e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032e0:	4a07      	ldr	r2, [pc, #28]	; (8003300 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80032e2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032e4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032e8:	041b      	lsls	r3, r3, #16
 80032ea:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032ec:	0200      	lsls	r0, r0, #8
 80032ee:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032f2:	4318      	orrs	r0, r3
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80032f4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80032f8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 80032fc:	60d0      	str	r0, [r2, #12]
 80032fe:	4770      	bx	lr
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003304:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003306:	4b16      	ldr	r3, [pc, #88]	; (8003360 <HAL_NVIC_SetPriority+0x5c>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800330e:	f1c3 0407 	rsb	r4, r3, #7
 8003312:	2c04      	cmp	r4, #4
 8003314:	bf28      	it	cs
 8003316:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003318:	1d1d      	adds	r5, r3, #4
 800331a:	2d06      	cmp	r5, #6
 800331c:	d901      	bls.n	8003322 <HAL_NVIC_SetPriority+0x1e>
 800331e:	1edd      	subs	r5, r3, #3
 8003320:	e000      	b.n	8003324 <HAL_NVIC_SetPriority+0x20>
 8003322:	2500      	movs	r5, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003324:	2301      	movs	r3, #1
 8003326:	fa03 f404 	lsl.w	r4, r3, r4
 800332a:	3c01      	subs	r4, #1
 800332c:	4021      	ands	r1, r4
 800332e:	40a9      	lsls	r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003330:	40ab      	lsls	r3, r5
 8003332:	3b01      	subs	r3, #1
 8003334:	401a      	ands	r2, r3
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8003336:	430a      	orrs	r2, r1
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003338:	2800      	cmp	r0, #0
 800333a:	db08      	blt.n	800334e <HAL_NVIC_SetPriority+0x4a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800333c:	0112      	lsls	r2, r2, #4
 800333e:	b2d2      	uxtb	r2, r2
 8003340:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003344:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003348:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 800334c:	e005      	b.n	800335a <HAL_NVIC_SetPriority+0x56>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800334e:	f000 000f 	and.w	r0, r0, #15
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	b2d2      	uxtb	r2, r2
 8003356:	4b03      	ldr	r3, [pc, #12]	; (8003364 <HAL_NVIC_SetPriority+0x60>)
 8003358:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800335a:	bc30      	pop	{r4, r5}
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	e000ed00 	.word	0xe000ed00
 8003364:	e000ed14 	.word	0xe000ed14

08003368 <HAL_NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8003368:	2800      	cmp	r0, #0
 800336a:	db08      	blt.n	800337e <HAL_NVIC_EnableIRQ+0x16>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800336c:	0942      	lsrs	r2, r0, #5
 800336e:	f000 001f 	and.w	r0, r0, #31
 8003372:	2301      	movs	r3, #1
 8003374:	fa03 f000 	lsl.w	r0, r3, r0
 8003378:	4b01      	ldr	r3, [pc, #4]	; (8003380 <HAL_NVIC_EnableIRQ+0x18>)
 800337a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800337e:	4770      	bx	lr
 8003380:	e000e100 	.word	0xe000e100

08003384 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003384:	3801      	subs	r0, #1
 8003386:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800338a:	d20a      	bcs.n	80033a2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800338c:	4b06      	ldr	r3, [pc, #24]	; (80033a8 <HAL_SYSTICK_Config+0x24>)
 800338e:	6058      	str	r0, [r3, #4]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003390:	21f0      	movs	r1, #240	; 0xf0
 8003392:	4a06      	ldr	r2, [pc, #24]	; (80033ac <HAL_SYSTICK_Config+0x28>)
 8003394:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003398:	2000      	movs	r0, #0
 800339a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800339c:	2207      	movs	r2, #7
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80033a2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	e000e010 	.word	0xe000e010
 80033ac:	e000ed00 	.word	0xe000ed00

080033b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033b0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033b2:	4b0b      	ldr	r3, [pc, #44]	; (80033e0 <HAL_Init+0x30>)
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ba:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033c2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033ca:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033cc:	2003      	movs	r0, #3
 80033ce:	f7ff ff87 	bl	80032e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033d2:	2000      	movs	r0, #0
 80033d4:	f003 f86c 	bl	80064b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033d8:	f7fd fd76 	bl	8000ec8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80033dc:	2000      	movs	r0, #0
 80033de:	bd08      	pop	{r3, pc}
 80033e0:	40023c00 	.word	0x40023c00

080033e4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80033e4:	4a03      	ldr	r2, [pc, #12]	; (80033f4 <HAL_IncTick+0x10>)
 80033e6:	6813      	ldr	r3, [r2, #0]
 80033e8:	4903      	ldr	r1, [pc, #12]	; (80033f8 <HAL_IncTick+0x14>)
 80033ea:	7809      	ldrb	r1, [r1, #0]
 80033ec:	440b      	add	r3, r1
 80033ee:	6013      	str	r3, [r2, #0]
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	20006774 	.word	0x20006774
 80033f8:	20000068 	.word	0x20000068

080033fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80033fc:	4b01      	ldr	r3, [pc, #4]	; (8003404 <HAL_GetTick+0x8>)
 80033fe:	6818      	ldr	r0, [r3, #0]
}
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	20006774 	.word	0x20006774

08003408 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003408:	b538      	push	{r3, r4, r5, lr}
 800340a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800340c:	f7ff fff6 	bl	80033fc <HAL_GetTick>
 8003410:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003412:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003416:	d002      	beq.n	800341e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8003418:	4b04      	ldr	r3, [pc, #16]	; (800342c <HAL_Delay+0x24>)
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800341e:	f7ff ffed 	bl	80033fc <HAL_GetTick>
 8003422:	1b40      	subs	r0, r0, r5
 8003424:	4284      	cmp	r4, r0
 8003426:	d8fa      	bhi.n	800341e <HAL_Delay+0x16>
  {
  }
}
 8003428:	bd38      	pop	{r3, r4, r5, pc}
 800342a:	bf00      	nop
 800342c:	20000068 	.word	0x20000068

08003430 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003430:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003432:	6a03      	ldr	r3, [r0, #32]
 8003434:	f023 0301 	bic.w	r3, r3, #1
 8003438:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800343c:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800343e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003440:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003444:	680c      	ldr	r4, [r1, #0]
 8003446:	ea42 0504 	orr.w	r5, r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800344a:	f023 0202 	bic.w	r2, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800344e:	688b      	ldr	r3, [r1, #8]
 8003450:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003452:	4c0c      	ldr	r4, [pc, #48]	; (8003484 <TIM_OC1_SetConfig+0x54>)
 8003454:	42a0      	cmp	r0, r4
 8003456:	d105      	bne.n	8003464 <TIM_OC1_SetConfig+0x34>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003458:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800345c:	68ca      	ldr	r2, [r1, #12]
 800345e:	4313      	orrs	r3, r2
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003460:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003464:	4c07      	ldr	r4, [pc, #28]	; (8003484 <TIM_OC1_SetConfig+0x54>)
 8003466:	42a0      	cmp	r0, r4
 8003468:	d105      	bne.n	8003476 <TIM_OC1_SetConfig+0x46>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800346a:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800346e:	694a      	ldr	r2, [r1, #20]
 8003470:	4332      	orrs	r2, r6
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003472:	698e      	ldr	r6, [r1, #24]
 8003474:	4316      	orrs	r6, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003476:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003478:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800347a:	684a      	ldr	r2, [r1, #4]
 800347c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800347e:	6203      	str	r3, [r0, #32]
}
 8003480:	bc70      	pop	{r4, r5, r6}
 8003482:	4770      	bx	lr
 8003484:	40010000 	.word	0x40010000

08003488 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003488:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800348a:	6a03      	ldr	r3, [r0, #32]
 800348c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003490:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003492:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003494:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003496:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003498:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800349c:	680c      	ldr	r4, [r1, #0]
 800349e:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034a4:	688c      	ldr	r4, [r1, #8]
 80034a6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034aa:	4c0e      	ldr	r4, [pc, #56]	; (80034e4 <TIM_OC3_SetConfig+0x5c>)
 80034ac:	42a0      	cmp	r0, r4
 80034ae:	d106      	bne.n	80034be <TIM_OC3_SetConfig+0x36>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034b4:	68cc      	ldr	r4, [r1, #12]
 80034b6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034be:	4c09      	ldr	r4, [pc, #36]	; (80034e4 <TIM_OC3_SetConfig+0x5c>)
 80034c0:	42a0      	cmp	r0, r4
 80034c2:	d107      	bne.n	80034d4 <TIM_OC3_SetConfig+0x4c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034c4:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034c8:	694c      	ldr	r4, [r1, #20]
 80034ca:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034ce:	698c      	ldr	r4, [r1, #24]
 80034d0:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034d4:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034d6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034d8:	684a      	ldr	r2, [r1, #4]
 80034da:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034dc:	6203      	str	r3, [r0, #32]
}
 80034de:	bc30      	pop	{r4, r5}
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40010000 	.word	0x40010000

080034e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034e8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80034ea:	6a03      	ldr	r3, [r0, #32]
 80034ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034f0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034f2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034f4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034f6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80034f8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034fc:	680d      	ldr	r5, [r1, #0]
 80034fe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003502:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003506:	688d      	ldr	r5, [r1, #8]
 8003508:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800350c:	4d07      	ldr	r5, [pc, #28]	; (800352c <TIM_OC4_SetConfig+0x44>)
 800350e:	42a8      	cmp	r0, r5
 8003510:	d104      	bne.n	800351c <TIM_OC4_SetConfig+0x34>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003512:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003516:	694d      	ldr	r5, [r1, #20]
 8003518:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800351c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800351e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003520:	684a      	ldr	r2, [r1, #4]
 8003522:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003524:	6203      	str	r3, [r0, #32]
}
 8003526:	bc30      	pop	{r4, r5}
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40010000 	.word	0x40010000

08003530 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003530:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003532:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003534:	6a04      	ldr	r4, [r0, #32]
 8003536:	f024 0401 	bic.w	r4, r4, #1
 800353a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800353c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800353e:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003542:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003546:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800354a:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800354c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800354e:	6201      	str	r1, [r0, #32]
}
 8003550:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop

08003558 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003558:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800355a:	6a03      	ldr	r3, [r0, #32]
 800355c:	f023 0310 	bic.w	r3, r3, #16
 8003560:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003562:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003564:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003566:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800356a:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800356e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003572:	ea43 1101 	orr.w	r1, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003576:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003578:	6201      	str	r1, [r0, #32]
}
 800357a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800357e:	4770      	bx	lr

08003580 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003580:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003586:	4319      	orrs	r1, r3
 8003588:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800358c:	6081      	str	r1, [r0, #8]
 800358e:	4770      	bx	lr

08003590 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003590:	6802      	ldr	r2, [r0, #0]
 8003592:	68d3      	ldr	r3, [r2, #12]
 8003594:	f043 0301 	orr.w	r3, r3, #1
 8003598:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800359a:	6802      	ldr	r2, [r0, #0]
 800359c:	6893      	ldr	r3, [r2, #8]
 800359e:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a2:	2b06      	cmp	r3, #6
 80035a4:	d003      	beq.n	80035ae <HAL_TIM_Base_Start_IT+0x1e>
  {
    __HAL_TIM_ENABLE(htim);
 80035a6:	6813      	ldr	r3, [r2, #0]
 80035a8:	f043 0301 	orr.w	r3, r3, #1
 80035ac:	6013      	str	r3, [r2, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80035ae:	2000      	movs	r0, #0
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop

080035b4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop

080035b8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop

080035bc <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035bc:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035be:	4a24      	ldr	r2, [pc, #144]	; (8003650 <TIM_Base_SetConfig+0x94>)
 80035c0:	4290      	cmp	r0, r2
 80035c2:	d00e      	beq.n	80035e2 <TIM_Base_SetConfig+0x26>
 80035c4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80035c8:	d00b      	beq.n	80035e2 <TIM_Base_SetConfig+0x26>
 80035ca:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80035ce:	4290      	cmp	r0, r2
 80035d0:	d007      	beq.n	80035e2 <TIM_Base_SetConfig+0x26>
 80035d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035d6:	4290      	cmp	r0, r2
 80035d8:	d003      	beq.n	80035e2 <TIM_Base_SetConfig+0x26>
 80035da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035de:	4290      	cmp	r0, r2
 80035e0:	d103      	bne.n	80035ea <TIM_Base_SetConfig+0x2e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80035e6:	684a      	ldr	r2, [r1, #4]
 80035e8:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035ea:	4a19      	ldr	r2, [pc, #100]	; (8003650 <TIM_Base_SetConfig+0x94>)
 80035ec:	4290      	cmp	r0, r2
 80035ee:	d01a      	beq.n	8003626 <TIM_Base_SetConfig+0x6a>
 80035f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80035f4:	d017      	beq.n	8003626 <TIM_Base_SetConfig+0x6a>
 80035f6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80035fa:	4290      	cmp	r0, r2
 80035fc:	d013      	beq.n	8003626 <TIM_Base_SetConfig+0x6a>
 80035fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003602:	4290      	cmp	r0, r2
 8003604:	d00f      	beq.n	8003626 <TIM_Base_SetConfig+0x6a>
 8003606:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800360a:	4290      	cmp	r0, r2
 800360c:	d00b      	beq.n	8003626 <TIM_Base_SetConfig+0x6a>
 800360e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8003612:	4290      	cmp	r0, r2
 8003614:	d007      	beq.n	8003626 <TIM_Base_SetConfig+0x6a>
 8003616:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800361a:	4290      	cmp	r0, r2
 800361c:	d003      	beq.n	8003626 <TIM_Base_SetConfig+0x6a>
 800361e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003622:	4290      	cmp	r0, r2
 8003624:	d103      	bne.n	800362e <TIM_Base_SetConfig+0x72>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800362a:	68ca      	ldr	r2, [r1, #12]
 800362c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800362e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003632:	694a      	ldr	r2, [r1, #20]
 8003634:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003636:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003638:	688b      	ldr	r3, [r1, #8]
 800363a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800363c:	680b      	ldr	r3, [r1, #0]
 800363e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003640:	4b03      	ldr	r3, [pc, #12]	; (8003650 <TIM_Base_SetConfig+0x94>)
 8003642:	4298      	cmp	r0, r3
 8003644:	d101      	bne.n	800364a <TIM_Base_SetConfig+0x8e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003646:	690b      	ldr	r3, [r1, #16]
 8003648:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800364a:	2301      	movs	r3, #1
 800364c:	6143      	str	r3, [r0, #20]
 800364e:	4770      	bx	lr
 8003650:	40010000 	.word	0x40010000

08003654 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003654:	b1b8      	cbz	r0, 8003686 <HAL_TIM_Base_Init+0x32>
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003656:	b510      	push	{r4, lr}
 8003658:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800365a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800365e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003662:	d104      	bne.n	800366e <HAL_TIM_Base_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003664:	2300      	movs	r3, #0
 8003666:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800366a:	f7fd fcbf 	bl	8000fec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800366e:	2302      	movs	r3, #2
 8003670:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003674:	1d21      	adds	r1, r4, #4
 8003676:	6820      	ldr	r0, [r4, #0]
 8003678:	f7ff ffa0 	bl	80035bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800367c:	2301      	movs	r3, #1
 800367e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 8003682:	2000      	movs	r0, #0
 8003684:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 8003686:	2001      	movs	r0, #1
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop

0800368c <HAL_TIM_OC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800368c:	b1b8      	cbz	r0, 80036be <HAL_TIM_OC_Init+0x32>
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800368e:	b510      	push	{r4, lr}
 8003690:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003692:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003696:	f013 0fff 	tst.w	r3, #255	; 0xff
 800369a:	d104      	bne.n	80036a6 <HAL_TIM_OC_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800369c:	2300      	movs	r3, #0
 800369e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80036a2:	f7ff ff87 	bl	80035b4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a6:	2302      	movs	r3, #2
 80036a8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80036ac:	1d21      	adds	r1, r4, #4
 80036ae:	6820      	ldr	r0, [r4, #0]
 80036b0:	f7ff ff84 	bl	80035bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036b4:	2301      	movs	r3, #1
 80036b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 80036ba:	2000      	movs	r0, #0
 80036bc:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 80036be:	2001      	movs	r0, #1
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop

080036c4 <HAL_TIM_PWM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c4:	b1b8      	cbz	r0, 80036f6 <HAL_TIM_PWM_Init+0x32>
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036c6:	b510      	push	{r4, lr}
 80036c8:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80036ce:	f013 0fff 	tst.w	r3, #255	; 0xff
 80036d2:	d104      	bne.n	80036de <HAL_TIM_PWM_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036d4:	2300      	movs	r3, #0
 80036d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036da:	f7ff ff6d 	bl	80035b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036de:	2302      	movs	r3, #2
 80036e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036e4:	1d21      	adds	r1, r4, #4
 80036e6:	6820      	ldr	r0, [r4, #0]
 80036e8:	f7ff ff68 	bl	80035bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036ec:	2301      	movs	r3, #1
 80036ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 80036f2:	2000      	movs	r0, #0
 80036f4:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 80036f6:	2001      	movs	r0, #1
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop

080036fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036fc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036fe:	6a03      	ldr	r3, [r0, #32]
 8003700:	f023 0310 	bic.w	r3, r3, #16
 8003704:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003706:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003708:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800370a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800370c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003710:	680d      	ldr	r5, [r1, #0]
 8003712:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003716:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800371a:	688d      	ldr	r5, [r1, #8]
 800371c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003720:	4d0d      	ldr	r5, [pc, #52]	; (8003758 <TIM_OC2_SetConfig+0x5c>)
 8003722:	42a8      	cmp	r0, r5
 8003724:	d106      	bne.n	8003734 <TIM_OC2_SetConfig+0x38>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003726:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800372a:	68cd      	ldr	r5, [r1, #12]
 800372c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003730:	f023 0340 	bic.w	r3, r3, #64	; 0x40

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003734:	4d08      	ldr	r5, [pc, #32]	; (8003758 <TIM_OC2_SetConfig+0x5c>)
 8003736:	42a8      	cmp	r0, r5
 8003738:	d107      	bne.n	800374a <TIM_OC2_SetConfig+0x4e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800373a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800373e:	694d      	ldr	r5, [r1, #20]
 8003740:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003744:	698d      	ldr	r5, [r1, #24]
 8003746:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800374a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800374c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800374e:	684a      	ldr	r2, [r1, #4]
 8003750:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003752:	6203      	str	r3, [r0, #32]
}
 8003754:	bc30      	pop	{r4, r5}
 8003756:	4770      	bx	lr
 8003758:	40010000 	.word	0x40010000

0800375c <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800375c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003760:	2b01      	cmp	r3, #1
 8003762:	d028      	beq.n	80037b6 <HAL_TIM_OC_ConfigChannel+0x5a>
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003764:	b510      	push	{r4, lr}
 8003766:	4604      	mov	r4, r0
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003768:	2301      	movs	r3, #1
 800376a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800376e:	2302      	movs	r3, #2
 8003770:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  switch (Channel)
 8003774:	2a0c      	cmp	r2, #12
 8003776:	d817      	bhi.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x4c>
 8003778:	e8df f002 	tbb	[pc, r2]
 800377c:	16161607 	.word	0x16161607
 8003780:	1616160b 	.word	0x1616160b
 8003784:	1616160f 	.word	0x1616160f
 8003788:	13          	.byte	0x13
 8003789:	00          	.byte	0x00
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800378a:	6800      	ldr	r0, [r0, #0]
 800378c:	f7ff fe50 	bl	8003430 <TIM_OC1_SetConfig>
      break;
 8003790:	e00a      	b.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x4c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003792:	6800      	ldr	r0, [r0, #0]
 8003794:	f7ff ffb2 	bl	80036fc <TIM_OC2_SetConfig>
      break;
 8003798:	e006      	b.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x4c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800379a:	6800      	ldr	r0, [r0, #0]
 800379c:	f7ff fe74 	bl	8003488 <TIM_OC3_SetConfig>
      break;
 80037a0:	e002      	b.n	80037a8 <HAL_TIM_OC_ConfigChannel+0x4c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037a2:	6800      	ldr	r0, [r0, #0]
 80037a4:	f7ff fea0 	bl	80034e8 <TIM_OC4_SetConfig>

    default:
      break;
  }

  htim->State = HAL_TIM_STATE_READY;
 80037a8:	2301      	movs	r3, #1
 80037aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037ae:	2000      	movs	r0, #0
 80037b0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 80037b4:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037b6:	2002      	movs	r0, #2
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop

080037bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80037bc:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037be:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d066      	beq.n	8003894 <HAL_TIM_PWM_ConfigChannel+0xd8>
 80037c6:	460d      	mov	r5, r1
 80037c8:	4604      	mov	r4, r0
 80037ca:	2301      	movs	r3, #1
 80037cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	2302      	movs	r3, #2
 80037d2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  switch (Channel)
 80037d6:	2a0c      	cmp	r2, #12
 80037d8:	d855      	bhi.n	8003886 <HAL_TIM_PWM_ConfigChannel+0xca>
 80037da:	e8df f002 	tbb	[pc, r2]
 80037de:	5407      	.short	0x5407
 80037e0:	541a5454 	.word	0x541a5454
 80037e4:	542e5454 	.word	0x542e5454
 80037e8:	5454      	.short	0x5454
 80037ea:	41          	.byte	0x41
 80037eb:	00          	.byte	0x00
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037ec:	6800      	ldr	r0, [r0, #0]
 80037ee:	f7ff fe1f 	bl	8003430 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037f2:	6822      	ldr	r2, [r4, #0]
 80037f4:	6993      	ldr	r3, [r2, #24]
 80037f6:	f043 0308 	orr.w	r3, r3, #8
 80037fa:	6193      	str	r3, [r2, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037fc:	6822      	ldr	r2, [r4, #0]
 80037fe:	6993      	ldr	r3, [r2, #24]
 8003800:	f023 0304 	bic.w	r3, r3, #4
 8003804:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003806:	6822      	ldr	r2, [r4, #0]
 8003808:	6991      	ldr	r1, [r2, #24]
 800380a:	692b      	ldr	r3, [r5, #16]
 800380c:	430b      	orrs	r3, r1
 800380e:	6193      	str	r3, [r2, #24]
      break;
 8003810:	e039      	b.n	8003886 <HAL_TIM_PWM_ConfigChannel+0xca>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003812:	6800      	ldr	r0, [r0, #0]
 8003814:	f7ff ff72 	bl	80036fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003818:	6822      	ldr	r2, [r4, #0]
 800381a:	6993      	ldr	r3, [r2, #24]
 800381c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003820:	6193      	str	r3, [r2, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003822:	6822      	ldr	r2, [r4, #0]
 8003824:	6993      	ldr	r3, [r2, #24]
 8003826:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800382a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800382c:	6822      	ldr	r2, [r4, #0]
 800382e:	6993      	ldr	r3, [r2, #24]
 8003830:	6929      	ldr	r1, [r5, #16]
 8003832:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003836:	6193      	str	r3, [r2, #24]
      break;
 8003838:	e025      	b.n	8003886 <HAL_TIM_PWM_ConfigChannel+0xca>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800383a:	6800      	ldr	r0, [r0, #0]
 800383c:	f7ff fe24 	bl	8003488 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003840:	6822      	ldr	r2, [r4, #0]
 8003842:	69d3      	ldr	r3, [r2, #28]
 8003844:	f043 0308 	orr.w	r3, r3, #8
 8003848:	61d3      	str	r3, [r2, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800384a:	6822      	ldr	r2, [r4, #0]
 800384c:	69d3      	ldr	r3, [r2, #28]
 800384e:	f023 0304 	bic.w	r3, r3, #4
 8003852:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003854:	6822      	ldr	r2, [r4, #0]
 8003856:	69d1      	ldr	r1, [r2, #28]
 8003858:	692b      	ldr	r3, [r5, #16]
 800385a:	430b      	orrs	r3, r1
 800385c:	61d3      	str	r3, [r2, #28]
      break;
 800385e:	e012      	b.n	8003886 <HAL_TIM_PWM_ConfigChannel+0xca>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003860:	6800      	ldr	r0, [r0, #0]
 8003862:	f7ff fe41 	bl	80034e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003866:	6822      	ldr	r2, [r4, #0]
 8003868:	69d3      	ldr	r3, [r2, #28]
 800386a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800386e:	61d3      	str	r3, [r2, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003870:	6822      	ldr	r2, [r4, #0]
 8003872:	69d3      	ldr	r3, [r2, #28]
 8003874:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003878:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800387a:	6822      	ldr	r2, [r4, #0]
 800387c:	69d3      	ldr	r3, [r2, #28]
 800387e:	6929      	ldr	r1, [r5, #16]
 8003880:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003884:	61d3      	str	r3, [r2, #28]

    default:
      break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8003886:	2301      	movs	r3, #1
 8003888:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800388c:	2000      	movs	r0, #0
 800388e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 8003892:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003894:	2002      	movs	r0, #2
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8003896:	bd38      	pop	{r3, r4, r5, pc}

08003898 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003898:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800389a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800389c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038a0:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80038a4:	4319      	orrs	r1, r3
 80038a6:	ea44 0301 	orr.w	r3, r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038aa:	6083      	str	r3, [r0, #8]
}
 80038ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop

080038b4 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d06a      	beq.n	8003992 <HAL_TIM_ConfigClockSource+0xde>
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038bc:	b510      	push	{r4, lr}
 80038be:	4604      	mov	r4, r0
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038c0:	2301      	movs	r3, #1
 80038c2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038c6:	2302      	movs	r3, #2
 80038c8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038cc:	6802      	ldr	r2, [r0, #0]
 80038ce:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038d4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80038d8:	6093      	str	r3, [r2, #8]

  switch (sClockSourceConfig->ClockSource)
 80038da:	680b      	ldr	r3, [r1, #0]
 80038dc:	2b40      	cmp	r3, #64	; 0x40
 80038de:	d043      	beq.n	8003968 <HAL_TIM_ConfigClockSource+0xb4>
 80038e0:	d80a      	bhi.n	80038f8 <HAL_TIM_ConfigClockSource+0x44>
 80038e2:	2b10      	cmp	r3, #16
 80038e4:	d04a      	beq.n	800397c <HAL_TIM_ConfigClockSource+0xc8>
 80038e6:	d802      	bhi.n	80038ee <HAL_TIM_ConfigClockSource+0x3a>
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d047      	beq.n	800397c <HAL_TIM_ConfigClockSource+0xc8>
 80038ec:	e04a      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>
 80038ee:	2b20      	cmp	r3, #32
 80038f0:	d044      	beq.n	800397c <HAL_TIM_ConfigClockSource+0xc8>
 80038f2:	2b30      	cmp	r3, #48	; 0x30
 80038f4:	d042      	beq.n	800397c <HAL_TIM_ConfigClockSource+0xc8>
 80038f6:	e045      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>
 80038f8:	2b60      	cmp	r3, #96	; 0x60
 80038fa:	d02b      	beq.n	8003954 <HAL_TIM_ConfigClockSource+0xa0>
 80038fc:	d802      	bhi.n	8003904 <HAL_TIM_ConfigClockSource+0x50>
 80038fe:	2b50      	cmp	r3, #80	; 0x50
 8003900:	d01e      	beq.n	8003940 <HAL_TIM_ConfigClockSource+0x8c>
 8003902:	e03f      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>
 8003904:	2b70      	cmp	r3, #112	; 0x70
 8003906:	d003      	beq.n	8003910 <HAL_TIM_ConfigClockSource+0x5c>
 8003908:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800390c:	d00c      	beq.n	8003928 <HAL_TIM_ConfigClockSource+0x74>
 800390e:	e039      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003910:	68cb      	ldr	r3, [r1, #12]
 8003912:	684a      	ldr	r2, [r1, #4]
 8003914:	6889      	ldr	r1, [r1, #8]
 8003916:	6800      	ldr	r0, [r0, #0]
 8003918:	f7ff ffbe 	bl	8003898 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800391c:	6822      	ldr	r2, [r4, #0]
 800391e:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003920:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003924:	6093      	str	r3, [r2, #8]
      break;
 8003926:	e02d      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003928:	68cb      	ldr	r3, [r1, #12]
 800392a:	684a      	ldr	r2, [r1, #4]
 800392c:	6889      	ldr	r1, [r1, #8]
 800392e:	6800      	ldr	r0, [r0, #0]
 8003930:	f7ff ffb2 	bl	8003898 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003934:	6822      	ldr	r2, [r4, #0]
 8003936:	6893      	ldr	r3, [r2, #8]
 8003938:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800393c:	6093      	str	r3, [r2, #8]
      break;
 800393e:	e021      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003940:	68ca      	ldr	r2, [r1, #12]
 8003942:	6849      	ldr	r1, [r1, #4]
 8003944:	6800      	ldr	r0, [r0, #0]
 8003946:	f7ff fdf3 	bl	8003530 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800394a:	2150      	movs	r1, #80	; 0x50
 800394c:	6820      	ldr	r0, [r4, #0]
 800394e:	f7ff fe17 	bl	8003580 <TIM_ITRx_SetConfig>
      break;
 8003952:	e017      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003954:	68ca      	ldr	r2, [r1, #12]
 8003956:	6849      	ldr	r1, [r1, #4]
 8003958:	6800      	ldr	r0, [r0, #0]
 800395a:	f7ff fdfd 	bl	8003558 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800395e:	2160      	movs	r1, #96	; 0x60
 8003960:	6820      	ldr	r0, [r4, #0]
 8003962:	f7ff fe0d 	bl	8003580 <TIM_ITRx_SetConfig>
      break;
 8003966:	e00d      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003968:	68ca      	ldr	r2, [r1, #12]
 800396a:	6849      	ldr	r1, [r1, #4]
 800396c:	6800      	ldr	r0, [r0, #0]
 800396e:	f7ff fddf 	bl	8003530 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003972:	2140      	movs	r1, #64	; 0x40
 8003974:	6820      	ldr	r0, [r4, #0]
 8003976:	f7ff fe03 	bl	8003580 <TIM_ITRx_SetConfig>
      break;
 800397a:	e003      	b.n	8003984 <HAL_TIM_ConfigClockSource+0xd0>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800397c:	4619      	mov	r1, r3
 800397e:	6820      	ldr	r0, [r4, #0]
 8003980:	f7ff fdfe 	bl	8003580 <TIM_ITRx_SetConfig>
    }

    default:
      break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8003984:	2301      	movs	r3, #1
 8003986:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800398a:	2000      	movs	r0, #0
 800398c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 8003990:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003992:	2002      	movs	r0, #2
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop

08003998 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003998:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800399c:	2b01      	cmp	r3, #1
 800399e:	d032      	beq.n	8003a06 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039a0:	b430      	push	{r4, r5}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039a2:	2301      	movs	r3, #1
 80039a4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039a8:	2302      	movs	r3, #2
 80039aa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039ae:	6803      	ldr	r3, [r0, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039b2:	689d      	ldr	r5, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039b4:	f022 0470 	bic.w	r4, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039b8:	680a      	ldr	r2, [r1, #0]
 80039ba:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039be:	6803      	ldr	r3, [r0, #0]
 80039c0:	4a13      	ldr	r2, [pc, #76]	; (8003a10 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d012      	beq.n	80039ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80039c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ca:	d00f      	beq.n	80039ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80039cc:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d00b      	beq.n	80039ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80039d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039d8:	4293      	cmp	r3, r2
 80039da:	d007      	beq.n	80039ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80039dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d003      	beq.n	80039ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80039e4:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d104      	bne.n	80039f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039ec:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039f0:	684a      	ldr	r2, [r1, #4]
 80039f2:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039f4:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039f6:	2301      	movs	r3, #1
 80039f8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039fc:	2300      	movs	r3, #0
 80039fe:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003a02:	4618      	mov	r0, r3
 8003a04:	e001      	b.n	8003a0a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a06:	2002      	movs	r0, #2
 8003a08:	4770      	bx	lr
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8003a0a:	bc30      	pop	{r4, r5}
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	40010000 	.word	0x40010000

08003a14 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a14:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d022      	beq.n	8003a62 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003a22:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003a24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a28:	688b      	ldr	r3, [r1, #8]
 8003a2a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003a2c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003a30:	684b      	ldr	r3, [r1, #4]
 8003a32:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003a34:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003a38:	680b      	ldr	r3, [r1, #0]
 8003a3a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003a3c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a40:	690b      	ldr	r3, [r1, #16]
 8003a42:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003a44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003a48:	694b      	ldr	r3, [r1, #20]
 8003a4a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003a4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a50:	69ca      	ldr	r2, [r1, #28]
 8003a52:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003a54:	6802      	ldr	r2, [r0, #0]
 8003a56:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003a58:	2300      	movs	r3, #0
 8003a5a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003a5e:	4618      	mov	r0, r3
 8003a60:	4770      	bx	lr
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a62:	2002      	movs	r0, #2
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop

08003a68 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a68:	4b05      	ldr	r3, [pc, #20]	; (8003a80 <SystemInit+0x18>)
 8003a6a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003a6e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003a72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003a76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a7a:	609a      	str	r2, [r3, #8]
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	e000ed00 	.word	0xe000ed00

08003a84 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a84:	f100 0308 	add.w	r3, r0, #8
 8003a88:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a8e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a90:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a92:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	6003      	str	r3, [r0, #0]
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop

08003a9c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	6103      	str	r3, [r0, #16]
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop

08003aa4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003aa4:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003aa6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003aa8:	689a      	ldr	r2, [r3, #8]
 8003aaa:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003aac:	689a      	ldr	r2, [r3, #8]
 8003aae:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ab0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003ab2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003ab4:	6803      	ldr	r3, [r0, #0]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	6003      	str	r3, [r0, #0]
 8003aba:	4770      	bx	lr

08003abc <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003abc:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003abe:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ac0:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003ac4:	d101      	bne.n	8003aca <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ac6:	6902      	ldr	r2, [r0, #16]
 8003ac8:	e007      	b.n	8003ada <vListInsert+0x1e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003aca:	f100 0208 	add.w	r2, r0, #8
 8003ace:	e000      	b.n	8003ad2 <vListInsert+0x16>
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	6853      	ldr	r3, [r2, #4]
 8003ad4:	681c      	ldr	r4, [r3, #0]
 8003ad6:	42a5      	cmp	r5, r4
 8003ad8:	d2fa      	bcs.n	8003ad0 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003ada:	6853      	ldr	r3, [r2, #4]
 8003adc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ade:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ae0:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ae2:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003ae4:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003ae6:	6803      	ldr	r3, [r0, #0]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	6003      	str	r3, [r0, #0]
}
 8003aec:	bc30      	pop	{r4, r5}
 8003aee:	4770      	bx	lr

08003af0 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003af0:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003af2:	6842      	ldr	r2, [r0, #4]
 8003af4:	6881      	ldr	r1, [r0, #8]
 8003af6:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003af8:	6882      	ldr	r2, [r0, #8]
 8003afa:	6841      	ldr	r1, [r0, #4]
 8003afc:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	4290      	cmp	r0, r2
 8003b02:	d101      	bne.n	8003b08 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003b04:	6882      	ldr	r2, [r0, #8]
 8003b06:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003b08:	2200      	movs	r2, #0
 8003b0a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	3a01      	subs	r2, #1
 8003b10:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003b12:	6818      	ldr	r0, [r3, #0]
}
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop

08003b18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b18:	b510      	push	{r4, lr}
 8003b1a:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b1c:	f001 fcb2 	bl	8005484 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b20:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003b22:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d101      	bne.n	8003b2c <prvIsQueueFull+0x14>
		{
			xReturn = pdTRUE;
 8003b28:	2401      	movs	r4, #1
 8003b2a:	e000      	b.n	8003b2e <prvIsQueueFull+0x16>
		}
		else
		{
			xReturn = pdFALSE;
 8003b2c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8003b2e:	f001 fccb 	bl	80054c8 <vPortExitCritical>

	return xReturn;
}
 8003b32:	4620      	mov	r0, r4
 8003b34:	bd10      	pop	{r4, pc}
 8003b36:	bf00      	nop

08003b38 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003b38:	b510      	push	{r4, lr}
 8003b3a:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b3c:	f001 fca2 	bl	8005484 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003b40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003b42:	b90b      	cbnz	r3, 8003b48 <prvIsQueueEmpty+0x10>
		{
			xReturn = pdTRUE;
 8003b44:	2401      	movs	r4, #1
 8003b46:	e000      	b.n	8003b4a <prvIsQueueEmpty+0x12>
		}
		else
		{
			xReturn = pdFALSE;
 8003b48:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8003b4a:	f001 fcbd 	bl	80054c8 <vPortExitCritical>

	return xReturn;
}
 8003b4e:	4620      	mov	r0, r4
 8003b50:	bd10      	pop	{r4, pc}
 8003b52:	bf00      	nop

08003b54 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003b54:	b570      	push	{r4, r5, r6, lr}
 8003b56:	4604      	mov	r4, r0
 8003b58:	4616      	mov	r6, r2
BaseType_t xReturn = pdFALSE;
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b5a:	6b85      	ldr	r5, [r0, #56]	; 0x38

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003b5c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003b5e:	b93a      	cbnz	r2, 8003b70 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003b60:	6803      	ldr	r3, [r0, #0]
 8003b62:	bb43      	cbnz	r3, 8003bb6 <prvCopyDataToQueue+0x62>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003b64:	6840      	ldr	r0, [r0, #4]
 8003b66:	f000 ffe5 	bl	8004b34 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	6063      	str	r3, [r4, #4]
 8003b6e:	e029      	b.n	8003bc4 <prvCopyDataToQueue+0x70>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003b70:	b96e      	cbnz	r6, 8003b8e <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003b72:	6880      	ldr	r0, [r0, #8]
 8003b74:	f003 f8fe 	bl	8006d74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003b78:	68a2      	ldr	r2, [r4, #8]
 8003b7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b7c:	4413      	add	r3, r2
 8003b7e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003b80:	6862      	ldr	r2, [r4, #4]
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d319      	bcc.n	8003bba <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003b86:	6823      	ldr	r3, [r4, #0]
 8003b88:	60a3      	str	r3, [r4, #8]
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8003b8a:	2000      	movs	r0, #0
 8003b8c:	e01a      	b.n	8003bc4 <prvCopyDataToQueue+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b8e:	68c0      	ldr	r0, [r0, #12]
 8003b90:	f003 f8f0 	bl	8006d74 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003b94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b96:	425b      	negs	r3, r3
 8003b98:	68e2      	ldr	r2, [r4, #12]
 8003b9a:	441a      	add	r2, r3
 8003b9c:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003b9e:	6821      	ldr	r1, [r4, #0]
 8003ba0:	428a      	cmp	r2, r1
 8003ba2:	d202      	bcs.n	8003baa <prvCopyDataToQueue+0x56>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003ba4:	6862      	ldr	r2, [r4, #4]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003baa:	2e02      	cmp	r6, #2
 8003bac:	d107      	bne.n	8003bbe <prvCopyDataToQueue+0x6a>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003bae:	b145      	cbz	r5, 8003bc2 <prvCopyDataToQueue+0x6e>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003bb0:	3d01      	subs	r5, #1
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	e006      	b.n	8003bc4 <prvCopyDataToQueue+0x70>
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	e004      	b.n	8003bc4 <prvCopyDataToQueue+0x70>
 8003bba:	2000      	movs	r0, #0
 8003bbc:	e002      	b.n	8003bc4 <prvCopyDataToQueue+0x70>
 8003bbe:	2000      	movs	r0, #0
 8003bc0:	e000      	b.n	8003bc4 <prvCopyDataToQueue+0x70>
 8003bc2:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003bc4:	3501      	adds	r5, #1
 8003bc6:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 8003bc8:	bd70      	pop	{r4, r5, r6, pc}
 8003bca:	bf00      	nop

08003bcc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003bcc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003bce:	b172      	cbz	r2, 8003bee <prvCopyDataFromQueue+0x22>
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003bd0:	b510      	push	{r4, lr}
 8003bd2:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003bd4:	68c4      	ldr	r4, [r0, #12]
 8003bd6:	4414      	add	r4, r2
 8003bd8:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003bda:	6840      	ldr	r0, [r0, #4]
 8003bdc:	4284      	cmp	r4, r0
 8003bde:	d301      	bcc.n	8003be4 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003be0:	6818      	ldr	r0, [r3, #0]
 8003be2:	60d8      	str	r0, [r3, #12]
 8003be4:	4608      	mov	r0, r1
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003be6:	68d9      	ldr	r1, [r3, #12]
 8003be8:	f003 f8c4 	bl	8006d74 <memcpy>
 8003bec:	bd10      	pop	{r4, pc}
 8003bee:	4770      	bx	lr

08003bf0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003bf0:	b538      	push	{r3, r4, r5, lr}
 8003bf2:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003bf4:	f001 fc46 	bl	8005484 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003bf8:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8003bfc:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003bfe:	e00a      	b.n	8003c16 <prvUnlockQueue+0x26>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c00:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003c02:	b153      	cbz	r3, 8003c1a <prvUnlockQueue+0x2a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c04:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8003c08:	f000 feec 	bl	80049e4 <xTaskRemoveFromEventList>
 8003c0c:	b108      	cbz	r0, 8003c12 <prvUnlockQueue+0x22>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003c0e:	f000 ff7b 	bl	8004b08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003c12:	3c01      	subs	r4, #1
 8003c14:	b264      	sxtb	r4, r4
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c16:	2c00      	cmp	r4, #0
 8003c18:	dcf2      	bgt.n	8003c00 <prvUnlockQueue+0x10>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003c1a:	23ff      	movs	r3, #255	; 0xff
 8003c1c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003c20:	f001 fc52 	bl	80054c8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003c24:	f001 fc2e 	bl	8005484 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003c28:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8003c2c:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003c2e:	e00a      	b.n	8003c46 <prvUnlockQueue+0x56>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c30:	692b      	ldr	r3, [r5, #16]
 8003c32:	b153      	cbz	r3, 8003c4a <prvUnlockQueue+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c34:	f105 0010 	add.w	r0, r5, #16
 8003c38:	f000 fed4 	bl	80049e4 <xTaskRemoveFromEventList>
 8003c3c:	b108      	cbz	r0, 8003c42 <prvUnlockQueue+0x52>
				{
					vTaskMissedYield();
 8003c3e:	f000 ff63 	bl	8004b08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003c42:	3c01      	subs	r4, #1
 8003c44:	b264      	sxtb	r4, r4
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003c46:	2c00      	cmp	r4, #0
 8003c48:	dcf2      	bgt.n	8003c30 <prvUnlockQueue+0x40>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003c4a:	23ff      	movs	r3, #255	; 0xff
 8003c4c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003c50:	f001 fc3a 	bl	80054c8 <vPortExitCritical>
 8003c54:	bd38      	pop	{r3, r4, r5, pc}
 8003c56:	bf00      	nop

08003c58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003c58:	b538      	push	{r3, r4, r5, lr}
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8003c5a:	b940      	cbnz	r0, 8003c6e <xQueueGenericReset+0x16>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c60:	f383 8811 	msr	BASEPRI, r3
 8003c64:	f3bf 8f6f 	isb	sy
 8003c68:	f3bf 8f4f 	dsb	sy
 8003c6c:	e7fe      	b.n	8003c6c <xQueueGenericReset+0x14>
 8003c6e:	4604      	mov	r4, r0
 8003c70:	460d      	mov	r5, r1

	taskENTER_CRITICAL();
 8003c72:	f001 fc07 	bl	8005484 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003c76:	6821      	ldr	r1, [r4, #0]
 8003c78:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003c7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c7c:	fb03 1002 	mla	r0, r3, r2, r1
 8003c80:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c82:	2000      	movs	r0, #0
 8003c84:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c86:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003c88:	3a01      	subs	r2, #1
 8003c8a:	fb02 1303 	mla	r3, r2, r3, r1
 8003c8e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003c90:	23ff      	movs	r3, #255	; 0xff
 8003c92:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003c96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003c9a:	b97d      	cbnz	r5, 8003cbc <xQueueGenericReset+0x64>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c9c:	6923      	ldr	r3, [r4, #16]
 8003c9e:	b1ab      	cbz	r3, 8003ccc <xQueueGenericReset+0x74>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ca0:	f104 0010 	add.w	r0, r4, #16
 8003ca4:	f000 fe9e 	bl	80049e4 <xTaskRemoveFromEventList>
 8003ca8:	b180      	cbz	r0, 8003ccc <xQueueGenericReset+0x74>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003caa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cae:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <xQueueGenericReset+0x7c>)
 8003cb0:	601a      	str	r2, [r3, #0]
 8003cb2:	f3bf 8f4f 	dsb	sy
 8003cb6:	f3bf 8f6f 	isb	sy
 8003cba:	e007      	b.n	8003ccc <xQueueGenericReset+0x74>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003cbc:	f104 0010 	add.w	r0, r4, #16
 8003cc0:	f7ff fee0 	bl	8003a84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003cc4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003cc8:	f7ff fedc 	bl	8003a84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003ccc:	f001 fbfc 	bl	80054c8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8003cd0:	2001      	movs	r0, #1
 8003cd2:	bd38      	pop	{r3, r4, r5, pc}
 8003cd4:	e000ed04 	.word	0xe000ed04

08003cd8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003cd8:	b538      	push	{r3, r4, r5, lr}
 8003cda:	461d      	mov	r5, r3
 8003cdc:	9c04      	ldr	r4, [sp, #16]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003cde:	460b      	mov	r3, r1
 8003ce0:	b909      	cbnz	r1, 8003ce6 <prvInitialiseNewQueue+0xe>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003ce2:	6024      	str	r4, [r4, #0]
 8003ce4:	e000      	b.n	8003ce8 <prvInitialiseNewQueue+0x10>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003ce6:	6022      	str	r2, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003ce8:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003cea:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003cec:	2101      	movs	r1, #1
 8003cee:	4620      	mov	r0, r4
 8003cf0:	f7ff ffb2 	bl	8003c58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003cf4:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
 8003cf8:	bd38      	pop	{r3, r4, r5, pc}
 8003cfa:	bf00      	nop

08003cfc <xQueueGenericCreateStatic>:

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003cfc:	b940      	cbnz	r0, 8003d10 <xQueueGenericCreateStatic+0x14>
 8003cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d02:	f383 8811 	msr	BASEPRI, r3
 8003d06:	f3bf 8f6f 	isb	sy
 8003d0a:	f3bf 8f4f 	dsb	sy
 8003d0e:	e7fe      	b.n	8003d0e <xQueueGenericCreateStatic+0x12>
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003d10:	b510      	push	{r4, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	4604      	mov	r4, r0

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003d16:	b943      	cbnz	r3, 8003d2a <xQueueGenericCreateStatic+0x2e>
 8003d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d1c:	f383 8811 	msr	BASEPRI, r3
 8003d20:	f3bf 8f6f 	isb	sy
 8003d24:	f3bf 8f4f 	dsb	sy
 8003d28:	e7fe      	b.n	8003d28 <xQueueGenericCreateStatic+0x2c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003d2a:	b112      	cbz	r2, 8003d32 <xQueueGenericCreateStatic+0x36>
 8003d2c:	b119      	cbz	r1, 8003d36 <xQueueGenericCreateStatic+0x3a>
 8003d2e:	2001      	movs	r0, #1
 8003d30:	e002      	b.n	8003d38 <xQueueGenericCreateStatic+0x3c>
 8003d32:	2001      	movs	r0, #1
 8003d34:	e000      	b.n	8003d38 <xQueueGenericCreateStatic+0x3c>
 8003d36:	2000      	movs	r0, #0
 8003d38:	b940      	cbnz	r0, 8003d4c <xQueueGenericCreateStatic+0x50>
 8003d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	e7fe      	b.n	8003d4a <xQueueGenericCreateStatic+0x4e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003d4c:	b912      	cbnz	r2, 8003d54 <xQueueGenericCreateStatic+0x58>
 8003d4e:	b919      	cbnz	r1, 8003d58 <xQueueGenericCreateStatic+0x5c>
 8003d50:	2001      	movs	r0, #1
 8003d52:	e002      	b.n	8003d5a <xQueueGenericCreateStatic+0x5e>
 8003d54:	2001      	movs	r0, #1
 8003d56:	e000      	b.n	8003d5a <xQueueGenericCreateStatic+0x5e>
 8003d58:	2000      	movs	r0, #0
 8003d5a:	b940      	cbnz	r0, 8003d6e <xQueueGenericCreateStatic+0x72>
 8003d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d60:	f383 8811 	msr	BASEPRI, r3
 8003d64:	f3bf 8f6f 	isb	sy
 8003d68:	f3bf 8f4f 	dsb	sy
 8003d6c:	e7fe      	b.n	8003d6c <xQueueGenericCreateStatic+0x70>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003d6e:	2050      	movs	r0, #80	; 0x50
 8003d70:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003d72:	9803      	ldr	r0, [sp, #12]
 8003d74:	2850      	cmp	r0, #80	; 0x50
 8003d76:	d008      	beq.n	8003d8a <xQueueGenericCreateStatic+0x8e>
 8003d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7c:	f383 8811 	msr	BASEPRI, r3
 8003d80:	f3bf 8f6f 	isb	sy
 8003d84:	f3bf 8f4f 	dsb	sy
 8003d88:	e7fe      	b.n	8003d88 <xQueueGenericCreateStatic+0x8c>
 8003d8a:	4620      	mov	r0, r4
 8003d8c:	461c      	mov	r4, r3
		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */

		if( pxNewQueue != NULL )
 8003d8e:	b13b      	cbz	r3, 8003da0 <xQueueGenericCreateStatic+0xa4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003d90:	2301      	movs	r3, #1
 8003d92:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d96:	9400      	str	r4, [sp, #0]
 8003d98:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003d9c:	f7ff ff9c 	bl	8003cd8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
 8003da0:	4620      	mov	r0, r4
 8003da2:	b004      	add	sp, #16
 8003da4:	bd10      	pop	{r4, pc}
 8003da6:	bf00      	nop

08003da8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003daa:	b085      	sub	sp, #20
 8003dac:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8003dae:	b940      	cbnz	r0, 8003dc2 <xQueueGenericSend+0x1a>
 8003db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db4:	f383 8811 	msr	BASEPRI, r3
 8003db8:	f3bf 8f6f 	isb	sy
 8003dbc:	f3bf 8f4f 	dsb	sy
 8003dc0:	e7fe      	b.n	8003dc0 <xQueueGenericSend+0x18>
 8003dc2:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003dc4:	b919      	cbnz	r1, 8003dce <xQueueGenericSend+0x26>
 8003dc6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003dc8:	b91a      	cbnz	r2, 8003dd2 <xQueueGenericSend+0x2a>
 8003dca:	2201      	movs	r2, #1
 8003dcc:	e002      	b.n	8003dd4 <xQueueGenericSend+0x2c>
 8003dce:	2201      	movs	r2, #1
 8003dd0:	e000      	b.n	8003dd4 <xQueueGenericSend+0x2c>
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	b942      	cbnz	r2, 8003de8 <xQueueGenericSend+0x40>
 8003dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dda:	f383 8811 	msr	BASEPRI, r3
 8003dde:	f3bf 8f6f 	isb	sy
 8003de2:	f3bf 8f4f 	dsb	sy
 8003de6:	e7fe      	b.n	8003de6 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d103      	bne.n	8003df4 <xQueueGenericSend+0x4c>
 8003dec:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003dee:	2a01      	cmp	r2, #1
 8003df0:	d102      	bne.n	8003df8 <xQueueGenericSend+0x50>
 8003df2:	e002      	b.n	8003dfa <xQueueGenericSend+0x52>
 8003df4:	2201      	movs	r2, #1
 8003df6:	e000      	b.n	8003dfa <xQueueGenericSend+0x52>
 8003df8:	2200      	movs	r2, #0
 8003dfa:	b942      	cbnz	r2, 8003e0e <xQueueGenericSend+0x66>
 8003dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e00:	f383 8811 	msr	BASEPRI, r3
 8003e04:	f3bf 8f6f 	isb	sy
 8003e08:	f3bf 8f4f 	dsb	sy
 8003e0c:	e7fe      	b.n	8003e0c <xQueueGenericSend+0x64>
 8003e0e:	461d      	mov	r5, r3
 8003e10:	460e      	mov	r6, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e12:	f000 fe7f 	bl	8004b14 <xTaskGetSchedulerState>
 8003e16:	b918      	cbnz	r0, 8003e20 <xQueueGenericSend+0x78>
 8003e18:	9b01      	ldr	r3, [sp, #4]
 8003e1a:	b91b      	cbnz	r3, 8003e24 <xQueueGenericSend+0x7c>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e002      	b.n	8003e26 <xQueueGenericSend+0x7e>
 8003e20:	2301      	movs	r3, #1
 8003e22:	e000      	b.n	8003e26 <xQueueGenericSend+0x7e>
 8003e24:	2300      	movs	r3, #0
 8003e26:	b943      	cbnz	r3, 8003e3a <xQueueGenericSend+0x92>
 8003e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	e7fe      	b.n	8003e38 <xQueueGenericSend+0x90>
 8003e3a:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003e3c:	f001 fb22 	bl	8005484 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e40:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003e42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d301      	bcc.n	8003e4c <xQueueGenericSend+0xa4>
 8003e48:	2d02      	cmp	r5, #2
 8003e4a:	d121      	bne.n	8003e90 <xQueueGenericSend+0xe8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003e4c:	462a      	mov	r2, r5
 8003e4e:	4631      	mov	r1, r6
 8003e50:	4620      	mov	r0, r4
 8003e52:	f7ff fe7f 	bl	8003b54 <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e58:	b16b      	cbz	r3, 8003e76 <xQueueGenericSend+0xce>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e5a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003e5e:	f000 fdc1 	bl	80049e4 <xTaskRemoveFromEventList>
 8003e62:	b188      	cbz	r0, 8003e88 <xQueueGenericSend+0xe0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e68:	4b32      	ldr	r3, [pc, #200]	; (8003f34 <xQueueGenericSend+0x18c>)
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	f3bf 8f4f 	dsb	sy
 8003e70:	f3bf 8f6f 	isb	sy
 8003e74:	e008      	b.n	8003e88 <xQueueGenericSend+0xe0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003e76:	b138      	cbz	r0, 8003e88 <xQueueGenericSend+0xe0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003e78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e7c:	4b2d      	ldr	r3, [pc, #180]	; (8003f34 <xQueueGenericSend+0x18c>)
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003e88:	f001 fb1e 	bl	80054c8 <vPortExitCritical>
				return pdPASS;
 8003e8c:	2001      	movs	r0, #1
 8003e8e:	e04e      	b.n	8003f2e <xQueueGenericSend+0x186>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e90:	9b01      	ldr	r3, [sp, #4]
 8003e92:	b91b      	cbnz	r3, 8003e9c <xQueueGenericSend+0xf4>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e94:	f001 fb18 	bl	80054c8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003e98:	2000      	movs	r0, #0
 8003e9a:	e048      	b.n	8003f2e <xQueueGenericSend+0x186>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e9c:	b91f      	cbnz	r7, 8003ea6 <xQueueGenericSend+0xfe>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e9e:	a802      	add	r0, sp, #8
 8003ea0:	f000 fde6 	bl	8004a70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ea4:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ea6:	f001 fb0f 	bl	80054c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003eaa:	f000 fbd7 	bl	800465c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003eae:	f001 fae9 	bl	8005484 <vPortEnterCritical>
 8003eb2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003eb6:	b25b      	sxtb	r3, r3
 8003eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ebc:	d102      	bne.n	8003ec4 <xQueueGenericSend+0x11c>
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003ec4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003ec8:	b25b      	sxtb	r3, r3
 8003eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ece:	d102      	bne.n	8003ed6 <xQueueGenericSend+0x12e>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ed6:	f001 faf7 	bl	80054c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003eda:	a901      	add	r1, sp, #4
 8003edc:	a802      	add	r0, sp, #8
 8003ede:	f000 fdd3 	bl	8004a88 <xTaskCheckForTimeOut>
 8003ee2:	b9f0      	cbnz	r0, 8003f22 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	f7ff fe17 	bl	8003b18 <prvIsQueueFull>
 8003eea:	b1a0      	cbz	r0, 8003f16 <xQueueGenericSend+0x16e>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003eec:	9901      	ldr	r1, [sp, #4]
 8003eee:	f104 0010 	add.w	r0, r4, #16
 8003ef2:	f000 fd43 	bl	800497c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003ef6:	4620      	mov	r0, r4
 8003ef8:	f7ff fe7a 	bl	8003bf0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003efc:	f000 fc4e 	bl	800479c <xTaskResumeAll>
 8003f00:	2800      	cmp	r0, #0
 8003f02:	d19b      	bne.n	8003e3c <xQueueGenericSend+0x94>
				{
					portYIELD_WITHIN_API();
 8003f04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f08:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <xQueueGenericSend+0x18c>)
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	f3bf 8f4f 	dsb	sy
 8003f10:	f3bf 8f6f 	isb	sy
 8003f14:	e792      	b.n	8003e3c <xQueueGenericSend+0x94>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003f16:	4620      	mov	r0, r4
 8003f18:	f7ff fe6a 	bl	8003bf0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f1c:	f000 fc3e 	bl	800479c <xTaskResumeAll>
 8003f20:	e78c      	b.n	8003e3c <xQueueGenericSend+0x94>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003f22:	4620      	mov	r0, r4
 8003f24:	f7ff fe64 	bl	8003bf0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f28:	f000 fc38 	bl	800479c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003f2c:	2000      	movs	r0, #0
		}
	}
}
 8003f2e:	b005      	add	sp, #20
 8003f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f32:	bf00      	nop
 8003f34:	e000ed04 	.word	0xe000ed04

08003f38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8003f3c:	b940      	cbnz	r0, 8003f50 <xQueueGenericSendFromISR+0x18>
 8003f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f42:	f383 8811 	msr	BASEPRI, r3
 8003f46:	f3bf 8f6f 	isb	sy
 8003f4a:	f3bf 8f4f 	dsb	sy
 8003f4e:	e7fe      	b.n	8003f4e <xQueueGenericSendFromISR+0x16>
 8003f50:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f52:	b919      	cbnz	r1, 8003f5c <xQueueGenericSendFromISR+0x24>
 8003f54:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8003f56:	b918      	cbnz	r0, 8003f60 <xQueueGenericSendFromISR+0x28>
 8003f58:	2001      	movs	r0, #1
 8003f5a:	e002      	b.n	8003f62 <xQueueGenericSendFromISR+0x2a>
 8003f5c:	2001      	movs	r0, #1
 8003f5e:	e000      	b.n	8003f62 <xQueueGenericSendFromISR+0x2a>
 8003f60:	2000      	movs	r0, #0
 8003f62:	b940      	cbnz	r0, 8003f76 <xQueueGenericSendFromISR+0x3e>
 8003f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f68:	f383 8811 	msr	BASEPRI, r3
 8003f6c:	f3bf 8f6f 	isb	sy
 8003f70:	f3bf 8f4f 	dsb	sy
 8003f74:	e7fe      	b.n	8003f74 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d103      	bne.n	8003f82 <xQueueGenericSendFromISR+0x4a>
 8003f7a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003f7c:	2801      	cmp	r0, #1
 8003f7e:	d102      	bne.n	8003f86 <xQueueGenericSendFromISR+0x4e>
 8003f80:	e002      	b.n	8003f88 <xQueueGenericSendFromISR+0x50>
 8003f82:	2001      	movs	r0, #1
 8003f84:	e000      	b.n	8003f88 <xQueueGenericSendFromISR+0x50>
 8003f86:	2000      	movs	r0, #0
 8003f88:	b940      	cbnz	r0, 8003f9c <xQueueGenericSendFromISR+0x64>
 8003f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f8e:	f383 8811 	msr	BASEPRI, r3
 8003f92:	f3bf 8f6f 	isb	sy
 8003f96:	f3bf 8f4f 	dsb	sy
 8003f9a:	e7fe      	b.n	8003f9a <xQueueGenericSendFromISR+0x62>
 8003f9c:	461f      	mov	r7, r3
 8003f9e:	4690      	mov	r8, r2
 8003fa0:	4689      	mov	r9, r1
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fa2:	f001 fb99 	bl	80056d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003fa6:	f3ef 8611 	mrs	r6, BASEPRI
 8003faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fae:	f383 8811 	msr	BASEPRI, r3
 8003fb2:	f3bf 8f6f 	isb	sy
 8003fb6:	f3bf 8f4f 	dsb	sy
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003fba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003fbc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d301      	bcc.n	8003fc6 <xQueueGenericSendFromISR+0x8e>
 8003fc2:	2f02      	cmp	r7, #2
 8003fc4:	d11e      	bne.n	8004004 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003fc6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8003fca:	b26d      	sxtb	r5, r5
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003fcc:	463a      	mov	r2, r7
 8003fce:	4649      	mov	r1, r9
 8003fd0:	4620      	mov	r0, r4
 8003fd2:	f7ff fdbf 	bl	8003b54 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003fd6:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003fda:	d10d      	bne.n	8003ff8 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fde:	b19b      	cbz	r3, 8004008 <xQueueGenericSendFromISR+0xd0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fe0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003fe4:	f000 fcfe 	bl	80049e4 <xTaskRemoveFromEventList>
 8003fe8:	b180      	cbz	r0, 800400c <xQueueGenericSendFromISR+0xd4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003fea:	f1b8 0f00 	cmp.w	r8, #0
 8003fee:	d00f      	beq.n	8004010 <xQueueGenericSendFromISR+0xd8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	f8c8 0000 	str.w	r0, [r8]
 8003ff6:	e00c      	b.n	8004012 <xQueueGenericSendFromISR+0xda>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003ff8:	1c6b      	adds	r3, r5, #1
 8003ffa:	b25b      	sxtb	r3, r3
 8003ffc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004000:	2001      	movs	r0, #1
 8004002:	e006      	b.n	8004012 <xQueueGenericSendFromISR+0xda>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004004:	2000      	movs	r0, #0
 8004006:	e004      	b.n	8004012 <xQueueGenericSendFromISR+0xda>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
 8004008:	2001      	movs	r0, #1
 800400a:	e002      	b.n	8004012 <xQueueGenericSendFromISR+0xda>
 800400c:	2001      	movs	r0, #1
 800400e:	e000      	b.n	8004012 <xQueueGenericSendFromISR+0xda>
 8004010:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004012:	f386 8811 	msr	BASEPRI, r6
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
 8004016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800401a:	bf00      	nop

0800401c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800401c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800401e:	b085      	sub	sp, #20
 8004020:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004022:	b940      	cbnz	r0, 8004036 <xQueueReceive+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004028:	f383 8811 	msr	BASEPRI, r3
 800402c:	f3bf 8f6f 	isb	sy
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	e7fe      	b.n	8004034 <xQueueReceive+0x18>
 8004036:	4604      	mov	r4, r0

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004038:	b919      	cbnz	r1, 8004042 <xQueueReceive+0x26>
 800403a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800403c:	b91b      	cbnz	r3, 8004046 <xQueueReceive+0x2a>
 800403e:	2301      	movs	r3, #1
 8004040:	e002      	b.n	8004048 <xQueueReceive+0x2c>
 8004042:	2301      	movs	r3, #1
 8004044:	e000      	b.n	8004048 <xQueueReceive+0x2c>
 8004046:	2300      	movs	r3, #0
 8004048:	b943      	cbnz	r3, 800405c <xQueueReceive+0x40>
 800404a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800404e:	f383 8811 	msr	BASEPRI, r3
 8004052:	f3bf 8f6f 	isb	sy
 8004056:	f3bf 8f4f 	dsb	sy
 800405a:	e7fe      	b.n	800405a <xQueueReceive+0x3e>
 800405c:	460e      	mov	r6, r1

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800405e:	f000 fd59 	bl	8004b14 <xTaskGetSchedulerState>
 8004062:	b918      	cbnz	r0, 800406c <xQueueReceive+0x50>
 8004064:	9b01      	ldr	r3, [sp, #4]
 8004066:	b91b      	cbnz	r3, 8004070 <xQueueReceive+0x54>
 8004068:	2301      	movs	r3, #1
 800406a:	e002      	b.n	8004072 <xQueueReceive+0x56>
 800406c:	2301      	movs	r3, #1
 800406e:	e000      	b.n	8004072 <xQueueReceive+0x56>
 8004070:	2300      	movs	r3, #0
 8004072:	b943      	cbnz	r3, 8004086 <xQueueReceive+0x6a>
 8004074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004078:	f383 8811 	msr	BASEPRI, r3
 800407c:	f3bf 8f6f 	isb	sy
 8004080:	f3bf 8f4f 	dsb	sy
 8004084:	e7fe      	b.n	8004084 <xQueueReceive+0x68>
 8004086:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004088:	f001 f9fc 	bl	8005484 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800408c:	6ba5      	ldr	r5, [r4, #56]	; 0x38

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800408e:	b1c5      	cbz	r5, 80040c2 <xQueueReceive+0xa6>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004090:	4631      	mov	r1, r6
 8004092:	4620      	mov	r0, r4
 8004094:	f7ff fd9a 	bl	8003bcc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004098:	3d01      	subs	r5, #1
 800409a:	63a5      	str	r5, [r4, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800409c:	6923      	ldr	r3, [r4, #16]
 800409e:	b163      	cbz	r3, 80040ba <xQueueReceive+0x9e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040a0:	f104 0010 	add.w	r0, r4, #16
 80040a4:	f000 fc9e 	bl	80049e4 <xTaskRemoveFromEventList>
 80040a8:	b138      	cbz	r0, 80040ba <xQueueReceive+0x9e>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80040aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ae:	4b30      	ldr	r3, [pc, #192]	; (8004170 <xQueueReceive+0x154>)
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	f3bf 8f4f 	dsb	sy
 80040b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80040ba:	f001 fa05 	bl	80054c8 <vPortExitCritical>
				return pdPASS;
 80040be:	2001      	movs	r0, #1
 80040c0:	e053      	b.n	800416a <xQueueReceive+0x14e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80040c2:	9b01      	ldr	r3, [sp, #4]
 80040c4:	b91b      	cbnz	r3, 80040ce <xQueueReceive+0xb2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80040c6:	f001 f9ff 	bl	80054c8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80040ca:	2000      	movs	r0, #0
 80040cc:	e04d      	b.n	800416a <xQueueReceive+0x14e>
				}
				else if( xEntryTimeSet == pdFALSE )
 80040ce:	b91f      	cbnz	r7, 80040d8 <xQueueReceive+0xbc>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80040d0:	a802      	add	r0, sp, #8
 80040d2:	f000 fccd 	bl	8004a70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80040d6:	2701      	movs	r7, #1
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80040d8:	f001 f9f6 	bl	80054c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80040dc:	f000 fabe 	bl	800465c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80040e0:	f001 f9d0 	bl	8005484 <vPortEnterCritical>
 80040e4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80040e8:	b25b      	sxtb	r3, r3
 80040ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ee:	d102      	bne.n	80040f6 <xQueueReceive+0xda>
 80040f0:	2300      	movs	r3, #0
 80040f2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80040f6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80040fa:	b25b      	sxtb	r3, r3
 80040fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004100:	d102      	bne.n	8004108 <xQueueReceive+0xec>
 8004102:	2300      	movs	r3, #0
 8004104:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004108:	f001 f9de 	bl	80054c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800410c:	a901      	add	r1, sp, #4
 800410e:	a802      	add	r0, sp, #8
 8004110:	f000 fcba 	bl	8004a88 <xTaskCheckForTimeOut>
 8004114:	b9f0      	cbnz	r0, 8004154 <xQueueReceive+0x138>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004116:	4620      	mov	r0, r4
 8004118:	f7ff fd0e 	bl	8003b38 <prvIsQueueEmpty>
 800411c:	b1a0      	cbz	r0, 8004148 <xQueueReceive+0x12c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800411e:	9901      	ldr	r1, [sp, #4]
 8004120:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004124:	f000 fc2a 	bl	800497c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004128:	4620      	mov	r0, r4
 800412a:	f7ff fd61 	bl	8003bf0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800412e:	f000 fb35 	bl	800479c <xTaskResumeAll>
 8004132:	2800      	cmp	r0, #0
 8004134:	d1a8      	bne.n	8004088 <xQueueReceive+0x6c>
				{
					portYIELD_WITHIN_API();
 8004136:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800413a:	4b0d      	ldr	r3, [pc, #52]	; (8004170 <xQueueReceive+0x154>)
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	f3bf 8f4f 	dsb	sy
 8004142:	f3bf 8f6f 	isb	sy
 8004146:	e79f      	b.n	8004088 <xQueueReceive+0x6c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004148:	4620      	mov	r0, r4
 800414a:	f7ff fd51 	bl	8003bf0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800414e:	f000 fb25 	bl	800479c <xTaskResumeAll>
 8004152:	e799      	b.n	8004088 <xQueueReceive+0x6c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004154:	4620      	mov	r0, r4
 8004156:	f7ff fd4b 	bl	8003bf0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800415a:	f000 fb1f 	bl	800479c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800415e:	4620      	mov	r0, r4
 8004160:	f7ff fcea 	bl	8003b38 <prvIsQueueEmpty>
 8004164:	2800      	cmp	r0, #0
 8004166:	d08f      	beq.n	8004088 <xQueueReceive+0x6c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004168:	2000      	movs	r0, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800416a:	b005      	add	sp, #20
 800416c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800416e:	bf00      	nop
 8004170:	e000ed04 	.word	0xe000ed04

08004174 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004174:	2300      	movs	r3, #0
 8004176:	e00b      	b.n	8004190 <vQueueAddToRegistry+0x1c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004178:	4a07      	ldr	r2, [pc, #28]	; (8004198 <vQueueAddToRegistry+0x24>)
 800417a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800417e:	b932      	cbnz	r2, 800418e <vQueueAddToRegistry+0x1a>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004180:	4a05      	ldr	r2, [pc, #20]	; (8004198 <vQueueAddToRegistry+0x24>)
 8004182:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004186:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800418a:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800418c:	4770      	bx	lr
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800418e:	3301      	adds	r3, #1
 8004190:	2b07      	cmp	r3, #7
 8004192:	d9f1      	bls.n	8004178 <vQueueAddToRegistry+0x4>
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	20006778 	.word	0x20006778

0800419c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800419c:	b570      	push	{r4, r5, r6, lr}
 800419e:	4604      	mov	r4, r0
 80041a0:	460d      	mov	r5, r1
 80041a2:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80041a4:	f001 f96e 	bl	8005484 <vPortEnterCritical>
 80041a8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80041ac:	b25b      	sxtb	r3, r3
 80041ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b2:	d102      	bne.n	80041ba <vQueueWaitForMessageRestricted+0x1e>
 80041b4:	2300      	movs	r3, #0
 80041b6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80041ba:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80041be:	b25b      	sxtb	r3, r3
 80041c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c4:	d102      	bne.n	80041cc <vQueueWaitForMessageRestricted+0x30>
 80041c6:	2300      	movs	r3, #0
 80041c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041cc:	f001 f97c 	bl	80054c8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80041d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80041d2:	b92b      	cbnz	r3, 80041e0 <vQueueWaitForMessageRestricted+0x44>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80041d4:	4632      	mov	r2, r6
 80041d6:	4629      	mov	r1, r5
 80041d8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80041dc:	f000 fbe6 	bl	80049ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80041e0:	4620      	mov	r0, r4
 80041e2:	f7ff fd05 	bl	8003bf0 <prvUnlockQueue>
 80041e6:	bd70      	pop	{r4, r5, r6, pc}

080041e8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041e8:	4b0a      	ldr	r3, [pc, #40]	; (8004214 <prvResetNextTaskUnblockTime+0x2c>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	b90b      	cbnz	r3, 80041f4 <prvResetNextTaskUnblockTime+0xc>
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <prvResetNextTaskUnblockTime+0xe>
 80041f4:	2300      	movs	r3, #0
 80041f6:	b123      	cbz	r3, 8004202 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80041f8:	f04f 32ff 	mov.w	r2, #4294967295
 80041fc:	4b06      	ldr	r3, [pc, #24]	; (8004218 <prvResetNextTaskUnblockTime+0x30>)
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004202:	4b04      	ldr	r3, [pc, #16]	; (8004214 <prvResetNextTaskUnblockTime+0x2c>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	4b02      	ldr	r3, [pc, #8]	; (8004218 <prvResetNextTaskUnblockTime+0x30>)
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	20000204 	.word	0x20000204
 8004218:	200006b4 	.word	0x200006b4

0800421c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800421c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004220:	4681      	mov	r9, r0
 8004222:	460d      	mov	r5, r1
 8004224:	4617      	mov	r7, r2
 8004226:	469a      	mov	sl, r3
 8004228:	9e08      	ldr	r6, [sp, #32]
 800422a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800422e:	9c0a      	ldr	r4, [sp, #40]	; 0x28

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004230:	0092      	lsls	r2, r2, #2
 8004232:	21a5      	movs	r1, #165	; 0xa5
 8004234:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004236:	f002 fda8 	bl	8006d8a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800423a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800423c:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 8004240:	3a01      	subs	r2, #1
 8004242:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004246:	f027 0707 	bic.w	r7, r7, #7
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800424a:	2300      	movs	r3, #0
 800424c:	e006      	b.n	800425c <prvInitialiseNewTask+0x40>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800424e:	5ce9      	ldrb	r1, [r5, r3]
 8004250:	18e2      	adds	r2, r4, r3
 8004252:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004256:	5cea      	ldrb	r2, [r5, r3]
 8004258:	b112      	cbz	r2, 8004260 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800425a:	3301      	adds	r3, #1
 800425c:	2b0f      	cmp	r3, #15
 800425e:	d9f6      	bls.n	800424e <prvInitialiseNewTask+0x32>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004260:	2300      	movs	r3, #0
 8004262:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004266:	2e37      	cmp	r6, #55	; 0x37
 8004268:	d900      	bls.n	800426c <prvInitialiseNewTask+0x50>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800426a:	2637      	movs	r6, #55	; 0x37
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800426c:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800426e:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004270:	2500      	movs	r5, #0
 8004272:	6525      	str	r5, [r4, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004274:	1d20      	adds	r0, r4, #4
 8004276:	f7ff fc11 	bl	8003a9c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800427a:	f104 0018 	add.w	r0, r4, #24
 800427e:	f7ff fc0d 	bl	8003a9c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004282:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004284:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 8004288:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800428a:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800428c:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800428e:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004292:	4652      	mov	r2, sl
 8004294:	4649      	mov	r1, r9
 8004296:	4638      	mov	r0, r7
 8004298:	f001 f8cc 	bl	8005434 <pxPortInitialiseStack>
 800429c:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800429e:	f1b8 0f00 	cmp.w	r8, #0
 80042a2:	d001      	beq.n	80042a8 <prvInitialiseNewTask+0x8c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80042a4:	f8c8 4000 	str.w	r4, [r8]
 80042a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080042ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80042ac:	b538      	push	{r3, r4, r5, lr}
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042ae:	2400      	movs	r4, #0
 80042b0:	e007      	b.n	80042c2 <prvInitialiseTaskLists+0x16>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80042b2:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80042b6:	0093      	lsls	r3, r2, #2
 80042b8:	480e      	ldr	r0, [pc, #56]	; (80042f4 <prvInitialiseTaskLists+0x48>)
 80042ba:	4418      	add	r0, r3
 80042bc:	f7ff fbe2 	bl	8003a84 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042c0:	3401      	adds	r4, #1
 80042c2:	2c37      	cmp	r4, #55	; 0x37
 80042c4:	d9f5      	bls.n	80042b2 <prvInitialiseTaskLists+0x6>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80042c6:	4d0c      	ldr	r5, [pc, #48]	; (80042f8 <prvInitialiseTaskLists+0x4c>)
 80042c8:	4628      	mov	r0, r5
 80042ca:	f7ff fbdb 	bl	8003a84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80042ce:	4c0b      	ldr	r4, [pc, #44]	; (80042fc <prvInitialiseTaskLists+0x50>)
 80042d0:	4620      	mov	r0, r4
 80042d2:	f7ff fbd7 	bl	8003a84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80042d6:	480a      	ldr	r0, [pc, #40]	; (8004300 <prvInitialiseTaskLists+0x54>)
 80042d8:	f7ff fbd4 	bl	8003a84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80042dc:	4809      	ldr	r0, [pc, #36]	; (8004304 <prvInitialiseTaskLists+0x58>)
 80042de:	f7ff fbd1 	bl	8003a84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80042e2:	4809      	ldr	r0, [pc, #36]	; (8004308 <prvInitialiseTaskLists+0x5c>)
 80042e4:	f7ff fbce 	bl	8003a84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80042e8:	4b08      	ldr	r3, [pc, #32]	; (800430c <prvInitialiseTaskLists+0x60>)
 80042ea:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042ec:	4b08      	ldr	r3, [pc, #32]	; (8004310 <prvInitialiseTaskLists+0x64>)
 80042ee:	601c      	str	r4, [r3, #0]
 80042f0:	bd38      	pop	{r3, r4, r5, pc}
 80042f2:	bf00      	nop
 80042f4:	20000228 	.word	0x20000228
 80042f8:	200006bc 	.word	0x200006bc
 80042fc:	200006d0 	.word	0x200006d0
 8004300:	20000698 	.word	0x20000698
 8004304:	2000020c 	.word	0x2000020c
 8004308:	200006e4 	.word	0x200006e4
 800430c:	20000204 	.word	0x20000204
 8004310:	20000220 	.word	0x20000220

08004314 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004314:	b510      	push	{r4, lr}
 8004316:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004318:	f001 f8b4 	bl	8005484 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800431c:	4a20      	ldr	r2, [pc, #128]	; (80043a0 <prvAddNewTaskToReadyList+0x8c>)
 800431e:	6813      	ldr	r3, [r2, #0]
 8004320:	3301      	adds	r3, #1
 8004322:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004324:	4b1f      	ldr	r3, [pc, #124]	; (80043a4 <prvAddNewTaskToReadyList+0x90>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	b93b      	cbnz	r3, 800433a <prvAddNewTaskToReadyList+0x26>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800432a:	4b1e      	ldr	r3, [pc, #120]	; (80043a4 <prvAddNewTaskToReadyList+0x90>)
 800432c:	601c      	str	r4, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800432e:	6813      	ldr	r3, [r2, #0]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d10d      	bne.n	8004350 <prvAddNewTaskToReadyList+0x3c>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004334:	f7ff ffba 	bl	80042ac <prvInitialiseTaskLists>
 8004338:	e00a      	b.n	8004350 <prvAddNewTaskToReadyList+0x3c>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800433a:	4b1b      	ldr	r3, [pc, #108]	; (80043a8 <prvAddNewTaskToReadyList+0x94>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	b93b      	cbnz	r3, 8004350 <prvAddNewTaskToReadyList+0x3c>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004340:	4b18      	ldr	r3, [pc, #96]	; (80043a4 <prvAddNewTaskToReadyList+0x90>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004346:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004348:	429a      	cmp	r2, r3
 800434a:	d801      	bhi.n	8004350 <prvAddNewTaskToReadyList+0x3c>
				{
					pxCurrentTCB = pxNewTCB;
 800434c:	4b15      	ldr	r3, [pc, #84]	; (80043a4 <prvAddNewTaskToReadyList+0x90>)
 800434e:	601c      	str	r4, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004350:	4a16      	ldr	r2, [pc, #88]	; (80043ac <prvAddNewTaskToReadyList+0x98>)
 8004352:	6813      	ldr	r3, [r2, #0]
 8004354:	3301      	adds	r3, #1
 8004356:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004358:	6463      	str	r3, [r4, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800435a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800435c:	4a14      	ldr	r2, [pc, #80]	; (80043b0 <prvAddNewTaskToReadyList+0x9c>)
 800435e:	6812      	ldr	r2, [r2, #0]
 8004360:	4293      	cmp	r3, r2
 8004362:	d901      	bls.n	8004368 <prvAddNewTaskToReadyList+0x54>
 8004364:	4a12      	ldr	r2, [pc, #72]	; (80043b0 <prvAddNewTaskToReadyList+0x9c>)
 8004366:	6013      	str	r3, [r2, #0]
 8004368:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800436c:	009a      	lsls	r2, r3, #2
 800436e:	1d21      	adds	r1, r4, #4
 8004370:	4810      	ldr	r0, [pc, #64]	; (80043b4 <prvAddNewTaskToReadyList+0xa0>)
 8004372:	4410      	add	r0, r2
 8004374:	f7ff fb96 	bl	8003aa4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004378:	f001 f8a6 	bl	80054c8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800437c:	4b0a      	ldr	r3, [pc, #40]	; (80043a8 <prvAddNewTaskToReadyList+0x94>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	b16b      	cbz	r3, 800439e <prvAddNewTaskToReadyList+0x8a>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004382:	4b08      	ldr	r3, [pc, #32]	; (80043a4 <prvAddNewTaskToReadyList+0x90>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004388:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800438a:	429a      	cmp	r2, r3
 800438c:	d207      	bcs.n	800439e <prvAddNewTaskToReadyList+0x8a>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800438e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004392:	4b09      	ldr	r3, [pc, #36]	; (80043b8 <prvAddNewTaskToReadyList+0xa4>)
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	f3bf 8f6f 	isb	sy
 800439e:	bd10      	pop	{r4, pc}
 80043a0:	20000690 	.word	0x20000690
 80043a4:	20000694 	.word	0x20000694
 80043a8:	20000208 	.word	0x20000208
 80043ac:	200006b8 	.word	0x200006b8
 80043b0:	200006f8 	.word	0x200006f8
 80043b4:	20000228 	.word	0x20000228
 80043b8:	e000ed04 	.word	0xe000ed04

080043bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80043bc:	b510      	push	{r4, lr}
 80043be:	4604      	mov	r4, r0
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80043c0:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 80043c4:	b933      	cbnz	r3, 80043d4 <prvDeleteTCB+0x18>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80043c6:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80043c8:	f000 ffba 	bl	8005340 <vPortFree>
				vPortFree( pxTCB );
 80043cc:	4620      	mov	r0, r4
 80043ce:	f000 ffb7 	bl	8005340 <vPortFree>
 80043d2:	bd10      	pop	{r4, pc}
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d102      	bne.n	80043de <prvDeleteTCB+0x22>
			{
				/* Only the stack was statically allocated, so the TCB is the
				only memory that must be freed. */
				vPortFree( pxTCB );
 80043d8:	f000 ffb2 	bl	8005340 <vPortFree>
 80043dc:	bd10      	pop	{r4, pc}
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d008      	beq.n	80043f4 <prvDeleteTCB+0x38>
 80043e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e6:	f383 8811 	msr	BASEPRI, r3
 80043ea:	f3bf 8f6f 	isb	sy
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	e7fe      	b.n	80043f2 <prvDeleteTCB+0x36>
 80043f4:	bd10      	pop	{r4, pc}
 80043f6:	bf00      	nop

080043f8 <prvCheckTasksWaitingTermination>:
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
}
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043f8:	b510      	push	{r4, lr}
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043fa:	e014      	b.n	8004426 <prvCheckTasksWaitingTermination+0x2e>
		{
			taskENTER_CRITICAL();
 80043fc:	f001 f842 	bl	8005484 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004400:	4b0b      	ldr	r3, [pc, #44]	; (8004430 <prvCheckTasksWaitingTermination+0x38>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004406:	1d20      	adds	r0, r4, #4
 8004408:	f7ff fb72 	bl	8003af0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800440c:	4a09      	ldr	r2, [pc, #36]	; (8004434 <prvCheckTasksWaitingTermination+0x3c>)
 800440e:	6813      	ldr	r3, [r2, #0]
 8004410:	3b01      	subs	r3, #1
 8004412:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004414:	4a08      	ldr	r2, [pc, #32]	; (8004438 <prvCheckTasksWaitingTermination+0x40>)
 8004416:	6813      	ldr	r3, [r2, #0]
 8004418:	3b01      	subs	r3, #1
 800441a:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800441c:	f001 f854 	bl	80054c8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004420:	4620      	mov	r0, r4
 8004422:	f7ff ffcb 	bl	80043bc <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004426:	4b04      	ldr	r3, [pc, #16]	; (8004438 <prvCheckTasksWaitingTermination+0x40>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1e6      	bne.n	80043fc <prvCheckTasksWaitingTermination+0x4>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800442e:	bd10      	pop	{r4, pc}
 8004430:	2000020c 	.word	0x2000020c
 8004434:	20000690 	.word	0x20000690
 8004438:	2000068c 	.word	0x2000068c

0800443c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800443c:	b508      	push	{r3, lr}

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800443e:	f7ff ffdb 	bl	80043f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004442:	4b06      	ldr	r3, [pc, #24]	; (800445c <prvIdleTask+0x20>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d9f9      	bls.n	800443e <prvIdleTask+0x2>
			{
				taskYIELD();
 800444a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800444e:	4b04      	ldr	r3, [pc, #16]	; (8004460 <prvIdleTask+0x24>)
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	f3bf 8f4f 	dsb	sy
 8004456:	f3bf 8f6f 	isb	sy
 800445a:	e7f0      	b.n	800443e <prvIdleTask+0x2>
 800445c:	20000228 	.word	0x20000228
 8004460:	e000ed04 	.word	0xe000ed04

08004464 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004464:	b570      	push	{r4, r5, r6, lr}
 8004466:	4604      	mov	r4, r0
 8004468:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800446a:	4b17      	ldr	r3, [pc, #92]	; (80044c8 <prvAddCurrentTaskToDelayedList+0x64>)
 800446c:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800446e:	4b17      	ldr	r3, [pc, #92]	; (80044cc <prvAddCurrentTaskToDelayedList+0x68>)
 8004470:	6818      	ldr	r0, [r3, #0]
 8004472:	3004      	adds	r0, #4
 8004474:	f7ff fb3c 	bl	8003af0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004478:	f1b4 3fff 	cmp.w	r4, #4294967295
 800447c:	d107      	bne.n	800448e <prvAddCurrentTaskToDelayedList+0x2a>
 800447e:	b136      	cbz	r6, 800448e <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004480:	4b12      	ldr	r3, [pc, #72]	; (80044cc <prvAddCurrentTaskToDelayedList+0x68>)
 8004482:	6819      	ldr	r1, [r3, #0]
 8004484:	3104      	adds	r1, #4
 8004486:	4812      	ldr	r0, [pc, #72]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x6c>)
 8004488:	f7ff fb0c 	bl	8003aa4 <vListInsertEnd>
 800448c:	bd70      	pop	{r4, r5, r6, pc}
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800448e:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004490:	4b0e      	ldr	r3, [pc, #56]	; (80044cc <prvAddCurrentTaskToDelayedList+0x68>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8004496:	42a5      	cmp	r5, r4
 8004498:	d907      	bls.n	80044aa <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800449a:	4b0e      	ldr	r3, [pc, #56]	; (80044d4 <prvAddCurrentTaskToDelayedList+0x70>)
 800449c:	6818      	ldr	r0, [r3, #0]
 800449e:	4b0b      	ldr	r3, [pc, #44]	; (80044cc <prvAddCurrentTaskToDelayedList+0x68>)
 80044a0:	6819      	ldr	r1, [r3, #0]
 80044a2:	3104      	adds	r1, #4
 80044a4:	f7ff fb0a 	bl	8003abc <vListInsert>
 80044a8:	bd70      	pop	{r4, r5, r6, pc}
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044aa:	4b0b      	ldr	r3, [pc, #44]	; (80044d8 <prvAddCurrentTaskToDelayedList+0x74>)
 80044ac:	6818      	ldr	r0, [r3, #0]
 80044ae:	4b07      	ldr	r3, [pc, #28]	; (80044cc <prvAddCurrentTaskToDelayedList+0x68>)
 80044b0:	6819      	ldr	r1, [r3, #0]
 80044b2:	3104      	adds	r1, #4
 80044b4:	f7ff fb02 	bl	8003abc <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80044b8:	4b08      	ldr	r3, [pc, #32]	; (80044dc <prvAddCurrentTaskToDelayedList+0x78>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	429c      	cmp	r4, r3
 80044be:	d201      	bcs.n	80044c4 <prvAddCurrentTaskToDelayedList+0x60>
				{
					xNextTaskUnblockTime = xTimeToWake;
 80044c0:	4b06      	ldr	r3, [pc, #24]	; (80044dc <prvAddCurrentTaskToDelayedList+0x78>)
 80044c2:	601c      	str	r4, [r3, #0]
 80044c4:	bd70      	pop	{r4, r5, r6, pc}
 80044c6:	bf00      	nop
 80044c8:	200006b0 	.word	0x200006b0
 80044cc:	20000694 	.word	0x20000694
 80044d0:	200006e4 	.word	0x200006e4
 80044d4:	20000220 	.word	0x20000220
 80044d8:	20000204 	.word	0x20000204
 80044dc:	200006b4 	.word	0x200006b4

080044e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80044e0:	b570      	push	{r4, r5, r6, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80044e6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80044e8:	b945      	cbnz	r5, 80044fc <xTaskCreateStatic+0x1c>
 80044ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ee:	f383 8811 	msr	BASEPRI, r3
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	f3bf 8f4f 	dsb	sy
 80044fa:	e7fe      	b.n	80044fa <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 80044fc:	b944      	cbnz	r4, 8004510 <xTaskCreateStatic+0x30>
 80044fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004502:	f383 8811 	msr	BASEPRI, r3
 8004506:	f3bf 8f6f 	isb	sy
 800450a:	f3bf 8f4f 	dsb	sy
 800450e:	e7fe      	b.n	800450e <xTaskCreateStatic+0x2e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004510:	265c      	movs	r6, #92	; 0x5c
 8004512:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004514:	9e04      	ldr	r6, [sp, #16]
 8004516:	2e5c      	cmp	r6, #92	; 0x5c
 8004518:	d008      	beq.n	800452c <xTaskCreateStatic+0x4c>
 800451a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800451e:	f383 8811 	msr	BASEPRI, r3
 8004522:	f3bf 8f6f 	isb	sy
 8004526:	f3bf 8f4f 	dsb	sy
 800452a:	e7fe      	b.n	800452a <xTaskCreateStatic+0x4a>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800452c:	b18c      	cbz	r4, 8004552 <xTaskCreateStatic+0x72>
 800452e:	b185      	cbz	r5, 8004552 <xTaskCreateStatic+0x72>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004530:	6325      	str	r5, [r4, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004532:	2502      	movs	r5, #2
 8004534:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004538:	2500      	movs	r5, #0
 800453a:	9503      	str	r5, [sp, #12]
 800453c:	9402      	str	r4, [sp, #8]
 800453e:	ad05      	add	r5, sp, #20
 8004540:	9501      	str	r5, [sp, #4]
 8004542:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004544:	9500      	str	r5, [sp, #0]
 8004546:	f7ff fe69 	bl	800421c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800454a:	4620      	mov	r0, r4
 800454c:	f7ff fee2 	bl	8004314 <prvAddNewTaskToReadyList>
 8004550:	e001      	b.n	8004556 <xTaskCreateStatic+0x76>
		}
		else
		{
			xReturn = NULL;
 8004552:	2300      	movs	r3, #0
 8004554:	9305      	str	r3, [sp, #20]
		}

		return xReturn;
	}
 8004556:	9805      	ldr	r0, [sp, #20]
 8004558:	b006      	add	sp, #24
 800455a:	bd70      	pop	{r4, r5, r6, pc}

0800455c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800455c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004560:	b085      	sub	sp, #20
 8004562:	4606      	mov	r6, r0
 8004564:	460f      	mov	r7, r1
 8004566:	4615      	mov	r5, r2
 8004568:	4698      	mov	r8, r3
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800456a:	0090      	lsls	r0, r2, #2
 800456c:	f000 fe66 	bl	800523c <pvPortMalloc>

			if( pxStack != NULL )
 8004570:	b160      	cbz	r0, 800458c <xTaskCreate+0x30>
 8004572:	4681      	mov	r9, r0
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004574:	205c      	movs	r0, #92	; 0x5c
 8004576:	f000 fe61 	bl	800523c <pvPortMalloc>

				if( pxNewTCB != NULL )
 800457a:	4604      	mov	r4, r0
 800457c:	b110      	cbz	r0, 8004584 <xTaskCreate+0x28>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800457e:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
 8004582:	e004      	b.n	800458e <xTaskCreate+0x32>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004584:	4648      	mov	r0, r9
 8004586:	f000 fedb 	bl	8005340 <vPortFree>
 800458a:	e000      	b.n	800458e <xTaskCreate+0x32>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800458c:	2400      	movs	r4, #0
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800458e:	b19c      	cbz	r4, 80045b8 <xTaskCreate+0x5c>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004590:	2300      	movs	r3, #0
 8004592:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004596:	9303      	str	r3, [sp, #12]
 8004598:	9402      	str	r4, [sp, #8]
 800459a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800459c:	9301      	str	r3, [sp, #4]
 800459e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80045a0:	9300      	str	r3, [sp, #0]
 80045a2:	4643      	mov	r3, r8
 80045a4:	462a      	mov	r2, r5
 80045a6:	4639      	mov	r1, r7
 80045a8:	4630      	mov	r0, r6
 80045aa:	f7ff fe37 	bl	800421c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80045ae:	4620      	mov	r0, r4
 80045b0:	f7ff feb0 	bl	8004314 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80045b4:	2001      	movs	r0, #1
 80045b6:	e001      	b.n	80045bc <xTaskCreate+0x60>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80045b8:	f04f 30ff 	mov.w	r0, #4294967295
		}

		return xReturn;
	}
 80045bc:	b005      	add	sp, #20
 80045be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80045c2:	bf00      	nop

080045c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80045c4:	b510      	push	{r4, lr}
 80045c6:	b088      	sub	sp, #32
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80045c8:	2400      	movs	r4, #0
 80045ca:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80045cc:	9406      	str	r4, [sp, #24]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80045ce:	aa07      	add	r2, sp, #28
 80045d0:	a906      	add	r1, sp, #24
 80045d2:	a805      	add	r0, sp, #20
 80045d4:	f000 fdbc 	bl	8005150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80045d8:	9b05      	ldr	r3, [sp, #20]
 80045da:	9302      	str	r3, [sp, #8]
 80045dc:	9b06      	ldr	r3, [sp, #24]
 80045de:	9301      	str	r3, [sp, #4]
 80045e0:	9400      	str	r4, [sp, #0]
 80045e2:	4623      	mov	r3, r4
 80045e4:	9a07      	ldr	r2, [sp, #28]
 80045e6:	4918      	ldr	r1, [pc, #96]	; (8004648 <vTaskStartScheduler+0x84>)
 80045e8:	4818      	ldr	r0, [pc, #96]	; (800464c <vTaskStartScheduler+0x88>)
 80045ea:	f7ff ff79 	bl	80044e0 <xTaskCreateStatic>
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80045ee:	b108      	cbz	r0, 80045f4 <vTaskStartScheduler+0x30>
		{
			xReturn = pdPASS;
 80045f0:	2001      	movs	r0, #1
 80045f2:	e000      	b.n	80045f6 <vTaskStartScheduler+0x32>
		}
		else
		{
			xReturn = pdFAIL;
 80045f4:	2000      	movs	r0, #0
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80045f6:	2801      	cmp	r0, #1
 80045f8:	d101      	bne.n	80045fe <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
 80045fa:	f000 fb4f 	bl	8004c9c <xTimerCreateTimerTask>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80045fe:	2801      	cmp	r0, #1
 8004600:	d114      	bne.n	800462c <vTaskStartScheduler+0x68>
 8004602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004606:	f383 8811 	msr	BASEPRI, r3
 800460a:	f3bf 8f6f 	isb	sy
 800460e:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004612:	f04f 32ff 	mov.w	r2, #4294967295
 8004616:	4b0e      	ldr	r3, [pc, #56]	; (8004650 <vTaskStartScheduler+0x8c>)
 8004618:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800461a:	2201      	movs	r2, #1
 800461c:	4b0d      	ldr	r3, [pc, #52]	; (8004654 <vTaskStartScheduler+0x90>)
 800461e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004620:	2200      	movs	r2, #0
 8004622:	4b0d      	ldr	r3, [pc, #52]	; (8004658 <vTaskStartScheduler+0x94>)
 8004624:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004626:	f000 ffcf 	bl	80055c8 <xPortStartScheduler>
 800462a:	e00b      	b.n	8004644 <vTaskStartScheduler+0x80>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800462c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004630:	d108      	bne.n	8004644 <vTaskStartScheduler+0x80>
 8004632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004636:	f383 8811 	msr	BASEPRI, r3
 800463a:	f3bf 8f6f 	isb	sy
 800463e:	f3bf 8f4f 	dsb	sy
 8004642:	e7fe      	b.n	8004642 <vTaskStartScheduler+0x7e>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004644:	b008      	add	sp, #32
 8004646:	bd10      	pop	{r4, pc}
 8004648:	08008140 	.word	0x08008140
 800464c:	0800443d 	.word	0x0800443d
 8004650:	200006b4 	.word	0x200006b4
 8004654:	20000208 	.word	0x20000208
 8004658:	200006b0 	.word	0x200006b0

0800465c <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800465c:	4a02      	ldr	r2, [pc, #8]	; (8004668 <vTaskSuspendAll+0xc>)
 800465e:	6813      	ldr	r3, [r2, #0]
 8004660:	3301      	adds	r3, #1
 8004662:	6013      	str	r3, [r2, #0]
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	20000688 	.word	0x20000688

0800466c <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800466c:	4b01      	ldr	r3, [pc, #4]	; (8004674 <xTaskGetTickCount+0x8>)
 800466e:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	200006b0 	.word	0x200006b0

08004678 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800467a:	4b3d      	ldr	r3, [pc, #244]	; (8004770 <xTaskIncrementTick+0xf8>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d168      	bne.n	8004754 <xTaskIncrementTick+0xdc>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004682:	4b3c      	ldr	r3, [pc, #240]	; (8004774 <xTaskIncrementTick+0xfc>)
 8004684:	681d      	ldr	r5, [r3, #0]
 8004686:	3501      	adds	r5, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004688:	601d      	str	r5, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800468a:	b9c5      	cbnz	r5, 80046be <xTaskIncrementTick+0x46>
		{
			taskSWITCH_DELAYED_LISTS();
 800468c:	4b3a      	ldr	r3, [pc, #232]	; (8004778 <xTaskIncrementTick+0x100>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	b143      	cbz	r3, 80046a6 <xTaskIncrementTick+0x2e>
 8004694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004698:	f383 8811 	msr	BASEPRI, r3
 800469c:	f3bf 8f6f 	isb	sy
 80046a0:	f3bf 8f4f 	dsb	sy
 80046a4:	e7fe      	b.n	80046a4 <xTaskIncrementTick+0x2c>
 80046a6:	4a34      	ldr	r2, [pc, #208]	; (8004778 <xTaskIncrementTick+0x100>)
 80046a8:	6811      	ldr	r1, [r2, #0]
 80046aa:	4b34      	ldr	r3, [pc, #208]	; (800477c <xTaskIncrementTick+0x104>)
 80046ac:	6818      	ldr	r0, [r3, #0]
 80046ae:	6010      	str	r0, [r2, #0]
 80046b0:	6019      	str	r1, [r3, #0]
 80046b2:	4a33      	ldr	r2, [pc, #204]	; (8004780 <xTaskIncrementTick+0x108>)
 80046b4:	6813      	ldr	r3, [r2, #0]
 80046b6:	3301      	adds	r3, #1
 80046b8:	6013      	str	r3, [r2, #0]
 80046ba:	f7ff fd95 	bl	80041e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80046be:	4b31      	ldr	r3, [pc, #196]	; (8004784 <xTaskIncrementTick+0x10c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	429d      	cmp	r5, r3
 80046c4:	d203      	bcs.n	80046ce <xTaskIncrementTick+0x56>

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80046c6:	2400      	movs	r4, #0
 80046c8:	e039      	b.n	800473e <xTaskIncrementTick+0xc6>
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
						{
							xSwitchRequired = pdTRUE;
 80046ca:	2401      	movs	r4, #1
 80046cc:	e000      	b.n	80046d0 <xTaskIncrementTick+0x58>
 80046ce:	2400      	movs	r4, #0
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046d0:	4b29      	ldr	r3, [pc, #164]	; (8004778 <xTaskIncrementTick+0x100>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	b90b      	cbnz	r3, 80046dc <xTaskIncrementTick+0x64>
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <xTaskIncrementTick+0x66>
 80046dc:	2300      	movs	r3, #0
 80046de:	b123      	cbz	r3, 80046ea <xTaskIncrementTick+0x72>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046e0:	f04f 32ff 	mov.w	r2, #4294967295
 80046e4:	4b27      	ldr	r3, [pc, #156]	; (8004784 <xTaskIncrementTick+0x10c>)
 80046e6:	601a      	str	r2, [r3, #0]
					break;
 80046e8:	e029      	b.n	800473e <xTaskIncrementTick+0xc6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046ea:	4b23      	ldr	r3, [pc, #140]	; (8004778 <xTaskIncrementTick+0x100>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046f2:	6873      	ldr	r3, [r6, #4]

					if( xConstTickCount < xItemValue )
 80046f4:	429d      	cmp	r5, r3
 80046f6:	d202      	bcs.n	80046fe <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80046f8:	4a22      	ldr	r2, [pc, #136]	; (8004784 <xTaskIncrementTick+0x10c>)
 80046fa:	6013      	str	r3, [r2, #0]
						break;
 80046fc:	e01f      	b.n	800473e <xTaskIncrementTick+0xc6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046fe:	1d37      	adds	r7, r6, #4
 8004700:	4638      	mov	r0, r7
 8004702:	f7ff f9f5 	bl	8003af0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004706:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8004708:	b11b      	cbz	r3, 8004712 <xTaskIncrementTick+0x9a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800470a:	f106 0018 	add.w	r0, r6, #24
 800470e:	f7ff f9ef 	bl	8003af0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004712:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004714:	4a1c      	ldr	r2, [pc, #112]	; (8004788 <xTaskIncrementTick+0x110>)
 8004716:	6812      	ldr	r2, [r2, #0]
 8004718:	4293      	cmp	r3, r2
 800471a:	d901      	bls.n	8004720 <xTaskIncrementTick+0xa8>
 800471c:	4a1a      	ldr	r2, [pc, #104]	; (8004788 <xTaskIncrementTick+0x110>)
 800471e:	6013      	str	r3, [r2, #0]
 8004720:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004724:	009a      	lsls	r2, r3, #2
 8004726:	4639      	mov	r1, r7
 8004728:	4818      	ldr	r0, [pc, #96]	; (800478c <xTaskIncrementTick+0x114>)
 800472a:	4410      	add	r0, r2
 800472c:	f7ff f9ba 	bl	8003aa4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004730:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8004732:	4b17      	ldr	r3, [pc, #92]	; (8004790 <xTaskIncrementTick+0x118>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004738:	429a      	cmp	r2, r3
 800473a:	d2c6      	bcs.n	80046ca <xTaskIncrementTick+0x52>
 800473c:	e7c8      	b.n	80046d0 <xTaskIncrementTick+0x58>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800473e:	4b14      	ldr	r3, [pc, #80]	; (8004790 <xTaskIncrementTick+0x118>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004748:	009a      	lsls	r2, r3, #2
 800474a:	4b10      	ldr	r3, [pc, #64]	; (800478c <xTaskIncrementTick+0x114>)
 800474c:	589b      	ldr	r3, [r3, r2]
 800474e:	2b01      	cmp	r3, #1
 8004750:	d806      	bhi.n	8004760 <xTaskIncrementTick+0xe8>
 8004752:	e006      	b.n	8004762 <xTaskIncrementTick+0xea>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004754:	4a0f      	ldr	r2, [pc, #60]	; (8004794 <xTaskIncrementTick+0x11c>)
 8004756:	6813      	ldr	r3, [r2, #0]
 8004758:	3301      	adds	r3, #1
 800475a:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800475c:	2400      	movs	r4, #0
 800475e:	e000      	b.n	8004762 <xTaskIncrementTick+0xea>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
 8004760:	2401      	movs	r4, #1
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004762:	4b0d      	ldr	r3, [pc, #52]	; (8004798 <xTaskIncrementTick+0x120>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	b103      	cbz	r3, 800476a <xTaskIncrementTick+0xf2>
		{
			xSwitchRequired = pdTRUE;
 8004768:	2401      	movs	r4, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 800476a:	4620      	mov	r0, r4
 800476c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800476e:	bf00      	nop
 8004770:	20000688 	.word	0x20000688
 8004774:	200006b0 	.word	0x200006b0
 8004778:	20000204 	.word	0x20000204
 800477c:	20000220 	.word	0x20000220
 8004780:	200006ac 	.word	0x200006ac
 8004784:	200006b4 	.word	0x200006b4
 8004788:	200006f8 	.word	0x200006f8
 800478c:	20000228 	.word	0x20000228
 8004790:	20000694 	.word	0x20000694
 8004794:	20000224 	.word	0x20000224
 8004798:	200006fc 	.word	0x200006fc

0800479c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800479c:	b538      	push	{r3, r4, r5, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800479e:	4b34      	ldr	r3, [pc, #208]	; (8004870 <xTaskResumeAll+0xd4>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	b943      	cbnz	r3, 80047b6 <xTaskResumeAll+0x1a>
 80047a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a8:	f383 8811 	msr	BASEPRI, r3
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	e7fe      	b.n	80047b4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80047b6:	f000 fe65 	bl	8005484 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80047ba:	4b2d      	ldr	r3, [pc, #180]	; (8004870 <xTaskResumeAll+0xd4>)
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	3a01      	subs	r2, #1
 80047c0:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d14b      	bne.n	8004860 <xTaskResumeAll+0xc4>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80047c8:	4b2a      	ldr	r3, [pc, #168]	; (8004874 <xTaskResumeAll+0xd8>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	bb2b      	cbnz	r3, 800481a <xTaskResumeAll+0x7e>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 80047ce:	2400      	movs	r4, #0
 80047d0:	e049      	b.n	8004866 <xTaskResumeAll+0xca>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80047d2:	4b29      	ldr	r3, [pc, #164]	; (8004878 <xTaskResumeAll+0xdc>)
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047d8:	f104 0018 	add.w	r0, r4, #24
 80047dc:	f7ff f988 	bl	8003af0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047e0:	1d25      	adds	r5, r4, #4
 80047e2:	4628      	mov	r0, r5
 80047e4:	f7ff f984 	bl	8003af0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80047e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80047ea:	4a24      	ldr	r2, [pc, #144]	; (800487c <xTaskResumeAll+0xe0>)
 80047ec:	6812      	ldr	r2, [r2, #0]
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d901      	bls.n	80047f6 <xTaskResumeAll+0x5a>
 80047f2:	4a22      	ldr	r2, [pc, #136]	; (800487c <xTaskResumeAll+0xe0>)
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80047fa:	009a      	lsls	r2, r3, #2
 80047fc:	4629      	mov	r1, r5
 80047fe:	4820      	ldr	r0, [pc, #128]	; (8004880 <xTaskResumeAll+0xe4>)
 8004800:	4410      	add	r0, r2
 8004802:	f7ff f94f 	bl	8003aa4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004806:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004808:	4b1e      	ldr	r3, [pc, #120]	; (8004884 <xTaskResumeAll+0xe8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480e:	429a      	cmp	r2, r3
 8004810:	d304      	bcc.n	800481c <xTaskResumeAll+0x80>
					{
						xYieldPending = pdTRUE;
 8004812:	2201      	movs	r2, #1
 8004814:	4b1c      	ldr	r3, [pc, #112]	; (8004888 <xTaskResumeAll+0xec>)
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	e000      	b.n	800481c <xTaskResumeAll+0x80>
 800481a:	2400      	movs	r4, #0
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800481c:	4b16      	ldr	r3, [pc, #88]	; (8004878 <xTaskResumeAll+0xdc>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1d6      	bne.n	80047d2 <xTaskResumeAll+0x36>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004824:	b10c      	cbz	r4, 800482a <xTaskResumeAll+0x8e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004826:	f7ff fcdf 	bl	80041e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800482a:	4b18      	ldr	r3, [pc, #96]	; (800488c <xTaskResumeAll+0xf0>)
 800482c:	681c      	ldr	r4, [r3, #0]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800482e:	b154      	cbz	r4, 8004846 <xTaskResumeAll+0xaa>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004830:	f7ff ff22 	bl	8004678 <xTaskIncrementTick>
 8004834:	b110      	cbz	r0, 800483c <xTaskResumeAll+0xa0>
							{
								xYieldPending = pdTRUE;
 8004836:	2201      	movs	r2, #1
 8004838:	4b13      	ldr	r3, [pc, #76]	; (8004888 <xTaskResumeAll+0xec>)
 800483a:	601a      	str	r2, [r3, #0]
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800483c:	3c01      	subs	r4, #1
 800483e:	d1f7      	bne.n	8004830 <xTaskResumeAll+0x94>

						uxPendedTicks = 0;
 8004840:	2200      	movs	r2, #0
 8004842:	4b12      	ldr	r3, [pc, #72]	; (800488c <xTaskResumeAll+0xf0>)
 8004844:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004846:	4b10      	ldr	r3, [pc, #64]	; (8004888 <xTaskResumeAll+0xec>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	b15b      	cbz	r3, 8004864 <xTaskResumeAll+0xc8>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800484c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004850:	4b0f      	ldr	r3, [pc, #60]	; (8004890 <xTaskResumeAll+0xf4>)
 8004852:	601a      	str	r2, [r3, #0]
 8004854:	f3bf 8f4f 	dsb	sy
 8004858:	f3bf 8f6f 	isb	sy

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800485c:	2401      	movs	r4, #1
 800485e:	e002      	b.n	8004866 <xTaskResumeAll+0xca>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 8004860:	2400      	movs	r4, #0
 8004862:	e000      	b.n	8004866 <xTaskResumeAll+0xca>
 8004864:	2400      	movs	r4, #0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004866:	f000 fe2f 	bl	80054c8 <vPortExitCritical>

	return xAlreadyYielded;
}
 800486a:	4620      	mov	r0, r4
 800486c:	bd38      	pop	{r3, r4, r5, pc}
 800486e:	bf00      	nop
 8004870:	20000688 	.word	0x20000688
 8004874:	20000690 	.word	0x20000690
 8004878:	20000698 	.word	0x20000698
 800487c:	200006f8 	.word	0x200006f8
 8004880:	20000228 	.word	0x20000228
 8004884:	20000694 	.word	0x20000694
 8004888:	200006fc 	.word	0x200006fc
 800488c:	20000224 	.word	0x20000224
 8004890:	e000ed04 	.word	0xe000ed04

08004894 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004894:	b510      	push	{r4, lr}
	BaseType_t xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004896:	b1a8      	cbz	r0, 80048c4 <vTaskDelay+0x30>
 8004898:	4604      	mov	r4, r0
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800489a:	4b10      	ldr	r3, [pc, #64]	; (80048dc <vTaskDelay+0x48>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	b143      	cbz	r3, 80048b2 <vTaskDelay+0x1e>
 80048a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a4:	f383 8811 	msr	BASEPRI, r3
 80048a8:	f3bf 8f6f 	isb	sy
 80048ac:	f3bf 8f4f 	dsb	sy
 80048b0:	e7fe      	b.n	80048b0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80048b2:	f7ff fed3 	bl	800465c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80048b6:	2100      	movs	r1, #0
 80048b8:	4620      	mov	r0, r4
 80048ba:	f7ff fdd3 	bl	8004464 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80048be:	f7ff ff6d 	bl	800479c <xTaskResumeAll>
 80048c2:	e000      	b.n	80048c6 <vTaskDelay+0x32>

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
	BaseType_t xAlreadyYielded = pdFALSE;
 80048c4:	2000      	movs	r0, #0
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80048c6:	b938      	cbnz	r0, 80048d8 <vTaskDelay+0x44>
		{
			portYIELD_WITHIN_API();
 80048c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048cc:	4b04      	ldr	r3, [pc, #16]	; (80048e0 <vTaskDelay+0x4c>)
 80048ce:	601a      	str	r2, [r3, #0]
 80048d0:	f3bf 8f4f 	dsb	sy
 80048d4:	f3bf 8f6f 	isb	sy
 80048d8:	bd10      	pop	{r4, pc}
 80048da:	bf00      	nop
 80048dc:	20000688 	.word	0x20000688
 80048e0:	e000ed04 	.word	0xe000ed04

080048e4 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048e4:	4b20      	ldr	r3, [pc, #128]	; (8004968 <vTaskSwitchContext+0x84>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	b11b      	cbz	r3, 80048f2 <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80048ea:	2201      	movs	r2, #1
 80048ec:	4b1f      	ldr	r3, [pc, #124]	; (800496c <vTaskSwitchContext+0x88>)
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	4770      	bx	lr
	}
	else
	{
		xYieldPending = pdFALSE;
 80048f2:	2200      	movs	r2, #0
 80048f4:	4b1d      	ldr	r3, [pc, #116]	; (800496c <vTaskSwitchContext+0x88>)
 80048f6:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80048f8:	4b1d      	ldr	r3, [pc, #116]	; (8004970 <vTaskSwitchContext+0x8c>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	e00a      	b.n	8004914 <vTaskSwitchContext+0x30>
 80048fe:	b943      	cbnz	r3, 8004912 <vTaskSwitchContext+0x2e>
 8004900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004904:	f383 8811 	msr	BASEPRI, r3
 8004908:	f3bf 8f6f 	isb	sy
 800490c:	f3bf 8f4f 	dsb	sy
 8004910:	e7fe      	b.n	8004910 <vTaskSwitchContext+0x2c>
 8004912:	3b01      	subs	r3, #1
 8004914:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8004918:	008a      	lsls	r2, r1, #2
 800491a:	4916      	ldr	r1, [pc, #88]	; (8004974 <vTaskSwitchContext+0x90>)
 800491c:	588a      	ldr	r2, [r1, r2]
 800491e:	2a00      	cmp	r2, #0
 8004920:	d0ed      	beq.n	80048fe <vTaskSwitchContext+0x1a>

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004922:	b430      	push	{r4, r5}
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004924:	460d      	mov	r5, r1
 8004926:	0099      	lsls	r1, r3, #2
 8004928:	18ca      	adds	r2, r1, r3
 800492a:	0090      	lsls	r0, r2, #2
 800492c:	4428      	add	r0, r5
 800492e:	6842      	ldr	r2, [r0, #4]
 8004930:	6854      	ldr	r4, [r2, #4]
 8004932:	6044      	str	r4, [r0, #4]
 8004934:	4419      	add	r1, r3
 8004936:	008a      	lsls	r2, r1, #2
 8004938:	3208      	adds	r2, #8
 800493a:	442a      	add	r2, r5
 800493c:	4294      	cmp	r4, r2
 800493e:	d105      	bne.n	800494c <vTaskSwitchContext+0x68>
 8004940:	6860      	ldr	r0, [r4, #4]
 8004942:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8004946:	008a      	lsls	r2, r1, #2
 8004948:	442a      	add	r2, r5
 800494a:	6050      	str	r0, [r2, #4]
 800494c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8004950:	008a      	lsls	r2, r1, #2
 8004952:	4908      	ldr	r1, [pc, #32]	; (8004974 <vTaskSwitchContext+0x90>)
 8004954:	440a      	add	r2, r1
 8004956:	6852      	ldr	r2, [r2, #4]
 8004958:	68d1      	ldr	r1, [r2, #12]
 800495a:	4a07      	ldr	r2, [pc, #28]	; (8004978 <vTaskSwitchContext+0x94>)
 800495c:	6011      	str	r1, [r2, #0]
 800495e:	4a04      	ldr	r2, [pc, #16]	; (8004970 <vTaskSwitchContext+0x8c>)
 8004960:	6013      	str	r3, [r2, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004962:	bc30      	pop	{r4, r5}
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	20000688 	.word	0x20000688
 800496c:	200006fc 	.word	0x200006fc
 8004970:	200006f8 	.word	0x200006f8
 8004974:	20000228 	.word	0x20000228
 8004978:	20000694 	.word	0x20000694

0800497c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
	configASSERT( pxEventList );
 800497c:	b940      	cbnz	r0, 8004990 <vTaskPlaceOnEventList+0x14>
 800497e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004982:	f383 8811 	msr	BASEPRI, r3
 8004986:	f3bf 8f6f 	isb	sy
 800498a:	f3bf 8f4f 	dsb	sy
 800498e:	e7fe      	b.n	800498e <vTaskPlaceOnEventList+0x12>
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004990:	b510      	push	{r4, lr}
 8004992:	460c      	mov	r4, r1

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004994:	4b04      	ldr	r3, [pc, #16]	; (80049a8 <vTaskPlaceOnEventList+0x2c>)
 8004996:	6819      	ldr	r1, [r3, #0]
 8004998:	3118      	adds	r1, #24
 800499a:	f7ff f88f 	bl	8003abc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800499e:	2101      	movs	r1, #1
 80049a0:	4620      	mov	r0, r4
 80049a2:	f7ff fd5f 	bl	8004464 <prvAddCurrentTaskToDelayedList>
 80049a6:	bd10      	pop	{r4, pc}
 80049a8:	20000694 	.word	0x20000694

080049ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80049ac:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 80049ae:	b940      	cbnz	r0, 80049c2 <vTaskPlaceOnEventListRestricted+0x16>
 80049b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b4:	f383 8811 	msr	BASEPRI, r3
 80049b8:	f3bf 8f6f 	isb	sy
 80049bc:	f3bf 8f4f 	dsb	sy
 80049c0:	e7fe      	b.n	80049c0 <vTaskPlaceOnEventListRestricted+0x14>
 80049c2:	460c      	mov	r4, r1
 80049c4:	4615      	mov	r5, r2

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049c6:	4a06      	ldr	r2, [pc, #24]	; (80049e0 <vTaskPlaceOnEventListRestricted+0x34>)
 80049c8:	6811      	ldr	r1, [r2, #0]
 80049ca:	3118      	adds	r1, #24
 80049cc:	f7ff f86a 	bl	8003aa4 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80049d0:	b10d      	cbz	r5, 80049d6 <vTaskPlaceOnEventListRestricted+0x2a>
		{
			xTicksToWait = portMAX_DELAY;
 80049d2:	f04f 34ff 	mov.w	r4, #4294967295
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80049d6:	4629      	mov	r1, r5
 80049d8:	4620      	mov	r0, r4
 80049da:	f7ff fd43 	bl	8004464 <prvAddCurrentTaskToDelayedList>
 80049de:	bd38      	pop	{r3, r4, r5, pc}
 80049e0:	20000694 	.word	0x20000694

080049e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80049e4:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80049e6:	68c3      	ldr	r3, [r0, #12]
 80049e8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80049ea:	b944      	cbnz	r4, 80049fe <xTaskRemoveFromEventList+0x1a>
 80049ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f0:	f383 8811 	msr	BASEPRI, r3
 80049f4:	f3bf 8f6f 	isb	sy
 80049f8:	f3bf 8f4f 	dsb	sy
 80049fc:	e7fe      	b.n	80049fc <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80049fe:	f104 0518 	add.w	r5, r4, #24
 8004a02:	4628      	mov	r0, r5
 8004a04:	f7ff f874 	bl	8003af0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a08:	4b13      	ldr	r3, [pc, #76]	; (8004a58 <xTaskRemoveFromEventList+0x74>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	b99b      	cbnz	r3, 8004a36 <xTaskRemoveFromEventList+0x52>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a0e:	1d25      	adds	r5, r4, #4
 8004a10:	4628      	mov	r0, r5
 8004a12:	f7ff f86d 	bl	8003af0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a16:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004a18:	4a10      	ldr	r2, [pc, #64]	; (8004a5c <xTaskRemoveFromEventList+0x78>)
 8004a1a:	6812      	ldr	r2, [r2, #0]
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d901      	bls.n	8004a24 <xTaskRemoveFromEventList+0x40>
 8004a20:	4a0e      	ldr	r2, [pc, #56]	; (8004a5c <xTaskRemoveFromEventList+0x78>)
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004a28:	009a      	lsls	r2, r3, #2
 8004a2a:	4629      	mov	r1, r5
 8004a2c:	480c      	ldr	r0, [pc, #48]	; (8004a60 <xTaskRemoveFromEventList+0x7c>)
 8004a2e:	4410      	add	r0, r2
 8004a30:	f7ff f838 	bl	8003aa4 <vListInsertEnd>
 8004a34:	e003      	b.n	8004a3e <xTaskRemoveFromEventList+0x5a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004a36:	4629      	mov	r1, r5
 8004a38:	480a      	ldr	r0, [pc, #40]	; (8004a64 <xTaskRemoveFromEventList+0x80>)
 8004a3a:	f7ff f833 	bl	8003aa4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a3e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004a40:	4b09      	ldr	r3, [pc, #36]	; (8004a68 <xTaskRemoveFromEventList+0x84>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d903      	bls.n	8004a52 <xTaskRemoveFromEventList+0x6e>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004a4a:	2001      	movs	r0, #1
 8004a4c:	4b07      	ldr	r3, [pc, #28]	; (8004a6c <xTaskRemoveFromEventList+0x88>)
 8004a4e:	6018      	str	r0, [r3, #0]
 8004a50:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		xReturn = pdFALSE;
 8004a52:	2000      	movs	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
 8004a54:	bd38      	pop	{r3, r4, r5, pc}
 8004a56:	bf00      	nop
 8004a58:	20000688 	.word	0x20000688
 8004a5c:	200006f8 	.word	0x200006f8
 8004a60:	20000228 	.word	0x20000228
 8004a64:	20000698 	.word	0x20000698
 8004a68:	20000694 	.word	0x20000694
 8004a6c:	200006fc 	.word	0x200006fc

08004a70 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004a70:	4b03      	ldr	r3, [pc, #12]	; (8004a80 <vTaskInternalSetTimeOutState+0x10>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004a76:	4b03      	ldr	r3, [pc, #12]	; (8004a84 <vTaskInternalSetTimeOutState+0x14>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	6043      	str	r3, [r0, #4]
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	200006ac 	.word	0x200006ac
 8004a84:	200006b0 	.word	0x200006b0

08004a88 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004a8a:	b940      	cbnz	r0, 8004a9e <xTaskCheckForTimeOut+0x16>
 8004a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a90:	f383 8811 	msr	BASEPRI, r3
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	e7fe      	b.n	8004a9c <xTaskCheckForTimeOut+0x14>
 8004a9e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8004aa0:	b941      	cbnz	r1, 8004ab4 <xTaskCheckForTimeOut+0x2c>
 8004aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa6:	f383 8811 	msr	BASEPRI, r3
 8004aaa:	f3bf 8f6f 	isb	sy
 8004aae:	f3bf 8f4f 	dsb	sy
 8004ab2:	e7fe      	b.n	8004ab2 <xTaskCheckForTimeOut+0x2a>
 8004ab4:	460c      	mov	r4, r1

	taskENTER_CRITICAL();
 8004ab6:	f000 fce5 	bl	8005484 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004aba:	4b11      	ldr	r3, [pc, #68]	; (8004b00 <xTaskCheckForTimeOut+0x78>)
 8004abc:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004abe:	6869      	ldr	r1, [r5, #4]
 8004ac0:	1a42      	subs	r2, r0, r1
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004ac2:	6823      	ldr	r3, [r4, #0]
 8004ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac8:	d013      	beq.n	8004af2 <xTaskCheckForTimeOut+0x6a>
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004aca:	682f      	ldr	r7, [r5, #0]
 8004acc:	4e0d      	ldr	r6, [pc, #52]	; (8004b04 <xTaskCheckForTimeOut+0x7c>)
 8004ace:	6836      	ldr	r6, [r6, #0]
 8004ad0:	42b7      	cmp	r7, r6
 8004ad2:	d001      	beq.n	8004ad8 <xTaskCheckForTimeOut+0x50>
 8004ad4:	4288      	cmp	r0, r1
 8004ad6:	d20e      	bcs.n	8004af6 <xTaskCheckForTimeOut+0x6e>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d206      	bcs.n	8004aea <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004adc:	1a9b      	subs	r3, r3, r2
 8004ade:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	f7ff ffc5 	bl	8004a70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004ae6:	2400      	movs	r4, #0
 8004ae8:	e006      	b.n	8004af8 <xTaskCheckForTimeOut+0x70>
		}
		else
		{
			*pxTicksToWait = 0;
 8004aea:	2300      	movs	r3, #0
 8004aec:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8004aee:	2401      	movs	r4, #1
 8004af0:	e002      	b.n	8004af8 <xTaskCheckForTimeOut+0x70>
			if( *pxTicksToWait == portMAX_DELAY )
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004af2:	2400      	movs	r4, #0
 8004af4:	e000      	b.n	8004af8 <xTaskCheckForTimeOut+0x70>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004af6:	2401      	movs	r4, #1
		{
			*pxTicksToWait = 0;
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
 8004af8:	f000 fce6 	bl	80054c8 <vPortExitCritical>

	return xReturn;
}
 8004afc:	4620      	mov	r0, r4
 8004afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b00:	200006b0 	.word	0x200006b0
 8004b04:	200006ac 	.word	0x200006ac

08004b08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
 8004b08:	2201      	movs	r2, #1
 8004b0a:	4b01      	ldr	r3, [pc, #4]	; (8004b10 <vTaskMissedYield+0x8>)
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	4770      	bx	lr
 8004b10:	200006fc 	.word	0x200006fc

08004b14 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004b14:	4b05      	ldr	r3, [pc, #20]	; (8004b2c <xTaskGetSchedulerState+0x18>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	b123      	cbz	r3, 8004b24 <xTaskGetSchedulerState+0x10>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b1a:	4b05      	ldr	r3, [pc, #20]	; (8004b30 <xTaskGetSchedulerState+0x1c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	b91b      	cbnz	r3, 8004b28 <xTaskGetSchedulerState+0x14>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004b20:	2002      	movs	r0, #2
 8004b22:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004b24:	2001      	movs	r0, #1
 8004b26:	4770      	bx	lr
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004b28:	2000      	movs	r0, #0
			}
		}

		return xReturn;
	}
 8004b2a:	4770      	bx	lr
 8004b2c:	20000208 	.word	0x20000208
 8004b30:	20000688 	.word	0x20000688

08004b34 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 8004b34:	2800      	cmp	r0, #0
 8004b36:	d03a      	beq.n	8004bae <xTaskPriorityDisinherit+0x7a>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004b38:	b538      	push	{r3, r4, r5, lr}
 8004b3a:	4603      	mov	r3, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004b3c:	4a1f      	ldr	r2, [pc, #124]	; (8004bbc <xTaskPriorityDisinherit+0x88>)
 8004b3e:	6812      	ldr	r2, [r2, #0]
 8004b40:	4290      	cmp	r0, r2
 8004b42:	d008      	beq.n	8004b56 <xTaskPriorityDisinherit+0x22>
 8004b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b48:	f383 8811 	msr	BASEPRI, r3
 8004b4c:	f3bf 8f6f 	isb	sy
 8004b50:	f3bf 8f4f 	dsb	sy
 8004b54:	e7fe      	b.n	8004b54 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8004b56:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004b58:	b942      	cbnz	r2, 8004b6c <xTaskPriorityDisinherit+0x38>
 8004b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	e7fe      	b.n	8004b6a <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8004b6c:	3a01      	subs	r2, #1
 8004b6e:	6502      	str	r2, [r0, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004b70:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8004b72:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004b74:	4288      	cmp	r0, r1
 8004b76:	d01c      	beq.n	8004bb2 <xTaskPriorityDisinherit+0x7e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004b78:	b9ea      	cbnz	r2, 8004bb6 <xTaskPriorityDisinherit+0x82>
 8004b7a:	461c      	mov	r4, r3
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b7c:	1d1d      	adds	r5, r3, #4
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f7fe ffb6 	bl	8003af0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004b84:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004b86:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b88:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004b8c:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8004b8e:	4a0c      	ldr	r2, [pc, #48]	; (8004bc0 <xTaskPriorityDisinherit+0x8c>)
 8004b90:	6812      	ldr	r2, [r2, #0]
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d901      	bls.n	8004b9a <xTaskPriorityDisinherit+0x66>
 8004b96:	4a0a      	ldr	r2, [pc, #40]	; (8004bc0 <xTaskPriorityDisinherit+0x8c>)
 8004b98:	6013      	str	r3, [r2, #0]
 8004b9a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004b9e:	009a      	lsls	r2, r3, #2
 8004ba0:	4629      	mov	r1, r5
 8004ba2:	4808      	ldr	r0, [pc, #32]	; (8004bc4 <xTaskPriorityDisinherit+0x90>)
 8004ba4:	4410      	add	r0, r2
 8004ba6:	f7fe ff7d 	bl	8003aa4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004baa:	2001      	movs	r0, #1
 8004bac:	bd38      	pop	{r3, r4, r5, pc}
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 8004bae:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 8004bb0:	4770      	bx	lr
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 8004bb2:	2000      	movs	r0, #0
 8004bb4:	bd38      	pop	{r3, r4, r5, pc}
 8004bb6:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 8004bb8:	bd38      	pop	{r3, r4, r5, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000694 	.word	0x20000694
 8004bc0:	200006f8 	.word	0x200006f8
 8004bc4:	20000228 	.word	0x20000228

08004bc8 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004bc8:	4b06      	ldr	r3, [pc, #24]	; (8004be4 <prvGetNextExpireTime+0x1c>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	6813      	ldr	r3, [r2, #0]
 8004bce:	fab3 f383 	clz	r3, r3
 8004bd2:	095b      	lsrs	r3, r3, #5
 8004bd4:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004bd6:	b913      	cbnz	r3, 8004bde <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004bd8:	68d3      	ldr	r3, [r2, #12]
 8004bda:	6818      	ldr	r0, [r3, #0]
 8004bdc:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004bde:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	20000700 	.word	0x20000700

08004be8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004be8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004bea:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004bec:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004bee:	4291      	cmp	r1, r2
 8004bf0:	d80a      	bhi.n	8004c08 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bf2:	1ad2      	subs	r2, r2, r3
 8004bf4:	6983      	ldr	r3, [r0, #24]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d211      	bcs.n	8004c1e <prvInsertTimerInActiveList+0x36>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004bfa:	1d01      	adds	r1, r0, #4
 8004bfc:	4b0a      	ldr	r3, [pc, #40]	; (8004c28 <prvInsertTimerInActiveList+0x40>)
 8004bfe:	6818      	ldr	r0, [r3, #0]
 8004c00:	f7fe ff5c 	bl	8003abc <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
 8004c04:	2000      	movs	r0, #0
 8004c06:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d201      	bcs.n	8004c10 <prvInsertTimerInActiveList+0x28>
 8004c0c:	4299      	cmp	r1, r3
 8004c0e:	d208      	bcs.n	8004c22 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c10:	1d01      	adds	r1, r0, #4
 8004c12:	4b06      	ldr	r3, [pc, #24]	; (8004c2c <prvInsertTimerInActiveList+0x44>)
 8004c14:	6818      	ldr	r0, [r3, #0]
 8004c16:	f7fe ff51 	bl	8003abc <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
 8004c1a:	2000      	movs	r0, #0
 8004c1c:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004c1e:	2001      	movs	r0, #1
 8004c20:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004c22:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8004c24:	bd08      	pop	{r3, pc}
 8004c26:	bf00      	nop
 8004c28:	20000824 	.word	0x20000824
 8004c2c:	20000700 	.word	0x20000700

08004c30 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004c30:	b530      	push	{r4, r5, lr}
 8004c32:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004c34:	f000 fc26 	bl	8005484 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004c38:	4b10      	ldr	r3, [pc, #64]	; (8004c7c <prvCheckForValidListAndQueue+0x4c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	b9cb      	cbnz	r3, 8004c72 <prvCheckForValidListAndQueue+0x42>
		{
			vListInitialise( &xActiveTimerList1 );
 8004c3e:	4d10      	ldr	r5, [pc, #64]	; (8004c80 <prvCheckForValidListAndQueue+0x50>)
 8004c40:	4628      	mov	r0, r5
 8004c42:	f7fe ff1f 	bl	8003a84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004c46:	4c0f      	ldr	r4, [pc, #60]	; (8004c84 <prvCheckForValidListAndQueue+0x54>)
 8004c48:	4620      	mov	r0, r4
 8004c4a:	f7fe ff1b 	bl	8003a84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004c4e:	4b0e      	ldr	r3, [pc, #56]	; (8004c88 <prvCheckForValidListAndQueue+0x58>)
 8004c50:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004c52:	4b0e      	ldr	r3, [pc, #56]	; (8004c8c <prvCheckForValidListAndQueue+0x5c>)
 8004c54:	601c      	str	r4, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004c56:	2300      	movs	r3, #0
 8004c58:	9300      	str	r3, [sp, #0]
 8004c5a:	4b0d      	ldr	r3, [pc, #52]	; (8004c90 <prvCheckForValidListAndQueue+0x60>)
 8004c5c:	4a0d      	ldr	r2, [pc, #52]	; (8004c94 <prvCheckForValidListAndQueue+0x64>)
 8004c5e:	2110      	movs	r1, #16
 8004c60:	200a      	movs	r0, #10
 8004c62:	f7ff f84b 	bl	8003cfc <xQueueGenericCreateStatic>
 8004c66:	4b05      	ldr	r3, [pc, #20]	; (8004c7c <prvCheckForValidListAndQueue+0x4c>)
 8004c68:	6018      	str	r0, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004c6a:	b110      	cbz	r0, 8004c72 <prvCheckForValidListAndQueue+0x42>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004c6c:	490a      	ldr	r1, [pc, #40]	; (8004c98 <prvCheckForValidListAndQueue+0x68>)
 8004c6e:	f7ff fa81 	bl	8004174 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c72:	f000 fc29 	bl	80054c8 <vPortExitCritical>
}
 8004c76:	b003      	add	sp, #12
 8004c78:	bd30      	pop	{r4, r5, pc}
 8004c7a:	bf00      	nop
 8004c7c:	20000820 	.word	0x20000820
 8004c80:	20000704 	.word	0x20000704
 8004c84:	20000718 	.word	0x20000718
 8004c88:	20000700 	.word	0x20000700
 8004c8c:	20000824 	.word	0x20000824
 8004c90:	200007d0 	.word	0x200007d0
 8004c94:	20000730 	.word	0x20000730
 8004c98:	08008148 	.word	0x08008148

08004c9c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004c9c:	b510      	push	{r4, lr}
 8004c9e:	b088      	sub	sp, #32

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004ca0:	f7ff ffc6 	bl	8004c30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004ca4:	4b15      	ldr	r3, [pc, #84]	; (8004cfc <xTimerCreateTimerTask+0x60>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	b1d3      	cbz	r3, 8004ce0 <xTimerCreateTimerTask+0x44>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004caa:	2400      	movs	r4, #0
 8004cac:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004cae:	9406      	str	r4, [sp, #24]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004cb0:	aa07      	add	r2, sp, #28
 8004cb2:	a906      	add	r1, sp, #24
 8004cb4:	a805      	add	r0, sp, #20
 8004cb6:	f000 fa57 	bl	8005168 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004cba:	9b05      	ldr	r3, [sp, #20]
 8004cbc:	9302      	str	r3, [sp, #8]
 8004cbe:	9b06      	ldr	r3, [sp, #24]
 8004cc0:	9301      	str	r3, [sp, #4]
 8004cc2:	2302      	movs	r3, #2
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	4623      	mov	r3, r4
 8004cc8:	9a07      	ldr	r2, [sp, #28]
 8004cca:	490d      	ldr	r1, [pc, #52]	; (8004d00 <xTimerCreateTimerTask+0x64>)
 8004ccc:	480d      	ldr	r0, [pc, #52]	; (8004d04 <xTimerCreateTimerTask+0x68>)
 8004cce:	f7ff fc07 	bl	80044e0 <xTaskCreateStatic>
 8004cd2:	4b0d      	ldr	r3, [pc, #52]	; (8004d08 <xTimerCreateTimerTask+0x6c>)
 8004cd4:	6018      	str	r0, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004cd6:	b908      	cbnz	r0, 8004cdc <xTimerCreateTimerTask+0x40>
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
BaseType_t xReturn = pdFAIL;
 8004cd8:	4620      	mov	r0, r4
 8004cda:	e002      	b.n	8004ce2 <xTimerCreateTimerTask+0x46>
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
			{
				xReturn = pdPASS;
 8004cdc:	2001      	movs	r0, #1
 8004cde:	e000      	b.n	8004ce2 <xTimerCreateTimerTask+0x46>
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
BaseType_t xReturn = pdFAIL;
 8004ce0:	2000      	movs	r0, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004ce2:	b940      	cbnz	r0, 8004cf6 <xTimerCreateTimerTask+0x5a>
 8004ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce8:	f383 8811 	msr	BASEPRI, r3
 8004cec:	f3bf 8f6f 	isb	sy
 8004cf0:	f3bf 8f4f 	dsb	sy
 8004cf4:	e7fe      	b.n	8004cf4 <xTimerCreateTimerTask+0x58>
	return xReturn;
}
 8004cf6:	b008      	add	sp, #32
 8004cf8:	bd10      	pop	{r4, pc}
 8004cfa:	bf00      	nop
 8004cfc:	20000820 	.word	0x20000820
 8004d00:	08008150 	.word	0x08008150
 8004d04:	08004fc1 	.word	0x08004fc1
 8004d08:	20000828 	.word	0x20000828

08004d0c <xTimerGenericCommand>:
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004d0c:	b940      	cbnz	r0, 8004d20 <xTimerGenericCommand+0x14>
 8004d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	e7fe      	b.n	8004d1e <xTimerGenericCommand+0x12>
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004d20:	b530      	push	{r4, r5, lr}
 8004d22:	b085      	sub	sp, #20
 8004d24:	4615      	mov	r5, r2
 8004d26:	4604      	mov	r4, r0

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004d28:	4a12      	ldr	r2, [pc, #72]	; (8004d74 <xTimerGenericCommand+0x68>)
 8004d2a:	6810      	ldr	r0, [r2, #0]
 8004d2c:	b1f0      	cbz	r0, 8004d6c <xTimerGenericCommand+0x60>
 8004d2e:	461a      	mov	r2, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004d30:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004d32:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004d34:	9402      	str	r4, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004d36:	2905      	cmp	r1, #5
 8004d38:	dc13      	bgt.n	8004d62 <xTimerGenericCommand+0x56>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004d3a:	f7ff feeb 	bl	8004b14 <xTaskGetSchedulerState>
 8004d3e:	2802      	cmp	r0, #2
 8004d40:	d107      	bne.n	8004d52 <xTimerGenericCommand+0x46>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004d42:	2300      	movs	r3, #0
 8004d44:	9a08      	ldr	r2, [sp, #32]
 8004d46:	4669      	mov	r1, sp
 8004d48:	480a      	ldr	r0, [pc, #40]	; (8004d74 <xTimerGenericCommand+0x68>)
 8004d4a:	6800      	ldr	r0, [r0, #0]
 8004d4c:	f7ff f82c 	bl	8003da8 <xQueueGenericSend>
 8004d50:	e00d      	b.n	8004d6e <xTimerGenericCommand+0x62>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004d52:	2300      	movs	r3, #0
 8004d54:	461a      	mov	r2, r3
 8004d56:	4669      	mov	r1, sp
 8004d58:	4806      	ldr	r0, [pc, #24]	; (8004d74 <xTimerGenericCommand+0x68>)
 8004d5a:	6800      	ldr	r0, [r0, #0]
 8004d5c:	f7ff f824 	bl	8003da8 <xQueueGenericSend>
 8004d60:	e005      	b.n	8004d6e <xTimerGenericCommand+0x62>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004d62:	2300      	movs	r3, #0
 8004d64:	4669      	mov	r1, sp
 8004d66:	f7ff f8e7 	bl	8003f38 <xQueueGenericSendFromISR>
 8004d6a:	e000      	b.n	8004d6e <xTimerGenericCommand+0x62>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
 8004d6c:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
 8004d6e:	b005      	add	sp, #20
 8004d70:	bd30      	pop	{r4, r5, pc}
 8004d72:	bf00      	nop
 8004d74:	20000820 	.word	0x20000820

08004d78 <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004d78:	b570      	push	{r4, r5, r6, lr}
 8004d7a:	b082      	sub	sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d7c:	e029      	b.n	8004dd2 <prvSwitchTimerLists+0x5a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	681e      	ldr	r6, [r3, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d82:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d84:	1d25      	adds	r5, r4, #4
 8004d86:	4628      	mov	r0, r5
 8004d88:	f7fe feb2 	bl	8003af0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d8e:	4620      	mov	r0, r4
 8004d90:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004d92:	69e3      	ldr	r3, [r4, #28]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d11c      	bne.n	8004dd2 <prvSwitchTimerLists+0x5a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004d98:	69a3      	ldr	r3, [r4, #24]
 8004d9a:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8004d9c:	429e      	cmp	r6, r3
 8004d9e:	d207      	bcs.n	8004db0 <prvSwitchTimerLists+0x38>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004da0:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004da2:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004da4:	4629      	mov	r1, r5
 8004da6:	4b11      	ldr	r3, [pc, #68]	; (8004dec <prvSwitchTimerLists+0x74>)
 8004da8:	6818      	ldr	r0, [r3, #0]
 8004daa:	f7fe fe87 	bl	8003abc <vListInsert>
 8004dae:	e010      	b.n	8004dd2 <prvSwitchTimerLists+0x5a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004db0:	2100      	movs	r1, #0
 8004db2:	9100      	str	r1, [sp, #0]
 8004db4:	460b      	mov	r3, r1
 8004db6:	4632      	mov	r2, r6
 8004db8:	4620      	mov	r0, r4
 8004dba:	f7ff ffa7 	bl	8004d0c <xTimerGenericCommand>
				configASSERT( xResult );
 8004dbe:	b940      	cbnz	r0, 8004dd2 <prvSwitchTimerLists+0x5a>
 8004dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc4:	f383 8811 	msr	BASEPRI, r3
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	e7fe      	b.n	8004dd0 <prvSwitchTimerLists+0x58>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004dd2:	4b06      	ldr	r3, [pc, #24]	; (8004dec <prvSwitchTimerLists+0x74>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	2a00      	cmp	r2, #0
 8004dda:	d1d0      	bne.n	8004d7e <prvSwitchTimerLists+0x6>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 8004ddc:	4a04      	ldr	r2, [pc, #16]	; (8004df0 <prvSwitchTimerLists+0x78>)
 8004dde:	6810      	ldr	r0, [r2, #0]
 8004de0:	4902      	ldr	r1, [pc, #8]	; (8004dec <prvSwitchTimerLists+0x74>)
 8004de2:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8004de4:	6013      	str	r3, [r2, #0]
}
 8004de6:	b002      	add	sp, #8
 8004de8:	bd70      	pop	{r4, r5, r6, pc}
 8004dea:	bf00      	nop
 8004dec:	20000700 	.word	0x20000700
 8004df0:	20000824 	.word	0x20000824

08004df4 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004df4:	b538      	push	{r3, r4, r5, lr}
 8004df6:	4605      	mov	r5, r0
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004df8:	f7ff fc38 	bl	800466c <xTaskGetTickCount>
 8004dfc:	4604      	mov	r4, r0

	if( xTimeNow < xLastTime )
 8004dfe:	4b07      	ldr	r3, [pc, #28]	; (8004e1c <prvSampleTimeNow+0x28>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4298      	cmp	r0, r3
 8004e04:	d204      	bcs.n	8004e10 <prvSampleTimeNow+0x1c>
	{
		prvSwitchTimerLists();
 8004e06:	f7ff ffb7 	bl	8004d78 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	602b      	str	r3, [r5, #0]
 8004e0e:	e001      	b.n	8004e14 <prvSampleTimeNow+0x20>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004e10:	2300      	movs	r3, #0
 8004e12:	602b      	str	r3, [r5, #0]
	}

	xLastTime = xTimeNow;
 8004e14:	4b01      	ldr	r3, [pc, #4]	; (8004e1c <prvSampleTimeNow+0x28>)
 8004e16:	601c      	str	r4, [r3, #0]

	return xTimeNow;
}
 8004e18:	4620      	mov	r0, r4
 8004e1a:	bd38      	pop	{r3, r4, r5, pc}
 8004e1c:	2000072c 	.word	0x2000072c

08004e20 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004e20:	b570      	push	{r4, r5, r6, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	4605      	mov	r5, r0
 8004e26:	460e      	mov	r6, r1
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e28:	4b13      	ldr	r3, [pc, #76]	; (8004e78 <prvProcessExpiredTimer+0x58>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	68dc      	ldr	r4, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e30:	1d20      	adds	r0, r4, #4
 8004e32:	f7fe fe5d 	bl	8003af0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004e36:	69e3      	ldr	r3, [r4, #28]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d118      	bne.n	8004e6e <prvProcessExpiredTimer+0x4e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004e3c:	69a1      	ldr	r1, [r4, #24]
 8004e3e:	462b      	mov	r3, r5
 8004e40:	4632      	mov	r2, r6
 8004e42:	4429      	add	r1, r5
 8004e44:	4620      	mov	r0, r4
 8004e46:	f7ff fecf 	bl	8004be8 <prvInsertTimerInActiveList>
 8004e4a:	b180      	cbz	r0, 8004e6e <prvProcessExpiredTimer+0x4e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	9100      	str	r1, [sp, #0]
 8004e50:	460b      	mov	r3, r1
 8004e52:	462a      	mov	r2, r5
 8004e54:	4620      	mov	r0, r4
 8004e56:	f7ff ff59 	bl	8004d0c <xTimerGenericCommand>
			configASSERT( xResult );
 8004e5a:	b940      	cbnz	r0, 8004e6e <prvProcessExpiredTimer+0x4e>
 8004e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e60:	f383 8811 	msr	BASEPRI, r3
 8004e64:	f3bf 8f6f 	isb	sy
 8004e68:	f3bf 8f4f 	dsb	sy
 8004e6c:	e7fe      	b.n	8004e6c <prvProcessExpiredTimer+0x4c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e70:	4620      	mov	r0, r4
 8004e72:	4798      	blx	r3
}
 8004e74:	b002      	add	sp, #8
 8004e76:	bd70      	pop	{r4, r5, r6, pc}
 8004e78:	20000700 	.word	0x20000700

08004e7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004e7c:	b570      	push	{r4, r5, r6, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	4606      	mov	r6, r0
 8004e82:	460c      	mov	r4, r1
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004e84:	f7ff fbea 	bl	800465c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e88:	a801      	add	r0, sp, #4
 8004e8a:	f7ff ffb3 	bl	8004df4 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8004e8e:	9b01      	ldr	r3, [sp, #4]
 8004e90:	bb1b      	cbnz	r3, 8004eda <prvProcessTimerOrBlockTask+0x5e>
 8004e92:	4605      	mov	r5, r0
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004e94:	b944      	cbnz	r4, 8004ea8 <prvProcessTimerOrBlockTask+0x2c>
 8004e96:	42b0      	cmp	r0, r6
 8004e98:	d306      	bcc.n	8004ea8 <prvProcessTimerOrBlockTask+0x2c>
			{
				( void ) xTaskResumeAll();
 8004e9a:	f7ff fc7f 	bl	800479c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004e9e:	4629      	mov	r1, r5
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	f7ff ffbd 	bl	8004e20 <prvProcessExpiredTimer>
 8004ea6:	e01a      	b.n	8004ede <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
 8004ea8:	b12c      	cbz	r4, 8004eb6 <prvProcessTimerOrBlockTask+0x3a>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004eaa:	4b0e      	ldr	r3, [pc, #56]	; (8004ee4 <prvProcessTimerOrBlockTask+0x68>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681c      	ldr	r4, [r3, #0]
 8004eb0:	fab4 f484 	clz	r4, r4
 8004eb4:	0964      	lsrs	r4, r4, #5
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004eb6:	4622      	mov	r2, r4
 8004eb8:	1b71      	subs	r1, r6, r5
 8004eba:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <prvProcessTimerOrBlockTask+0x6c>)
 8004ebc:	6818      	ldr	r0, [r3, #0]
 8004ebe:	f7ff f96d 	bl	800419c <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8004ec2:	f7ff fc6b 	bl	800479c <xTaskResumeAll>
 8004ec6:	b950      	cbnz	r0, 8004ede <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 8004ec8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ecc:	4b07      	ldr	r3, [pc, #28]	; (8004eec <prvProcessTimerOrBlockTask+0x70>)
 8004ece:	601a      	str	r2, [r3, #0]
 8004ed0:	f3bf 8f4f 	dsb	sy
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	e001      	b.n	8004ede <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8004eda:	f7ff fc5f 	bl	800479c <xTaskResumeAll>
		}
	}
}
 8004ede:	b002      	add	sp, #8
 8004ee0:	bd70      	pop	{r4, r5, r6, pc}
 8004ee2:	bf00      	nop
 8004ee4:	20000824 	.word	0x20000824
 8004ee8:	20000820 	.word	0x20000820
 8004eec:	e000ed04 	.word	0xe000ed04

08004ef0 <prvProcessReceivedCommands>:
	return xProcessTimerNow;
}
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004ef0:	b530      	push	{r4, r5, lr}
 8004ef2:	b089      	sub	sp, #36	; 0x24
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ef4:	e057      	b.n	8004fa6 <prvProcessReceivedCommands+0xb6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004ef6:	9b04      	ldr	r3, [sp, #16]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	da03      	bge.n	8004f04 <prvProcessReceivedCommands+0x14>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004efc:	9907      	ldr	r1, [sp, #28]
 8004efe:	9806      	ldr	r0, [sp, #24]
 8004f00:	9b05      	ldr	r3, [sp, #20]
 8004f02:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004f04:	9b04      	ldr	r3, [sp, #16]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	db4d      	blt.n	8004fa6 <prvProcessReceivedCommands+0xb6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004f0a:	9c06      	ldr	r4, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004f0c:	6963      	ldr	r3, [r4, #20]
 8004f0e:	b113      	cbz	r3, 8004f16 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f10:	1d20      	adds	r0, r4, #4
 8004f12:	f7fe fded 	bl	8003af0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004f16:	a803      	add	r0, sp, #12
 8004f18:	f7ff ff6c 	bl	8004df4 <prvSampleTimeNow>

			switch( xMessage.xMessageID )
 8004f1c:	9b04      	ldr	r3, [sp, #16]
 8004f1e:	2b09      	cmp	r3, #9
 8004f20:	d841      	bhi.n	8004fa6 <prvProcessReceivedCommands+0xb6>
 8004f22:	e8df f003 	tbb	[pc, r3]
 8004f26:	0505      	.short	0x0505
 8004f28:	3a274005 	.word	0x3a274005
 8004f2c:	27400505 	.word	0x27400505
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004f30:	9905      	ldr	r1, [sp, #20]
 8004f32:	69a5      	ldr	r5, [r4, #24]
 8004f34:	460b      	mov	r3, r1
 8004f36:	4602      	mov	r2, r0
 8004f38:	4429      	add	r1, r5
 8004f3a:	4620      	mov	r0, r4
 8004f3c:	f7ff fe54 	bl	8004be8 <prvInsertTimerInActiveList>
 8004f40:	b388      	cbz	r0, 8004fa6 <prvProcessReceivedCommands+0xb6>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f44:	4620      	mov	r0, r4
 8004f46:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004f48:	69e3      	ldr	r3, [r4, #28]
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d12b      	bne.n	8004fa6 <prvProcessReceivedCommands+0xb6>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004f4e:	69a2      	ldr	r2, [r4, #24]
 8004f50:	2100      	movs	r1, #0
 8004f52:	9100      	str	r1, [sp, #0]
 8004f54:	460b      	mov	r3, r1
 8004f56:	9805      	ldr	r0, [sp, #20]
 8004f58:	4402      	add	r2, r0
 8004f5a:	4620      	mov	r0, r4
 8004f5c:	f7ff fed6 	bl	8004d0c <xTimerGenericCommand>
							configASSERT( xResult );
 8004f60:	bb08      	cbnz	r0, 8004fa6 <prvProcessReceivedCommands+0xb6>
 8004f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f66:	f383 8811 	msr	BASEPRI, r3
 8004f6a:	f3bf 8f6f 	isb	sy
 8004f6e:	f3bf 8f4f 	dsb	sy
 8004f72:	e7fe      	b.n	8004f72 <prvProcessReceivedCommands+0x82>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004f74:	9905      	ldr	r1, [sp, #20]
 8004f76:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004f78:	b941      	cbnz	r1, 8004f8c <prvProcessReceivedCommands+0x9c>
 8004f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f7e:	f383 8811 	msr	BASEPRI, r3
 8004f82:	f3bf 8f6f 	isb	sy
 8004f86:	f3bf 8f4f 	dsb	sy
 8004f8a:	e7fe      	b.n	8004f8a <prvProcessReceivedCommands+0x9a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	4602      	mov	r2, r0
 8004f90:	4401      	add	r1, r0
 8004f92:	4620      	mov	r0, r4
 8004f94:	f7ff fe28 	bl	8004be8 <prvInsertTimerInActiveList>
					break;
 8004f98:	e005      	b.n	8004fa6 <prvProcessReceivedCommands+0xb6>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004f9a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8004f9e:	b913      	cbnz	r3, 8004fa6 <prvProcessReceivedCommands+0xb6>
						{
							vPortFree( pxTimer );
 8004fa0:	4620      	mov	r0, r4
 8004fa2:	f000 f9cd 	bl	8005340 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	a904      	add	r1, sp, #16
 8004faa:	4b04      	ldr	r3, [pc, #16]	; (8004fbc <prvProcessReceivedCommands+0xcc>)
 8004fac:	6818      	ldr	r0, [r3, #0]
 8004fae:	f7ff f835 	bl	800401c <xQueueReceive>
 8004fb2:	2800      	cmp	r0, #0
 8004fb4:	d19f      	bne.n	8004ef6 <prvProcessReceivedCommands+0x6>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 8004fb6:	b009      	add	sp, #36	; 0x24
 8004fb8:	bd30      	pop	{r4, r5, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000820 	.word	0x20000820

08004fc0 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004fc0:	b500      	push	{lr}
 8004fc2:	b083      	sub	sp, #12

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004fc4:	a801      	add	r0, sp, #4
 8004fc6:	f7ff fdff 	bl	8004bc8 <prvGetNextExpireTime>

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004fca:	9901      	ldr	r1, [sp, #4]
 8004fcc:	f7ff ff56 	bl	8004e7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004fd0:	f7ff ff8e 	bl	8004ef0 <prvProcessReceivedCommands>
 8004fd4:	e7f6      	b.n	8004fc4 <prvTimerTask+0x4>
 8004fd6:	bf00      	nop

08004fd8 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fd8:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8004fdc:	b97b      	cbnz	r3, 8004ffe <osKernelInitialize+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fde:	f3ef 8310 	mrs	r3, PRIMASK
 8004fe2:	b97b      	cbnz	r3, 8005004 <osKernelInitialize+0x2c>
 8004fe4:	4b0c      	ldr	r3, [pc, #48]	; (8005018 <osKernelInitialize+0x40>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	d102      	bne.n	8004ff2 <osKernelInitialize+0x1a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004fec:	f3ef 8211 	mrs	r2, BASEPRI
 8004ff0:	b95a      	cbnz	r2, 800500a <osKernelInitialize+0x32>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8004ff2:	b96b      	cbnz	r3, 8005010 <osKernelInitialize+0x38>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	4b08      	ldr	r3, [pc, #32]	; (8005018 <osKernelInitialize+0x40>)
 8004ff8:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004ffa:	2000      	movs	r0, #0
 8004ffc:	4770      	bx	lr

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
    stat = osErrorISR;
 8004ffe:	f06f 0005 	mvn.w	r0, #5
 8005002:	4770      	bx	lr
 8005004:	f06f 0005 	mvn.w	r0, #5
 8005008:	4770      	bx	lr
 800500a:	f06f 0005 	mvn.w	r0, #5
 800500e:	4770      	bx	lr
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 8005010:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	20000e88 	.word	0x20000e88

0800501c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800501c:	b508      	push	{r3, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800501e:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8005022:	b993      	cbnz	r3, 800504a <osKernelStart+0x2e>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005024:	f3ef 8310 	mrs	r3, PRIMASK
 8005028:	b993      	cbnz	r3, 8005050 <osKernelStart+0x34>
 800502a:	4b0e      	ldr	r3, [pc, #56]	; (8005064 <osKernelStart+0x48>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2b02      	cmp	r3, #2
 8005030:	d102      	bne.n	8005038 <osKernelStart+0x1c>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005032:	f3ef 8211 	mrs	r2, BASEPRI
 8005036:	b972      	cbnz	r2, 8005056 <osKernelStart+0x3a>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8005038:	2b01      	cmp	r3, #1
 800503a:	d10f      	bne.n	800505c <osKernelStart+0x40>
      KernelState = osKernelRunning;
 800503c:	2202      	movs	r2, #2
 800503e:	4b09      	ldr	r3, [pc, #36]	; (8005064 <osKernelStart+0x48>)
 8005040:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005042:	f7ff fabf 	bl	80045c4 <vTaskStartScheduler>
      stat = osOK;
 8005046:	2000      	movs	r0, #0
 8005048:	bd08      	pop	{r3, pc}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
    stat = osErrorISR;
 800504a:	f06f 0005 	mvn.w	r0, #5
 800504e:	bd08      	pop	{r3, pc}
 8005050:	f06f 0005 	mvn.w	r0, #5
 8005054:	bd08      	pop	{r3, pc}
 8005056:	f06f 0005 	mvn.w	r0, #5
 800505a:	bd08      	pop	{r3, pc}
    if (KernelState == osKernelReady) {
      KernelState = osKernelRunning;
      vTaskStartScheduler();
      stat = osOK;
    } else {
      stat = osError;
 800505c:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8005060:	bd08      	pop	{r3, pc}
 8005062:	bf00      	nop
 8005064:	20000e88 	.word	0x20000e88

08005068 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800506a:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800506c:	2400      	movs	r4, #0
 800506e:	9404      	str	r4, [sp, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005070:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8005074:	2c00      	cmp	r4, #0
 8005076:	d161      	bne.n	800513c <osThreadNew+0xd4>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005078:	f3ef 8310 	mrs	r3, PRIMASK
 800507c:	2b00      	cmp	r3, #0
 800507e:	d15d      	bne.n	800513c <osThreadNew+0xd4>
 8005080:	4b32      	ldr	r3, [pc, #200]	; (800514c <osThreadNew+0xe4>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2b02      	cmp	r3, #2
 8005086:	d103      	bne.n	8005090 <osThreadNew+0x28>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005088:	f3ef 8311 	mrs	r3, BASEPRI
 800508c:	2b00      	cmp	r3, #0
 800508e:	d155      	bne.n	800513c <osThreadNew+0xd4>
 8005090:	2800      	cmp	r0, #0
 8005092:	d053      	beq.n	800513c <osThreadNew+0xd4>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8005094:	2300      	movs	r3, #0
 8005096:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 800509a:	b322      	cbz	r2, 80050e6 <osThreadNew+0x7e>
      if (attr->name != NULL) {
 800509c:	6816      	ldr	r6, [r2, #0]
 800509e:	b90e      	cbnz	r6, 80050a4 <osThreadNew+0x3c>
  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
 80050a0:	f10d 0617 	add.w	r6, sp, #23

    if (attr != NULL) {
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 80050a4:	6994      	ldr	r4, [r2, #24]
 80050a6:	b904      	cbnz	r4, 80050aa <osThreadNew+0x42>

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;
 80050a8:	2418      	movs	r4, #24
      }
      if (attr->priority != osPriorityNone) {
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80050aa:	1e63      	subs	r3, r4, #1
 80050ac:	2b37      	cmp	r3, #55	; 0x37
 80050ae:	d847      	bhi.n	8005140 <osThreadNew+0xd8>
 80050b0:	6853      	ldr	r3, [r2, #4]
 80050b2:	f013 0f01 	tst.w	r3, #1
 80050b6:	d145      	bne.n	8005144 <osThreadNew+0xdc>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80050b8:	6953      	ldr	r3, [r2, #20]
 80050ba:	b113      	cbz	r3, 80050c2 <osThreadNew+0x5a>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80050bc:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 80050c0:	e001      	b.n	80050c6 <osThreadNew+0x5e>
  int32_t mem;

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
 80050c2:	f04f 0e80 	mov.w	lr, #128	; 0x80
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050c6:	6895      	ldr	r5, [r2, #8]
 80050c8:	b12d      	cbz	r5, 80050d6 <osThreadNew+0x6e>
 80050ca:	68d7      	ldr	r7, [r2, #12]
 80050cc:	2f5b      	cmp	r7, #91	; 0x5b
 80050ce:	d902      	bls.n	80050d6 <osThreadNew+0x6e>
 80050d0:	6917      	ldr	r7, [r2, #16]
 80050d2:	b107      	cbz	r7, 80050d6 <osThreadNew+0x6e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050d4:	b973      	cbnz	r3, 80050f4 <osThreadNew+0x8c>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80050d6:	b97d      	cbnz	r5, 80050f8 <osThreadNew+0x90>
 80050d8:	68d3      	ldr	r3, [r2, #12]
 80050da:	b983      	cbnz	r3, 80050fe <osThreadNew+0x96>
 80050dc:	6913      	ldr	r3, [r2, #16]
 80050de:	b18b      	cbz	r3, 8005104 <osThreadNew+0x9c>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
    mem   = -1;
 80050e0:	f04f 35ff 	mov.w	r5, #4294967295
 80050e4:	e00f      	b.n	8005106 <osThreadNew+0x9e>
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 80050e6:	2500      	movs	r5, #0

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;
 80050e8:	2418      	movs	r4, #24
  int32_t mem;

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
 80050ea:	f04f 0e80 	mov.w	lr, #128	; 0x80
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
 80050ee:	f10d 0617 	add.w	r6, sp, #23
 80050f2:	e008      	b.n	8005106 <osThreadNew+0x9e>
        stack = attr->stack_size / sizeof(StackType_t);
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
        mem = 1;
 80050f4:	2501      	movs	r5, #1
 80050f6:	e006      	b.n	8005106 <osThreadNew+0x9e>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
    mem   = -1;
 80050f8:	f04f 35ff 	mov.w	r5, #4294967295
 80050fc:	e003      	b.n	8005106 <osThreadNew+0x9e>
 80050fe:	f04f 35ff 	mov.w	r5, #4294967295
 8005102:	e000      	b.n	8005106 <osThreadNew+0x9e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
          mem = 0;
 8005104:	2500      	movs	r5, #0
 8005106:	460b      	mov	r3, r1
    }
    else {
      mem = 0;
    }

    if (mem == 1) {
 8005108:	2d01      	cmp	r5, #1
 800510a:	d10a      	bne.n	8005122 <osThreadNew+0xba>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800510c:	6911      	ldr	r1, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800510e:	6892      	ldr	r2, [r2, #8]
    else {
      mem = 0;
    }

    if (mem == 1) {
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005110:	9202      	str	r2, [sp, #8]
 8005112:	9101      	str	r1, [sp, #4]
 8005114:	9400      	str	r4, [sp, #0]
 8005116:	4672      	mov	r2, lr
 8005118:	4631      	mov	r1, r6
 800511a:	f7ff f9e1 	bl	80044e0 <xTaskCreateStatic>
 800511e:	9004      	str	r0, [sp, #16]
 8005120:	e00c      	b.n	800513c <osThreadNew+0xd4>
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8005122:	b95d      	cbnz	r5, 800513c <osThreadNew+0xd4>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005124:	aa04      	add	r2, sp, #16
 8005126:	9201      	str	r2, [sp, #4]
 8005128:	9400      	str	r4, [sp, #0]
 800512a:	fa1f f28e 	uxth.w	r2, lr
 800512e:	4631      	mov	r1, r6
 8005130:	f7ff fa14 	bl	800455c <xTaskCreate>
 8005134:	2801      	cmp	r0, #1
 8005136:	d001      	beq.n	800513c <osThreadNew+0xd4>
          hTask = NULL;
 8005138:	2300      	movs	r3, #0
 800513a:	9304      	str	r3, [sp, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800513c:	9804      	ldr	r0, [sp, #16]
 800513e:	e002      	b.n	8005146 <osThreadNew+0xde>
      if (attr->priority != osPriorityNone) {
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
        return (NULL);
 8005140:	2000      	movs	r0, #0
 8005142:	e000      	b.n	8005146 <osThreadNew+0xde>
 8005144:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 8005146:	b007      	add	sp, #28
 8005148:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800514a:	bf00      	nop
 800514c:	20000e88 	.word	0x20000e88

08005150 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005150:	4b03      	ldr	r3, [pc, #12]	; (8005160 <vApplicationGetIdleTaskMemory+0x10>)
 8005152:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005154:	4b03      	ldr	r3, [pc, #12]	; (8005164 <vApplicationGetIdleTaskMemory+0x14>)
 8005156:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005158:	2380      	movs	r3, #128	; 0x80
 800515a:	6013      	str	r3, [r2, #0]
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	20000a2c 	.word	0x20000a2c
 8005164:	2000082c 	.word	0x2000082c

08005168 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005168:	4b03      	ldr	r3, [pc, #12]	; (8005178 <vApplicationGetTimerTaskMemory+0x10>)
 800516a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800516c:	4b03      	ldr	r3, [pc, #12]	; (800517c <vApplicationGetTimerTaskMemory+0x14>)
 800516e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005170:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005174:	6013      	str	r3, [r2, #0]
 8005176:	4770      	bx	lr
 8005178:	20000e8c 	.word	0x20000e8c
 800517c:	20000a88 	.word	0x20000a88

08005180 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005180:	4a12      	ldr	r2, [pc, #72]	; (80051cc <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005182:	f012 0f07 	tst.w	r2, #7
 8005186:	d007      	beq.n	8005198 <prvHeapInit+0x18>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005188:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800518a:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800518e:	f5c1 5340 	rsb	r3, r1, #12288	; 0x3000
 8005192:	4413      	add	r3, r2
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005194:	460a      	mov	r2, r1
 8005196:	e001      	b.n	800519c <prvHeapInit+0x1c>
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005198:	f44f 5340 	mov.w	r3, #12288	; 0x3000

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800519c:	480c      	ldr	r0, [pc, #48]	; (80051d0 <prvHeapInit+0x50>)
 800519e:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051a0:	2100      	movs	r1, #0
 80051a2:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051a4:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80051a6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051a8:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80051ac:	4809      	ldr	r0, [pc, #36]	; (80051d4 <prvHeapInit+0x54>)
 80051ae:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 80051b0:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051b2:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051b4:	1a99      	subs	r1, r3, r2
 80051b6:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051b8:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051ba:	4b07      	ldr	r3, [pc, #28]	; (80051d8 <prvHeapInit+0x58>)
 80051bc:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051be:	4b07      	ldr	r3, [pc, #28]	; (80051dc <prvHeapInit+0x5c>)
 80051c0:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80051c6:	4b06      	ldr	r3, [pc, #24]	; (80051e0 <prvHeapInit+0x60>)
 80051c8:	601a      	str	r2, [r3, #0]
 80051ca:	4770      	bx	lr
 80051cc:	20000ef8 	.word	0x20000ef8
 80051d0:	20000ef0 	.word	0x20000ef0
 80051d4:	20000eec 	.word	0x20000eec
 80051d8:	20003efc 	.word	0x20003efc
 80051dc:	20000ee8 	.word	0x20000ee8
 80051e0:	20003ef8 	.word	0x20003ef8

080051e4 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80051e4:	4b13      	ldr	r3, [pc, #76]	; (8005234 <prvInsertBlockIntoFreeList+0x50>)
 80051e6:	e000      	b.n	80051ea <prvInsertBlockIntoFreeList+0x6>
 80051e8:	4613      	mov	r3, r2
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	4282      	cmp	r2, r0
 80051ee:	d3fb      	bcc.n	80051e8 <prvInsertBlockIntoFreeList+0x4>
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80051f0:	b410      	push	{r4}
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80051f2:	685c      	ldr	r4, [r3, #4]
 80051f4:	1919      	adds	r1, r3, r4
 80051f6:	4288      	cmp	r0, r1
 80051f8:	d103      	bne.n	8005202 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80051fa:	6841      	ldr	r1, [r0, #4]
 80051fc:	4421      	add	r1, r4
 80051fe:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005200:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005202:	6844      	ldr	r4, [r0, #4]
 8005204:	1901      	adds	r1, r0, r4
 8005206:	428a      	cmp	r2, r1
 8005208:	d10c      	bne.n	8005224 <prvInsertBlockIntoFreeList+0x40>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800520a:	490b      	ldr	r1, [pc, #44]	; (8005238 <prvInsertBlockIntoFreeList+0x54>)
 800520c:	6809      	ldr	r1, [r1, #0]
 800520e:	428a      	cmp	r2, r1
 8005210:	d006      	beq.n	8005220 <prvInsertBlockIntoFreeList+0x3c>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005212:	6852      	ldr	r2, [r2, #4]
 8005214:	4422      	add	r2, r4
 8005216:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	6812      	ldr	r2, [r2, #0]
 800521c:	6002      	str	r2, [r0, #0]
 800521e:	e002      	b.n	8005226 <prvInsertBlockIntoFreeList+0x42>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005220:	6001      	str	r1, [r0, #0]
 8005222:	e000      	b.n	8005226 <prvInsertBlockIntoFreeList+0x42>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005224:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005226:	4298      	cmp	r0, r3
 8005228:	d000      	beq.n	800522c <prvInsertBlockIntoFreeList+0x48>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800522a:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800522c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	20000ef0 	.word	0x20000ef0
 8005238:	20000eec 	.word	0x20000eec

0800523c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800523c:	b570      	push	{r4, r5, r6, lr}
 800523e:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8005240:	f7ff fa0c 	bl	800465c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005244:	4b39      	ldr	r3, [pc, #228]	; (800532c <pvPortMalloc+0xf0>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	b90b      	cbnz	r3, 800524e <pvPortMalloc+0x12>
		{
			prvHeapInit();
 800524a:	f7ff ff99 	bl	8005180 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800524e:	4b38      	ldr	r3, [pc, #224]	; (8005330 <pvPortMalloc+0xf4>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	421c      	tst	r4, r3
 8005254:	d153      	bne.n	80052fe <pvPortMalloc+0xc2>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005256:	b194      	cbz	r4, 800527e <pvPortMalloc+0x42>
			{
				xWantedSize += xHeapStructSize;
 8005258:	3408      	adds	r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800525a:	f014 0f07 	tst.w	r4, #7
 800525e:	d00e      	beq.n	800527e <pvPortMalloc+0x42>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005260:	f024 0407 	bic.w	r4, r4, #7
 8005264:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005266:	f004 0307 	and.w	r3, r4, #7
 800526a:	b143      	cbz	r3, 800527e <pvPortMalloc+0x42>
 800526c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005270:	f383 8811 	msr	BASEPRI, r3
 8005274:	f3bf 8f6f 	isb	sy
 8005278:	f3bf 8f4f 	dsb	sy
 800527c:	e7fe      	b.n	800527c <pvPortMalloc+0x40>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800527e:	2c00      	cmp	r4, #0
 8005280:	d03f      	beq.n	8005302 <pvPortMalloc+0xc6>
 8005282:	4b2c      	ldr	r3, [pc, #176]	; (8005334 <pvPortMalloc+0xf8>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	429c      	cmp	r4, r3
 8005288:	d83d      	bhi.n	8005306 <pvPortMalloc+0xca>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 800528a:	4b2b      	ldr	r3, [pc, #172]	; (8005338 <pvPortMalloc+0xfc>)
 800528c:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800528e:	e001      	b.n	8005294 <pvPortMalloc+0x58>
				{
					pxPreviousBlock = pxBlock;
 8005290:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 8005292:	4615      	mov	r5, r2
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005294:	686a      	ldr	r2, [r5, #4]
 8005296:	4294      	cmp	r4, r2
 8005298:	d902      	bls.n	80052a0 <pvPortMalloc+0x64>
 800529a:	682a      	ldr	r2, [r5, #0]
 800529c:	2a00      	cmp	r2, #0
 800529e:	d1f7      	bne.n	8005290 <pvPortMalloc+0x54>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80052a0:	4a22      	ldr	r2, [pc, #136]	; (800532c <pvPortMalloc+0xf0>)
 80052a2:	6812      	ldr	r2, [r2, #0]
 80052a4:	4295      	cmp	r5, r2
 80052a6:	d030      	beq.n	800530a <pvPortMalloc+0xce>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80052a8:	681e      	ldr	r6, [r3, #0]
 80052aa:	3608      	adds	r6, #8

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80052ac:	682a      	ldr	r2, [r5, #0]
 80052ae:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80052b0:	686b      	ldr	r3, [r5, #4]
 80052b2:	1b1b      	subs	r3, r3, r4
 80052b4:	2b10      	cmp	r3, #16
 80052b6:	d910      	bls.n	80052da <pvPortMalloc+0x9e>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80052b8:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052ba:	f010 0f07 	tst.w	r0, #7
 80052be:	d008      	beq.n	80052d2 <pvPortMalloc+0x96>
 80052c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	e7fe      	b.n	80052d0 <pvPortMalloc+0x94>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80052d2:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80052d4:	606c      	str	r4, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80052d6:	f7ff ff85 	bl	80051e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80052da:	686a      	ldr	r2, [r5, #4]
 80052dc:	4915      	ldr	r1, [pc, #84]	; (8005334 <pvPortMalloc+0xf8>)
 80052de:	680b      	ldr	r3, [r1, #0]
 80052e0:	1a9b      	subs	r3, r3, r2
 80052e2:	600b      	str	r3, [r1, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80052e4:	4915      	ldr	r1, [pc, #84]	; (800533c <pvPortMalloc+0x100>)
 80052e6:	6809      	ldr	r1, [r1, #0]
 80052e8:	428b      	cmp	r3, r1
 80052ea:	d201      	bcs.n	80052f0 <pvPortMalloc+0xb4>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80052ec:	4913      	ldr	r1, [pc, #76]	; (800533c <pvPortMalloc+0x100>)
 80052ee:	600b      	str	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80052f0:	4b0f      	ldr	r3, [pc, #60]	; (8005330 <pvPortMalloc+0xf4>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	431a      	orrs	r2, r3
 80052f6:	606a      	str	r2, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80052f8:	2300      	movs	r3, #0
 80052fa:	602b      	str	r3, [r5, #0]
 80052fc:	e006      	b.n	800530c <pvPortMalloc+0xd0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80052fe:	2600      	movs	r6, #0
 8005300:	e004      	b.n	800530c <pvPortMalloc+0xd0>
 8005302:	2600      	movs	r6, #0
 8005304:	e002      	b.n	800530c <pvPortMalloc+0xd0>
 8005306:	2600      	movs	r6, #0
 8005308:	e000      	b.n	800530c <pvPortMalloc+0xd0>
 800530a:	2600      	movs	r6, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800530c:	f7ff fa46 	bl	800479c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005310:	f016 0f07 	tst.w	r6, #7
 8005314:	d008      	beq.n	8005328 <pvPortMalloc+0xec>
 8005316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800531a:	f383 8811 	msr	BASEPRI, r3
 800531e:	f3bf 8f6f 	isb	sy
 8005322:	f3bf 8f4f 	dsb	sy
 8005326:	e7fe      	b.n	8005326 <pvPortMalloc+0xea>
	return pvReturn;
}
 8005328:	4630      	mov	r0, r6
 800532a:	bd70      	pop	{r4, r5, r6, pc}
 800532c:	20000eec 	.word	0x20000eec
 8005330:	20003ef8 	.word	0x20003ef8
 8005334:	20000ee8 	.word	0x20000ee8
 8005338:	20000ef0 	.word	0x20000ef0
 800533c:	20003efc 	.word	0x20003efc

08005340 <vPortFree>:
void vPortFree( void *pv )
{
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8005340:	b3a0      	cbz	r0, 80053ac <vPortFree+0x6c>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005342:	b538      	push	{r3, r4, r5, lr}
 8005344:	4603      	mov	r3, r0

	if( pv != NULL )
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005346:	f1a0 0508 	sub.w	r5, r0, #8

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800534a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800534e:	4918      	ldr	r1, [pc, #96]	; (80053b0 <vPortFree+0x70>)
 8005350:	6809      	ldr	r1, [r1, #0]
 8005352:	ea12 0401 	ands.w	r4, r2, r1
 8005356:	d108      	bne.n	800536a <vPortFree+0x2a>
 8005358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800535c:	f383 8811 	msr	BASEPRI, r3
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	e7fe      	b.n	8005368 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800536a:	f850 0c08 	ldr.w	r0, [r0, #-8]
 800536e:	b140      	cbz	r0, 8005382 <vPortFree+0x42>
 8005370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	e7fe      	b.n	8005380 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005382:	b194      	cbz	r4, 80053aa <vPortFree+0x6a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005384:	b988      	cbnz	r0, 80053aa <vPortFree+0x6a>
 8005386:	461c      	mov	r4, r3
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005388:	ea22 0201 	bic.w	r2, r2, r1
 800538c:	f843 2c04 	str.w	r2, [r3, #-4]

				vTaskSuspendAll();
 8005390:	f7ff f964 	bl	800465c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005394:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005398:	4a06      	ldr	r2, [pc, #24]	; (80053b4 <vPortFree+0x74>)
 800539a:	6811      	ldr	r1, [r2, #0]
 800539c:	440b      	add	r3, r1
 800539e:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80053a0:	4628      	mov	r0, r5
 80053a2:	f7ff ff1f 	bl	80051e4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80053a6:	f7ff f9f9 	bl	800479c <xTaskResumeAll>
 80053aa:	bd38      	pop	{r3, r4, r5, pc}
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	20003ef8 	.word	0x20003ef8
 80053b4:	20000ee8 	.word	0x20000ee8

080053b8 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80053b8:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80053ba:	2300      	movs	r3, #0
 80053bc:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80053be:	4b0d      	ldr	r3, [pc, #52]	; (80053f4 <prvTaskExitError+0x3c>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c6:	d008      	beq.n	80053da <prvTaskExitError+0x22>
 80053c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053cc:	f383 8811 	msr	BASEPRI, r3
 80053d0:	f3bf 8f6f 	isb	sy
 80053d4:	f3bf 8f4f 	dsb	sy
 80053d8:	e7fe      	b.n	80053d8 <prvTaskExitError+0x20>
 80053da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053de:	f383 8811 	msr	BASEPRI, r3
 80053e2:	f3bf 8f6f 	isb	sy
 80053e6:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80053ea:	9b01      	ldr	r3, [sp, #4]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d0fc      	beq.n	80053ea <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80053f0:	b002      	add	sp, #8
 80053f2:	4770      	bx	lr
 80053f4:	20000070 	.word	0x20000070

080053f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80053f8:	4808      	ldr	r0, [pc, #32]	; (800541c <prvPortStartFirstTask+0x24>)
 80053fa:	6800      	ldr	r0, [r0, #0]
 80053fc:	6800      	ldr	r0, [r0, #0]
 80053fe:	f380 8808 	msr	MSP, r0
 8005402:	f04f 0000 	mov.w	r0, #0
 8005406:	f380 8814 	msr	CONTROL, r0
 800540a:	b662      	cpsie	i
 800540c:	b661      	cpsie	f
 800540e:	f3bf 8f4f 	dsb	sy
 8005412:	f3bf 8f6f 	isb	sy
 8005416:	df00      	svc	0
 8005418:	bf00      	nop
 800541a:	0000      	.short	0x0000
 800541c:	e000ed08 	.word	0xe000ed08

08005420 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005420:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005430 <vPortEnableVFP+0x10>
 8005424:	6801      	ldr	r1, [r0, #0]
 8005426:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800542a:	6001      	str	r1, [r0, #0]
 800542c:	4770      	bx	lr
 800542e:	0000      	.short	0x0000
 8005430:	e000ed88 	.word	0xe000ed88

08005434 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005434:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005438:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800543c:	f021 0101 	bic.w	r1, r1, #1
 8005440:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005444:	4b05      	ldr	r3, [pc, #20]	; (800545c <pxPortInitialiseStack+0x28>)
 8005446:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800544a:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800544e:	f06f 0302 	mvn.w	r3, #2
 8005452:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 8005456:	3844      	subs	r0, #68	; 0x44
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	080053b9 	.word	0x080053b9

08005460 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005460:	4b07      	ldr	r3, [pc, #28]	; (8005480 <pxCurrentTCBConst2>)
 8005462:	6819      	ldr	r1, [r3, #0]
 8005464:	6808      	ldr	r0, [r1, #0]
 8005466:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800546a:	f380 8809 	msr	PSP, r0
 800546e:	f3bf 8f6f 	isb	sy
 8005472:	f04f 0000 	mov.w	r0, #0
 8005476:	f380 8811 	msr	BASEPRI, r0
 800547a:	4770      	bx	lr
 800547c:	f3af 8000 	nop.w

08005480 <pxCurrentTCBConst2>:
 8005480:	20000694 	.word	0x20000694

08005484 <vPortEnterCritical>:
 8005484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005488:	f383 8811 	msr	BASEPRI, r3
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005494:	4a0a      	ldr	r2, [pc, #40]	; (80054c0 <vPortEnterCritical+0x3c>)
 8005496:	6813      	ldr	r3, [r2, #0]
 8005498:	3301      	adds	r3, #1
 800549a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800549c:	2b01      	cmp	r3, #1
 800549e:	d10d      	bne.n	80054bc <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80054a0:	4b08      	ldr	r3, [pc, #32]	; (80054c4 <vPortEnterCritical+0x40>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80054a8:	d008      	beq.n	80054bc <vPortEnterCritical+0x38>
 80054aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ae:	f383 8811 	msr	BASEPRI, r3
 80054b2:	f3bf 8f6f 	isb	sy
 80054b6:	f3bf 8f4f 	dsb	sy
 80054ba:	e7fe      	b.n	80054ba <vPortEnterCritical+0x36>
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	20000070 	.word	0x20000070
 80054c4:	e000ed04 	.word	0xe000ed04

080054c8 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80054c8:	4b09      	ldr	r3, [pc, #36]	; (80054f0 <vPortExitCritical+0x28>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	b943      	cbnz	r3, 80054e0 <vPortExitCritical+0x18>
 80054ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	e7fe      	b.n	80054de <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80054e0:	3b01      	subs	r3, #1
 80054e2:	4a03      	ldr	r2, [pc, #12]	; (80054f0 <vPortExitCritical+0x28>)
 80054e4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80054e6:	b90b      	cbnz	r3, 80054ec <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80054e8:	f383 8811 	msr	BASEPRI, r3
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	20000070 	.word	0x20000070
	...

08005500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005500:	f3ef 8009 	mrs	r0, PSP
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	4b15      	ldr	r3, [pc, #84]	; (8005560 <pxCurrentTCBConst>)
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	f01e 0f10 	tst.w	lr, #16
 8005510:	bf08      	it	eq
 8005512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800551a:	6010      	str	r0, [r2, #0]
 800551c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005520:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005524:	f380 8811 	msr	BASEPRI, r0
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f7ff f9d8 	bl	80048e4 <vTaskSwitchContext>
 8005534:	f04f 0000 	mov.w	r0, #0
 8005538:	f380 8811 	msr	BASEPRI, r0
 800553c:	bc09      	pop	{r0, r3}
 800553e:	6819      	ldr	r1, [r3, #0]
 8005540:	6808      	ldr	r0, [r1, #0]
 8005542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005546:	f01e 0f10 	tst.w	lr, #16
 800554a:	bf08      	it	eq
 800554c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005550:	f380 8809 	msr	PSP, r0
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	f3af 8000 	nop.w

08005560 <pxCurrentTCBConst>:
 8005560:	20000694 	.word	0x20000694

08005564 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005564:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556a:	f383 8811 	msr	BASEPRI, r3
 800556e:	f3bf 8f6f 	isb	sy
 8005572:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005576:	f7ff f87f 	bl	8004678 <xTaskIncrementTick>
 800557a:	b118      	cbz	r0, 8005584 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800557c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005580:	4b02      	ldr	r3, [pc, #8]	; (800558c <SysTick_Handler+0x28>)
 8005582:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005584:	2300      	movs	r3, #0
 8005586:	f383 8811 	msr	BASEPRI, r3
 800558a:	bd08      	pop	{r3, pc}
 800558c:	e000ed04 	.word	0xe000ed04

08005590 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005590:	4a08      	ldr	r2, [pc, #32]	; (80055b4 <vPortSetupTimerInterrupt+0x24>)
 8005592:	2300      	movs	r3, #0
 8005594:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005596:	4908      	ldr	r1, [pc, #32]	; (80055b8 <vPortSetupTimerInterrupt+0x28>)
 8005598:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800559a:	4b08      	ldr	r3, [pc, #32]	; (80055bc <vPortSetupTimerInterrupt+0x2c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4908      	ldr	r1, [pc, #32]	; (80055c0 <vPortSetupTimerInterrupt+0x30>)
 80055a0:	fba1 1303 	umull	r1, r3, r1, r3
 80055a4:	099b      	lsrs	r3, r3, #6
 80055a6:	3b01      	subs	r3, #1
 80055a8:	4906      	ldr	r1, [pc, #24]	; (80055c4 <vPortSetupTimerInterrupt+0x34>)
 80055aa:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80055ac:	2307      	movs	r3, #7
 80055ae:	6013      	str	r3, [r2, #0]
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	e000e010 	.word	0xe000e010
 80055b8:	e000e018 	.word	0xe000e018
 80055bc:	2000006c 	.word	0x2000006c
 80055c0:	10624dd3 	.word	0x10624dd3
 80055c4:	e000e014 	.word	0xe000e014

080055c8 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80055c8:	4b3a      	ldr	r3, [pc, #232]	; (80056b4 <xPortStartScheduler+0xec>)
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	4b3a      	ldr	r3, [pc, #232]	; (80056b8 <xPortStartScheduler+0xf0>)
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d108      	bne.n	80055e4 <xPortStartScheduler+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80055d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d6:	f383 8811 	msr	BASEPRI, r3
 80055da:	f3bf 8f6f 	isb	sy
 80055de:	f3bf 8f4f 	dsb	sy
 80055e2:	e7fe      	b.n	80055e2 <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80055e4:	4b33      	ldr	r3, [pc, #204]	; (80056b4 <xPortStartScheduler+0xec>)
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	4b34      	ldr	r3, [pc, #208]	; (80056bc <xPortStartScheduler+0xf4>)
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d108      	bne.n	8005600 <xPortStartScheduler+0x38>
 80055ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	e7fe      	b.n	80055fe <xPortStartScheduler+0x36>

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005600:	b510      	push	{r4, lr}
 8005602:	b082      	sub	sp, #8
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005604:	4b2e      	ldr	r3, [pc, #184]	; (80056c0 <xPortStartScheduler+0xf8>)
 8005606:	781a      	ldrb	r2, [r3, #0]
 8005608:	b2d2      	uxtb	r2, r2
 800560a:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800560c:	22ff      	movs	r2, #255	; 0xff
 800560e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005610:	781b      	ldrb	r3, [r3, #0]
 8005612:	b2db      	uxtb	r3, r3
 8005614:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005618:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800561c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005620:	4a28      	ldr	r2, [pc, #160]	; (80056c4 <xPortStartScheduler+0xfc>)
 8005622:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005624:	2207      	movs	r2, #7
 8005626:	4b28      	ldr	r3, [pc, #160]	; (80056c8 <xPortStartScheduler+0x100>)
 8005628:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800562a:	e009      	b.n	8005640 <xPortStartScheduler+0x78>
		{
			ulMaxPRIGROUPValue--;
 800562c:	4a26      	ldr	r2, [pc, #152]	; (80056c8 <xPortStartScheduler+0x100>)
 800562e:	6813      	ldr	r3, [r2, #0]
 8005630:	3b01      	subs	r3, #1
 8005632:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005634:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005638:	005b      	lsls	r3, r3, #1
 800563a:	b2db      	uxtb	r3, r3
 800563c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005640:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005644:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005648:	d1f0      	bne.n	800562c <xPortStartScheduler+0x64>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800564a:	4b1f      	ldr	r3, [pc, #124]	; (80056c8 <xPortStartScheduler+0x100>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2b03      	cmp	r3, #3
 8005650:	d008      	beq.n	8005664 <xPortStartScheduler+0x9c>
 8005652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005656:	f383 8811 	msr	BASEPRI, r3
 800565a:	f3bf 8f6f 	isb	sy
 800565e:	f3bf 8f4f 	dsb	sy
 8005662:	e7fe      	b.n	8005662 <xPortStartScheduler+0x9a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005664:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005666:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800566a:	4a17      	ldr	r2, [pc, #92]	; (80056c8 <xPortStartScheduler+0x100>)
 800566c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800566e:	9b01      	ldr	r3, [sp, #4]
 8005670:	b2db      	uxtb	r3, r3
 8005672:	4a13      	ldr	r2, [pc, #76]	; (80056c0 <xPortStartScheduler+0xf8>)
 8005674:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005676:	4b15      	ldr	r3, [pc, #84]	; (80056cc <xPortStartScheduler+0x104>)
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800567e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8005686:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005688:	f7ff ff82 	bl	8005590 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800568c:	2400      	movs	r4, #0
 800568e:	4b10      	ldr	r3, [pc, #64]	; (80056d0 <xPortStartScheduler+0x108>)
 8005690:	601c      	str	r4, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005692:	f7ff fec5 	bl	8005420 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005696:	4a0f      	ldr	r2, [pc, #60]	; (80056d4 <xPortStartScheduler+0x10c>)
 8005698:	6813      	ldr	r3, [r2, #0]
 800569a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800569e:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80056a0:	f7ff feaa 	bl	80053f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80056a4:	f7ff f91e 	bl	80048e4 <vTaskSwitchContext>
	prvTaskExitError();
 80056a8:	f7ff fe86 	bl	80053b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
}
 80056ac:	4620      	mov	r0, r4
 80056ae:	b002      	add	sp, #8
 80056b0:	bd10      	pop	{r4, pc}
 80056b2:	bf00      	nop
 80056b4:	e000ed00 	.word	0xe000ed00
 80056b8:	410fc271 	.word	0x410fc271
 80056bc:	410fc270 	.word	0x410fc270
 80056c0:	e000e400 	.word	0xe000e400
 80056c4:	20003f00 	.word	0x20003f00
 80056c8:	20003f04 	.word	0x20003f04
 80056cc:	e000ed20 	.word	0xe000ed20
 80056d0:	20000070 	.word	0x20000070
 80056d4:	e000ef34 	.word	0xe000ef34

080056d8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80056d8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80056dc:	2b0f      	cmp	r3, #15
 80056de:	d90f      	bls.n	8005700 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80056e0:	4a10      	ldr	r2, [pc, #64]	; (8005724 <vPortValidateInterruptPriority+0x4c>)
 80056e2:	5c9b      	ldrb	r3, [r3, r2]
 80056e4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80056e6:	4a10      	ldr	r2, [pc, #64]	; (8005728 <vPortValidateInterruptPriority+0x50>)
 80056e8:	7812      	ldrb	r2, [r2, #0]
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d208      	bcs.n	8005700 <vPortValidateInterruptPriority+0x28>
 80056ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	e7fe      	b.n	80056fe <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005700:	4b0a      	ldr	r3, [pc, #40]	; (800572c <vPortValidateInterruptPriority+0x54>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005708:	4a09      	ldr	r2, [pc, #36]	; (8005730 <vPortValidateInterruptPriority+0x58>)
 800570a:	6812      	ldr	r2, [r2, #0]
 800570c:	4293      	cmp	r3, r2
 800570e:	d908      	bls.n	8005722 <vPortValidateInterruptPriority+0x4a>
 8005710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005714:	f383 8811 	msr	BASEPRI, r3
 8005718:	f3bf 8f6f 	isb	sy
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	e7fe      	b.n	8005720 <vPortValidateInterruptPriority+0x48>
 8005722:	4770      	bx	lr
 8005724:	e000e3f0 	.word	0xe000e3f0
 8005728:	20003f00 	.word	0x20003f00
 800572c:	e000ed0c 	.word	0xe000ed0c
 8005730:	20003f04 	.word	0x20003f04

08005734 <USBD_Init>:
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8005734:	b198      	cbz	r0, 800575e <USBD_Init+0x2a>
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005736:	b508      	push	{r3, lr}
 8005738:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800573a:	f8d0 028c 	ldr.w	r0, [r0, #652]	; 0x28c
 800573e:	b110      	cbz	r0, 8005746 <USBD_Init+0x12>
  {
    pdev->pClass = NULL;
 8005740:	2000      	movs	r0, #0
 8005742:	f8c3 028c 	str.w	r0, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8005746:	b109      	cbz	r1, 800574c <USBD_Init+0x18>
  {
    pdev->pDesc = pdesc;
 8005748:	f8c3 1288 	str.w	r1, [r3, #648]	; 0x288
 800574c:	4618      	mov	r0, r3
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800574e:	2301      	movs	r3, #1
 8005750:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  pdev->id = id;
 8005754:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8005756:	f7fb fa13 	bl	8000b80 <USBD_LL_Init>

  return USBD_OK;
 800575a:	2000      	movs	r0, #0
 800575c:	bd08      	pop	{r3, pc}
  if(pdev == NULL)
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800575e:	2002      	movs	r0, #2
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop

08005764 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8005764:	b119      	cbz	r1, 800576e <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8005766:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
    status = USBD_OK;
 800576a:	2000      	movs	r0, #0
 800576c:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800576e:	2002      	movs	r0, #2
  }

  return status;
}
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop

08005774 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8005774:	b508      	push	{r3, lr}

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005776:	f7fb fa5f 	bl	8000c38 <USBD_LL_Start>

  return USBD_OK;
}
 800577a:	2000      	movs	r0, #0
 800577c:	bd08      	pop	{r3, pc}
 800577e:	bf00      	nop

08005780 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005780:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;

  if(pdev->pClass != NULL)
 8005782:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005786:	b123      	cbz	r3, 8005792 <USBD_SetClassConfig+0x12>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4798      	blx	r3
 800578c:	b118      	cbz	r0, 8005796 <USBD_SetClassConfig+0x16>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800578e:	2002      	movs	r0, #2
 8005790:	bd08      	pop	{r3, pc}
 8005792:	2002      	movs	r0, #2
 8005794:	bd08      	pop	{r3, pc}
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
    {
      ret = USBD_OK;
 8005796:	2000      	movs	r0, #0
    }
  }

  return ret;
}
 8005798:	bd08      	pop	{r3, pc}
 800579a:	bf00      	nop

0800579c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800579c:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800579e:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	4798      	blx	r3
  return USBD_OK;
}
 80057a6:	2000      	movs	r0, #0
 80057a8:	bd08      	pop	{r3, pc}
 80057aa:	bf00      	nop

080057ac <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80057b0:	f500 7520 	add.w	r5, r0, #640	; 0x280
 80057b4:	4628      	mov	r0, r5
 80057b6:	f000 f947 	bl	8005a48 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80057ba:	2301      	movs	r3, #1
 80057bc:	f8c4 326c 	str.w	r3, [r4, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 80057c0:	f8b4 3286 	ldrh.w	r3, [r4, #646]	; 0x286
 80057c4:	f8c4 3270 	str.w	r3, [r4, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 80057c8:	f894 1280 	ldrb.w	r1, [r4, #640]	; 0x280
 80057cc:	f001 031f 	and.w	r3, r1, #31
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d008      	beq.n	80057e6 <USBD_LL_SetupStage+0x3a>
 80057d4:	b113      	cbz	r3, 80057dc <USBD_LL_SetupStage+0x30>
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d00a      	beq.n	80057f0 <USBD_LL_SetupStage+0x44>
 80057da:	e00e      	b.n	80057fa <USBD_LL_SetupStage+0x4e>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 80057dc:	4629      	mov	r1, r5
 80057de:	4620      	mov	r0, r4
 80057e0:	f000 faba 	bl	8005d58 <USBD_StdDevReq>
    break;
 80057e4:	e00e      	b.n	8005804 <USBD_LL_SetupStage+0x58>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 80057e6:	4629      	mov	r1, r5
 80057e8:	4620      	mov	r0, r4
 80057ea:	f000 faeb 	bl	8005dc4 <USBD_StdItfReq>
    break;
 80057ee:	e009      	b.n	8005804 <USBD_LL_SetupStage+0x58>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 80057f0:	4629      	mov	r1, r5
 80057f2:	4620      	mov	r0, r4
 80057f4:	f000 fb14 	bl	8005e20 <USBD_StdEPReq>
    break;
 80057f8:	e004      	b.n	8005804 <USBD_LL_SetupStage+0x58>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80057fa:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80057fe:	4620      	mov	r0, r4
 8005800:	f7fb fa36 	bl	8000c70 <USBD_LL_StallEP>
    break;
  }

  return USBD_OK;
}
 8005804:	2000      	movs	r0, #0
 8005806:	bd38      	pop	{r3, r4, r5, pc}

08005808 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005808:	b538      	push	{r3, r4, r5, lr}
 800580a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800580c:	bb91      	cbnz	r1, 8005874 <USBD_LL_DataOutStage+0x6c>
 800580e:	4610      	mov	r0, r2
  {
    pep = &pdev->ep_out[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005810:	f8d4 326c 	ldr.w	r3, [r4, #620]	; 0x26c
 8005814:	2b03      	cmp	r3, #3
 8005816:	d122      	bne.n	800585e <USBD_LL_DataOutStage+0x56>
    {
      if(pep->rem_length > pep->maxpacket)
 8005818:	f8d4 214c 	ldr.w	r2, [r4, #332]	; 0x14c
 800581c:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
 8005820:	429a      	cmp	r2, r3
 8005822:	d90d      	bls.n	8005840 <USBD_LL_DataOutStage+0x38>
      {
        pep->rem_length -=  pep->maxpacket;
 8005824:	1ad2      	subs	r2, r2, r3
 8005826:	f8c4 214c 	str.w	r2, [r4, #332]	; 0x14c

        USBD_CtlContinueRx (pdev,
 800582a:	4293      	cmp	r3, r2
 800582c:	d901      	bls.n	8005832 <USBD_LL_DataOutStage+0x2a>
 800582e:	b292      	uxth	r2, r2
 8005830:	e000      	b.n	8005834 <USBD_LL_DataOutStage+0x2c>
 8005832:	b29a      	uxth	r2, r3
 8005834:	4601      	mov	r1, r0
 8005836:	4620      	mov	r0, r4
 8005838:	f000 fc3c 	bl	80060b4 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800583c:	2000      	movs	r0, #0
 800583e:	bd38      	pop	{r3, r4, r5, pc}
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8005840:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	b12b      	cbz	r3, 8005854 <USBD_LL_DataOutStage+0x4c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005848:	f894 2274 	ldrb.w	r2, [r4, #628]	; 0x274
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800584c:	2a03      	cmp	r2, #3
 800584e:	d101      	bne.n	8005854 <USBD_LL_DataOutStage+0x4c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005850:	4620      	mov	r0, r4
 8005852:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005854:	4620      	mov	r0, r4
 8005856:	f000 fc35 	bl	80060c4 <USBD_CtlSendStatus>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800585a:	2000      	movs	r0, #0
 800585c:	bd38      	pop	{r3, r4, r5, pc}
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800585e:	2b05      	cmp	r3, #5
 8005860:	d115      	bne.n	800588e <USBD_LL_DataOutStage+0x86>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8005862:	2500      	movs	r5, #0
 8005864:	f8c4 526c 	str.w	r5, [r4, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 8005868:	4629      	mov	r1, r5
 800586a:	4620      	mov	r0, r4
 800586c:	f7fb fa00 	bl	8000c70 <USBD_LL_StallEP>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005870:	4628      	mov	r0, r5
 8005872:	bd38      	pop	{r3, r4, r5, pc}
 8005874:	460a      	mov	r2, r1
        pdev->ep0_state = USBD_EP0_IDLE;
        USBD_LL_StallEP(pdev, 0U);
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8005876:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	b14b      	cbz	r3, 8005892 <USBD_LL_DataOutStage+0x8a>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800587e:	f890 1274 	ldrb.w	r1, [r0, #628]	; 0x274
        pdev->ep0_state = USBD_EP0_IDLE;
        USBD_LL_StallEP(pdev, 0U);
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8005882:	2903      	cmp	r1, #3
 8005884:	d107      	bne.n	8005896 <USBD_LL_DataOutStage+0x8e>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005886:	4611      	mov	r1, r2
 8005888:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800588a:	2000      	movs	r0, #0
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum);
 800588c:	bd38      	pop	{r3, r4, r5, pc}
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800588e:	2000      	movs	r0, #0
 8005890:	bd38      	pop	{r3, r4, r5, pc}
    pdev->pClass->DataOut(pdev, epnum);
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005892:	2002      	movs	r0, #2
 8005894:	bd38      	pop	{r3, r4, r5, pc}
 8005896:	2002      	movs	r0, #2
  }

  return USBD_OK;
}
 8005898:	bd38      	pop	{r3, r4, r5, pc}
 800589a:	bf00      	nop

0800589c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800589c:	b510      	push	{r4, lr}
 800589e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 80058a0:	2900      	cmp	r1, #0
 80058a2:	d150      	bne.n	8005946 <USBD_LL_DataInStage+0xaa>
 80058a4:	4610      	mov	r0, r2
  {
    pep = &pdev->ep_in[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80058a6:	f8d4 326c 	ldr.w	r3, [r4, #620]	; 0x26c
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d13c      	bne.n	8005928 <USBD_LL_DataInStage+0x8c>
    {
      if(pep->rem_length > pep->maxpacket)
 80058ae:	6a22      	ldr	r2, [r4, #32]
 80058b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d90d      	bls.n	80058d2 <USBD_LL_DataInStage+0x36>
      {
        pep->rem_length -= pep->maxpacket;
 80058b6:	1ad2      	subs	r2, r2, r3
 80058b8:	6222      	str	r2, [r4, #32]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 80058ba:	b292      	uxth	r2, r2
 80058bc:	4601      	mov	r1, r0
 80058be:	4620      	mov	r0, r4
 80058c0:	f000 fbe0 	bl	8006084 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 80058c4:	2300      	movs	r3, #0
 80058c6:	461a      	mov	r2, r3
 80058c8:	4619      	mov	r1, r3
 80058ca:	4620      	mov	r0, r4
 80058cc:	f7fb f9f0 	bl	8000cb0 <USBD_LL_PrepareReceive>
 80058d0:	e031      	b.n	8005936 <USBD_LL_DataInStage+0x9a>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 80058d2:	69e1      	ldr	r1, [r4, #28]
 80058d4:	fbb1 f2f3 	udiv	r2, r1, r3
 80058d8:	fb03 1212 	mls	r2, r3, r2, r1
 80058dc:	b992      	cbnz	r2, 8005904 <USBD_LL_DataInStage+0x68>
 80058de:	428b      	cmp	r3, r1
 80058e0:	d810      	bhi.n	8005904 <USBD_LL_DataInStage+0x68>
           (pep->total_length >= pep->maxpacket) &&
           (pep->total_length < pdev->ep0_data_len))
 80058e2:	f8d4 3270 	ldr.w	r3, [r4, #624]	; 0x270
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
           (pep->total_length >= pep->maxpacket) &&
 80058e6:	4299      	cmp	r1, r3
 80058e8:	d20c      	bcs.n	8005904 <USBD_LL_DataInStage+0x68>
           (pep->total_length < pdev->ep0_data_len))
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80058ea:	4611      	mov	r1, r2
 80058ec:	4620      	mov	r0, r4
 80058ee:	f000 fbc9 	bl	8006084 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80058f2:	2100      	movs	r1, #0
 80058f4:	f8c4 1270 	str.w	r1, [r4, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 80058f8:	460b      	mov	r3, r1
 80058fa:	460a      	mov	r2, r1
 80058fc:	4620      	mov	r0, r4
 80058fe:	f7fb f9d7 	bl	8000cb0 <USBD_LL_PrepareReceive>
 8005902:	e018      	b.n	8005936 <USBD_LL_DataInStage+0x9a>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005904:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	b12b      	cbz	r3, 8005918 <USBD_LL_DataInStage+0x7c>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800590c:	f894 2274 	ldrb.w	r2, [r4, #628]	; 0x274
          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005910:	2a03      	cmp	r2, #3
 8005912:	d101      	bne.n	8005918 <USBD_LL_DataInStage+0x7c>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005914:	4620      	mov	r0, r4
 8005916:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005918:	2180      	movs	r1, #128	; 0x80
 800591a:	4620      	mov	r0, r4
 800591c:	f7fb f9a8 	bl	8000c70 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005920:	4620      	mov	r0, r4
 8005922:	f000 fbdb 	bl	80060dc <USBD_CtlReceiveStatus>
 8005926:	e006      	b.n	8005936 <USBD_LL_DataInStage+0x9a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005928:	2b04      	cmp	r3, #4
 800592a:	d000      	beq.n	800592e <USBD_LL_DataInStage+0x92>
 800592c:	b91b      	cbnz	r3, 8005936 <USBD_LL_DataInStage+0x9a>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800592e:	2180      	movs	r1, #128	; 0x80
 8005930:	4620      	mov	r0, r4
 8005932:	f7fb f99d 	bl	8000c70 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005936:	f894 3278 	ldrb.w	r3, [r4, #632]	; 0x278
 800593a:	2b01      	cmp	r3, #1
 800593c:	d110      	bne.n	8005960 <USBD_LL_DataInStage+0xc4>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800593e:	2000      	movs	r0, #0
 8005940:	f884 0278 	strb.w	r0, [r4, #632]	; 0x278
 8005944:	bd10      	pop	{r4, pc}
 8005946:	460a      	mov	r2, r1
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8005948:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	b14b      	cbz	r3, 8005964 <USBD_LL_DataInStage+0xc8>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005950:	f890 1274 	ldrb.w	r1, [r0, #628]	; 0x274
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8005954:	2903      	cmp	r1, #3
 8005956:	d107      	bne.n	8005968 <USBD_LL_DataInStage+0xcc>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005958:	4611      	mov	r1, r2
 800595a:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800595c:	2000      	movs	r0, #0
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 800595e:	bd10      	pop	{r4, pc}
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005960:	2000      	movs	r0, #0
 8005962:	bd10      	pop	{r4, pc}
    pdev->pClass->DataIn(pdev, epnum);
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005964:	2002      	movs	r0, #2
 8005966:	bd10      	pop	{r4, pc}
 8005968:	2002      	movs	r0, #2
  }

  return USBD_OK;
}
 800596a:	bd10      	pop	{r4, pc}

0800596c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800596c:	b570      	push	{r4, r5, r6, lr}
 800596e:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005970:	2340      	movs	r3, #64	; 0x40
 8005972:	2200      	movs	r2, #0
 8005974:	4611      	mov	r1, r2
 8005976:	f7fb f967 	bl	8000c48 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800597a:	2501      	movs	r5, #1
 800597c:	f8c4 5144 	str.w	r5, [r4, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005980:	2640      	movs	r6, #64	; 0x40
 8005982:	f8c4 6150 	str.w	r6, [r4, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005986:	4633      	mov	r3, r6
 8005988:	2200      	movs	r2, #0
 800598a:	2180      	movs	r1, #128	; 0x80
 800598c:	4620      	mov	r0, r4
 800598e:	f7fb f95b 	bl	8000c48 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005992:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005994:	6266      	str	r6, [r4, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005996:	f884 5274 	strb.w	r5, [r4, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800599a:	2300      	movs	r3, #0
 800599c:	f8c4 326c 	str.w	r3, [r4, #620]	; 0x26c
  pdev->dev_config= 0U;
 80059a0:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 80059a2:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c

  if (pdev->pClassData)
 80059a6:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
 80059aa:	b12b      	cbz	r3, 80059b8 <USBD_LL_Reset+0x4c>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80059ac:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	2100      	movs	r1, #0
 80059b4:	4620      	mov	r0, r4
 80059b6:	4798      	blx	r3
  }

  return USBD_OK;
}
 80059b8:	2000      	movs	r0, #0
 80059ba:	bd70      	pop	{r4, r5, r6, pc}

080059bc <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80059bc:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 80059be:	2000      	movs	r0, #0
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop

080059c4 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 80059c4:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80059c8:	f880 3275 	strb.w	r3, [r0, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80059cc:	2304      	movs	r3, #4
 80059ce:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 80059d2:	2000      	movs	r0, #0
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop

080059d8 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;
 80059d8:	f890 3275 	ldrb.w	r3, [r0, #629]	; 0x275
 80059dc:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 80059e0:	2000      	movs	r0, #0
 80059e2:	4770      	bx	lr

080059e4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80059e4:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80059e6:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80059ea:	2b03      	cmp	r3, #3
 80059ec:	d104      	bne.n	80059f8 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 80059ee:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80059f2:	69db      	ldr	r3, [r3, #28]
 80059f4:	b103      	cbz	r3, 80059f8 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 80059f6:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 80059f8:	2000      	movs	r0, #0
 80059fa:	bd08      	pop	{r3, pc}

080059fc <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 80059fc:	2000      	movs	r0, #0
 80059fe:	4770      	bx	lr

08005a00 <USBD_LL_IsoOUTIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8005a00:	2000      	movs	r0, #0
 8005a02:	4770      	bx	lr

08005a04 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8005a04:	2000      	movs	r0, #0
 8005a06:	4770      	bx	lr

08005a08 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8005a08:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f880 2274 	strb.w	r2, [r0, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005a10:	f8d0 228c 	ldr.w	r2, [r0, #652]	; 0x28c
 8005a14:	6852      	ldr	r2, [r2, #4]
 8005a16:	7901      	ldrb	r1, [r0, #4]
 8005a18:	4790      	blx	r2

  return USBD_OK;
}
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	bd08      	pop	{r3, pc}
 8005a1e:	bf00      	nop

08005a20 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005a20:	4603      	mov	r3, r0
    uint8_t  len = 0U;
 8005a22:	2000      	movs	r0, #0

    while (*buf != '\0')
 8005a24:	e002      	b.n	8005a2c <USBD_GetLen+0xc>
    {
        len++;
 8005a26:	3001      	adds	r0, #1
 8005a28:	b2c0      	uxtb	r0, r0
        buf++;
 8005a2a:	3301      	adds	r3, #1
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0U;

    while (*buf != '\0')
 8005a2c:	781a      	ldrb	r2, [r3, #0]
 8005a2e:	2a00      	cmp	r2, #0
 8005a30:	d1f9      	bne.n	8005a26 <USBD_GetLen+0x6>
        len++;
        buf++;
    }

    return len;
}
 8005a32:	4770      	bx	lr

08005a34 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005a34:	b508      	push	{r3, lr}

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005a36:	884b      	ldrh	r3, [r1, #2]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d103      	bne.n	8005a44 <USBD_SetFeature+0x10>
  {
    pdev->dev_remote_wakeup = 1U;
 8005a3c:	f8c0 327c 	str.w	r3, [r0, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 8005a40:	f000 fb40 	bl	80060c4 <USBD_CtlSendStatus>
 8005a44:	bd08      	pop	{r3, pc}
 8005a46:	bf00      	nop

08005a48 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8005a48:	780b      	ldrb	r3, [r1, #0]
 8005a4a:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8005a4c:	784b      	ldrb	r3, [r1, #1]
 8005a4e:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8005a50:	788b      	ldrb	r3, [r1, #2]
 8005a52:	78ca      	ldrb	r2, [r1, #3]
 8005a54:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005a58:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8005a5a:	790b      	ldrb	r3, [r1, #4]
 8005a5c:	794a      	ldrb	r2, [r1, #5]
 8005a5e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005a62:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8005a64:	798b      	ldrb	r3, [r1, #6]
 8005a66:	79ca      	ldrb	r2, [r1, #7]
 8005a68:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005a6c:	80c3      	strh	r3, [r0, #6]
 8005a6e:	4770      	bx	lr

08005a70 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005a70:	b510      	push	{r4, lr}
 8005a72:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80U);
 8005a74:	2180      	movs	r1, #128	; 0x80
 8005a76:	f7fb f8fb 	bl	8000c70 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	4620      	mov	r0, r4
 8005a7e:	f7fb f8f7 	bl	8000c70 <USBD_LL_StallEP>
 8005a82:	bd10      	pop	{r4, pc}

08005a84 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 8005a84:	b530      	push	{r4, r5, lr}
 8005a86:	b083      	sub	sp, #12
 8005a88:	4605      	mov	r5, r0
 8005a8a:	460c      	mov	r4, r1
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 8005a8c:	884a      	ldrh	r2, [r1, #2]
 8005a8e:	0a13      	lsrs	r3, r2, #8
 8005a90:	3b01      	subs	r3, #1
 8005a92:	2b06      	cmp	r3, #6
 8005a94:	d879      	bhi.n	8005b8a <USBD_GetDescriptor+0x106>
 8005a96:	e8df f003 	tbb	[pc, r3]
 8005a9a:	0c04      	.short	0x0c04
 8005a9c:	5c787820 	.word	0x5c787820
 8005aa0:	69          	.byte	0x69
 8005aa1:	00          	.byte	0x00
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005aa2:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f10d 0106 	add.w	r1, sp, #6
 8005aac:	7c00      	ldrb	r0, [r0, #16]
 8005aae:	4798      	blx	r3
    break;
 8005ab0:	e06f      	b.n	8005b92 <USBD_GetDescriptor+0x10e>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 8005ab2:	7c03      	ldrb	r3, [r0, #16]
 8005ab4:	b943      	cbnz	r3, 8005ac8 <USBD_GetDescriptor+0x44>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8005ab6:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005abc:	f10d 0006 	add.w	r0, sp, #6
 8005ac0:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	7043      	strb	r3, [r0, #1]
 8005ac6:	e064      	b.n	8005b92 <USBD_GetDescriptor+0x10e>
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005ac8:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ace:	f10d 0006 	add.w	r0, sp, #6
 8005ad2:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	7043      	strb	r3, [r0, #1]
 8005ad8:	e05b      	b.n	8005b92 <USBD_GetDescriptor+0x10e>
    }
    break;

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8005ada:	b2d2      	uxtb	r2, r2
 8005adc:	2a05      	cmp	r2, #5
 8005ade:	d834      	bhi.n	8005b4a <USBD_GetDescriptor+0xc6>
 8005ae0:	e8df f002 	tbb	[pc, r2]
 8005ae4:	1b130b03 	.word	0x1b130b03
 8005ae8:	2b23      	.short	0x2b23
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005aea:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f10d 0106 	add.w	r1, sp, #6
 8005af4:	7c00      	ldrb	r0, [r0, #16]
 8005af6:	4798      	blx	r3
      break;
 8005af8:	e04b      	b.n	8005b92 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005afa:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	f10d 0106 	add.w	r1, sp, #6
 8005b04:	7c00      	ldrb	r0, [r0, #16]
 8005b06:	4798      	blx	r3
      break;
 8005b08:	e043      	b.n	8005b92 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005b0a:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	f10d 0106 	add.w	r1, sp, #6
 8005b14:	7c00      	ldrb	r0, [r0, #16]
 8005b16:	4798      	blx	r3
      break;
 8005b18:	e03b      	b.n	8005b92 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005b1a:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	f10d 0106 	add.w	r1, sp, #6
 8005b24:	7c00      	ldrb	r0, [r0, #16]
 8005b26:	4798      	blx	r3
      break;
 8005b28:	e033      	b.n	8005b92 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005b2a:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005b2e:	695b      	ldr	r3, [r3, #20]
 8005b30:	f10d 0106 	add.w	r1, sp, #6
 8005b34:	7c00      	ldrb	r0, [r0, #16]
 8005b36:	4798      	blx	r3
      break;
 8005b38:	e02b      	b.n	8005b92 <USBD_GetDescriptor+0x10e>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005b3a:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	f10d 0106 	add.w	r1, sp, #6
 8005b44:	7c00      	ldrb	r0, [r0, #16]
 8005b46:	4798      	blx	r3
      break;
 8005b48:	e023      	b.n	8005b92 <USBD_GetDescriptor+0x10e>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	f7ff ff90 	bl	8005a70 <USBD_CtlError>
      return;
 8005b50:	e032      	b.n	8005bb8 <USBD_GetDescriptor+0x134>
#endif
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8005b52:	7c03      	ldrb	r3, [r0, #16]
 8005b54:	b933      	cbnz	r3, 8005b64 <USBD_GetDescriptor+0xe0>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8005b56:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b5c:	f10d 0006 	add.w	r0, sp, #6
 8005b60:	4798      	blx	r3
      break;
 8005b62:	e016      	b.n	8005b92 <USBD_GetDescriptor+0x10e>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8005b64:	4621      	mov	r1, r4
 8005b66:	f7ff ff83 	bl	8005a70 <USBD_CtlError>
      return;
 8005b6a:	e025      	b.n	8005bb8 <USBD_GetDescriptor+0x134>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8005b6c:	7c03      	ldrb	r3, [r0, #16]
 8005b6e:	b943      	cbnz	r3, 8005b82 <USBD_GetDescriptor+0xfe>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005b70:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b76:	f10d 0006 	add.w	r0, sp, #6
 8005b7a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005b7c:	2307      	movs	r3, #7
 8005b7e:	7043      	strb	r3, [r0, #1]
      break;
 8005b80:	e007      	b.n	8005b92 <USBD_GetDescriptor+0x10e>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8005b82:	4621      	mov	r1, r4
 8005b84:	f7ff ff74 	bl	8005a70 <USBD_CtlError>
      return;
 8005b88:	e016      	b.n	8005bb8 <USBD_GetDescriptor+0x134>
    }

  default:
     USBD_CtlError(pdev , req);
 8005b8a:	4621      	mov	r1, r4
 8005b8c:	f7ff ff70 	bl	8005a70 <USBD_CtlError>
    return;
 8005b90:	e012      	b.n	8005bb8 <USBD_GetDescriptor+0x134>
  }

  if((len != 0U) && (req->wLength != 0U))
 8005b92:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005b96:	b153      	cbz	r3, 8005bae <USBD_GetDescriptor+0x12a>
 8005b98:	88e2      	ldrh	r2, [r4, #6]
 8005b9a:	b142      	cbz	r2, 8005bae <USBD_GetDescriptor+0x12a>
  {

    len = MIN(len, req->wLength);
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	bf28      	it	cs
 8005ba0:	461a      	movcs	r2, r3
 8005ba2:	f8ad 2006 	strh.w	r2, [sp, #6]

    USBD_CtlSendData (pdev, pbuf, len);
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	4628      	mov	r0, r5
 8005baa:	f000 fa5d 	bl	8006068 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 8005bae:	88e3      	ldrh	r3, [r4, #6]
 8005bb0:	b913      	cbnz	r3, 8005bb8 <USBD_GetDescriptor+0x134>
  {
   USBD_CtlSendStatus(pdev);
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	f000 fa86 	bl	80060c4 <USBD_CtlSendStatus>
  }
}
 8005bb8:	b003      	add	sp, #12
 8005bba:	bd30      	pop	{r4, r5, pc}

08005bbc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005bbc:	b538      	push	{r3, r4, r5, lr}
 8005bbe:	4604      	mov	r4, r0
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005bc0:	888b      	ldrh	r3, [r1, #4]
 8005bc2:	b9f3      	cbnz	r3, 8005c02 <USBD_SetAddress+0x46>
 8005bc4:	88cb      	ldrh	r3, [r1, #6]
 8005bc6:	b9e3      	cbnz	r3, 8005c02 <USBD_SetAddress+0x46>
 8005bc8:	884b      	ldrh	r3, [r1, #2]
 8005bca:	2b7f      	cmp	r3, #127	; 0x7f
 8005bcc:	d819      	bhi.n	8005c02 <USBD_SetAddress+0x46>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005bce:	f003 057f 	and.w	r5, r3, #127	; 0x7f

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005bd2:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005bd6:	2b03      	cmp	r3, #3
 8005bd8:	d102      	bne.n	8005be0 <USBD_SetAddress+0x24>
    {
      USBD_CtlError(pdev , req);
 8005bda:	f7ff ff49 	bl	8005a70 <USBD_CtlError>
 8005bde:	bd38      	pop	{r3, r4, r5, pc}
    }
    else
    {
      pdev->dev_address = dev_addr;
 8005be0:	f880 5276 	strb.w	r5, [r0, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005be4:	4629      	mov	r1, r5
 8005be6:	f7fb f853 	bl	8000c90 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8005bea:	4620      	mov	r0, r4
 8005bec:	f000 fa6a 	bl	80060c4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005bf0:	b11d      	cbz	r5, 8005bfa <USBD_SetAddress+0x3e>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	f884 3274 	strb.w	r3, [r4, #628]	; 0x274
 8005bf8:	bd38      	pop	{r3, r4, r5, pc}
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	f884 3274 	strb.w	r3, [r4, #628]	; 0x274
 8005c00:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8005c02:	4620      	mov	r0, r4
 8005c04:	f7ff ff34 	bl	8005a70 <USBD_CtlError>
 8005c08:	bd38      	pop	{r3, r4, r5, pc}
 8005c0a:	bf00      	nop

08005c0c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4604      	mov	r4, r0
 8005c10:	460d      	mov	r5, r1
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005c12:	7889      	ldrb	r1, [r1, #2]
 8005c14:	4b28      	ldr	r3, [pc, #160]	; (8005cb8 <USBD_SetConfig+0xac>)
 8005c16:	7019      	strb	r1, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005c18:	2901      	cmp	r1, #1
 8005c1a:	d903      	bls.n	8005c24 <USBD_SetConfig+0x18>
  {
    USBD_CtlError(pdev, req);
 8005c1c:	4629      	mov	r1, r5
 8005c1e:	f7ff ff27 	bl	8005a70 <USBD_CtlError>
 8005c22:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    switch (pdev->dev_state)
 8005c24:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d002      	beq.n	8005c32 <USBD_SetConfig+0x26>
 8005c2c:	2b03      	cmp	r3, #3
 8005c2e:	d015      	beq.n	8005c5c <USBD_SetConfig+0x50>
 8005c30:	e039      	b.n	8005ca6 <USBD_SetConfig+0x9a>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 8005c32:	b181      	cbz	r1, 8005c56 <USBD_SetConfig+0x4a>
      {
        pdev->dev_config = cfgidx;
 8005c34:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8005c36:	2303      	movs	r3, #3
 8005c38:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005c3c:	f7ff fda0 	bl	8005780 <USBD_SetClassConfig>
 8005c40:	2802      	cmp	r0, #2
 8005c42:	d104      	bne.n	8005c4e <USBD_SetConfig+0x42>
        {
          USBD_CtlError(pdev, req);
 8005c44:	4629      	mov	r1, r5
 8005c46:	4620      	mov	r0, r4
 8005c48:	f7ff ff12 	bl	8005a70 <USBD_CtlError>
          return;
 8005c4c:	bd38      	pop	{r3, r4, r5, pc}
        }
        USBD_CtlSendStatus(pdev);
 8005c4e:	4620      	mov	r0, r4
 8005c50:	f000 fa38 	bl	80060c4 <USBD_CtlSendStatus>
 8005c54:	bd38      	pop	{r3, r4, r5, pc}
      }
      else
      {
        USBD_CtlSendStatus(pdev);
 8005c56:	f000 fa35 	bl	80060c4 <USBD_CtlSendStatus>
 8005c5a:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8005c5c:	b949      	cbnz	r1, 8005c72 <USBD_SetConfig+0x66>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005c5e:	2302      	movs	r3, #2
 8005c60:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        pdev->dev_config = cfgidx;
 8005c64:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 8005c66:	f7ff fd99 	bl	800579c <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8005c6a:	4620      	mov	r0, r4
 8005c6c:	f000 fa2a 	bl	80060c4 <USBD_CtlSendStatus>
 8005c70:	bd38      	pop	{r3, r4, r5, pc}
      }
      else if (cfgidx != pdev->dev_config)
 8005c72:	6843      	ldr	r3, [r0, #4]
 8005c74:	4299      	cmp	r1, r3
 8005c76:	d013      	beq.n	8005ca0 <USBD_SetConfig+0x94>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005c78:	b2d9      	uxtb	r1, r3
 8005c7a:	f7ff fd8f 	bl	800579c <USBD_ClrClassConfig>

        /* set new configuration */
        pdev->dev_config = cfgidx;
 8005c7e:	4b0e      	ldr	r3, [pc, #56]	; (8005cb8 <USBD_SetConfig+0xac>)
 8005c80:	7819      	ldrb	r1, [r3, #0]
 8005c82:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005c84:	4620      	mov	r0, r4
 8005c86:	f7ff fd7b 	bl	8005780 <USBD_SetClassConfig>
 8005c8a:	2802      	cmp	r0, #2
 8005c8c:	d104      	bne.n	8005c98 <USBD_SetConfig+0x8c>
        {
          USBD_CtlError(pdev, req);
 8005c8e:	4629      	mov	r1, r5
 8005c90:	4620      	mov	r0, r4
 8005c92:	f7ff feed 	bl	8005a70 <USBD_CtlError>
          return;
 8005c96:	bd38      	pop	{r3, r4, r5, pc}
        }
        USBD_CtlSendStatus(pdev);
 8005c98:	4620      	mov	r0, r4
 8005c9a:	f000 fa13 	bl	80060c4 <USBD_CtlSendStatus>
 8005c9e:	bd38      	pop	{r3, r4, r5, pc}
      }
      else
      {
        USBD_CtlSendStatus(pdev);
 8005ca0:	f000 fa10 	bl	80060c4 <USBD_CtlSendStatus>
 8005ca4:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    default:
      USBD_CtlError(pdev, req);
 8005ca6:	4629      	mov	r1, r5
 8005ca8:	f7ff fee2 	bl	8005a70 <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 8005cac:	4b02      	ldr	r3, [pc, #8]	; (8005cb8 <USBD_SetConfig+0xac>)
 8005cae:	7819      	ldrb	r1, [r3, #0]
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f7ff fd73 	bl	800579c <USBD_ClrClassConfig>
 8005cb6:	bd38      	pop	{r3, r4, r5, pc}
 8005cb8:	20003f08 	.word	0x20003f08

08005cbc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005cbc:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8005cbe:	88cb      	ldrh	r3, [r1, #6]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d002      	beq.n	8005cca <USBD_GetConfig+0xe>
  {
    USBD_CtlError(pdev , req);
 8005cc4:	f7ff fed4 	bl	8005a70 <USBD_CtlError>
 8005cc8:	bd08      	pop	{r3, pc}
  }
  else
  {
    switch (pdev->dev_state)
 8005cca:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005cce:	b18b      	cbz	r3, 8005cf4 <USBD_GetConfig+0x38>
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d902      	bls.n	8005cda <USBD_GetConfig+0x1e>
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d008      	beq.n	8005cea <USBD_GetConfig+0x2e>
 8005cd8:	e00c      	b.n	8005cf4 <USBD_GetConfig+0x38>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
      pdev->dev_default_config = 0U;
 8005cda:	4601      	mov	r1, r0
 8005cdc:	2300      	movs	r3, #0
 8005cde:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f000 f9c0 	bl	8006068 <USBD_CtlSendData>
      break;
 8005ce8:	bd08      	pop	{r3, pc}

    case USBD_STATE_CONFIGURED:
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8005cea:	2201      	movs	r2, #1
 8005cec:	1d01      	adds	r1, r0, #4
 8005cee:	f000 f9bb 	bl	8006068 <USBD_CtlSendData>
      break;
 8005cf2:	bd08      	pop	{r3, pc}

    default:
      USBD_CtlError(pdev , req);
 8005cf4:	f7ff febc 	bl	8005a70 <USBD_CtlError>
 8005cf8:	bd08      	pop	{r3, pc}
 8005cfa:	bf00      	nop

08005cfc <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005cfc:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8005cfe:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005d02:	3b01      	subs	r3, #1
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d812      	bhi.n	8005d2e <USBD_GetStatus+0x32>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 8005d08:	88cb      	ldrh	r3, [r1, #6]
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d002      	beq.n	8005d14 <USBD_GetStatus+0x18>
    {
      USBD_CtlError(pdev, req);
 8005d0e:	f7ff feaf 	bl	8005a70 <USBD_CtlError>
      break;
 8005d12:	bd08      	pop	{r3, pc}
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005d14:	2301      	movs	r3, #1
 8005d16:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 8005d18:	f8d0 327c 	ldr.w	r3, [r0, #636]	; 0x27c
 8005d1c:	b10b      	cbz	r3, 8005d22 <USBD_GetStatus+0x26>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	60c3      	str	r3, [r0, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8005d22:	2202      	movs	r2, #2
 8005d24:	f100 010c 	add.w	r1, r0, #12
 8005d28:	f000 f99e 	bl	8006068 <USBD_CtlSendData>
    break;
 8005d2c:	bd08      	pop	{r3, pc}

  default :
    USBD_CtlError(pdev , req);
 8005d2e:	f7ff fe9f 	bl	8005a70 <USBD_CtlError>
 8005d32:	bd08      	pop	{r3, pc}

08005d34 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005d34:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8005d36:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d808      	bhi.n	8005d52 <USBD_ClrFeature+0x1e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005d40:	884b      	ldrh	r3, [r1, #2]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d107      	bne.n	8005d56 <USBD_ClrFeature+0x22>
    {
      pdev->dev_remote_wakeup = 0U;
 8005d46:	2300      	movs	r3, #0
 8005d48:	f8c0 327c 	str.w	r3, [r0, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 8005d4c:	f000 f9ba 	bl	80060c4 <USBD_CtlSendStatus>
 8005d50:	bd08      	pop	{r3, pc}
    }
    break;

  default :
     USBD_CtlError(pdev , req);
 8005d52:	f7ff fe8d 	bl	8005a70 <USBD_CtlError>
 8005d56:	bd08      	pop	{r3, pc}

08005d58 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005d58:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005d5a:	780b      	ldrb	r3, [r1, #0]
 8005d5c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d60:	2b20      	cmp	r3, #32
 8005d62:	d003      	beq.n	8005d6c <USBD_StdDevReq+0x14>
 8005d64:	2b40      	cmp	r3, #64	; 0x40
 8005d66:	d001      	beq.n	8005d6c <USBD_StdDevReq+0x14>
 8005d68:	bb3b      	cbnz	r3, 8005dba <USBD_StdDevReq+0x62>
 8005d6a:	e004      	b.n	8005d76 <USBD_StdDevReq+0x1e>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 8005d6c:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	4798      	blx	r3
    break;
 8005d74:	e023      	b.n	8005dbe <USBD_StdDevReq+0x66>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 8005d76:	784b      	ldrb	r3, [r1, #1]
 8005d78:	2b09      	cmp	r3, #9
 8005d7a:	d81b      	bhi.n	8005db4 <USBD_StdDevReq+0x5c>
 8005d7c:	e8df f003 	tbb	[pc, r3]
 8005d80:	141a1711 	.word	0x141a1711
 8005d84:	1a05081a 	.word	0x1a05081a
 8005d88:	0b0e      	.short	0x0b0e
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 8005d8a:	f7ff fe7b 	bl	8005a84 <USBD_GetDescriptor>
      break;
 8005d8e:	e016      	b.n	8005dbe <USBD_StdDevReq+0x66>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 8005d90:	f7ff ff14 	bl	8005bbc <USBD_SetAddress>
      break;
 8005d94:	e013      	b.n	8005dbe <USBD_StdDevReq+0x66>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 8005d96:	f7ff ff39 	bl	8005c0c <USBD_SetConfig>
      break;
 8005d9a:	e010      	b.n	8005dbe <USBD_StdDevReq+0x66>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 8005d9c:	f7ff ff8e 	bl	8005cbc <USBD_GetConfig>
      break;
 8005da0:	e00d      	b.n	8005dbe <USBD_StdDevReq+0x66>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 8005da2:	f7ff ffab 	bl	8005cfc <USBD_GetStatus>
      break;
 8005da6:	e00a      	b.n	8005dbe <USBD_StdDevReq+0x66>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 8005da8:	f7ff fe44 	bl	8005a34 <USBD_SetFeature>
      break;
 8005dac:	e007      	b.n	8005dbe <USBD_StdDevReq+0x66>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 8005dae:	f7ff ffc1 	bl	8005d34 <USBD_ClrFeature>
      break;
 8005db2:	e004      	b.n	8005dbe <USBD_StdDevReq+0x66>

    default:
      USBD_CtlError(pdev, req);
 8005db4:	f7ff fe5c 	bl	8005a70 <USBD_CtlError>
      break;
 8005db8:	e001      	b.n	8005dbe <USBD_StdDevReq+0x66>
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 8005dba:	f7ff fe59 	bl	8005a70 <USBD_CtlError>
    break;
  }

  return ret;
}
 8005dbe:	2000      	movs	r0, #0
 8005dc0:	bd08      	pop	{r3, pc}
 8005dc2:	bf00      	nop

08005dc4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005dc4:	b538      	push	{r3, r4, r5, lr}
 8005dc6:	4605      	mov	r5, r0
 8005dc8:	460c      	mov	r4, r1
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005dca:	780b      	ldrb	r3, [r1, #0]
 8005dcc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005dd0:	2b20      	cmp	r3, #32
 8005dd2:	d002      	beq.n	8005dda <USBD_StdItfReq+0x16>
 8005dd4:	2b40      	cmp	r3, #64	; 0x40
 8005dd6:	d000      	beq.n	8005dda <USBD_StdItfReq+0x16>
 8005dd8:	b9f3      	cbnz	r3, 8005e18 <USBD_StdItfReq+0x54>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8005dda:	f895 3274 	ldrb.w	r3, [r5, #628]	; 0x274
 8005dde:	3b01      	subs	r3, #1
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d814      	bhi.n	8005e0e <USBD_StdItfReq+0x4a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005de4:	7923      	ldrb	r3, [r4, #4]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d80c      	bhi.n	8005e04 <USBD_StdItfReq+0x40>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8005dea:	f8d5 328c 	ldr.w	r3, [r5, #652]	; 0x28c
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	4621      	mov	r1, r4
 8005df2:	4628      	mov	r0, r5
 8005df4:	4798      	blx	r3

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8005df6:	88e3      	ldrh	r3, [r4, #6]
 8005df8:	b983      	cbnz	r3, 8005e1c <USBD_StdItfReq+0x58>
 8005dfa:	b978      	cbnz	r0, 8005e1c <USBD_StdItfReq+0x58>
        {
          USBD_CtlSendStatus(pdev);
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	f000 f961 	bl	80060c4 <USBD_CtlSendStatus>
 8005e02:	e00b      	b.n	8005e1c <USBD_StdItfReq+0x58>
        }
      }
      else
      {
        USBD_CtlError(pdev, req);
 8005e04:	4621      	mov	r1, r4
 8005e06:	4628      	mov	r0, r5
 8005e08:	f7ff fe32 	bl	8005a70 <USBD_CtlError>
 8005e0c:	e006      	b.n	8005e1c <USBD_StdItfReq+0x58>
      }
      break;

    default:
      USBD_CtlError(pdev, req);
 8005e0e:	4621      	mov	r1, r4
 8005e10:	4628      	mov	r0, r5
 8005e12:	f7ff fe2d 	bl	8005a70 <USBD_CtlError>
      break;
 8005e16:	e001      	b.n	8005e1c <USBD_StdItfReq+0x58>
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 8005e18:	f7ff fe2a 	bl	8005a70 <USBD_CtlError>
    break;
  }

  return USBD_OK;
}
 8005e1c:	2000      	movs	r0, #0
 8005e1e:	bd38      	pop	{r3, r4, r5, pc}

08005e20 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	4604      	mov	r4, r0

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 8005e24:	888a      	ldrh	r2, [r1, #4]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005e26:	780b      	ldrb	r3, [r1, #0]
 8005e28:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005e2c:	2b20      	cmp	r3, #32
 8005e2e:	d006      	beq.n	8005e3e <USBD_StdEPReq+0x1e>
 8005e30:	b2d0      	uxtb	r0, r2
 8005e32:	2b40      	cmp	r3, #64	; 0x40
 8005e34:	d003      	beq.n	8005e3e <USBD_StdEPReq+0x1e>
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f040 80f3 	bne.w	8006022 <USBD_StdEPReq+0x202>
 8005e3c:	e006      	b.n	8005e4c <USBD_StdEPReq+0x2c>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 8005e3e:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	4620      	mov	r0, r4
 8005e46:	4798      	blx	r3
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005e48:	2000      	movs	r0, #0
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
    break;
 8005e4a:	bd38      	pop	{r3, r4, r5, pc}

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 8005e4c:	2b20      	cmp	r3, #32
 8005e4e:	d105      	bne.n	8005e5c <USBD_StdEPReq+0x3c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8005e50:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	4620      	mov	r0, r4
 8005e58:	4798      	blx	r3

      return ret;
 8005e5a:	bd38      	pop	{r3, r4, r5, pc}
    }

    switch (req->bRequest)
 8005e5c:	784b      	ldrb	r3, [r1, #1]
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d032      	beq.n	8005ec8 <USBD_StdEPReq+0xa8>
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d05e      	beq.n	8005f24 <USBD_StdEPReq+0x104>
 8005e66:	2b03      	cmp	r3, #3
 8005e68:	f040 80d6 	bne.w	8006018 <USBD_StdEPReq+0x1f8>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 8005e6c:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 8005e70:	2b02      	cmp	r3, #2
 8005e72:	d002      	beq.n	8005e7a <USBD_StdEPReq+0x5a>
 8005e74:	2b03      	cmp	r3, #3
 8005e76:	d012      	beq.n	8005e9e <USBD_StdEPReq+0x7e>
 8005e78:	e021      	b.n	8005ebe <USBD_StdEPReq+0x9e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005e7a:	b158      	cbz	r0, 8005e94 <USBD_StdEPReq+0x74>
 8005e7c:	2880      	cmp	r0, #128	; 0x80
 8005e7e:	d009      	beq.n	8005e94 <USBD_StdEPReq+0x74>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8005e80:	4601      	mov	r1, r0
 8005e82:	4620      	mov	r0, r4
 8005e84:	f7fa fef4 	bl	8000c70 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8005e88:	2180      	movs	r1, #128	; 0x80
 8005e8a:	4620      	mov	r0, r4
 8005e8c:	f7fa fef0 	bl	8000c70 <USBD_LL_StallEP>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005e90:	2000      	movs	r0, #0
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_LL_StallEP(pdev, ep_addr);
          USBD_LL_StallEP(pdev, 0x80U);
 8005e92:	bd38      	pop	{r3, r4, r5, pc}
        }
        else
        {
          USBD_CtlError(pdev, req);
 8005e94:	4620      	mov	r0, r4
 8005e96:	f7ff fdeb 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005e9a:	2000      	movs	r0, #0
 8005e9c:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
        }
        break;

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8005e9e:	884b      	ldrh	r3, [r1, #2]
 8005ea0:	b943      	cbnz	r3, 8005eb4 <USBD_StdEPReq+0x94>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005ea2:	b138      	cbz	r0, 8005eb4 <USBD_StdEPReq+0x94>
 8005ea4:	2880      	cmp	r0, #128	; 0x80
 8005ea6:	d005      	beq.n	8005eb4 <USBD_StdEPReq+0x94>
 8005ea8:	88cb      	ldrh	r3, [r1, #6]
 8005eaa:	b91b      	cbnz	r3, 8005eb4 <USBD_StdEPReq+0x94>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 8005eac:	4601      	mov	r1, r0
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f7fa fede 	bl	8000c70 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f000 f905 	bl	80060c4 <USBD_CtlSendStatus>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005eba:	2000      	movs	r0, #0
            USBD_LL_StallEP(pdev, ep_addr);
          }
        }
        USBD_CtlSendStatus(pdev);

        break;
 8005ebc:	bd38      	pop	{r3, r4, r5, pc}

      default:
        USBD_CtlError(pdev, req);
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	f7ff fdd6 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005ec4:	2000      	movs	r0, #0

        break;

      default:
        USBD_CtlError(pdev, req);
        break;
 8005ec6:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 8005ec8:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d002      	beq.n	8005ed6 <USBD_StdEPReq+0xb6>
 8005ed0:	2b03      	cmp	r3, #3
 8005ed2:	d012      	beq.n	8005efa <USBD_StdEPReq+0xda>
 8005ed4:	e021      	b.n	8005f1a <USBD_StdEPReq+0xfa>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005ed6:	b158      	cbz	r0, 8005ef0 <USBD_StdEPReq+0xd0>
 8005ed8:	2880      	cmp	r0, #128	; 0x80
 8005eda:	d009      	beq.n	8005ef0 <USBD_StdEPReq+0xd0>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8005edc:	4601      	mov	r1, r0
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f7fa fec6 	bl	8000c70 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8005ee4:	2180      	movs	r1, #128	; 0x80
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	f7fa fec2 	bl	8000c70 <USBD_LL_StallEP>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005eec:	2000      	movs	r0, #0
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_LL_StallEP(pdev, ep_addr);
          USBD_LL_StallEP(pdev, 0x80U);
 8005eee:	bd38      	pop	{r3, r4, r5, pc}
        }
        else
        {
          USBD_CtlError(pdev, req);
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f7ff fdbd 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005ef6:	2000      	movs	r0, #0
 8005ef8:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
        }
        break;

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8005efa:	884b      	ldrh	r3, [r1, #2]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f040 8095 	bne.w	800602c <USBD_StdEPReq+0x20c>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8005f02:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 8005f06:	d003      	beq.n	8005f10 <USBD_StdEPReq+0xf0>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 8005f08:	4601      	mov	r1, r0
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	f7fa feb8 	bl	8000c80 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 8005f10:	4620      	mov	r0, r4
 8005f12:	f000 f8d7 	bl	80060c4 <USBD_CtlSendStatus>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005f16:	2000      	movs	r0, #0
 8005f18:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlSendStatus(pdev);
        }
        break;

      default:
        USBD_CtlError(pdev, req);
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	f7ff fda8 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005f20:	2000      	movs	r0, #0
        }
        break;

      default:
        USBD_CtlError(pdev, req);
        break;
 8005f22:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8005f24:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d002      	beq.n	8005f32 <USBD_StdEPReq+0x112>
 8005f2c:	2b03      	cmp	r3, #3
 8005f2e:	d025      	beq.n	8005f7c <USBD_StdEPReq+0x15c>
 8005f30:	e06d      	b.n	800600e <USBD_StdEPReq+0x1ee>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005f32:	b130      	cbz	r0, 8005f42 <USBD_StdEPReq+0x122>
 8005f34:	2880      	cmp	r0, #128	; 0x80
 8005f36:	d004      	beq.n	8005f42 <USBD_StdEPReq+0x122>
        {
          USBD_CtlError(pdev, req);
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f7ff fd99 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005f3e:	2000      	movs	r0, #0
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_CtlError(pdev, req);
          break;
 8005f40:	bd38      	pop	{r3, r4, r5, pc}
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8005f42:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005f46:	d009      	beq.n	8005f5c <USBD_StdEPReq+0x13c>
 8005f48:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005f4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f50:	0083      	lsls	r3, r0, #2
 8005f52:	f103 0110 	add.w	r1, r3, #16
 8005f56:	4421      	add	r1, r4
 8005f58:	3104      	adds	r1, #4
 8005f5a:	e007      	b.n	8005f6c <USBD_StdEPReq+0x14c>
          &pdev->ep_out[ep_addr & 0x7FU];
 8005f5c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_CtlError(pdev, req);
          break;
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8005f60:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f64:	0083      	lsls	r3, r0, #2
 8005f66:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8005f6a:	18e1      	adds	r1, r4, r3
          &pdev->ep_out[ep_addr & 0x7FU];

          pep->status = 0x0000U;
 8005f6c:	2500      	movs	r5, #0
 8005f6e:	600d      	str	r5, [r1, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005f70:	2202      	movs	r2, #2
 8005f72:	4620      	mov	r0, r4
 8005f74:	f000 f878 	bl	8006068 <USBD_CtlSendData>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005f78:	4628      	mov	r0, r5
          &pdev->ep_out[ep_addr & 0x7FU];

          pep->status = 0x0000U;

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
          break;
 8005f7a:	bd38      	pop	{r3, r4, r5, pc}

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 8005f7c:	b252      	sxtb	r2, r2
 8005f7e:	2a00      	cmp	r2, #0
 8005f80:	da0c      	bge.n	8005f9c <USBD_StdEPReq+0x17c>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005f82:	f000 030f 	and.w	r3, r0, #15
 8005f86:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005f8a:	009d      	lsls	r5, r3, #2
 8005f8c:	4425      	add	r5, r4
 8005f8e:	69ab      	ldr	r3, [r5, #24]
 8005f90:	b993      	cbnz	r3, 8005fb8 <USBD_StdEPReq+0x198>
          {
            USBD_CtlError(pdev, req);
 8005f92:	4620      	mov	r0, r4
 8005f94:	f7ff fd6c 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005f98:	2000      	movs	r0, #0
        if((ep_addr & 0x80U) == 0x80U)
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
          {
            USBD_CtlError(pdev, req);
            break;
 8005f9a:	bd38      	pop	{r3, r4, r5, pc}
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005f9c:	f000 030f 	and.w	r3, r0, #15
 8005fa0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005fa4:	009d      	lsls	r5, r3, #2
 8005fa6:	4425      	add	r5, r4
 8005fa8:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
 8005fac:	b923      	cbnz	r3, 8005fb8 <USBD_StdEPReq+0x198>
          {
            USBD_CtlError(pdev, req);
 8005fae:	4620      	mov	r0, r4
 8005fb0:	f7ff fd5e 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8005fb4:	2000      	movs	r0, #0
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
          {
            USBD_CtlError(pdev, req);
            break;
 8005fb6:	bd38      	pop	{r3, r4, r5, pc}
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8005fb8:	2a00      	cmp	r2, #0
 8005fba:	da09      	bge.n	8005fd0 <USBD_StdEPReq+0x1b0>
 8005fbc:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8005fc0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005fc4:	0093      	lsls	r3, r2, #2
 8005fc6:	f103 0510 	add.w	r5, r3, #16
 8005fca:	4425      	add	r5, r4
 8005fcc:	3504      	adds	r5, #4
 8005fce:	e007      	b.n	8005fe0 <USBD_StdEPReq+0x1c0>
          &pdev->ep_out[ep_addr & 0x7FU];
 8005fd0:	f000 027f 	and.w	r2, r0, #127	; 0x7f
            USBD_CtlError(pdev, req);
            break;
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8005fd4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005fd8:	0093      	lsls	r3, r2, #2
 8005fda:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8005fde:	18e5      	adds	r5, r4, r3
          &pdev->ep_out[ep_addr & 0x7FU];

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005fe0:	b108      	cbz	r0, 8005fe6 <USBD_StdEPReq+0x1c6>
 8005fe2:	2880      	cmp	r0, #128	; 0x80
 8005fe4:	d102      	bne.n	8005fec <USBD_StdEPReq+0x1cc>
          {
            pep->status = 0x0000U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	602b      	str	r3, [r5, #0]
 8005fea:	e009      	b.n	8006000 <USBD_StdEPReq+0x1e0>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 8005fec:	4601      	mov	r1, r0
 8005fee:	4620      	mov	r0, r4
 8005ff0:	f7fa fdfa 	bl	8000be8 <USBD_LL_IsStallEP>
 8005ff4:	b110      	cbz	r0, 8005ffc <USBD_StdEPReq+0x1dc>
          {
            pep->status = 0x0001U;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	602b      	str	r3, [r5, #0]
 8005ffa:	e001      	b.n	8006000 <USBD_StdEPReq+0x1e0>
          }
          else
          {
            pep->status = 0x0000U;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	602b      	str	r3, [r5, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006000:	2202      	movs	r2, #2
 8006002:	4629      	mov	r1, r5
 8006004:	4620      	mov	r0, r4
 8006006:	f000 f82f 	bl	8006068 <USBD_CtlSendData>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 800600a:	2000      	movs	r0, #0
          {
            pep->status = 0x0000U;
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
          break;
 800600c:	bd38      	pop	{r3, r4, r5, pc}

      default:
        USBD_CtlError(pdev, req);
 800600e:	4620      	mov	r0, r4
 8006010:	f7ff fd2e 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 8006014:	2000      	movs	r0, #0
          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
          break;

      default:
        USBD_CtlError(pdev, req);
        break;
 8006016:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;

    default:
      USBD_CtlError(pdev, req);
 8006018:	4620      	mov	r0, r4
 800601a:	f7ff fd29 	bl	8005a70 <USBD_CtlError>
  default:
    USBD_CtlError(pdev, req);
    break;
  }

  return ret;
 800601e:	2000      	movs	r0, #0
      }
      break;

    default:
      USBD_CtlError(pdev, req);
      break;
 8006020:	bd38      	pop	{r3, r4, r5, pc}
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 8006022:	4620      	mov	r0, r4
 8006024:	f7ff fd24 	bl	8005a70 <USBD_CtlError>
    break;
  }

  return ret;
 8006028:	2000      	movs	r0, #0
    }
    break;

  default:
    USBD_CtlError(pdev, req);
    break;
 800602a:	bd38      	pop	{r3, r4, r5, pc}
  }

  return ret;
 800602c:	2000      	movs	r0, #0
}
 800602e:	bd38      	pop	{r3, r4, r5, pc}

08006030 <USBD_GetString>:
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;

  if (desc != NULL)
 8006030:	b1c8      	cbz	r0, 8006066 <USBD_GetString+0x36>
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006032:	b570      	push	{r4, r5, r6, lr}
 8006034:	460d      	mov	r5, r1
 8006036:	4616      	mov	r6, r2
 8006038:	4604      	mov	r4, r0
  uint8_t idx = 0U;

  if (desc != NULL)
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800603a:	f7ff fcf1 	bl	8005a20 <USBD_GetLen>
 800603e:	3001      	adds	r0, #1
 8006040:	0040      	lsls	r0, r0, #1
 8006042:	8030      	strh	r0, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006044:	7028      	strb	r0, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006046:	2303      	movs	r3, #3
 8006048:	706b      	strb	r3, [r5, #1]
 800604a:	2302      	movs	r3, #2

    while (*desc != '\0')
 800604c:	e007      	b.n	800605e <USBD_GetString+0x2e>
    {
      unicode[idx++] = *desc++;
 800604e:	1c5a      	adds	r2, r3, #1
 8006050:	b2d2      	uxtb	r2, r2
 8006052:	3401      	adds	r4, #1
 8006054:	54e9      	strb	r1, [r5, r3]
      unicode[idx++] =  0U;
 8006056:	3302      	adds	r3, #2
 8006058:	b2db      	uxtb	r3, r3
 800605a:	2100      	movs	r1, #0
 800605c:	54a9      	strb	r1, [r5, r2]
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
    unicode[idx++] = *(uint8_t *)(void *)len;
    unicode[idx++] = USB_DESC_TYPE_STRING;

    while (*desc != '\0')
 800605e:	7821      	ldrb	r1, [r4, #0]
 8006060:	2900      	cmp	r1, #0
 8006062:	d1f4      	bne.n	800604e <USBD_GetString+0x1e>
 8006064:	bd70      	pop	{r4, r5, r6, pc}
 8006066:	4770      	bx	lr

08006068 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 8006068:	b510      	push	{r4, lr}
 800606a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800606c:	2202      	movs	r2, #2
 800606e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 8006072:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 8006074:	6203      	str	r3, [r0, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8006076:	460a      	mov	r2, r1
 8006078:	2100      	movs	r1, #0
 800607a:	f7fa fe11 	bl	8000ca0 <USBD_LL_Transmit>

  return USBD_OK;
}
 800607e:	2000      	movs	r0, #0
 8006080:	bd10      	pop	{r4, pc}
 8006082:	bf00      	nop

08006084 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 8006084:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8006086:	4613      	mov	r3, r2
 8006088:	460a      	mov	r2, r1
 800608a:	2100      	movs	r1, #0
 800608c:	f7fa fe08 	bl	8000ca0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006090:	2000      	movs	r0, #0
 8006092:	bd08      	pop	{r3, pc}

08006094 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 8006094:	b510      	push	{r4, lr}
 8006096:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006098:	2203      	movs	r2, #3
 800609a:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800609e:	f8c0 3148 	str.w	r3, [r0, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 80060a2:	f8c0 314c 	str.w	r3, [r0, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 80060a6:	460a      	mov	r2, r1
 80060a8:	2100      	movs	r1, #0
 80060aa:	f7fa fe01 	bl	8000cb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80060ae:	2000      	movs	r0, #0
 80060b0:	bd10      	pop	{r4, pc}
 80060b2:	bf00      	nop

080060b4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 80060b4:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80060b6:	4613      	mov	r3, r2
 80060b8:	460a      	mov	r2, r1
 80060ba:	2100      	movs	r1, #0
 80060bc:	f7fa fdf8 	bl	8000cb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80060c0:	2000      	movs	r0, #0
 80060c2:	bd08      	pop	{r3, pc}

080060c4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 80060c4:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80060c6:	2304      	movs	r3, #4
 80060c8:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80060cc:	2300      	movs	r3, #0
 80060ce:	461a      	mov	r2, r3
 80060d0:	4619      	mov	r1, r3
 80060d2:	f7fa fde5 	bl	8000ca0 <USBD_LL_Transmit>

  return USBD_OK;
}
 80060d6:	2000      	movs	r0, #0
 80060d8:	bd08      	pop	{r3, pc}
 80060da:	bf00      	nop

080060dc <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 80060dc:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80060de:	2305      	movs	r3, #5
 80060e0:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 80060e4:	2300      	movs	r3, #0
 80060e6:	461a      	mov	r2, r3
 80060e8:	4619      	mov	r1, r3
 80060ea:	f7fa fde1 	bl	8000cb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80060ee:	2000      	movs	r0, #0
 80060f0:	bd08      	pop	{r3, pc}
 80060f2:	bf00      	nop

080060f4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 80060f4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80060f6:	f8d0 4290 	ldr.w	r4, [r0, #656]	; 0x290

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80060fa:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80060fe:	b15b      	cbz	r3, 8006118 <USBD_CDC_EP0_RxReady+0x24>
 8006100:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8006104:	28ff      	cmp	r0, #255	; 0xff
 8006106:	d007      	beq.n	8006118 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800610e:	4621      	mov	r1, r4
 8006110:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFFU;
 8006112:	23ff      	movs	r3, #255	; 0xff
 8006114:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 8006118:	2000      	movs	r0, #0
 800611a:	bd10      	pop	{r4, pc}

0800611c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800611c:	2343      	movs	r3, #67	; 0x43
 800611e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8006120:	4800      	ldr	r0, [pc, #0]	; (8006124 <USBD_CDC_GetFSCfgDesc+0x8>)
 8006122:	4770      	bx	lr
 8006124:	20000074 	.word	0x20000074

08006128 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8006128:	2343      	movs	r3, #67	; 0x43
 800612a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 800612c:	4800      	ldr	r0, [pc, #0]	; (8006130 <USBD_CDC_GetHSCfgDesc+0x8>)
 800612e:	4770      	bx	lr
 8006130:	20000140 	.word	0x20000140

08006134 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8006134:	2343      	movs	r3, #67	; 0x43
 8006136:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8006138:	4800      	ldr	r0, [pc, #0]	; (800613c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800613a:	4770      	bx	lr
 800613c:	200000fc 	.word	0x200000fc

08006140 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8006140:	230a      	movs	r3, #10
 8006142:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8006144:	4800      	ldr	r0, [pc, #0]	; (8006148 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8006146:	4770      	bx	lr
 8006148:	200000f0 	.word	0x200000f0

0800614c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800614c:	b538      	push	{r3, r4, r5, lr}
 800614e:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006150:	f8d0 5290 	ldr.w	r5, [r0, #656]	; 0x290

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8006154:	f7fa fd60 	bl	8000c18 <USBD_LL_GetRxDataSize>
 8006158:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800615c:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
 8006160:	b14b      	cbz	r3, 8006176 <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006162:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800616c:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8006170:	4798      	blx	r3

    return USBD_OK;
 8006172:	2000      	movs	r0, #0
 8006174:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8006176:	2002      	movs	r0, #2
  }
}
 8006178:	bd38      	pop	{r3, r4, r5, pc}
 800617a:	bf00      	nop

0800617c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800617c:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800617e:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006182:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298

  if(pdev->pClassData != NULL)
 8006186:	b1fa      	cbz	r2, 80061c8 <USBD_CDC_DataIn+0x4c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006188:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 800618c:	00a3      	lsls	r3, r4, #2
 800618e:	4403      	add	r3, r0
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	b1ab      	cbz	r3, 80061c0 <USBD_CDC_DataIn+0x44>
 8006194:	ebc1 06c1 	rsb	r6, r1, r1, lsl #3
 8006198:	00b4      	lsls	r4, r6, #2
 800619a:	442c      	add	r4, r5
 800619c:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800619e:	fbb3 f4f5 	udiv	r4, r3, r5
 80061a2:	fb05 3314 	mls	r3, r5, r4, r3
 80061a6:	b95b      	cbnz	r3, 80061c0 <USBD_CDC_DataIn+0x44>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80061a8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80061ac:	0093      	lsls	r3, r2, #2
 80061ae:	4403      	add	r3, r0
 80061b0:	2400      	movs	r4, #0
 80061b2:	61dc      	str	r4, [r3, #28]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 80061b4:	4623      	mov	r3, r4
 80061b6:	4622      	mov	r2, r4
 80061b8:	f7fa fd72 	bl	8000ca0 <USBD_LL_Transmit>
    }
    else
    {
      hcdc->TxState = 0U;
    }
    return USBD_OK;
 80061bc:	4620      	mov	r0, r4
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 80061be:	bd70      	pop	{r4, r5, r6, pc}
    }
    else
    {
      hcdc->TxState = 0U;
 80061c0:	2000      	movs	r0, #0
 80061c2:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 80061c6:	bd70      	pop	{r4, r5, r6, pc}
    }
    return USBD_OK;
  }
  else
  {
    return USBD_FAIL;
 80061c8:	2002      	movs	r0, #2
  }
}
 80061ca:	bd70      	pop	{r4, r5, r6, pc}

080061cc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 80061cc:	b570      	push	{r4, r5, r6, lr}
 80061ce:	b082      	sub	sp, #8
 80061d0:	4605      	mov	r5, r0
 80061d2:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80061d4:	f8d0 6290 	ldr.w	r6, [r0, #656]	; 0x290
  uint8_t ifalt = 0U;
 80061d8:	2300      	movs	r3, #0
 80061da:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 80061de:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint8_t ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80061e2:	780b      	ldrb	r3, [r1, #0]
 80061e4:	f013 0260 	ands.w	r2, r3, #96	; 0x60
 80061e8:	d027      	beq.n	800623a <USBD_CDC_Setup+0x6e>
 80061ea:	2a20      	cmp	r2, #32
 80061ec:	d154      	bne.n	8006298 <USBD_CDC_Setup+0xcc>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 80061ee:	88ca      	ldrh	r2, [r1, #6]
 80061f0:	b1da      	cbz	r2, 800622a <USBD_CDC_Setup+0x5e>
    {
      if (req->bmRequest & 0x80U)
 80061f2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80061f6:	d00c      	beq.n	8006212 <USBD_CDC_Setup+0x46>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80061f8:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	4631      	mov	r1, r6
 8006200:	7860      	ldrb	r0, [r4, #1]
 8006202:	4798      	blx	r3
                                                          (uint8_t *)(void *)hcdc->data,
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006204:	88e2      	ldrh	r2, [r4, #6]
 8006206:	4631      	mov	r1, r6
 8006208:	4628      	mov	r0, r5
 800620a:	f7ff ff2d 	bl	8006068 <USBD_CtlSendData>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 800620e:	2000      	movs	r0, #0
 8006210:	e047      	b.n	80062a2 <USBD_CDC_Setup+0xd6>

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8006212:	784b      	ldrb	r3, [r1, #1]
 8006214:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8006218:	798b      	ldrb	r3, [r1, #6]
 800621a:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201

        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800621e:	88ca      	ldrh	r2, [r1, #6]
 8006220:	4631      	mov	r1, r6
 8006222:	f7ff ff37 	bl	8006094 <USBD_CtlPrepareRx>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8006226:	2000      	movs	r0, #0
 8006228:	e03b      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
      }
    }
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800622a:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	2200      	movs	r2, #0
 8006232:	7848      	ldrb	r0, [r1, #1]
 8006234:	4798      	blx	r3
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8006236:	2000      	movs	r0, #0
 8006238:	e033      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800623a:	784b      	ldrb	r3, [r1, #1]
 800623c:	2b0a      	cmp	r3, #10
 800623e:	d010      	beq.n	8006262 <USBD_CDC_Setup+0x96>
 8006240:	2b0b      	cmp	r3, #11
 8006242:	d01d      	beq.n	8006280 <USBD_CDC_Setup+0xb4>
 8006244:	bb23      	cbnz	r3, 8006290 <USBD_CDC_Setup+0xc4>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006246:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 800624a:	2b03      	cmp	r3, #3
 800624c:	d105      	bne.n	800625a <USBD_CDC_Setup+0x8e>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800624e:	2202      	movs	r2, #2
 8006250:	a901      	add	r1, sp, #4
 8006252:	f7ff ff09 	bl	8006068 <USBD_CtlSendData>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8006256:	2000      	movs	r0, #0
 8006258:	e023      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
      }
      else
      {
        USBD_CtlError (pdev, req);
 800625a:	f7ff fc09 	bl	8005a70 <USBD_CtlError>
			  ret = USBD_FAIL;
 800625e:	2002      	movs	r0, #2
 8006260:	e01f      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
      }
      break;

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006262:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8006266:	2b03      	cmp	r3, #3
 8006268:	d106      	bne.n	8006278 <USBD_CDC_Setup+0xac>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800626a:	2201      	movs	r2, #1
 800626c:	f10d 0107 	add.w	r1, sp, #7
 8006270:	f7ff fefa 	bl	8006068 <USBD_CtlSendData>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8006274:	2000      	movs	r0, #0
 8006276:	e014      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
      }
      else
      {
        USBD_CtlError (pdev, req);
 8006278:	f7ff fbfa 	bl	8005a70 <USBD_CtlError>
			  ret = USBD_FAIL;
 800627c:	2002      	movs	r0, #2
 800627e:	e010      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
      }
      break;

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006280:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8006284:	2b03      	cmp	r3, #3
 8006286:	d00b      	beq.n	80062a0 <USBD_CDC_Setup+0xd4>
      {
        USBD_CtlError (pdev, req);
 8006288:	f7ff fbf2 	bl	8005a70 <USBD_CtlError>
			  ret = USBD_FAIL;
 800628c:	2002      	movs	r0, #2
 800628e:	e008      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
      }
      break;

    default:
      USBD_CtlError (pdev, req);
 8006290:	f7ff fbee 	bl	8005a70 <USBD_CtlError>
      ret = USBD_FAIL;
 8006294:	2002      	movs	r0, #2
      break;
 8006296:	e004      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
    }
    break;

  default:
    USBD_CtlError (pdev, req);
 8006298:	f7ff fbea 	bl	8005a70 <USBD_CtlError>
    ret = USBD_FAIL;
 800629c:	2002      	movs	r0, #2
    break;
 800629e:	e000      	b.n	80062a2 <USBD_CDC_Setup+0xd6>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 80062a0:	2000      	movs	r0, #0
    ret = USBD_FAIL;
    break;
  }

  return ret;
}
 80062a2:	b002      	add	sp, #8
 80062a4:	bd70      	pop	{r4, r5, r6, pc}
 80062a6:	bf00      	nop

080062a8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80062a8:	b538      	push	{r3, r4, r5, lr}
 80062aa:	4604      	mov	r4, r0
  uint8_t ret = 0U;

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80062ac:	2181      	movs	r1, #129	; 0x81
 80062ae:	f7fa fcd7 	bl	8000c60 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80062b2:	2500      	movs	r5, #0
 80062b4:	62e5      	str	r5, [r4, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80062b6:	2101      	movs	r1, #1
 80062b8:	4620      	mov	r0, r4
 80062ba:	f7fa fcd1 	bl	8000c60 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80062be:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80062c2:	2182      	movs	r1, #130	; 0x82
 80062c4:	4620      	mov	r0, r4
 80062c6:	f7fa fccb 	bl	8000c60 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80062ca:	6425      	str	r5, [r4, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 80062cc:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
 80062d0:	b14b      	cbz	r3, 80062e6 <USBD_CDC_DeInit+0x3e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80062d2:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80062da:	f8d4 0290 	ldr.w	r0, [r4, #656]	; 0x290
 80062de:	f000 fd41 	bl	8006d64 <free>
    pdev->pClassData = NULL;
 80062e2:	f8c4 5290 	str.w	r5, [r4, #656]	; 0x290
  }

  return ret;
}
 80062e6:	2000      	movs	r0, #0
 80062e8:	bd38      	pop	{r3, r4, r5, pc}
 80062ea:	bf00      	nop

080062ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80062ec:	b538      	push	{r3, r4, r5, lr}
 80062ee:	4604      	mov	r4, r0
  uint8_t ret = 0U;
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 80062f0:	7c03      	ldrb	r3, [r0, #16]
 80062f2:	b98b      	cbnz	r3, 8006318 <USBD_CDC_Init+0x2c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80062f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062f8:	2202      	movs	r2, #2
 80062fa:	2181      	movs	r1, #129	; 0x81
 80062fc:	f7fa fca4 	bl	8000c48 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006300:	2501      	movs	r5, #1
 8006302:	62e5      	str	r5, [r4, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006304:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006308:	2202      	movs	r2, #2
 800630a:	4629      	mov	r1, r5
 800630c:	4620      	mov	r0, r4
 800630e:	f7fa fc9b 	bl	8000c48 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006312:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
 8006316:	e00e      	b.n	8006336 <USBD_CDC_Init+0x4a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006318:	2340      	movs	r3, #64	; 0x40
 800631a:	2202      	movs	r2, #2
 800631c:	2181      	movs	r1, #129	; 0x81
 800631e:	f7fa fc93 	bl	8000c48 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006322:	2501      	movs	r5, #1
 8006324:	62e5      	str	r5, [r4, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006326:	2340      	movs	r3, #64	; 0x40
 8006328:	2202      	movs	r2, #2
 800632a:	4629      	mov	r1, r5
 800632c:	4620      	mov	r0, r4
 800632e:	f7fa fc8b 	bl	8000c48 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006332:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006336:	2308      	movs	r3, #8
 8006338:	2203      	movs	r2, #3
 800633a:	2182      	movs	r1, #130	; 0x82
 800633c:	4620      	mov	r0, r4
 800633e:	f7fa fc83 	bl	8000c48 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006342:	2301      	movs	r3, #1
 8006344:	6423      	str	r3, [r4, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8006346:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800634a:	f000 fd03 	bl	8006d54 <malloc>
 800634e:	4605      	mov	r5, r0
 8006350:	f8c4 0290 	str.w	r0, [r4, #656]	; 0x290

  if(pdev->pClassData == NULL)
 8006354:	b1e8      	cbz	r0, 8006392 <USBD_CDC_Init+0xa6>
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006356:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800635e:	2300      	movs	r3, #0
 8006360:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
    hcdc->RxState = 0U;
 8006364:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8006368:	7c23      	ldrb	r3, [r4, #16]
 800636a:	b94b      	cbnz	r3, 8006380 <USBD_CDC_Init+0x94>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800636c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006370:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8006374:	2101      	movs	r1, #1
 8006376:	4620      	mov	r0, r4
 8006378:	f7fa fc9a 	bl	8000cb0 <USBD_LL_PrepareReceive>
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  uint8_t ret = 0U;
 800637c:	2000      	movs	r0, #0
 800637e:	bd38      	pop	{r3, r4, r5, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006380:	2340      	movs	r3, #64	; 0x40
 8006382:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8006386:	2101      	movs	r1, #1
 8006388:	4620      	mov	r0, r4
 800638a:	f7fa fc91 	bl	8000cb0 <USBD_LL_PrepareReceive>
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  uint8_t ret = 0U;
 800638e:	2000      	movs	r0, #0
 8006390:	bd38      	pop	{r3, r4, r5, pc}

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));

  if(pdev->pClassData == NULL)
  {
    ret = 1U;
 8006392:	2001      	movs	r0, #1
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
}
 8006394:	bd38      	pop	{r3, r4, r5, pc}
 8006396:	bf00      	nop

08006398 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if(fops != NULL)
 8006398:	b119      	cbz	r1, 80063a2 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 800639a:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
    ret = USBD_OK;
 800639e:	2000      	movs	r0, #0
 80063a0:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 80063a2:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;
  }

  return ret;
}
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop

080063a8 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80063a8:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290

  hcdc->TxBuffer = pbuff;
 80063ac:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80063b0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
}
 80063b4:	2000      	movs	r0, #0
 80063b6:	4770      	bx	lr

080063b8 <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80063b8:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290

  hcdc->RxBuffer = pbuff;
 80063bc:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return USBD_OK;
}
 80063c0:	2000      	movs	r0, #0
 80063c2:	4770      	bx	lr

080063c4 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80063c4:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290

  if(pdev->pClassData != NULL)
 80063c8:	b192      	cbz	r2, 80063f0 <USBD_CDC_TransmitPacket+0x2c>
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80063ca:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  if(pdev->pClassData != NULL)
  {
    if(hcdc->TxState == 0U)
 80063cc:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 80063d0:	b983      	cbnz	r3, 80063f4 <USBD_CDC_TransmitPacket+0x30>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80063d2:	2301      	movs	r3, #1
 80063d4:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80063d8:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 80063dc:	6303      	str	r3, [r0, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80063de:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 80063e2:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 80063e6:	2181      	movs	r1, #129	; 0x81
 80063e8:	f7fa fc5a 	bl	8000ca0 <USBD_LL_Transmit>
                       (uint16_t)hcdc->TxLength);

      return USBD_OK;
 80063ec:	2000      	movs	r0, #0
 80063ee:	bd08      	pop	{r3, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 80063f0:	2002      	movs	r0, #2
  }
}
 80063f2:	4770      	bx	lr

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 80063f4:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 80063f6:	bd08      	pop	{r3, pc}

080063f8 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80063f8:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 80063fc:	b19a      	cbz	r2, 8006426 <USBD_CDC_ReceivePacket+0x2e>
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80063fe:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8006400:	7c03      	ldrb	r3, [r0, #16]
 8006402:	b943      	cbnz	r3, 8006416 <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006404:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006408:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800640c:	2101      	movs	r1, #1
 800640e:	f7fa fc4f 	bl	8000cb0 <USBD_LL_PrepareReceive>
      USBD_LL_PrepareReceive(pdev,
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006412:	2000      	movs	r0, #0
 8006414:	bd08      	pop	{r3, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006416:	2340      	movs	r3, #64	; 0x40
 8006418:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800641c:	2101      	movs	r1, #1
 800641e:	f7fa fc47 	bl	8000cb0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006422:	2000      	movs	r0, #0
 8006424:	bd08      	pop	{r3, pc}
  }
  else
  {
    return USBD_FAIL;
 8006426:	2002      	movs	r0, #2
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop

0800642c <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800642c:	2800      	cmp	r0, #0
 800642e:	d03c      	beq.n	80064aa <HAL_SPI_Init+0x7e>
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006430:	b510      	push	{r4, lr}
 8006432:	4604      	mov	r4, r0
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006434:	2300      	movs	r3, #0
 8006436:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006438:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800643c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006440:	d104      	bne.n	800644c <HAL_SPI_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006442:	2300      	movs	r3, #0
 8006444:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006448:	f7fa fd60 	bl	8000f0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800644c:	2302      	movs	r3, #2
 800644e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006452:	6822      	ldr	r2, [r4, #0]
 8006454:	6813      	ldr	r3, [r2, #0]
 8006456:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800645a:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800645c:	6821      	ldr	r1, [r4, #0]
 800645e:	6862      	ldr	r2, [r4, #4]
 8006460:	68a3      	ldr	r3, [r4, #8]
 8006462:	431a      	orrs	r2, r3
 8006464:	68e3      	ldr	r3, [r4, #12]
 8006466:	431a      	orrs	r2, r3
 8006468:	6923      	ldr	r3, [r4, #16]
 800646a:	431a      	orrs	r2, r3
 800646c:	6963      	ldr	r3, [r4, #20]
 800646e:	431a      	orrs	r2, r3
 8006470:	69a3      	ldr	r3, [r4, #24]
 8006472:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006476:	4313      	orrs	r3, r2
 8006478:	69e2      	ldr	r2, [r4, #28]
 800647a:	4313      	orrs	r3, r2
 800647c:	6a22      	ldr	r2, [r4, #32]
 800647e:	4313      	orrs	r3, r2
 8006480:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006482:	431a      	orrs	r2, r3
 8006484:	600a      	str	r2, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006486:	6821      	ldr	r1, [r4, #0]
 8006488:	8b63      	ldrh	r3, [r4, #26]
 800648a:	f003 0204 	and.w	r2, r3, #4
 800648e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006490:	4313      	orrs	r3, r2
 8006492:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006494:	6822      	ldr	r2, [r4, #0]
 8006496:	69d3      	ldr	r3, [r2, #28]
 8006498:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800649c:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800649e:	2000      	movs	r0, #0
 80064a0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80064a2:	2301      	movs	r3, #1
 80064a4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 80064a8:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
  {
    return HAL_ERROR;
 80064aa:	2001      	movs	r0, #1
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop

080064b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80064b0:	b510      	push	{r4, lr}
 80064b2:	b088      	sub	sp, #32
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0); 
 80064b4:	2200      	movs	r2, #0
 80064b6:	4601      	mov	r1, r0
 80064b8:	201a      	movs	r0, #26
 80064ba:	f7fc ff23 	bl	8003304 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn); 
 80064be:	201a      	movs	r0, #26
 80064c0:	f7fc ff52 	bl	8003368 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 80064c4:	2400      	movs	r4, #0
 80064c6:	9401      	str	r4, [sp, #4]
 80064c8:	4b13      	ldr	r3, [pc, #76]	; (8006518 <HAL_InitTick+0x68>)
 80064ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064cc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80064d0:	645a      	str	r2, [r3, #68]	; 0x44
 80064d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80064d8:	9301      	str	r3, [sp, #4]
 80064da:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80064dc:	a902      	add	r1, sp, #8
 80064de:	a803      	add	r0, sp, #12
 80064e0:	f7fc fc4a 	bl	8002d78 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80064e4:	f7fc fc38 	bl	8002d58 <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80064e8:	4b0c      	ldr	r3, [pc, #48]	; (800651c <HAL_InitTick+0x6c>)
 80064ea:	fba3 2300 	umull	r2, r3, r3, r0
 80064ee:	0c9b      	lsrs	r3, r3, #18
 80064f0:	3b01      	subs	r3, #1
  
  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80064f2:	480b      	ldr	r0, [pc, #44]	; (8006520 <HAL_InitTick+0x70>)
 80064f4:	4a0b      	ldr	r2, [pc, #44]	; (8006524 <HAL_InitTick+0x74>)
 80064f6:	6002      	str	r2, [r0, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000 / 1000) - 1;
 80064f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80064fc:	60c2      	str	r2, [r0, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80064fe:	6043      	str	r3, [r0, #4]
  htim11.Init.ClockDivision = 0;
 8006500:	6104      	str	r4, [r0, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006502:	6084      	str	r4, [r0, #8]
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 8006504:	f7fd f8a6 	bl	8003654 <HAL_TIM_Base_Init>
 8006508:	b918      	cbnz	r0, 8006512 <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 800650a:	4805      	ldr	r0, [pc, #20]	; (8006520 <HAL_InitTick+0x70>)
 800650c:	f7fd f840 	bl	8003590 <HAL_TIM_Base_Start_IT>
 8006510:	e000      	b.n	8006514 <HAL_InitTick+0x64>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8006512:	2001      	movs	r0, #1
}
 8006514:	b008      	add	sp, #32
 8006516:	bd10      	pop	{r4, pc}
 8006518:	40023800 	.word	0x40023800
 800651c:	431bde83 	.word	0x431bde83
 8006520:	200067b8 	.word	0x200067b8
 8006524:	40014800 	.word	0x40014800

08006528 <InitHW>:
    //! @todo. Implement VBUS detection
    return false;
}

void InitHW()
{
 8006528:	b508      	push	{r3, lr}
    MX_USB_DEVICE_Init();
 800652a:	f7fa fa49 	bl	80009c0 <MX_USB_DEVICE_Init>
 800652e:	bd08      	pop	{r3, pc}

08006530 <InitRW>:

/////////////////////////////////////////////////////////////////////////////
// Defs

void InitRW()
{
 8006530:	b508      	push	{r3, lr}
    gHostConnection = OpenUsbHostConnection( USB_READ_BUF_SIZE );
 8006532:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8006536:	f000 fb41 	bl	8006bbc <OpenUsbHostConnection>
 800653a:	4b01      	ldr	r3, [pc, #4]	; (8006540 <InitRW+0x10>)
 800653c:	6018      	str	r0, [r3, #0]
 800653e:	bd08      	pop	{r3, pc}
 8006540:	200067f8 	.word	0x200067f8

08006544 <ring_buffer_init>:
#include "uassert.h"
#include <stdlib.h>

void ring_buffer_init( ring_buffer_t* s, void* buff, size_t buffSz )
{
    s->buff = buff;
 8006544:	6001      	str	r1, [r0, #0]
    s->cap  = buffSz;
 8006546:	6042      	str	r2, [r0, #4]
    s->head = 0;
 8006548:	2300      	movs	r3, #0
 800654a:	6083      	str	r3, [r0, #8]
    s->tail = 0;
 800654c:	60c3      	str	r3, [r0, #12]
 800654e:	4770      	bx	lr

08006550 <ring_buffer_write>:
}

void ring_buffer_write( ring_buffer_t* s, void const* d, size_t len )
{
 8006550:	b470      	push	{r4, r5, r6}
 8006552:	b083      	sub	sp, #12
    const size_t nxt[2] = { -1, s->cap - 1 };
 8006554:	f04f 33ff 	mov.w	r3, #4294967295
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	6843      	ldr	r3, [r0, #4]
 800655c:	3b01      	subs	r3, #1
 800655e:	9301      	str	r3, [sp, #4]
    size_t       i;

    for ( i = 0; i < len; i++, s->head -= nxt[s->head == s->cap - 1] ) {
 8006560:	2500      	movs	r5, #0
 8006562:	e012      	b.n	800658a <ring_buffer_write+0x3a>
        s->buff[s->head] = ( (char const*)d )[i];
 8006564:	6804      	ldr	r4, [r0, #0]
 8006566:	6883      	ldr	r3, [r0, #8]
 8006568:	5d4e      	ldrb	r6, [r1, r5]
 800656a:	54e6      	strb	r6, [r4, r3]
void ring_buffer_write( ring_buffer_t* s, void const* d, size_t len )
{
    const size_t nxt[2] = { -1, s->cap - 1 };
    size_t       i;

    for ( i = 0; i < len; i++, s->head -= nxt[s->head == s->cap - 1] ) {
 800656c:	3501      	adds	r5, #1
 800656e:	6884      	ldr	r4, [r0, #8]
 8006570:	6843      	ldr	r3, [r0, #4]
 8006572:	3b01      	subs	r3, #1
 8006574:	429c      	cmp	r4, r3
 8006576:	bf14      	ite	ne
 8006578:	2300      	movne	r3, #0
 800657a:	2301      	moveq	r3, #1
 800657c:	ae02      	add	r6, sp, #8
 800657e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006582:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8006586:	1ae4      	subs	r4, r4, r3
 8006588:	6084      	str	r4, [r0, #8]
 800658a:	4295      	cmp	r5, r2
 800658c:	d3ea      	bcc.n	8006564 <ring_buffer_write+0x14>
        s->buff[s->head] = ( (char const*)d )[i];
    }
}
 800658e:	b003      	add	sp, #12
 8006590:	bc70      	pop	{r4, r5, r6}
 8006592:	4770      	bx	lr

08006594 <ring_buffer_consume>:

void ring_buffer_consume( ring_buffer_t* s, size_t len )
{
    s->tail += len;
 8006594:	68c3      	ldr	r3, [r0, #12]
 8006596:	4419      	add	r1, r3
 8006598:	60c1      	str	r1, [r0, #12]

    if ( s->tail >= s->cap ) {
 800659a:	6843      	ldr	r3, [r0, #4]
 800659c:	4299      	cmp	r1, r3
 800659e:	d301      	bcc.n	80065a4 <ring_buffer_consume+0x10>
        s->tail = s->tail - s->cap;
 80065a0:	1ac9      	subs	r1, r1, r3
 80065a2:	60c1      	str	r1, [r0, #12]
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop

080065a8 <ring_buffer_peek>:
    }
}

void ring_buffer_peek( ring_buffer_t const* s, void* b, size_t len )
{
 80065a8:	b530      	push	{r4, r5, lr}
 80065aa:	b083      	sub	sp, #12
    const size_t nxt[2] = { -1, s->cap - 1 };
 80065ac:	f04f 33ff 	mov.w	r3, #4294967295
 80065b0:	9300      	str	r3, [sp, #0]
 80065b2:	6843      	ldr	r3, [r0, #4]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	9301      	str	r3, [sp, #4]
    size_t       i, t;

    for ( i = 0, t = s->tail; i < len; i++, t -= nxt[t == s->cap - 1] ) {
 80065b8:	68c5      	ldr	r5, [r0, #12]
 80065ba:	2400      	movs	r4, #0
 80065bc:	e010      	b.n	80065e0 <ring_buffer_peek+0x38>
        ( (char*)b )[i] = s->buff[t];
 80065be:	6803      	ldr	r3, [r0, #0]
 80065c0:	5d5b      	ldrb	r3, [r3, r5]
 80065c2:	550b      	strb	r3, [r1, r4]
void ring_buffer_peek( ring_buffer_t const* s, void* b, size_t len )
{
    const size_t nxt[2] = { -1, s->cap - 1 };
    size_t       i, t;

    for ( i = 0, t = s->tail; i < len; i++, t -= nxt[t == s->cap - 1] ) {
 80065c4:	3401      	adds	r4, #1
 80065c6:	6843      	ldr	r3, [r0, #4]
 80065c8:	3b01      	subs	r3, #1
 80065ca:	429d      	cmp	r5, r3
 80065cc:	bf14      	ite	ne
 80065ce:	2300      	movne	r3, #0
 80065d0:	2301      	moveq	r3, #1
 80065d2:	f10d 0e08 	add.w	lr, sp, #8
 80065d6:	eb0e 0383 	add.w	r3, lr, r3, lsl #2
 80065da:	f853 3c08 	ldr.w	r3, [r3, #-8]
 80065de:	1aed      	subs	r5, r5, r3
 80065e0:	4294      	cmp	r4, r2
 80065e2:	d3ec      	bcc.n	80065be <ring_buffer_peek+0x16>
        ( (char*)b )[i] = s->buff[t];
    }
}
 80065e4:	b003      	add	sp, #12
 80065e6:	bd30      	pop	{r4, r5, pc}

080065e8 <ring_buffer_size>:

size_t ring_buffer_size( ring_buffer_t const* s )
{
    if ( s->head >= s->tail )
 80065e8:	6883      	ldr	r3, [r0, #8]
 80065ea:	68c2      	ldr	r2, [r0, #12]
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d301      	bcc.n	80065f4 <ring_buffer_size+0xc>
        return s->head - s->tail;
 80065f0:	1a98      	subs	r0, r3, r2
 80065f2:	4770      	bx	lr
    else
        return s->cap - s->tail + s->head;
 80065f4:	6840      	ldr	r0, [r0, #4]
 80065f6:	1a80      	subs	r0, r0, r2
 80065f8:	4418      	add	r0, r3
}
 80065fa:	4770      	bx	lr

080065fc <StartDefaultTask>:
// - Launches host communication process
// - Launches command queue/procedure process
// - Initializes hi-precision hardware timer
// - Initializes motor control logic
extern "C" void StartDefaultTask( void* nouse_ )
{
 80065fc:	b508      	push	{r3, lr}
    InitHW();
 80065fe:	f7ff ff93 	bl	8006528 <InitHW>
    InitRW();
 8006602:	f7ff ff95 	bl	8006530 <InitRW>

    // launch hw timer manager
    //! @todo. implement this
    
    // this function never returns.
    AppProc_HostIO( NULL );
 8006606:	2000      	movs	r0, #0
 8006608:	f000 f8d6 	bl	80067b8 <AppProc_HostIO>

0800660c <_ZL14stringToTokensPcPS_j>:
}

int stringToTokens( char* str, char* argv[], size_t argv_len )
{
    // Consume all initial spaces
    while ( *str == ' ' )
 800660c:	7803      	ldrb	r3, [r0, #0]
 800660e:	2b20      	cmp	r3, #32
 8006610:	d101      	bne.n	8006616 <_ZL14stringToTokensPcPS_j+0xa>
        ++str;
 8006612:	3001      	adds	r0, #1
}

int stringToTokens( char* str, char* argv[], size_t argv_len )
{
    // Consume all initial spaces
    while ( *str == ' ' )
 8006614:	e7fa      	b.n	800660c <_ZL14stringToTokensPcPS_j>
        ++str;

    // Ignore space-only string.
    if ( *str == 0 )
 8006616:	b1eb      	cbz	r3, 8006654 <_ZL14stringToTokensPcPS_j+0x48>

    putstr( "warning: failed to process binary data\n" );
}

int stringToTokens( char* str, char* argv[], size_t argv_len )
{
 8006618:	b470      	push	{r4, r5, r6}
 800661a:	4603      	mov	r3, r0
 800661c:	2400      	movs	r4, #0
 800661e:	e001      	b.n	8006624 <_ZL14stringToTokensPcPS_j+0x18>

        argv[num_token++] = str;
        if ( *head == 0 )
            break;

        for ( *head = 0; *++head == ' '; ) { }
 8006620:	4603      	mov	r3, r0
        if ( *head != ' ' && *head != '\0' ) {
            ++head;
            continue;
        }

        argv[num_token++] = str;
 8006622:	4634      	mov	r4, r6
        return 0;

    int   num_token = 0;
    char* head      = str;

    for ( ; num_token < (int)argv_len; ) {
 8006624:	4294      	cmp	r4, r2
 8006626:	da17      	bge.n	8006658 <_ZL14stringToTokensPcPS_j+0x4c>
        if ( *head != ' ' && *head != '\0' ) {
 8006628:	781d      	ldrb	r5, [r3, #0]
 800662a:	2d20      	cmp	r5, #32
 800662c:	d002      	beq.n	8006634 <_ZL14stringToTokensPcPS_j+0x28>
 800662e:	b10d      	cbz	r5, 8006634 <_ZL14stringToTokensPcPS_j+0x28>
            ++head;
 8006630:	3301      	adds	r3, #1
            continue;
 8006632:	e7f7      	b.n	8006624 <_ZL14stringToTokensPcPS_j+0x18>
        }

        argv[num_token++] = str;
 8006634:	1c66      	adds	r6, r4, #1
 8006636:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
        if ( *head == 0 )
 800663a:	781d      	ldrb	r5, [r3, #0]
 800663c:	b175      	cbz	r5, 800665c <_ZL14stringToTokensPcPS_j+0x50>
            break;

        for ( *head = 0; *++head == ' '; ) { }
 800663e:	2000      	movs	r0, #0
 8006640:	7018      	strb	r0, [r3, #0]
 8006642:	4618      	mov	r0, r3
 8006644:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8006648:	2b20      	cmp	r3, #32
 800664a:	d0fb      	beq.n	8006644 <_ZL14stringToTokensPcPS_j+0x38>

        if ( *head == 0 )
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1e7      	bne.n	8006620 <_ZL14stringToTokensPcPS_j+0x14>
        if ( *head != ' ' && *head != '\0' ) {
            ++head;
            continue;
        }

        argv[num_token++] = str;
 8006650:	4630      	mov	r0, r6
 8006652:	e004      	b.n	800665e <_ZL14stringToTokensPcPS_j+0x52>
    while ( *str == ' ' )
        ++str;

    // Ignore space-only string.
    if ( *str == 0 )
        return 0;
 8006654:	2000      	movs	r0, #0

        str = head; // Non-space character pos
    }

    return num_token;
}
 8006656:	4770      	bx	lr
 8006658:	4620      	mov	r0, r4
 800665a:	e000      	b.n	800665e <_ZL14stringToTokensPcPS_j+0x52>
        if ( *head != ' ' && *head != '\0' ) {
            ++head;
            continue;
        }

        argv[num_token++] = str;
 800665c:	4630      	mov	r0, r6

        str = head; // Non-space character pos
    }

    return num_token;
}
 800665e:	bc70      	pop	{r4, r5, r6}
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop

08006664 <_ZL17flushTransmitDatav>:
    memcpy( s_hostTrBuf + s_hostTrBufHead - len, d, len );
    --s_writingTask;
}

void flushTransmitData()
{
 8006664:	b538      	push	{r3, r4, r5, lr}
    if ( s_hostTrBufHead == 0 )
 8006666:	4b0f      	ldr	r3, [pc, #60]	; (80066a4 <_ZL17flushTransmitDatav+0x40>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	b1d3      	cbz	r3, 80066a2 <_ZL17flushTransmitDatav+0x3e>
        return;

    // Wait for all async write process done
    while ( s_writingTask > 0 )
 800666c:	4b0e      	ldr	r3, [pc, #56]	; (80066a8 <_ZL17flushTransmitDatav+0x44>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	dd08      	ble.n	8006686 <_ZL17flushTransmitDatav+0x22>
        taskYIELD();
 8006674:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006678:	4b0c      	ldr	r3, [pc, #48]	; (80066ac <_ZL17flushTransmitDatav+0x48>)
 800667a:	601a      	str	r2, [r3, #0]
 800667c:	f3bf 8f4f 	dsb	sy
 8006680:	f3bf 8f6f 	isb	sy
{
    if ( s_hostTrBufHead == 0 )
        return;

    // Wait for all async write process done
    while ( s_writingTask > 0 )
 8006684:	e7f2      	b.n	800666c <_ZL17flushTransmitDatav+0x8>
        taskYIELD();

    s_bFlushing = true;
 8006686:	4c0a      	ldr	r4, [pc, #40]	; (80066b0 <_ZL17flushTransmitDatav+0x4c>)
 8006688:	2301      	movs	r3, #1
 800668a:	7023      	strb	r3, [r4, #0]
    td_write( gHostConnection, s_hostTrBuf, s_hostTrBufHead );
 800668c:	4b09      	ldr	r3, [pc, #36]	; (80066b4 <_ZL17flushTransmitDatav+0x50>)
 800668e:	6818      	ldr	r0, [r3, #0]
 8006690:	4d04      	ldr	r5, [pc, #16]	; (80066a4 <_ZL17flushTransmitDatav+0x40>)
}

//! Write data into the transceiver
static inline transceiver_result_t td_write( transceiver_handle_t desc, char* buf, size_t wrcnt )
{
    transceiver_vtable_t const* td = ( (tr_desc_t__)desc )->vt_;
 8006692:	6803      	ldr	r3, [r0, #0]
    return td->write( (void*)desc, buf, wrcnt );
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	682a      	ldr	r2, [r5, #0]
 8006698:	4907      	ldr	r1, [pc, #28]	; (80066b8 <_ZL17flushTransmitDatav+0x54>)
 800669a:	4798      	blx	r3
    s_hostTrBufHead = 0;
 800669c:	2300      	movs	r3, #0
 800669e:	602b      	str	r3, [r5, #0]
    s_bFlushing     = false;
 80066a0:	7023      	strb	r3, [r4, #0]
 80066a2:	bd38      	pop	{r3, r4, r5, pc}
 80066a4:	20003f0c 	.word	0x20003f0c
 80066a8:	20004f10 	.word	0x20004f10
 80066ac:	e000ed04 	.word	0xe000ed04
 80066b0:	20003f09 	.word	0x20003f09
 80066b4:	200067f8 	.word	0x200067f8
 80066b8:	20003f10 	.word	0x20003f10

080066bc <_ZL12readHostConnPvj>:
}

/////////////////////////////////////////////////////////////////////////////
// Utility defs
bool readHostConn( void* dst, size_t len )
{
 80066bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066be:	4606      	mov	r6, r0
 80066c0:	460d      	mov	r5, r1
    size_t numRetries = 5;
 80066c2:	2705      	movs	r7, #5
    for ( ; numRetries; ) {
 80066c4:	b1cf      	cbz	r7, 80066fa <_ZL12readHostConnPvj+0x3e>
        // Flush transmit data before try read
        flushTransmitData();
 80066c6:	f7ff ffcd 	bl	8006664 <_ZL17flushTransmitDatav>

        auto result = td_read( gHostConnection, (char*)dst, len );
 80066ca:	4b0d      	ldr	r3, [pc, #52]	; (8006700 <_ZL12readHostConnPvj+0x44>)
 80066cc:	6818      	ldr	r0, [r3, #0]
typedef intptr_t transceiver_handle_t;

//! Read data from the transceiver.
static inline transceiver_result_t td_read( transceiver_handle_t desc, char* buf, size_t rdcnt )
{
    transceiver_vtable_t const* td = ( (tr_desc_t__)desc )->vt_;
 80066ce:	6803      	ldr	r3, [r0, #0]
    return td->read( (void*)desc, buf, rdcnt );
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	462a      	mov	r2, r5
 80066d4:	4631      	mov	r1, r6
 80066d6:	4798      	blx	r3

        // If there's nothing to read, sleep for 1 cycle
        if ( result == 0 ) {
 80066d8:	4604      	mov	r4, r0
 80066da:	b918      	cbnz	r0, 80066e4 <_ZL12readHostConnPvj+0x28>
            vTaskDelay( 1 );
 80066dc:	2001      	movs	r0, #1
 80066de:	f7fe f8d9 	bl	8004894 <vTaskDelay>
            continue;
 80066e2:	e7ef      	b.n	80066c4 <_ZL12readHostConnPvj+0x8>
        }
        else if ( result < 0 ) {
 80066e4:	2800      	cmp	r0, #0
 80066e6:	da03      	bge.n	80066f0 <_ZL12readHostConnPvj+0x34>
            vTaskDelay( pdMS_TO_TICKS( 10 ) );
 80066e8:	200a      	movs	r0, #10
 80066ea:	f7fe f8d3 	bl	8004894 <vTaskDelay>
            --numRetries;
 80066ee:	3f01      	subs	r7, #1
        }

        len -= result;
        dst = (char*)dst + result;
 80066f0:	4426      	add	r6, r4

        if ( len == 0 ) {
 80066f2:	1b2d      	subs	r5, r5, r4
 80066f4:	d1e6      	bne.n	80066c4 <_ZL12readHostConnPvj+0x8>
            return true;
 80066f6:	2001      	movs	r0, #1
 80066f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        }
    }
    return false;
 80066fa:	2000      	movs	r0, #0
}
 80066fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066fe:	bf00      	nop
 8006700:	200067f8 	.word	0x200067f8

08006704 <_ZL13apndToHostBufPKvj>:

    return num_token;
}

void apndToHostBuf( void const* d, size_t len )
{
 8006704:	b538      	push	{r3, r4, r5, lr}
 8006706:	460a      	mov	r2, r1
    uassert( s_hostTrBufHead + len < sizeof( s_hostTrBuf ) );
 8006708:	4b15      	ldr	r3, [pc, #84]	; (8006760 <_ZL13apndToHostBufPKvj+0x5c>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	440b      	add	r3, r1
 800670e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006712:	d305      	bcc.n	8006720 <_ZL13apndToHostBufPKvj+0x1c>
 8006714:	4b13      	ldr	r3, [pc, #76]	; (8006764 <_ZL13apndToHostBufPKvj+0x60>)
 8006716:	4a14      	ldr	r2, [pc, #80]	; (8006768 <_ZL13apndToHostBufPKvj+0x64>)
 8006718:	21f1      	movs	r1, #241	; 0xf1
 800671a:	4814      	ldr	r0, [pc, #80]	; (800676c <_ZL13apndToHostBufPKvj+0x68>)
 800671c:	f000 fab6 	bl	8006c8c <__assert_func>

    while ( s_bFlushing )
 8006720:	4b13      	ldr	r3, [pc, #76]	; (8006770 <_ZL13apndToHostBufPKvj+0x6c>)
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006728:	d008      	beq.n	800673c <_ZL13apndToHostBufPKvj+0x38>
        taskYIELD();
 800672a:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 800672e:	4b11      	ldr	r3, [pc, #68]	; (8006774 <_ZL13apndToHostBufPKvj+0x70>)
 8006730:	601c      	str	r4, [r3, #0]
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	f3bf 8f6f 	isb	sy

void apndToHostBuf( void const* d, size_t len )
{
    uassert( s_hostTrBufHead + len < sizeof( s_hostTrBuf ) );

    while ( s_bFlushing )
 800673a:	e7f1      	b.n	8006720 <_ZL13apndToHostBufPKvj+0x1c>
        taskYIELD();

    ++s_writingTask;
 800673c:	4c0e      	ldr	r4, [pc, #56]	; (8006778 <_ZL13apndToHostBufPKvj+0x74>)
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	3301      	adds	r3, #1
 8006742:	6023      	str	r3, [r4, #0]
    s_hostTrBufHead += len;
 8006744:	4906      	ldr	r1, [pc, #24]	; (8006760 <_ZL13apndToHostBufPKvj+0x5c>)
 8006746:	680b      	ldr	r3, [r1, #0]
 8006748:	18d5      	adds	r5, r2, r3
 800674a:	600d      	str	r5, [r1, #0]
    memcpy( s_hostTrBuf + s_hostTrBufHead - len, d, len );
 800674c:	4601      	mov	r1, r0
 800674e:	480b      	ldr	r0, [pc, #44]	; (800677c <_ZL13apndToHostBufPKvj+0x78>)
 8006750:	4418      	add	r0, r3
 8006752:	f000 fb0f 	bl	8006d74 <memcpy>
    --s_writingTask;
 8006756:	6823      	ldr	r3, [r4, #0]
 8006758:	3b01      	subs	r3, #1
 800675a:	6023      	str	r3, [r4, #0]
 800675c:	bd38      	pop	{r3, r4, r5, pc}
 800675e:	bf00      	nop
 8006760:	20003f0c 	.word	0x20003f0c
 8006764:	08008180 	.word	0x08008180
 8006768:	08008158 	.word	0x08008158
 800676c:	080081b0 	.word	0x080081b0
 8006770:	20003f09 	.word	0x20003f09
 8006774:	e000ed04 	.word	0xe000ed04
 8006778:	20004f10 	.word	0x20004f10
 800677c:	20003f10 	.word	0x20003f10

08006780 <_ZN3upp4hash8fnv1a_32EPKcm>:
constexpr uint32_t prime_32_const = 0x1000193;
constexpr uint64_t val_64_const   = 0xcbf29ce484222325;
constexpr uint64_t prime_64_const = 0x100000001b3;

inline constexpr uint32_t fnv1a_32( const char* const str, const uint32_t value = val_32_const ) noexcept
{
 8006780:	b508      	push	{r3, lr}
    return ( str[0] == '\0' ) ? value : fnv1a_32( &str[1], ( value ^ uint32_t( str[0] ) ) * prime_32_const );
 8006782:	7803      	ldrb	r3, [r0, #0]
 8006784:	b1a3      	cbz	r3, 80067b0 <_ZN3upp4hash8fnv1a_32EPKcm+0x30>
 8006786:	1c42      	adds	r2, r0, #1
 8006788:	4059      	eors	r1, r3
 800678a:	4b0a      	ldr	r3, [pc, #40]	; (80067b4 <_ZN3upp4hash8fnv1a_32EPKcm+0x34>)
 800678c:	fb03 f101 	mul.w	r1, r3, r1
 8006790:	7843      	ldrb	r3, [r0, #1]
 8006792:	b16b      	cbz	r3, 80067b0 <_ZN3upp4hash8fnv1a_32EPKcm+0x30>
 8006794:	4059      	eors	r1, r3
 8006796:	4b07      	ldr	r3, [pc, #28]	; (80067b4 <_ZN3upp4hash8fnv1a_32EPKcm+0x34>)
 8006798:	fb03 f101 	mul.w	r1, r3, r1
 800679c:	7853      	ldrb	r3, [r2, #1]
 800679e:	b13b      	cbz	r3, 80067b0 <_ZN3upp4hash8fnv1a_32EPKcm+0x30>
 80067a0:	4059      	eors	r1, r3
 80067a2:	4b04      	ldr	r3, [pc, #16]	; (80067b4 <_ZN3upp4hash8fnv1a_32EPKcm+0x34>)
 80067a4:	fb03 f101 	mul.w	r1, r3, r1
 80067a8:	1c90      	adds	r0, r2, #2
 80067aa:	f7ff ffe9 	bl	8006780 <_ZN3upp4hash8fnv1a_32EPKcm>
 80067ae:	4601      	mov	r1, r0
}
 80067b0:	4608      	mov	r0, r1
 80067b2:	bd08      	pop	{r3, pc}
 80067b4:	01000193 	.word	0x01000193

080067b8 <AppProc_HostIO>:
static bool readHostConn( void* dst, size_t len );

/////////////////////////////////////////////////////////////////////////////
// Primary Procedure
extern "C" _Noreturn void AppProc_HostIO( void* nouse_ )
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
        if ( readHostConn( buf, len ) == false )
            continue;

        // Call command procedure
        ( PACKET_IS_STR( packet ) ? stringCmdHandler : binaryCmdHandler )( buf, len );
    }
 80067be:	466c      	mov	r4, sp
{
    packetinfo_t packet;

    for ( ;; ) {
        // Check if read data has valid protocol.
        if ( readHostConn( &packet, PACKET_SIZE ) == false )
 80067c0:	2104      	movs	r1, #4
 80067c2:	1878      	adds	r0, r7, r1
 80067c4:	f7ff ff7a 	bl	80066bc <_ZL12readHostConnPvj>
 80067c8:	b1f8      	cbz	r0, 800680a <AppProc_HostIO+0x52>
            continue;

        // Check packet validity
        // If any data was delivered in bad condition, it'll consume all pending bytes.
        if ( PACKET_IS_PACKET( packet ) == false )
 80067ca:	6879      	ldr	r1, [r7, #4]
 80067cc:	f001 437f 	and.w	r3, r1, #4278190080	; 0xff000000
 80067d0:	f1b3 4f68 	cmp.w	r3, #3892314112	; 0xe8000000
 80067d4:	d119      	bne.n	800680a <AppProc_HostIO+0x52>
            continue;

        // Should be aware of maximum stack depth!
        // Packet size must be less than 2kByte at once
        // Allocate packet receive memory using VLA
        auto len = PACKET_LENGTH( packet );
 80067d6:	f3c1 0516 	ubfx	r5, r1, #0, #23
        char buf[len + 1];
 80067da:	f105 0308 	add.w	r3, r5, #8
 80067de:	f023 0307 	bic.w	r3, r3, #7
 80067e2:	ebad 0d03 	sub.w	sp, sp, r3
 80067e6:	466e      	mov	r6, sp
        if ( readHostConn( buf, len ) == false )
 80067e8:	4629      	mov	r1, r5
 80067ea:	4668      	mov	r0, sp
 80067ec:	f7ff ff66 	bl	80066bc <_ZL12readHostConnPvj>
 80067f0:	b158      	cbz	r0, 800680a <AppProc_HostIO+0x52>
            continue;

        // Call command procedure
        ( PACKET_IS_STR( packet ) ? stringCmdHandler : binaryCmdHandler )( buf, len );
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80067f8:	d001      	beq.n	80067fe <AppProc_HostIO+0x46>
 80067fa:	4b05      	ldr	r3, [pc, #20]	; (8006810 <AppProc_HostIO+0x58>)
 80067fc:	e000      	b.n	8006800 <AppProc_HostIO+0x48>
 80067fe:	4b05      	ldr	r3, [pc, #20]	; (8006814 <AppProc_HostIO+0x5c>)
 8006800:	4629      	mov	r1, r5
 8006802:	4630      	mov	r0, r6
 8006804:	4798      	blx	r3
 8006806:	46a5      	mov	sp, r4
 8006808:	e7d9      	b.n	80067be <AppProc_HostIO+0x6>
    packetinfo_t packet;

    for ( ;; ) {
        // Check if read data has valid protocol.
        if ( readHostConn( &packet, PACKET_SIZE ) == false )
            continue;
 800680a:	46a5      	mov	sp, r4
 800680c:	e7d7      	b.n	80067be <AppProc_HostIO+0x6>
 800680e:	bf00      	nop
 8006810:	08006901 	.word	0x08006901
 8006814:	080069e5 	.word	0x080069e5

08006818 <API_SendHostBinary>:
}

/////////////////////////////////////////////////////////////////////////////
// Global function defs
void API_SendHostBinary( void const* data, size_t len )
{
 8006818:	b530      	push	{r4, r5, lr}
 800681a:	b083      	sub	sp, #12
 800681c:	4605      	mov	r5, r0
 800681e:	460c      	mov	r4, r1
    packetinfo_t packet = PACKET_MAKE( false, len );
 8006820:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8006824:	f043 4368 	orr.w	r3, r3, #3892314112	; 0xe8000000
 8006828:	a802      	add	r0, sp, #8
 800682a:	f840 3d04 	str.w	r3, [r0, #-4]!
    apndToHostBuf( &packet, sizeof packet );
 800682e:	2104      	movs	r1, #4
 8006830:	f7ff ff68 	bl	8006704 <_ZL13apndToHostBufPKvj>
    apndToHostBuf( data, len );
 8006834:	4621      	mov	r1, r4
 8006836:	4628      	mov	r0, r5
 8006838:	f7ff ff64 	bl	8006704 <_ZL13apndToHostBufPKvj>
}
 800683c:	b003      	add	sp, #12
 800683e:	bd30      	pop	{r4, r5, pc}

08006840 <API_SendHostString>:

void API_SendHostString( void const* data, size_t len )
{
 8006840:	b530      	push	{r4, r5, lr}
 8006842:	b083      	sub	sp, #12
 8006844:	4605      	mov	r5, r0
 8006846:	460c      	mov	r4, r1
    packetinfo_t packet = PACKET_MAKE( true, len );
 8006848:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800684c:	f043 4368 	orr.w	r3, r3, #3892314112	; 0xe8000000
 8006850:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006854:	a802      	add	r0, sp, #8
 8006856:	f840 3d04 	str.w	r3, [r0, #-4]!
    apndToHostBuf( &packet, sizeof packet );
 800685a:	2104      	movs	r1, #4
 800685c:	f7ff ff52 	bl	8006704 <_ZL13apndToHostBufPKvj>
    apndToHostBuf( data, len );
 8006860:	4621      	mov	r1, r4
 8006862:	4628      	mov	r0, r5
 8006864:	f7ff ff4e 	bl	8006704 <_ZL13apndToHostBufPKvj>
}
 8006868:	b003      	add	sp, #12
 800686a:	bd30      	pop	{r4, r5, pc}

0800686c <print>:
{
    apndToHostBuf( data, len );
}

extern "C" void print( char const* fmt, ... )
{
 800686c:	b40f      	push	{r0, r1, r2, r3}
 800686e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	f107 0320 	add.w	r3, r7, #32
 8006878:	f853 5b04 	ldr.w	r5, [r3], #4
    va_list vp;
    va_list vp2;
    va_start( vp, fmt );
 800687c:	607b      	str	r3, [r7, #4]
    size_t allocsz = vsnprintf( NULL, 0, fmt, vp ) + 1;
 800687e:	462a      	mov	r2, r5
 8006880:	2100      	movs	r1, #0
 8006882:	4608      	mov	r0, r1
 8006884:	f000 fe54 	bl	8007530 <vsniprintf>
 8006888:	1c46      	adds	r6, r0, #1
    va_end( vp );

    va_copy( vp2, vp );
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	603a      	str	r2, [r7, #0]
    char* buf = (char*)alloca( allocsz );
 800688e:	300f      	adds	r0, #15
 8006890:	f020 0007 	bic.w	r0, r0, #7
 8006894:	ebad 0d00 	sub.w	sp, sp, r0
    vsprintf( buf, fmt, vp2 );
 8006898:	4629      	mov	r1, r5
 800689a:	4668      	mov	r0, sp
 800689c:	f000 fe6e 	bl	800757c <vsiprintf>
    va_end( vp2 );

    API_SendHostString( buf, allocsz );
 80068a0:	4631      	mov	r1, r6
 80068a2:	4668      	mov	r0, sp
 80068a4:	f7ff ffcc 	bl	8006840 <API_SendHostString>
}
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80068b0:	b004      	add	sp, #16
 80068b2:	4770      	bx	lr

080068b4 <putstr>:

extern "C" int putstr( char const* txt )
{
 80068b4:	b510      	push	{r4, lr}
 80068b6:	4604      	mov	r4, r0
    API_SendHostString( txt, strlen( txt ) + 1 );
 80068b8:	f7f9 fca0 	bl	80001fc <strlen>
 80068bc:	1c41      	adds	r1, r0, #1
 80068be:	4620      	mov	r0, r4
 80068c0:	f7ff ffbe 	bl	8006840 <API_SendHostString>
    return 0;
}
 80068c4:	2000      	movs	r0, #0
 80068c6:	bd10      	pop	{r4, pc}

080068c8 <AppHandler_CaptureCommand>:
    }
}

extern "C" __weak_symbol bool
AppHandler_CaptureCommand( int argc, char* argv[] )
{
 80068c8:	b570      	push	{r4, r5, r6, lr}
 80068ca:	4605      	mov	r5, r0
 80068cc:	460e      	mov	r6, r1
    print( "info: Receiving :: " );
 80068ce:	4809      	ldr	r0, [pc, #36]	; (80068f4 <AppHandler_CaptureCommand+0x2c>)
 80068d0:	f7ff ffcc 	bl	800686c <print>
    for ( int i = 0; i < argc; i++ ) {
 80068d4:	2400      	movs	r4, #0
 80068d6:	42ac      	cmp	r4, r5
 80068d8:	da06      	bge.n	80068e8 <AppHandler_CaptureCommand+0x20>
        print( "%s ", argv[i] );
 80068da:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 80068de:	4806      	ldr	r0, [pc, #24]	; (80068f8 <AppHandler_CaptureCommand+0x30>)
 80068e0:	f7ff ffc4 	bl	800686c <print>

extern "C" __weak_symbol bool
AppHandler_CaptureCommand( int argc, char* argv[] )
{
    print( "info: Receiving :: " );
    for ( int i = 0; i < argc; i++ ) {
 80068e4:	3401      	adds	r4, #1
 80068e6:	e7f6      	b.n	80068d6 <AppHandler_CaptureCommand+0xe>
        print( "%s ", argv[i] );
    }
    putstr( "\n" );
 80068e8:	4804      	ldr	r0, [pc, #16]	; (80068fc <AppHandler_CaptureCommand+0x34>)
 80068ea:	f7ff ffe3 	bl	80068b4 <putstr>
    return true;
}
 80068ee:	2001      	movs	r0, #1
 80068f0:	bd70      	pop	{r4, r5, r6, pc}
 80068f2:	bf00      	nop
 80068f4:	080081c8 	.word	0x080081c8
 80068f8:	080081dc 	.word	0x080081dc
 80068fc:	080081e0 	.word	0x080081e0

08006900 <_ZL16stringCmdHandlerPcj>:

/////////////////////////////////////////////////////////////////////////////
//

void stringCmdHandler( char* str, size_t len )
{
 8006900:	b530      	push	{r4, r5, lr}
 8006902:	b091      	sub	sp, #68	; 0x44
    // Append last byte as null ch
    str[len + 1] = '\0';
 8006904:	3101      	adds	r1, #1
 8006906:	2200      	movs	r2, #0
 8006908:	5442      	strb	r2, [r0, r1]

    // Make tokens from string ... Maximum token = 16
    char* argv[16];
    int   argc = stringToTokens( str, argv, sizeof( argv ) / sizeof( *argv ) );
 800690a:	2210      	movs	r2, #16
 800690c:	4669      	mov	r1, sp
 800690e:	f7ff fe7d 	bl	800660c <_ZL14stringToTokensPcPS_j>

    if ( argc == 0 )
 8006912:	2800      	cmp	r0, #0
 8006914:	d054      	beq.n	80069c0 <_ZL16stringCmdHandlerPcj+0xc0>
 8006916:	4604      	mov	r4, r0
        return;

#define STRCASE( v ) upp::hash::fnv1a_32( v )
    uint32_t cmdidx = STRCASE( argv[0] );
 8006918:	9b00      	ldr	r3, [sp, #0]
constexpr uint64_t val_64_const   = 0xcbf29ce484222325;
constexpr uint64_t prime_64_const = 0x100000001b3;

inline constexpr uint32_t fnv1a_32( const char* const str, const uint32_t value = val_32_const ) noexcept
{
    return ( str[0] == '\0' ) ? value : fnv1a_32( &str[1], ( value ^ uint32_t( str[0] ) ) * prime_32_const );
 800691a:	781a      	ldrb	r2, [r3, #0]
 800691c:	2a00      	cmp	r2, #0
 800691e:	d037      	beq.n	8006990 <_ZL16stringCmdHandlerPcj+0x90>
 8006920:	1c5d      	adds	r5, r3, #1
 8006922:	4928      	ldr	r1, [pc, #160]	; (80069c4 <_ZL16stringCmdHandlerPcj+0xc4>)
 8006924:	4051      	eors	r1, r2
 8006926:	4828      	ldr	r0, [pc, #160]	; (80069c8 <_ZL16stringCmdHandlerPcj+0xc8>)
 8006928:	fb00 f001 	mul.w	r0, r0, r1
 800692c:	785b      	ldrb	r3, [r3, #1]
 800692e:	b383      	cbz	r3, 8006992 <_ZL16stringCmdHandlerPcj+0x92>
 8006930:	4058      	eors	r0, r3
 8006932:	4b25      	ldr	r3, [pc, #148]	; (80069c8 <_ZL16stringCmdHandlerPcj+0xc8>)
 8006934:	fb03 f000 	mul.w	r0, r3, r0
 8006938:	786b      	ldrb	r3, [r5, #1]
 800693a:	b353      	cbz	r3, 8006992 <_ZL16stringCmdHandlerPcj+0x92>
 800693c:	1ca9      	adds	r1, r5, #2
 800693e:	4058      	eors	r0, r3
 8006940:	4b21      	ldr	r3, [pc, #132]	; (80069c8 <_ZL16stringCmdHandlerPcj+0xc8>)
 8006942:	fb03 f000 	mul.w	r0, r3, r0
 8006946:	78ab      	ldrb	r3, [r5, #2]
 8006948:	b31b      	cbz	r3, 8006992 <_ZL16stringCmdHandlerPcj+0x92>
 800694a:	1cea      	adds	r2, r5, #3
 800694c:	4058      	eors	r0, r3
 800694e:	4b1e      	ldr	r3, [pc, #120]	; (80069c8 <_ZL16stringCmdHandlerPcj+0xc8>)
 8006950:	fb03 f000 	mul.w	r0, r3, r0
 8006954:	784b      	ldrb	r3, [r1, #1]
 8006956:	b1e3      	cbz	r3, 8006992 <_ZL16stringCmdHandlerPcj+0x92>
 8006958:	3102      	adds	r1, #2
 800695a:	4058      	eors	r0, r3
 800695c:	4b1a      	ldr	r3, [pc, #104]	; (80069c8 <_ZL16stringCmdHandlerPcj+0xc8>)
 800695e:	fb03 f000 	mul.w	r0, r3, r0
 8006962:	7853      	ldrb	r3, [r2, #1]
 8006964:	b1ab      	cbz	r3, 8006992 <_ZL16stringCmdHandlerPcj+0x92>
 8006966:	3202      	adds	r2, #2
 8006968:	4058      	eors	r0, r3
 800696a:	4b17      	ldr	r3, [pc, #92]	; (80069c8 <_ZL16stringCmdHandlerPcj+0xc8>)
 800696c:	fb03 f000 	mul.w	r0, r3, r0
 8006970:	784b      	ldrb	r3, [r1, #1]
 8006972:	b173      	cbz	r3, 8006992 <_ZL16stringCmdHandlerPcj+0x92>
 8006974:	4043      	eors	r3, r0
 8006976:	4814      	ldr	r0, [pc, #80]	; (80069c8 <_ZL16stringCmdHandlerPcj+0xc8>)
 8006978:	fb00 f003 	mul.w	r0, r0, r3
 800697c:	788b      	ldrb	r3, [r1, #2]
 800697e:	b143      	cbz	r3, 8006992 <_ZL16stringCmdHandlerPcj+0x92>
 8006980:	4043      	eors	r3, r0
 8006982:	4911      	ldr	r1, [pc, #68]	; (80069c8 <_ZL16stringCmdHandlerPcj+0xc8>)
 8006984:	fb01 f103 	mul.w	r1, r1, r3
 8006988:	1c90      	adds	r0, r2, #2
 800698a:	f7ff fef9 	bl	8006780 <_ZN3upp4hash8fnv1a_32EPKcm>
 800698e:	e000      	b.n	8006992 <_ZL16stringCmdHandlerPcj+0x92>
 8006990:	480c      	ldr	r0, [pc, #48]	; (80069c4 <_ZL16stringCmdHandlerPcj+0xc4>)

    switch ( cmdidx ) {
 8006992:	4b0e      	ldr	r3, [pc, #56]	; (80069cc <_ZL16stringCmdHandlerPcj+0xcc>)
 8006994:	4298      	cmp	r0, r3
 8006996:	d006      	beq.n	80069a6 <_ZL16stringCmdHandlerPcj+0xa6>
 8006998:	4b0d      	ldr	r3, [pc, #52]	; (80069d0 <_ZL16stringCmdHandlerPcj+0xd0>)
 800699a:	4298      	cmp	r0, r3
 800699c:	d010      	beq.n	80069c0 <_ZL16stringCmdHandlerPcj+0xc0>
 800699e:	4b0d      	ldr	r3, [pc, #52]	; (80069d4 <_ZL16stringCmdHandlerPcj+0xd4>)
 80069a0:	4298      	cmp	r0, r3
 80069a2:	d109      	bne.n	80069b8 <_ZL16stringCmdHandlerPcj+0xb8>
 80069a4:	e003      	b.n	80069ae <_ZL16stringCmdHandlerPcj+0xae>
    case STRCASE( "app-os-report" ):

        break;

    case STRCASE( "test-input" ):
        print( "Hello, world!\n" );
 80069a6:	480c      	ldr	r0, [pc, #48]	; (80069d8 <_ZL16stringCmdHandlerPcj+0xd8>)
 80069a8:	f7ff ff60 	bl	800686c <print>
        break;
 80069ac:	e008      	b.n	80069c0 <_ZL16stringCmdHandlerPcj+0xc0>

    case STRCASE( "ping" ):
        API_SendHostBinary( "ping", 4 );
 80069ae:	2104      	movs	r1, #4
 80069b0:	480a      	ldr	r0, [pc, #40]	; (80069dc <_ZL16stringCmdHandlerPcj+0xdc>)
 80069b2:	f7ff ff31 	bl	8006818 <API_SendHostBinary>
        break;
 80069b6:	e003      	b.n	80069c0 <_ZL16stringCmdHandlerPcj+0xc0>

    default:
        AppHandler_CaptureCommand( argc, argv );
 80069b8:	4669      	mov	r1, sp
 80069ba:	4620      	mov	r0, r4
 80069bc:	f7ff ff84 	bl	80068c8 <AppHandler_CaptureCommand>
        break;
    }
}
 80069c0:	b011      	add	sp, #68	; 0x44
 80069c2:	bd30      	pop	{r4, r5, pc}
 80069c4:	811c9dc5 	.word	0x811c9dc5
 80069c8:	01000193 	.word	0x01000193
 80069cc:	4eecbbec 	.word	0x4eecbbec
 80069d0:	c50d20e2 	.word	0xc50d20e2
 80069d4:	165df089 	.word	0x165df089
 80069d8:	080081e4 	.word	0x080081e4
 80069dc:	080081f4 	.word	0x080081f4

080069e0 <AppHandler_CaptureBinary>:

extern "C" __weak_symbol bool
AppHandler_CaptureBinary( char* data, size_t len )
{
    return false;
}
 80069e0:	2000      	movs	r0, #0
 80069e2:	4770      	bx	lr

080069e4 <_ZL16binaryCmdHandlerPcj>:

void binaryCmdHandler( char* data, size_t len )
{
 80069e4:	b508      	push	{r3, lr}
    if ( AppHandler_CaptureBinary( data, len ) ) {
 80069e6:	f7ff fffb 	bl	80069e0 <AppHandler_CaptureBinary>
 80069ea:	b910      	cbnz	r0, 80069f2 <_ZL16binaryCmdHandlerPcj+0xe>
        return;
    }

    putstr( "warning: failed to process binary data\n" );
 80069ec:	4801      	ldr	r0, [pc, #4]	; (80069f4 <_ZL16binaryCmdHandlerPcj+0x10>)
 80069ee:	f7ff ff61 	bl	80068b4 <putstr>
 80069f2:	bd08      	pop	{r3, pc}
 80069f4:	080081fc 	.word	0x080081fc

080069f8 <_Z41__static_initialization_and_destruction_0ii>:
}

nano_sec_t API_GetTime_ns()
{
    return s_total_ns + GET_NS();
}
 80069f8:	2801      	cmp	r0, #1
 80069fa:	d13b      	bne.n	8006a74 <_Z41__static_initialization_and_destruction_0ii+0x7c>
 80069fc:	b538      	push	{r3, r4, r5, lr}
 80069fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a02:	4299      	cmp	r1, r3
 8006a04:	d135      	bne.n	8006a72 <_Z41__static_initialization_and_destruction_0ii+0x7a>
    using size_type       = nty_;
    using difference_type = ptrdiff_t;
    using node_type       = fslist_node<size_type>;
    enum { NODE_NONE = (size_type)-1 };

    fslist_alloc_base( size_type capacity, node_type* narray ) noexcept : size_( 0 ), capacity_( capacity ), head_( NODE_NONE ), tail_( NODE_NONE ), idle_( 0 ), narray_( narray )
 8006a06:	4a1c      	ldr	r2, [pc, #112]	; (8006a78 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006a08:	2300      	movs	r3, #0
 8006a0a:	7013      	strb	r3, [r2, #0]
 8006a0c:	2128      	movs	r1, #40	; 0x28
 8006a0e:	7051      	strb	r1, [r2, #1]
 8006a10:	21ff      	movs	r1, #255	; 0xff
 8006a12:	7091      	strb	r1, [r2, #2]
 8006a14:	70d1      	strb	r1, [r2, #3]
 8006a16:	7113      	strb	r3, [r2, #4]
 8006a18:	f502 7174 	add.w	r1, r2, #976	; 0x3d0
 8006a1c:	6091      	str	r1, [r2, #8]
    {
        // Link all available nodes
        for ( size_t i = 0; i < capacity; i++ ) {
 8006a1e:	2b27      	cmp	r3, #39	; 0x27
 8006a20:	d80d      	bhi.n	8006a3e <_Z41__static_initialization_and_destruction_0ii+0x46>
            auto p  = narray_ + i;
 8006a22:	4a15      	ldr	r2, [pc, #84]	; (8006a78 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006a24:	6894      	ldr	r4, [r2, #8]
 8006a26:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 8006a2a:	1821      	adds	r1, r4, r0
            p->nxt_ = static_cast<size_type>( i + 1 );
 8006a2c:	b2da      	uxtb	r2, r3
 8006a2e:	1c55      	adds	r5, r2, #1
 8006a30:	5425      	strb	r5, [r4, r0]
            p->cur_ = NODE_NONE;
 8006a32:	20ff      	movs	r0, #255	; 0xff
 8006a34:	7088      	strb	r0, [r1, #2]
            p->prv_ = static_cast<size_type>( i - 1 );
 8006a36:	3a01      	subs	r2, #1
 8006a38:	704a      	strb	r2, [r1, #1]
    enum { NODE_NONE = (size_type)-1 };

    fslist_alloc_base( size_type capacity, node_type* narray ) noexcept : size_( 0 ), capacity_( capacity ), head_( NODE_NONE ), tail_( NODE_NONE ), idle_( 0 ), narray_( narray )
    {
        // Link all available nodes
        for ( size_t i = 0; i < capacity; i++ ) {
 8006a3a:	3301      	adds	r3, #1
 8006a3c:	e7ef      	b.n	8006a1e <_Z41__static_initialization_and_destruction_0ii+0x26>
            auto p  = narray_ + i;
            p->nxt_ = static_cast<size_type>( i + 1 );
            p->cur_ = NODE_NONE;
            p->prv_ = static_cast<size_type>( i - 1 );
        }
        narray_[0].prv_             = NODE_NONE;
 8006a3e:	480e      	ldr	r0, [pc, #56]	; (8006a78 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006a40:	6883      	ldr	r3, [r0, #8]
 8006a42:	22ff      	movs	r2, #255	; 0xff
 8006a44:	705a      	strb	r2, [r3, #1]
        narray_[capacity_ - 1].nxt_ = NODE_NONE;
 8006a46:	7843      	ldrb	r3, [r0, #1]
 8006a48:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006a4c:	3b03      	subs	r3, #3
 8006a4e:	6881      	ldr	r1, [r0, #8]
 8006a50:	54ca      	strb	r2, [r1, r3]
            i      = super::next( i );
            super::dealloc_node( k );
        }
    }

    fslist_base( size_type capacity, pointer varray, node_type* narray ) noexcept : super_type( capacity, narray ), varray_( varray )
 8006a52:	f100 0310 	add.w	r3, r0, #16
 8006a56:	60c3      	str	r3, [r0, #12]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
 8006a58:	2300      	movs	r3, #0
 8006a5a:	f8c0 3450 	str.w	r3, [r0, #1104]	; 0x450
    timer_cb_t cb_;
};

template <typename tick_ty__,
          typename list_container__>
class timer_logic {
 8006a5e:	f500 638b 	add.w	r3, r0, #1112	; 0x458
 8006a62:	2400      	movs	r4, #0
 8006a64:	2500      	movs	r5, #0
 8006a66:	e9c3 4500 	strd	r4, r5, [r3]
#include <uEmbedded-pp/static_timer_logic.hxx>

/////////////////////////////////////////////////////////////////////////////
// Statics
using timer_t = upp::static_timer_logic<nano_sec_t, uint8_t, NUM_MAX_HWTIMER_NODE>;
static timer_t    s_tim;
 8006a6a:	4a04      	ldr	r2, [pc, #16]	; (8006a7c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006a6c:	4904      	ldr	r1, [pc, #16]	; (8006a80 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8006a6e:	f000 f908 	bl	8006c82 <__aeabi_atexit>
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	20004f18 	.word	0x20004f18
 8006a7c:	20000000 	.word	0x20000000
 8006a80:	08006a85 	.word	0x08006a85

08006a84 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev>:
 8006a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a86:	4604      	mov	r4, r0

    ~_Function_base()
    {
      if (_M_manager)
 8006a88:	f8d0 3450 	ldr.w	r3, [r0, #1104]	; 0x450
 8006a8c:	b123      	cbz	r3, 8006a98 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x14>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8006a8e:	f500 6089 	add.w	r0, r0, #1096	; 0x448
 8006a92:	2203      	movs	r2, #3
 8006a94:	4601      	mov	r1, r0
 8006a96:	4798      	blx	r3
        n.nxt_ = idle_;
        idle_  = i;
        --size_;
    }

    size_type head() const noexcept { return head_; }
 8006a98:	78a3      	ldrb	r3, [r4, #2]
        clear();
    }

    void clear() noexcept
    {
        for ( size_type i = super::head(); i != NODE_NONE; ) {
 8006a9a:	2bff      	cmp	r3, #255	; 0xff
 8006a9c:	d041      	beq.n	8006b22 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x9e>
    }

    size_type head() const noexcept { return head_; }
    size_type tail() const noexcept { return tail_; }

    size_type next( size_type n ) const noexcept { return narray_[n].nxt_; }
 8006a9e:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 8006aa2:	68a1      	ldr	r1, [r4, #8]
 8006aa4:	180d      	adds	r5, r1, r0
 8006aa6:	5c0e      	ldrb	r6, [r1, r0]
    }

    void dealloc_node( size_type i ) noexcept
    {
        auto& n = narray_[i];
        uassert( n.cur_ != NODE_NONE );
 8006aa8:	78aa      	ldrb	r2, [r5, #2]
 8006aaa:	2aff      	cmp	r2, #255	; 0xff
 8006aac:	d105      	bne.n	8006aba <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x36>
 8006aae:	4b1e      	ldr	r3, [pc, #120]	; (8006b28 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xa4>)
 8006ab0:	4a1e      	ldr	r2, [pc, #120]	; (8006b2c <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xa8>)
 8006ab2:	216b      	movs	r1, #107	; 0x6b
 8006ab4:	481e      	ldr	r0, [pc, #120]	; (8006b30 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xac>)
 8006ab6:	f000 f8e9 	bl	8006c8c <__assert_func>
        uassert( i >= 0 && i < capacity_ );
 8006aba:	7862      	ldrb	r2, [r4, #1]
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d305      	bcc.n	8006acc <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x48>
 8006ac0:	4b1c      	ldr	r3, [pc, #112]	; (8006b34 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xb0>)
 8006ac2:	4a1a      	ldr	r2, [pc, #104]	; (8006b2c <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xa8>)
 8006ac4:	216c      	movs	r1, #108	; 0x6c
 8006ac6:	481a      	ldr	r0, [pc, #104]	; (8006b30 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0xac>)
 8006ac8:	f000 f8e0 	bl	8006c8c <__assert_func>

        if ( n.nxt_ != NODE_NONE ) {
 8006acc:	5c0a      	ldrb	r2, [r1, r0]
 8006ace:	2aff      	cmp	r2, #255	; 0xff
 8006ad0:	d005      	beq.n	8006ade <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x5a>
            narray_[n.nxt_].prv_ = n.prv_;
 8006ad2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006ad6:	440a      	add	r2, r1
 8006ad8:	786f      	ldrb	r7, [r5, #1]
 8006ada:	7057      	strb	r7, [r2, #1]
 8006adc:	e001      	b.n	8006ae2 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x5e>
        }
        else { // It's tail
            tail_ = n.prv_;
 8006ade:	786a      	ldrb	r2, [r5, #1]
 8006ae0:	70e2      	strb	r2, [r4, #3]
        }

        if ( n.prv_ != NODE_NONE ) {
 8006ae2:	786a      	ldrb	r2, [r5, #1]
 8006ae4:	2aff      	cmp	r2, #255	; 0xff
 8006ae6:	d007      	beq.n	8006af8 <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x74>
            narray_[n.prv_].nxt_ = n.nxt_;
 8006ae8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006aec:	68a7      	ldr	r7, [r4, #8]
 8006aee:	f811 e000 	ldrb.w	lr, [r1, r0]
 8006af2:	f807 e002 	strb.w	lr, [r7, r2]
 8006af6:	e001      	b.n	8006afc <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x78>
        }
        else { // It's head
            head_ = n.nxt_;
 8006af8:	5c0a      	ldrb	r2, [r1, r0]
 8006afa:	70a2      	strb	r2, [r4, #2]
        }

        if ( idle_ != NODE_NONE ) {
 8006afc:	7922      	ldrb	r2, [r4, #4]
 8006afe:	2aff      	cmp	r2, #255	; 0xff
 8006b00:	d004      	beq.n	8006b0c <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x88>
            narray_[idle_].prv_ = i;
 8006b02:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006b06:	68a7      	ldr	r7, [r4, #8]
 8006b08:	443a      	add	r2, r7
 8006b0a:	7053      	strb	r3, [r2, #1]
        }
        n.prv_ = NODE_NONE;
 8006b0c:	22ff      	movs	r2, #255	; 0xff
 8006b0e:	706a      	strb	r2, [r5, #1]
        n.cur_ = NODE_NONE;
 8006b10:	70aa      	strb	r2, [r5, #2]
        n.nxt_ = idle_;
 8006b12:	7922      	ldrb	r2, [r4, #4]
 8006b14:	540a      	strb	r2, [r1, r0]
        idle_  = i;
 8006b16:	7123      	strb	r3, [r4, #4]
        --size_;
 8006b18:	7823      	ldrb	r3, [r4, #0]
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	7023      	strb	r3, [r4, #0]
    void clear() noexcept
    {
        for ( size_type i = super::head(); i != NODE_NONE; ) {
            varray_[i].~value_type();
            auto k = i;
            i      = super::next( i );
 8006b1e:	4633      	mov	r3, r6
 8006b20:	e7bb      	b.n	8006a9a <_ZN3upp11timer_logicIyNS_13static_fslistINS_16timer_logic_descIyEEhLj40EEEED1Ev+0x16>
 8006b22:	4620      	mov	r0, r4
 8006b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b26:	bf00      	nop
 8006b28:	08008224 	.word	0x08008224
 8006b2c:	08008284 	.word	0x08008284
 8006b30:	08008238 	.word	0x08008238
 8006b34:	0800826c 	.word	0x0800826c

08006b38 <_GLOBAL__sub_I__Z13HW_TIMER_INITv>:
}

nano_sec_t API_GetTime_ns()
{
    return s_total_ns + GET_NS();
}
 8006b38:	b508      	push	{r3, lr}
 8006b3a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006b3e:	2001      	movs	r0, #1
 8006b40:	f7ff ff5a 	bl	80069f8 <_Z41__static_initialization_and_destruction_0ii>
 8006b44:	bd08      	pop	{r3, pc}
 8006b46:	bf00      	nop

08006b48 <_ZL9cdc_ioctlPvi>:
#include <uEmbedded/transceiver.h>
#include <uEmbedded/uassert.h>
#include <usbd_cdc_if.h>
static transceiver_result_t cdc_read( void* desc, char* buf, size_t len );
static transceiver_result_t cdc_write( void* desc, char const* buf, size_t len );
static transceiver_result_t cdc_ioctl( void* desc, intptr_t cmd ) { return TRANSCEIVER_OK; }
 8006b48:	2000      	movs	r0, #0
 8006b4a:	4770      	bx	lr

08006b4c <_Z41__static_initialization_and_destruction_0ii>:
extern "C" void CdcReceiveHandler( char* Buf, size_t len )
{
    ring_buffer_write( &s_rw.rdbuf_, Buf, len );
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, (uint8_t*)Buf );
    USBD_CDC_ReceivePacket( &hUsbDeviceFS );
}
 8006b4c:	2801      	cmp	r0, #1
 8006b4e:	d106      	bne.n	8006b5e <_Z41__static_initialization_and_destruction_0ii+0x12>
 8006b50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b54:	4299      	cmp	r1, r3
 8006b56:	d102      	bne.n	8006b5e <_Z41__static_initialization_and_destruction_0ii+0x12>
    .read  = cdc_read,
    .write = cdc_write,
    .ioctl = cdc_ioctl,
    .close = cdc_close };

static struct usb_rw {
 8006b58:	4a01      	ldr	r2, [pc, #4]	; (8006b60 <_Z41__static_initialization_and_destruction_0ii+0x14>)
 8006b5a:	4b02      	ldr	r3, [pc, #8]	; (8006b64 <_Z41__static_initialization_and_destruction_0ii+0x18>)
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	4770      	bx	lr
 8006b60:	08008378 	.word	0x08008378
 8006b64:	20005378 	.word	0x20005378

08006b68 <_ZL9cdc_closePv>:
    // Force casting.
    return CDC_Transmit_FS( (uint8_t*)buf, len ) == USBD_OK ? len : 0;
}

transceiver_result_t cdc_close( void* desc )
{
 8006b68:	b510      	push	{r4, lr}
 8006b6a:	4604      	mov	r4, r0
}

static inline void AppFree( void* ptr )
{
    void vPortFree( void* );
    vPortFree( ptr );
 8006b6c:	6840      	ldr	r0, [r0, #4]
 8006b6e:	f7fe fbe7 	bl	8005340 <vPortFree>
    auto td = reinterpret_cast<usb_rw*>( desc );
    AppFree( td->rdbuf_.buff );
    td->rdbuf_.buff = nullptr;
 8006b72:	2000      	movs	r0, #0
 8006b74:	6060      	str	r0, [r4, #4]
    return TRANSCEIVER_OK;
}
 8006b76:	bd10      	pop	{r4, pc}

08006b78 <_ZL9cdc_writePvPKcj>:
    auto rd = ring_buffer_read( &td->rdbuf_, buf, len );
    return rd;
}

transceiver_result_t cdc_write( void* nouse_, char const* buf, size_t len )
{
 8006b78:	b510      	push	{r4, lr}
 8006b7a:	4608      	mov	r0, r1
 8006b7c:	4614      	mov	r4, r2
    // Force casting.
    return CDC_Transmit_FS( (uint8_t*)buf, len ) == USBD_OK ? len : 0;
 8006b7e:	b291      	uxth	r1, r2
 8006b80:	f7fa f94a 	bl	8000e18 <CDC_Transmit_FS>
 8006b84:	b908      	cbnz	r0, 8006b8a <_ZL9cdc_writePvPKcj+0x12>
 8006b86:	4620      	mov	r0, r4
 8006b88:	bd10      	pop	{r4, pc}
 8006b8a:	2000      	movs	r0, #0
}
 8006b8c:	bd10      	pop	{r4, pc}
 8006b8e:	bf00      	nop

08006b90 <_ZL8cdc_readPvPcj>:
    ring_buffer_init( &ret->rdbuf_, AppMalloc( ReadBufferSize ), ReadBufferSize );
    return reinterpret_cast<transceiver_handle_t>( ret );
}

static transceiver_result_t cdc_read( void* desc, char* buf, size_t len )
{
 8006b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b92:	460f      	mov	r7, r1
 8006b94:	4616      	mov	r6, r2
    auto td = reinterpret_cast<usb_rw*>( desc );
    auto rd = ring_buffer_read( &td->rdbuf_, buf, len );
 8006b96:	1d05      	adds	r5, r0, #4

/*! \breif      Do peeking and consuming at once.
    \return     Number of byte actually read. */
static inline size_t ring_buffer_read(ring_buffer_t *s, void *b, size_t len)
{
    size_t sz = ring_buffer_size(s);
 8006b98:	4628      	mov	r0, r5
 8006b9a:	f7ff fd25 	bl	80065e8 <ring_buffer_size>
 8006b9e:	4604      	mov	r4, r0
    if (sz < len)
 8006ba0:	4286      	cmp	r6, r0
 8006ba2:	d800      	bhi.n	8006ba6 <_ZL8cdc_readPvPcj+0x16>
 8006ba4:	4634      	mov	r4, r6
        len = sz;
    ring_buffer_peek(s, b, len);
 8006ba6:	4622      	mov	r2, r4
 8006ba8:	4639      	mov	r1, r7
 8006baa:	4628      	mov	r0, r5
 8006bac:	f7ff fcfc 	bl	80065a8 <ring_buffer_peek>
    ring_buffer_consume(s, len);
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	f7ff fcee 	bl	8006594 <ring_buffer_consume>
    return rd;
}
 8006bb8:	4620      	mov	r0, r4
 8006bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006bbc <OpenUsbHostConnection>:
    transceiver_vtable_t const* vt_ = &usb_vt;
    ring_buffer                 rdbuf_;
} s_rw;

extern "C" transceiver_handle_t OpenUsbHostConnection( size_t ReadBufferSize )
{
 8006bbc:	b538      	push	{r3, r4, r5, lr}
    uassert( s_rw.rdbuf_.buff == nullptr );
 8006bbe:	4b0a      	ldr	r3, [pc, #40]	; (8006be8 <OpenUsbHostConnection+0x2c>)
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	b12b      	cbz	r3, 8006bd0 <OpenUsbHostConnection+0x14>
 8006bc4:	4b09      	ldr	r3, [pc, #36]	; (8006bec <OpenUsbHostConnection+0x30>)
 8006bc6:	4a0a      	ldr	r2, [pc, #40]	; (8006bf0 <OpenUsbHostConnection+0x34>)
 8006bc8:	211f      	movs	r1, #31
 8006bca:	480a      	ldr	r0, [pc, #40]	; (8006bf4 <OpenUsbHostConnection+0x38>)
 8006bcc:	f000 f85e 	bl	8006c8c <__assert_func>
 8006bd0:	4604      	mov	r4, r0
#endif // __cplusplus

static inline void* AppMalloc( size_t sz )
{
    void* pvPortMalloc( size_t sz );
    return pvPortMalloc( sz );
 8006bd2:	f7fe fb33 	bl	800523c <pvPortMalloc>
    auto ret = &s_rw;
    ring_buffer_init( &ret->rdbuf_, AppMalloc( ReadBufferSize ), ReadBufferSize );
 8006bd6:	4d04      	ldr	r5, [pc, #16]	; (8006be8 <OpenUsbHostConnection+0x2c>)
 8006bd8:	4622      	mov	r2, r4
 8006bda:	4601      	mov	r1, r0
 8006bdc:	1d28      	adds	r0, r5, #4
 8006bde:	f7ff fcb1 	bl	8006544 <ring_buffer_init>
    return reinterpret_cast<transceiver_handle_t>( ret );
}
 8006be2:	4628      	mov	r0, r5
 8006be4:	bd38      	pop	{r3, r4, r5, pc}
 8006be6:	bf00      	nop
 8006be8:	20005378 	.word	0x20005378
 8006bec:	08008344 	.word	0x08008344
 8006bf0:	08008388 	.word	0x08008388
 8006bf4:	08008360 	.word	0x08008360

08006bf8 <CdcReceiveHandler>:
    return TRANSCEIVER_OK;
}

// Handler performs
extern "C" void CdcReceiveHandler( char* Buf, size_t len )
{
 8006bf8:	b538      	push	{r3, r4, r5, lr}
 8006bfa:	4605      	mov	r5, r0
    ring_buffer_write( &s_rw.rdbuf_, Buf, len );
 8006bfc:	460a      	mov	r2, r1
 8006bfe:	4601      	mov	r1, r0
 8006c00:	4805      	ldr	r0, [pc, #20]	; (8006c18 <CdcReceiveHandler+0x20>)
 8006c02:	f7ff fca5 	bl	8006550 <ring_buffer_write>
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, (uint8_t*)Buf );
 8006c06:	4c05      	ldr	r4, [pc, #20]	; (8006c1c <CdcReceiveHandler+0x24>)
 8006c08:	4629      	mov	r1, r5
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	f7ff fbd4 	bl	80063b8 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket( &hUsbDeviceFS );
 8006c10:	4620      	mov	r0, r4
 8006c12:	f7ff fbf1 	bl	80063f8 <USBD_CDC_ReceivePacket>
 8006c16:	bd38      	pop	{r3, r4, r5, pc}
 8006c18:	2000537c 	.word	0x2000537c
 8006c1c:	20005dd0 	.word	0x20005dd0

08006c20 <_GLOBAL__sub_I_OpenUsbHostConnection>:
}
 8006c20:	b508      	push	{r3, lr}
 8006c22:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006c26:	2001      	movs	r0, #1
 8006c28:	f7ff ff90 	bl	8006b4c <_Z41__static_initialization_and_destruction_0ii>
 8006c2c:	bd08      	pop	{r3, pc}
 8006c2e:	bf00      	nop

08006c30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006c30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006c68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006c34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006c36:	e003      	b.n	8006c40 <LoopCopyDataInit>

08006c38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006c38:	4b0c      	ldr	r3, [pc, #48]	; (8006c6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006c3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006c3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006c3e:	3104      	adds	r1, #4

08006c40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006c40:	480b      	ldr	r0, [pc, #44]	; (8006c70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006c42:	4b0c      	ldr	r3, [pc, #48]	; (8006c74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006c44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006c46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006c48:	d3f6      	bcc.n	8006c38 <CopyDataInit>
  ldr  r2, =_sbss
 8006c4a:	4a0b      	ldr	r2, [pc, #44]	; (8006c78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006c4c:	e002      	b.n	8006c54 <LoopFillZerobss>

08006c4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006c4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006c50:	f842 3b04 	str.w	r3, [r2], #4

08006c54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006c54:	4b09      	ldr	r3, [pc, #36]	; (8006c7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006c56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006c58:	d3f9      	bcc.n	8006c4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006c5a:	f7fc ff05 	bl	8003a68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006c5e:	f000 f853 	bl	8006d08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006c62:	f7f9 fe77 	bl	8000954 <main>
  bx  lr    
 8006c66:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006c68:	20010000 	.word	0x20010000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8006c6c:	080084a8 	.word	0x080084a8
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006c70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006c74:	200001e8 	.word	0x200001e8
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8006c78:	200001e8 	.word	0x200001e8
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006c7c:	20006800 	.word	0x20006800

08006c80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006c80:	e7fe      	b.n	8006c80 <ADC_IRQHandler>

08006c82 <__aeabi_atexit>:
 8006c82:	460b      	mov	r3, r1
 8006c84:	4601      	mov	r1, r0
 8006c86:	4618      	mov	r0, r3
 8006c88:	f000 b81e 	b.w	8006cc8 <__cxa_atexit>

08006c8c <__assert_func>:
 8006c8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c8e:	461c      	mov	r4, r3
 8006c90:	4b09      	ldr	r3, [pc, #36]	; (8006cb8 <__assert_func+0x2c>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4605      	mov	r5, r0
 8006c96:	68d8      	ldr	r0, [r3, #12]
 8006c98:	b912      	cbnz	r2, 8006ca0 <__assert_func+0x14>
 8006c9a:	4b08      	ldr	r3, [pc, #32]	; (8006cbc <__assert_func+0x30>)
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	e000      	b.n	8006ca2 <__assert_func+0x16>
 8006ca0:	4b07      	ldr	r3, [pc, #28]	; (8006cc0 <__assert_func+0x34>)
 8006ca2:	9202      	str	r2, [sp, #8]
 8006ca4:	e88d 000a 	stmia.w	sp, {r1, r3}
 8006ca8:	4622      	mov	r2, r4
 8006caa:	462b      	mov	r3, r5
 8006cac:	4905      	ldr	r1, [pc, #20]	; (8006cc4 <__assert_func+0x38>)
 8006cae:	f000 f819 	bl	8006ce4 <fiprintf>
 8006cb2:	f000 fd2f 	bl	8007714 <abort>
 8006cb6:	bf00      	nop
 8006cb8:	200001e4 	.word	0x200001e4
 8006cbc:	080083f6 	.word	0x080083f6
 8006cc0:	080083bb 	.word	0x080083bb
 8006cc4:	080083c8 	.word	0x080083c8

08006cc8 <__cxa_atexit>:
 8006cc8:	b510      	push	{r4, lr}
 8006cca:	4c05      	ldr	r4, [pc, #20]	; (8006ce0 <__cxa_atexit+0x18>)
 8006ccc:	4613      	mov	r3, r2
 8006cce:	b12c      	cbz	r4, 8006cdc <__cxa_atexit+0x14>
 8006cd0:	460a      	mov	r2, r1
 8006cd2:	4601      	mov	r1, r0
 8006cd4:	2002      	movs	r0, #2
 8006cd6:	f3af 8000 	nop.w
 8006cda:	bd10      	pop	{r4, pc}
 8006cdc:	4620      	mov	r0, r4
 8006cde:	bd10      	pop	{r4, pc}
 8006ce0:	00000000 	.word	0x00000000

08006ce4 <fiprintf>:
 8006ce4:	b40e      	push	{r1, r2, r3}
 8006ce6:	b503      	push	{r0, r1, lr}
 8006ce8:	4601      	mov	r1, r0
 8006cea:	ab03      	add	r3, sp, #12
 8006cec:	4805      	ldr	r0, [pc, #20]	; (8006d04 <fiprintf+0x20>)
 8006cee:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cf2:	6800      	ldr	r0, [r0, #0]
 8006cf4:	9301      	str	r3, [sp, #4]
 8006cf6:	f000 f927 	bl	8006f48 <_vfiprintf_r>
 8006cfa:	b002      	add	sp, #8
 8006cfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d00:	b003      	add	sp, #12
 8006d02:	4770      	bx	lr
 8006d04:	200001e4 	.word	0x200001e4

08006d08 <__libc_init_array>:
 8006d08:	b570      	push	{r4, r5, r6, lr}
 8006d0a:	4b0e      	ldr	r3, [pc, #56]	; (8006d44 <__libc_init_array+0x3c>)
 8006d0c:	4c0e      	ldr	r4, [pc, #56]	; (8006d48 <__libc_init_array+0x40>)
 8006d0e:	1ae4      	subs	r4, r4, r3
 8006d10:	10a4      	asrs	r4, r4, #2
 8006d12:	2500      	movs	r5, #0
 8006d14:	461e      	mov	r6, r3
 8006d16:	42a5      	cmp	r5, r4
 8006d18:	d004      	beq.n	8006d24 <__libc_init_array+0x1c>
 8006d1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006d1e:	4798      	blx	r3
 8006d20:	3501      	adds	r5, #1
 8006d22:	e7f8      	b.n	8006d16 <__libc_init_array+0xe>
 8006d24:	f001 f9b6 	bl	8008094 <_init>
 8006d28:	4c08      	ldr	r4, [pc, #32]	; (8006d4c <__libc_init_array+0x44>)
 8006d2a:	4b09      	ldr	r3, [pc, #36]	; (8006d50 <__libc_init_array+0x48>)
 8006d2c:	1ae4      	subs	r4, r4, r3
 8006d2e:	10a4      	asrs	r4, r4, #2
 8006d30:	2500      	movs	r5, #0
 8006d32:	461e      	mov	r6, r3
 8006d34:	42a5      	cmp	r5, r4
 8006d36:	d004      	beq.n	8006d42 <__libc_init_array+0x3a>
 8006d38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006d3c:	4798      	blx	r3
 8006d3e:	3501      	adds	r5, #1
 8006d40:	e7f8      	b.n	8006d34 <__libc_init_array+0x2c>
 8006d42:	bd70      	pop	{r4, r5, r6, pc}
 8006d44:	08008498 	.word	0x08008498
 8006d48:	08008498 	.word	0x08008498
 8006d4c:	080084a4 	.word	0x080084a4
 8006d50:	08008498 	.word	0x08008498

08006d54 <malloc>:
 8006d54:	4b02      	ldr	r3, [pc, #8]	; (8006d60 <malloc+0xc>)
 8006d56:	4601      	mov	r1, r0
 8006d58:	6818      	ldr	r0, [r3, #0]
 8006d5a:	f000 b86d 	b.w	8006e38 <_malloc_r>
 8006d5e:	bf00      	nop
 8006d60:	200001e4 	.word	0x200001e4

08006d64 <free>:
 8006d64:	4b02      	ldr	r3, [pc, #8]	; (8006d70 <free+0xc>)
 8006d66:	4601      	mov	r1, r0
 8006d68:	6818      	ldr	r0, [r3, #0]
 8006d6a:	f000 b817 	b.w	8006d9c <_free_r>
 8006d6e:	bf00      	nop
 8006d70:	200001e4 	.word	0x200001e4

08006d74 <memcpy>:
 8006d74:	b510      	push	{r4, lr}
 8006d76:	1e43      	subs	r3, r0, #1
 8006d78:	440a      	add	r2, r1
 8006d7a:	4291      	cmp	r1, r2
 8006d7c:	d004      	beq.n	8006d88 <memcpy+0x14>
 8006d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d86:	e7f8      	b.n	8006d7a <memcpy+0x6>
 8006d88:	bd10      	pop	{r4, pc}

08006d8a <memset>:
 8006d8a:	4402      	add	r2, r0
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d002      	beq.n	8006d98 <memset+0xe>
 8006d92:	f803 1b01 	strb.w	r1, [r3], #1
 8006d96:	e7fa      	b.n	8006d8e <memset+0x4>
 8006d98:	4770      	bx	lr
	...

08006d9c <_free_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4605      	mov	r5, r0
 8006da0:	2900      	cmp	r1, #0
 8006da2:	d046      	beq.n	8006e32 <_free_r+0x96>
 8006da4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006da8:	1f0c      	subs	r4, r1, #4
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bfb8      	it	lt
 8006dae:	18e4      	addlt	r4, r4, r3
 8006db0:	f000 feaf 	bl	8007b12 <__malloc_lock>
 8006db4:	4a1f      	ldr	r2, [pc, #124]	; (8006e34 <_free_r+0x98>)
 8006db6:	6813      	ldr	r3, [r2, #0]
 8006db8:	4611      	mov	r1, r2
 8006dba:	b913      	cbnz	r3, 8006dc2 <_free_r+0x26>
 8006dbc:	6063      	str	r3, [r4, #4]
 8006dbe:	6014      	str	r4, [r2, #0]
 8006dc0:	e032      	b.n	8006e28 <_free_r+0x8c>
 8006dc2:	42a3      	cmp	r3, r4
 8006dc4:	d90e      	bls.n	8006de4 <_free_r+0x48>
 8006dc6:	6822      	ldr	r2, [r4, #0]
 8006dc8:	18a0      	adds	r0, r4, r2
 8006dca:	4283      	cmp	r3, r0
 8006dcc:	bf04      	itt	eq
 8006dce:	6818      	ldreq	r0, [r3, #0]
 8006dd0:	685b      	ldreq	r3, [r3, #4]
 8006dd2:	6063      	str	r3, [r4, #4]
 8006dd4:	bf04      	itt	eq
 8006dd6:	1812      	addeq	r2, r2, r0
 8006dd8:	6022      	streq	r2, [r4, #0]
 8006dda:	600c      	str	r4, [r1, #0]
 8006ddc:	e024      	b.n	8006e28 <_free_r+0x8c>
 8006dde:	42a2      	cmp	r2, r4
 8006de0:	d803      	bhi.n	8006dea <_free_r+0x4e>
 8006de2:	4613      	mov	r3, r2
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	2a00      	cmp	r2, #0
 8006de8:	d1f9      	bne.n	8006dde <_free_r+0x42>
 8006dea:	6818      	ldr	r0, [r3, #0]
 8006dec:	1819      	adds	r1, r3, r0
 8006dee:	42a1      	cmp	r1, r4
 8006df0:	d10b      	bne.n	8006e0a <_free_r+0x6e>
 8006df2:	6821      	ldr	r1, [r4, #0]
 8006df4:	4401      	add	r1, r0
 8006df6:	1858      	adds	r0, r3, r1
 8006df8:	4282      	cmp	r2, r0
 8006dfa:	6019      	str	r1, [r3, #0]
 8006dfc:	d114      	bne.n	8006e28 <_free_r+0x8c>
 8006dfe:	6810      	ldr	r0, [r2, #0]
 8006e00:	6852      	ldr	r2, [r2, #4]
 8006e02:	605a      	str	r2, [r3, #4]
 8006e04:	4401      	add	r1, r0
 8006e06:	6019      	str	r1, [r3, #0]
 8006e08:	e00e      	b.n	8006e28 <_free_r+0x8c>
 8006e0a:	d902      	bls.n	8006e12 <_free_r+0x76>
 8006e0c:	230c      	movs	r3, #12
 8006e0e:	602b      	str	r3, [r5, #0]
 8006e10:	e00a      	b.n	8006e28 <_free_r+0x8c>
 8006e12:	6821      	ldr	r1, [r4, #0]
 8006e14:	1860      	adds	r0, r4, r1
 8006e16:	4282      	cmp	r2, r0
 8006e18:	bf04      	itt	eq
 8006e1a:	6810      	ldreq	r0, [r2, #0]
 8006e1c:	6852      	ldreq	r2, [r2, #4]
 8006e1e:	6062      	str	r2, [r4, #4]
 8006e20:	bf04      	itt	eq
 8006e22:	1809      	addeq	r1, r1, r0
 8006e24:	6021      	streq	r1, [r4, #0]
 8006e26:	605c      	str	r4, [r3, #4]
 8006e28:	4628      	mov	r0, r5
 8006e2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e2e:	f000 be71 	b.w	8007b14 <__malloc_unlock>
 8006e32:	bd38      	pop	{r3, r4, r5, pc}
 8006e34:	20005390 	.word	0x20005390

08006e38 <_malloc_r>:
 8006e38:	b570      	push	{r4, r5, r6, lr}
 8006e3a:	1ccd      	adds	r5, r1, #3
 8006e3c:	f025 0503 	bic.w	r5, r5, #3
 8006e40:	3508      	adds	r5, #8
 8006e42:	2d0c      	cmp	r5, #12
 8006e44:	bf38      	it	cc
 8006e46:	250c      	movcc	r5, #12
 8006e48:	2d00      	cmp	r5, #0
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	db01      	blt.n	8006e52 <_malloc_r+0x1a>
 8006e4e:	42a9      	cmp	r1, r5
 8006e50:	d902      	bls.n	8006e58 <_malloc_r+0x20>
 8006e52:	230c      	movs	r3, #12
 8006e54:	6033      	str	r3, [r6, #0]
 8006e56:	e046      	b.n	8006ee6 <_malloc_r+0xae>
 8006e58:	f000 fe5b 	bl	8007b12 <__malloc_lock>
 8006e5c:	4b23      	ldr	r3, [pc, #140]	; (8006eec <_malloc_r+0xb4>)
 8006e5e:	681c      	ldr	r4, [r3, #0]
 8006e60:	461a      	mov	r2, r3
 8006e62:	4621      	mov	r1, r4
 8006e64:	b1a1      	cbz	r1, 8006e90 <_malloc_r+0x58>
 8006e66:	680b      	ldr	r3, [r1, #0]
 8006e68:	1b5b      	subs	r3, r3, r5
 8006e6a:	d40e      	bmi.n	8006e8a <_malloc_r+0x52>
 8006e6c:	2b0b      	cmp	r3, #11
 8006e6e:	d903      	bls.n	8006e78 <_malloc_r+0x40>
 8006e70:	600b      	str	r3, [r1, #0]
 8006e72:	18cc      	adds	r4, r1, r3
 8006e74:	50cd      	str	r5, [r1, r3]
 8006e76:	e01e      	b.n	8006eb6 <_malloc_r+0x7e>
 8006e78:	428c      	cmp	r4, r1
 8006e7a:	bf0d      	iteet	eq
 8006e7c:	6863      	ldreq	r3, [r4, #4]
 8006e7e:	684b      	ldrne	r3, [r1, #4]
 8006e80:	6063      	strne	r3, [r4, #4]
 8006e82:	6013      	streq	r3, [r2, #0]
 8006e84:	bf18      	it	ne
 8006e86:	460c      	movne	r4, r1
 8006e88:	e015      	b.n	8006eb6 <_malloc_r+0x7e>
 8006e8a:	460c      	mov	r4, r1
 8006e8c:	6849      	ldr	r1, [r1, #4]
 8006e8e:	e7e9      	b.n	8006e64 <_malloc_r+0x2c>
 8006e90:	4c17      	ldr	r4, [pc, #92]	; (8006ef0 <_malloc_r+0xb8>)
 8006e92:	6823      	ldr	r3, [r4, #0]
 8006e94:	b91b      	cbnz	r3, 8006e9e <_malloc_r+0x66>
 8006e96:	4630      	mov	r0, r6
 8006e98:	f000 fb0e 	bl	80074b8 <_sbrk_r>
 8006e9c:	6020      	str	r0, [r4, #0]
 8006e9e:	4629      	mov	r1, r5
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	f000 fb09 	bl	80074b8 <_sbrk_r>
 8006ea6:	1c43      	adds	r3, r0, #1
 8006ea8:	d018      	beq.n	8006edc <_malloc_r+0xa4>
 8006eaa:	1cc4      	adds	r4, r0, #3
 8006eac:	f024 0403 	bic.w	r4, r4, #3
 8006eb0:	42a0      	cmp	r0, r4
 8006eb2:	d10d      	bne.n	8006ed0 <_malloc_r+0x98>
 8006eb4:	6025      	str	r5, [r4, #0]
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	f000 fe2c 	bl	8007b14 <__malloc_unlock>
 8006ebc:	f104 000b 	add.w	r0, r4, #11
 8006ec0:	1d23      	adds	r3, r4, #4
 8006ec2:	f020 0007 	bic.w	r0, r0, #7
 8006ec6:	1ac3      	subs	r3, r0, r3
 8006ec8:	d00e      	beq.n	8006ee8 <_malloc_r+0xb0>
 8006eca:	425a      	negs	r2, r3
 8006ecc:	50e2      	str	r2, [r4, r3]
 8006ece:	bd70      	pop	{r4, r5, r6, pc}
 8006ed0:	1a21      	subs	r1, r4, r0
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	f000 faf0 	bl	80074b8 <_sbrk_r>
 8006ed8:	3001      	adds	r0, #1
 8006eda:	d1eb      	bne.n	8006eb4 <_malloc_r+0x7c>
 8006edc:	230c      	movs	r3, #12
 8006ede:	6033      	str	r3, [r6, #0]
 8006ee0:	4630      	mov	r0, r6
 8006ee2:	f000 fe17 	bl	8007b14 <__malloc_unlock>
 8006ee6:	2000      	movs	r0, #0
 8006ee8:	bd70      	pop	{r4, r5, r6, pc}
 8006eea:	bf00      	nop
 8006eec:	20005390 	.word	0x20005390
 8006ef0:	2000538c 	.word	0x2000538c

08006ef4 <__sfputc_r>:
 8006ef4:	6893      	ldr	r3, [r2, #8]
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	b410      	push	{r4}
 8006efc:	6093      	str	r3, [r2, #8]
 8006efe:	da09      	bge.n	8006f14 <__sfputc_r+0x20>
 8006f00:	6994      	ldr	r4, [r2, #24]
 8006f02:	42a3      	cmp	r3, r4
 8006f04:	db02      	blt.n	8006f0c <__sfputc_r+0x18>
 8006f06:	b2cb      	uxtb	r3, r1
 8006f08:	2b0a      	cmp	r3, #10
 8006f0a:	d103      	bne.n	8006f14 <__sfputc_r+0x20>
 8006f0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f10:	f000 bb3e 	b.w	8007590 <__swbuf_r>
 8006f14:	6813      	ldr	r3, [r2, #0]
 8006f16:	1c58      	adds	r0, r3, #1
 8006f18:	6010      	str	r0, [r2, #0]
 8006f1a:	7019      	strb	r1, [r3, #0]
 8006f1c:	b2c8      	uxtb	r0, r1
 8006f1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <__sfputs_r>:
 8006f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f26:	4606      	mov	r6, r0
 8006f28:	460f      	mov	r7, r1
 8006f2a:	4614      	mov	r4, r2
 8006f2c:	18d5      	adds	r5, r2, r3
 8006f2e:	42ac      	cmp	r4, r5
 8006f30:	d008      	beq.n	8006f44 <__sfputs_r+0x20>
 8006f32:	463a      	mov	r2, r7
 8006f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f38:	4630      	mov	r0, r6
 8006f3a:	f7ff ffdb 	bl	8006ef4 <__sfputc_r>
 8006f3e:	1c43      	adds	r3, r0, #1
 8006f40:	d1f5      	bne.n	8006f2e <__sfputs_r+0xa>
 8006f42:	e000      	b.n	8006f46 <__sfputs_r+0x22>
 8006f44:	2000      	movs	r0, #0
 8006f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f48 <_vfiprintf_r>:
 8006f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4c:	b09d      	sub	sp, #116	; 0x74
 8006f4e:	460c      	mov	r4, r1
 8006f50:	4617      	mov	r7, r2
 8006f52:	9303      	str	r3, [sp, #12]
 8006f54:	4606      	mov	r6, r0
 8006f56:	b118      	cbz	r0, 8006f60 <_vfiprintf_r+0x18>
 8006f58:	6983      	ldr	r3, [r0, #24]
 8006f5a:	b90b      	cbnz	r3, 8006f60 <_vfiprintf_r+0x18>
 8006f5c:	f000 fcd4 	bl	8007908 <__sinit>
 8006f60:	4b7f      	ldr	r3, [pc, #508]	; (8007160 <_vfiprintf_r+0x218>)
 8006f62:	429c      	cmp	r4, r3
 8006f64:	d101      	bne.n	8006f6a <_vfiprintf_r+0x22>
 8006f66:	6874      	ldr	r4, [r6, #4]
 8006f68:	e008      	b.n	8006f7c <_vfiprintf_r+0x34>
 8006f6a:	4b7e      	ldr	r3, [pc, #504]	; (8007164 <_vfiprintf_r+0x21c>)
 8006f6c:	429c      	cmp	r4, r3
 8006f6e:	d101      	bne.n	8006f74 <_vfiprintf_r+0x2c>
 8006f70:	68b4      	ldr	r4, [r6, #8]
 8006f72:	e003      	b.n	8006f7c <_vfiprintf_r+0x34>
 8006f74:	4b7c      	ldr	r3, [pc, #496]	; (8007168 <_vfiprintf_r+0x220>)
 8006f76:	429c      	cmp	r4, r3
 8006f78:	bf08      	it	eq
 8006f7a:	68f4      	ldreq	r4, [r6, #12]
 8006f7c:	89a3      	ldrh	r3, [r4, #12]
 8006f7e:	0718      	lsls	r0, r3, #28
 8006f80:	d50c      	bpl.n	8006f9c <_vfiprintf_r+0x54>
 8006f82:	6923      	ldr	r3, [r4, #16]
 8006f84:	b153      	cbz	r3, 8006f9c <_vfiprintf_r+0x54>
 8006f86:	2300      	movs	r3, #0
 8006f88:	9309      	str	r3, [sp, #36]	; 0x24
 8006f8a:	2320      	movs	r3, #32
 8006f8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f90:	2330      	movs	r3, #48	; 0x30
 8006f92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f96:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 800716c <_vfiprintf_r+0x224>
 8006f9a:	e044      	b.n	8007026 <_vfiprintf_r+0xde>
 8006f9c:	4621      	mov	r1, r4
 8006f9e:	4630      	mov	r0, r6
 8006fa0:	f000 fb4a 	bl	8007638 <__swsetup_r>
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	d0ee      	beq.n	8006f86 <_vfiprintf_r+0x3e>
 8006fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fac:	e0d5      	b.n	800715a <_vfiprintf_r+0x212>
 8006fae:	9a03      	ldr	r2, [sp, #12]
 8006fb0:	1d11      	adds	r1, r2, #4
 8006fb2:	6812      	ldr	r2, [r2, #0]
 8006fb4:	9103      	str	r1, [sp, #12]
 8006fb6:	2a00      	cmp	r2, #0
 8006fb8:	f280 808c 	bge.w	80070d4 <_vfiprintf_r+0x18c>
 8006fbc:	4252      	negs	r2, r2
 8006fbe:	f043 0002 	orr.w	r0, r3, #2
 8006fc2:	9207      	str	r2, [sp, #28]
 8006fc4:	9004      	str	r0, [sp, #16]
 8006fc6:	f898 3000 	ldrb.w	r3, [r8]
 8006fca:	2b2e      	cmp	r3, #46	; 0x2e
 8006fcc:	f000 8084 	beq.w	80070d8 <_vfiprintf_r+0x190>
 8006fd0:	2203      	movs	r2, #3
 8006fd2:	f898 1000 	ldrb.w	r1, [r8]
 8006fd6:	4865      	ldr	r0, [pc, #404]	; (800716c <_vfiprintf_r+0x224>)
 8006fd8:	f7f9 f91a 	bl	8000210 <memchr>
 8006fdc:	b148      	cbz	r0, 8006ff2 <_vfiprintf_r+0xaa>
 8006fde:	2340      	movs	r3, #64	; 0x40
 8006fe0:	ebcb 0000 	rsb	r0, fp, r0
 8006fe4:	fa03 f000 	lsl.w	r0, r3, r0
 8006fe8:	9b04      	ldr	r3, [sp, #16]
 8006fea:	4318      	orrs	r0, r3
 8006fec:	9004      	str	r0, [sp, #16]
 8006fee:	f108 0801 	add.w	r8, r8, #1
 8006ff2:	f898 1000 	ldrb.w	r1, [r8]
 8006ff6:	485e      	ldr	r0, [pc, #376]	; (8007170 <_vfiprintf_r+0x228>)
 8006ff8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ffc:	2206      	movs	r2, #6
 8006ffe:	f108 0701 	add.w	r7, r8, #1
 8007002:	f7f9 f905 	bl	8000210 <memchr>
 8007006:	2800      	cmp	r0, #0
 8007008:	f000 8095 	beq.w	8007136 <_vfiprintf_r+0x1ee>
 800700c:	4b59      	ldr	r3, [pc, #356]	; (8007174 <_vfiprintf_r+0x22c>)
 800700e:	2b00      	cmp	r3, #0
 8007010:	f040 8088 	bne.w	8007124 <_vfiprintf_r+0x1dc>
 8007014:	9b03      	ldr	r3, [sp, #12]
 8007016:	3307      	adds	r3, #7
 8007018:	f023 0307 	bic.w	r3, r3, #7
 800701c:	3308      	adds	r3, #8
 800701e:	9303      	str	r3, [sp, #12]
 8007020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007022:	4453      	add	r3, sl
 8007024:	9309      	str	r3, [sp, #36]	; 0x24
 8007026:	46b8      	mov	r8, r7
 8007028:	4645      	mov	r5, r8
 800702a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800702e:	b91b      	cbnz	r3, 8007038 <_vfiprintf_r+0xf0>
 8007030:	ebb8 0907 	subs.w	r9, r8, r7
 8007034:	d00f      	beq.n	8007056 <_vfiprintf_r+0x10e>
 8007036:	e003      	b.n	8007040 <_vfiprintf_r+0xf8>
 8007038:	2b25      	cmp	r3, #37	; 0x25
 800703a:	d0f9      	beq.n	8007030 <_vfiprintf_r+0xe8>
 800703c:	46a8      	mov	r8, r5
 800703e:	e7f3      	b.n	8007028 <_vfiprintf_r+0xe0>
 8007040:	464b      	mov	r3, r9
 8007042:	463a      	mov	r2, r7
 8007044:	4621      	mov	r1, r4
 8007046:	4630      	mov	r0, r6
 8007048:	f7ff ff6c 	bl	8006f24 <__sfputs_r>
 800704c:	3001      	adds	r0, #1
 800704e:	d07f      	beq.n	8007150 <_vfiprintf_r+0x208>
 8007050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007052:	444b      	add	r3, r9
 8007054:	9309      	str	r3, [sp, #36]	; 0x24
 8007056:	f898 3000 	ldrb.w	r3, [r8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d078      	beq.n	8007150 <_vfiprintf_r+0x208>
 800705e:	2300      	movs	r3, #0
 8007060:	f04f 32ff 	mov.w	r2, #4294967295
 8007064:	9304      	str	r3, [sp, #16]
 8007066:	9307      	str	r3, [sp, #28]
 8007068:	9205      	str	r2, [sp, #20]
 800706a:	9306      	str	r3, [sp, #24]
 800706c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007070:	931a      	str	r3, [sp, #104]	; 0x68
 8007072:	2701      	movs	r7, #1
 8007074:	2205      	movs	r2, #5
 8007076:	7829      	ldrb	r1, [r5, #0]
 8007078:	483f      	ldr	r0, [pc, #252]	; (8007178 <_vfiprintf_r+0x230>)
 800707a:	f7f9 f8c9 	bl	8000210 <memchr>
 800707e:	f105 0801 	add.w	r8, r5, #1
 8007082:	9b04      	ldr	r3, [sp, #16]
 8007084:	b138      	cbz	r0, 8007096 <_vfiprintf_r+0x14e>
 8007086:	4a3c      	ldr	r2, [pc, #240]	; (8007178 <_vfiprintf_r+0x230>)
 8007088:	1a80      	subs	r0, r0, r2
 800708a:	fa07 f000 	lsl.w	r0, r7, r0
 800708e:	4318      	orrs	r0, r3
 8007090:	9004      	str	r0, [sp, #16]
 8007092:	4645      	mov	r5, r8
 8007094:	e7ee      	b.n	8007074 <_vfiprintf_r+0x12c>
 8007096:	06d9      	lsls	r1, r3, #27
 8007098:	bf44      	itt	mi
 800709a:	2220      	movmi	r2, #32
 800709c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80070a0:	071a      	lsls	r2, r3, #28
 80070a2:	bf44      	itt	mi
 80070a4:	222b      	movmi	r2, #43	; 0x2b
 80070a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80070aa:	782a      	ldrb	r2, [r5, #0]
 80070ac:	2a2a      	cmp	r2, #42	; 0x2a
 80070ae:	f43f af7e 	beq.w	8006fae <_vfiprintf_r+0x66>
 80070b2:	9a07      	ldr	r2, [sp, #28]
 80070b4:	2100      	movs	r1, #0
 80070b6:	200a      	movs	r0, #10
 80070b8:	46a8      	mov	r8, r5
 80070ba:	3501      	adds	r5, #1
 80070bc:	f898 3000 	ldrb.w	r3, [r8]
 80070c0:	3b30      	subs	r3, #48	; 0x30
 80070c2:	2b09      	cmp	r3, #9
 80070c4:	d803      	bhi.n	80070ce <_vfiprintf_r+0x186>
 80070c6:	fb00 3202 	mla	r2, r0, r2, r3
 80070ca:	2101      	movs	r1, #1
 80070cc:	e7f4      	b.n	80070b8 <_vfiprintf_r+0x170>
 80070ce:	2900      	cmp	r1, #0
 80070d0:	f43f af79 	beq.w	8006fc6 <_vfiprintf_r+0x7e>
 80070d4:	9207      	str	r2, [sp, #28]
 80070d6:	e776      	b.n	8006fc6 <_vfiprintf_r+0x7e>
 80070d8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80070dc:	2b2a      	cmp	r3, #42	; 0x2a
 80070de:	d10b      	bne.n	80070f8 <_vfiprintf_r+0x1b0>
 80070e0:	9b03      	ldr	r3, [sp, #12]
 80070e2:	1d1a      	adds	r2, r3, #4
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	9203      	str	r2, [sp, #12]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	bfb8      	it	lt
 80070ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80070f0:	f108 0802 	add.w	r8, r8, #2
 80070f4:	9305      	str	r3, [sp, #20]
 80070f6:	e76b      	b.n	8006fd0 <_vfiprintf_r+0x88>
 80070f8:	2300      	movs	r3, #0
 80070fa:	9305      	str	r3, [sp, #20]
 80070fc:	f108 0001 	add.w	r0, r8, #1
 8007100:	4619      	mov	r1, r3
 8007102:	250a      	movs	r5, #10
 8007104:	4680      	mov	r8, r0
 8007106:	3001      	adds	r0, #1
 8007108:	f898 2000 	ldrb.w	r2, [r8]
 800710c:	3a30      	subs	r2, #48	; 0x30
 800710e:	2a09      	cmp	r2, #9
 8007110:	d803      	bhi.n	800711a <_vfiprintf_r+0x1d2>
 8007112:	fb05 2101 	mla	r1, r5, r1, r2
 8007116:	2301      	movs	r3, #1
 8007118:	e7f4      	b.n	8007104 <_vfiprintf_r+0x1bc>
 800711a:	2b00      	cmp	r3, #0
 800711c:	f43f af58 	beq.w	8006fd0 <_vfiprintf_r+0x88>
 8007120:	9105      	str	r1, [sp, #20]
 8007122:	e755      	b.n	8006fd0 <_vfiprintf_r+0x88>
 8007124:	ab03      	add	r3, sp, #12
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	4622      	mov	r2, r4
 800712a:	4b14      	ldr	r3, [pc, #80]	; (800717c <_vfiprintf_r+0x234>)
 800712c:	a904      	add	r1, sp, #16
 800712e:	4630      	mov	r0, r6
 8007130:	f3af 8000 	nop.w
 8007134:	e007      	b.n	8007146 <_vfiprintf_r+0x1fe>
 8007136:	ab03      	add	r3, sp, #12
 8007138:	9300      	str	r3, [sp, #0]
 800713a:	4622      	mov	r2, r4
 800713c:	4b0f      	ldr	r3, [pc, #60]	; (800717c <_vfiprintf_r+0x234>)
 800713e:	a904      	add	r1, sp, #16
 8007140:	4630      	mov	r0, r6
 8007142:	f000 f893 	bl	800726c <_printf_i>
 8007146:	f1b0 3fff 	cmp.w	r0, #4294967295
 800714a:	4682      	mov	sl, r0
 800714c:	f47f af68 	bne.w	8007020 <_vfiprintf_r+0xd8>
 8007150:	89a3      	ldrh	r3, [r4, #12]
 8007152:	065b      	lsls	r3, r3, #25
 8007154:	f53f af28 	bmi.w	8006fa8 <_vfiprintf_r+0x60>
 8007158:	9809      	ldr	r0, [sp, #36]	; 0x24
 800715a:	b01d      	add	sp, #116	; 0x74
 800715c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007160:	08008430 	.word	0x08008430
 8007164:	08008450 	.word	0x08008450
 8007168:	08008470 	.word	0x08008470
 800716c:	08008402 	.word	0x08008402
 8007170:	08008406 	.word	0x08008406
 8007174:	00000000 	.word	0x00000000
 8007178:	080083fc 	.word	0x080083fc
 800717c:	08006f25 	.word	0x08006f25

08007180 <_printf_common>:
 8007180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007184:	4691      	mov	r9, r2
 8007186:	461f      	mov	r7, r3
 8007188:	690a      	ldr	r2, [r1, #16]
 800718a:	688b      	ldr	r3, [r1, #8]
 800718c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007190:	4293      	cmp	r3, r2
 8007192:	bfb8      	it	lt
 8007194:	4613      	movlt	r3, r2
 8007196:	f8c9 3000 	str.w	r3, [r9]
 800719a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800719e:	4606      	mov	r6, r0
 80071a0:	460c      	mov	r4, r1
 80071a2:	b112      	cbz	r2, 80071aa <_printf_common+0x2a>
 80071a4:	3301      	adds	r3, #1
 80071a6:	f8c9 3000 	str.w	r3, [r9]
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	0699      	lsls	r1, r3, #26
 80071ae:	bf42      	ittt	mi
 80071b0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80071b4:	3302      	addmi	r3, #2
 80071b6:	f8c9 3000 	strmi.w	r3, [r9]
 80071ba:	6825      	ldr	r5, [r4, #0]
 80071bc:	f015 0506 	ands.w	r5, r5, #6
 80071c0:	d110      	bne.n	80071e4 <_printf_common+0x64>
 80071c2:	f104 0a19 	add.w	sl, r4, #25
 80071c6:	e007      	b.n	80071d8 <_printf_common+0x58>
 80071c8:	2301      	movs	r3, #1
 80071ca:	4652      	mov	r2, sl
 80071cc:	4639      	mov	r1, r7
 80071ce:	4630      	mov	r0, r6
 80071d0:	47c0      	blx	r8
 80071d2:	3001      	adds	r0, #1
 80071d4:	d01a      	beq.n	800720c <_printf_common+0x8c>
 80071d6:	3501      	adds	r5, #1
 80071d8:	68e3      	ldr	r3, [r4, #12]
 80071da:	f8d9 2000 	ldr.w	r2, [r9]
 80071de:	1a9b      	subs	r3, r3, r2
 80071e0:	429d      	cmp	r5, r3
 80071e2:	dbf1      	blt.n	80071c8 <_printf_common+0x48>
 80071e4:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80071e8:	6822      	ldr	r2, [r4, #0]
 80071ea:	3300      	adds	r3, #0
 80071ec:	bf18      	it	ne
 80071ee:	2301      	movne	r3, #1
 80071f0:	0692      	lsls	r2, r2, #26
 80071f2:	d50f      	bpl.n	8007214 <_printf_common+0x94>
 80071f4:	18e1      	adds	r1, r4, r3
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	2030      	movs	r0, #48	; 0x30
 80071fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071fe:	4422      	add	r2, r4
 8007200:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007204:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007208:	3302      	adds	r3, #2
 800720a:	e003      	b.n	8007214 <_printf_common+0x94>
 800720c:	f04f 30ff 	mov.w	r0, #4294967295
 8007210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007214:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007218:	4639      	mov	r1, r7
 800721a:	4630      	mov	r0, r6
 800721c:	47c0      	blx	r8
 800721e:	3001      	adds	r0, #1
 8007220:	d0f4      	beq.n	800720c <_printf_common+0x8c>
 8007222:	6822      	ldr	r2, [r4, #0]
 8007224:	f8d9 5000 	ldr.w	r5, [r9]
 8007228:	68e3      	ldr	r3, [r4, #12]
 800722a:	f002 0206 	and.w	r2, r2, #6
 800722e:	2a04      	cmp	r2, #4
 8007230:	bf08      	it	eq
 8007232:	1b5d      	subeq	r5, r3, r5
 8007234:	6922      	ldr	r2, [r4, #16]
 8007236:	68a3      	ldr	r3, [r4, #8]
 8007238:	bf0c      	ite	eq
 800723a:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800723e:	2500      	movne	r5, #0
 8007240:	4293      	cmp	r3, r2
 8007242:	bfc4      	itt	gt
 8007244:	1a9b      	subgt	r3, r3, r2
 8007246:	18ed      	addgt	r5, r5, r3
 8007248:	f04f 0900 	mov.w	r9, #0
 800724c:	341a      	adds	r4, #26
 800724e:	454d      	cmp	r5, r9
 8007250:	d009      	beq.n	8007266 <_printf_common+0xe6>
 8007252:	2301      	movs	r3, #1
 8007254:	4622      	mov	r2, r4
 8007256:	4639      	mov	r1, r7
 8007258:	4630      	mov	r0, r6
 800725a:	47c0      	blx	r8
 800725c:	3001      	adds	r0, #1
 800725e:	d0d5      	beq.n	800720c <_printf_common+0x8c>
 8007260:	f109 0901 	add.w	r9, r9, #1
 8007264:	e7f3      	b.n	800724e <_printf_common+0xce>
 8007266:	2000      	movs	r0, #0
 8007268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800726c <_printf_i>:
 800726c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007270:	4617      	mov	r7, r2
 8007272:	7e0a      	ldrb	r2, [r1, #24]
 8007274:	b085      	sub	sp, #20
 8007276:	2a6e      	cmp	r2, #110	; 0x6e
 8007278:	4698      	mov	r8, r3
 800727a:	4606      	mov	r6, r0
 800727c:	460c      	mov	r4, r1
 800727e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007280:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007284:	f000 80ae 	beq.w	80073e4 <_printf_i+0x178>
 8007288:	d811      	bhi.n	80072ae <_printf_i+0x42>
 800728a:	2a63      	cmp	r2, #99	; 0x63
 800728c:	d022      	beq.n	80072d4 <_printf_i+0x68>
 800728e:	d809      	bhi.n	80072a4 <_printf_i+0x38>
 8007290:	2a00      	cmp	r2, #0
 8007292:	f000 80bb 	beq.w	800740c <_printf_i+0x1a0>
 8007296:	2a58      	cmp	r2, #88	; 0x58
 8007298:	f040 80ca 	bne.w	8007430 <_printf_i+0x1c4>
 800729c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80072a0:	4983      	ldr	r1, [pc, #524]	; (80074b0 <_printf_i+0x244>)
 80072a2:	e055      	b.n	8007350 <_printf_i+0xe4>
 80072a4:	2a64      	cmp	r2, #100	; 0x64
 80072a6:	d01e      	beq.n	80072e6 <_printf_i+0x7a>
 80072a8:	2a69      	cmp	r2, #105	; 0x69
 80072aa:	d01c      	beq.n	80072e6 <_printf_i+0x7a>
 80072ac:	e0c0      	b.n	8007430 <_printf_i+0x1c4>
 80072ae:	2a73      	cmp	r2, #115	; 0x73
 80072b0:	f000 80b0 	beq.w	8007414 <_printf_i+0x1a8>
 80072b4:	d809      	bhi.n	80072ca <_printf_i+0x5e>
 80072b6:	2a6f      	cmp	r2, #111	; 0x6f
 80072b8:	d02e      	beq.n	8007318 <_printf_i+0xac>
 80072ba:	2a70      	cmp	r2, #112	; 0x70
 80072bc:	f040 80b8 	bne.w	8007430 <_printf_i+0x1c4>
 80072c0:	680a      	ldr	r2, [r1, #0]
 80072c2:	f042 0220 	orr.w	r2, r2, #32
 80072c6:	600a      	str	r2, [r1, #0]
 80072c8:	e03e      	b.n	8007348 <_printf_i+0xdc>
 80072ca:	2a75      	cmp	r2, #117	; 0x75
 80072cc:	d024      	beq.n	8007318 <_printf_i+0xac>
 80072ce:	2a78      	cmp	r2, #120	; 0x78
 80072d0:	d03a      	beq.n	8007348 <_printf_i+0xdc>
 80072d2:	e0ad      	b.n	8007430 <_printf_i+0x1c4>
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80072da:	1d11      	adds	r1, r2, #4
 80072dc:	6019      	str	r1, [r3, #0]
 80072de:	6813      	ldr	r3, [r2, #0]
 80072e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072e4:	e0a8      	b.n	8007438 <_printf_i+0x1cc>
 80072e6:	6821      	ldr	r1, [r4, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	f011 0f80 	tst.w	r1, #128	; 0x80
 80072ee:	d002      	beq.n	80072f6 <_printf_i+0x8a>
 80072f0:	1d11      	adds	r1, r2, #4
 80072f2:	6019      	str	r1, [r3, #0]
 80072f4:	e008      	b.n	8007308 <_printf_i+0x9c>
 80072f6:	f011 0f40 	tst.w	r1, #64	; 0x40
 80072fa:	f102 0104 	add.w	r1, r2, #4
 80072fe:	6019      	str	r1, [r3, #0]
 8007300:	d002      	beq.n	8007308 <_printf_i+0x9c>
 8007302:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007306:	e000      	b.n	800730a <_printf_i+0x9e>
 8007308:	6813      	ldr	r3, [r2, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	da3c      	bge.n	8007388 <_printf_i+0x11c>
 800730e:	222d      	movs	r2, #45	; 0x2d
 8007310:	425b      	negs	r3, r3
 8007312:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007316:	e037      	b.n	8007388 <_printf_i+0x11c>
 8007318:	6821      	ldr	r1, [r4, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007320:	d002      	beq.n	8007328 <_printf_i+0xbc>
 8007322:	1d11      	adds	r1, r2, #4
 8007324:	6019      	str	r1, [r3, #0]
 8007326:	e007      	b.n	8007338 <_printf_i+0xcc>
 8007328:	f011 0f40 	tst.w	r1, #64	; 0x40
 800732c:	f102 0104 	add.w	r1, r2, #4
 8007330:	6019      	str	r1, [r3, #0]
 8007332:	d001      	beq.n	8007338 <_printf_i+0xcc>
 8007334:	8813      	ldrh	r3, [r2, #0]
 8007336:	e000      	b.n	800733a <_printf_i+0xce>
 8007338:	6813      	ldr	r3, [r2, #0]
 800733a:	7e22      	ldrb	r2, [r4, #24]
 800733c:	495c      	ldr	r1, [pc, #368]	; (80074b0 <_printf_i+0x244>)
 800733e:	2a6f      	cmp	r2, #111	; 0x6f
 8007340:	bf14      	ite	ne
 8007342:	220a      	movne	r2, #10
 8007344:	2208      	moveq	r2, #8
 8007346:	e01b      	b.n	8007380 <_printf_i+0x114>
 8007348:	2278      	movs	r2, #120	; 0x78
 800734a:	495a      	ldr	r1, [pc, #360]	; (80074b4 <_printf_i+0x248>)
 800734c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007350:	6822      	ldr	r2, [r4, #0]
 8007352:	6818      	ldr	r0, [r3, #0]
 8007354:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007358:	f100 0504 	add.w	r5, r0, #4
 800735c:	601d      	str	r5, [r3, #0]
 800735e:	d103      	bne.n	8007368 <_printf_i+0xfc>
 8007360:	0655      	lsls	r5, r2, #25
 8007362:	d501      	bpl.n	8007368 <_printf_i+0xfc>
 8007364:	8803      	ldrh	r3, [r0, #0]
 8007366:	e000      	b.n	800736a <_printf_i+0xfe>
 8007368:	6803      	ldr	r3, [r0, #0]
 800736a:	07d0      	lsls	r0, r2, #31
 800736c:	bf44      	itt	mi
 800736e:	f042 0220 	orrmi.w	r2, r2, #32
 8007372:	6022      	strmi	r2, [r4, #0]
 8007374:	b91b      	cbnz	r3, 800737e <_printf_i+0x112>
 8007376:	6822      	ldr	r2, [r4, #0]
 8007378:	f022 0220 	bic.w	r2, r2, #32
 800737c:	6022      	str	r2, [r4, #0]
 800737e:	2210      	movs	r2, #16
 8007380:	2000      	movs	r0, #0
 8007382:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007386:	e001      	b.n	800738c <_printf_i+0x120>
 8007388:	4949      	ldr	r1, [pc, #292]	; (80074b0 <_printf_i+0x244>)
 800738a:	220a      	movs	r2, #10
 800738c:	6865      	ldr	r5, [r4, #4]
 800738e:	60a5      	str	r5, [r4, #8]
 8007390:	2d00      	cmp	r5, #0
 8007392:	db08      	blt.n	80073a6 <_printf_i+0x13a>
 8007394:	6820      	ldr	r0, [r4, #0]
 8007396:	f020 0004 	bic.w	r0, r0, #4
 800739a:	6020      	str	r0, [r4, #0]
 800739c:	b92b      	cbnz	r3, 80073aa <_printf_i+0x13e>
 800739e:	2d00      	cmp	r5, #0
 80073a0:	d17d      	bne.n	800749e <_printf_i+0x232>
 80073a2:	4675      	mov	r5, lr
 80073a4:	e00c      	b.n	80073c0 <_printf_i+0x154>
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d079      	beq.n	800749e <_printf_i+0x232>
 80073aa:	4675      	mov	r5, lr
 80073ac:	fbb3 f0f2 	udiv	r0, r3, r2
 80073b0:	fb02 3310 	mls	r3, r2, r0, r3
 80073b4:	5ccb      	ldrb	r3, [r1, r3]
 80073b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80073ba:	4603      	mov	r3, r0
 80073bc:	2800      	cmp	r0, #0
 80073be:	d1f5      	bne.n	80073ac <_printf_i+0x140>
 80073c0:	2a08      	cmp	r2, #8
 80073c2:	d10b      	bne.n	80073dc <_printf_i+0x170>
 80073c4:	6823      	ldr	r3, [r4, #0]
 80073c6:	07da      	lsls	r2, r3, #31
 80073c8:	d508      	bpl.n	80073dc <_printf_i+0x170>
 80073ca:	6923      	ldr	r3, [r4, #16]
 80073cc:	6862      	ldr	r2, [r4, #4]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	bfde      	ittt	le
 80073d2:	2330      	movle	r3, #48	; 0x30
 80073d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80073d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80073dc:	ebc5 030e 	rsb	r3, r5, lr
 80073e0:	6123      	str	r3, [r4, #16]
 80073e2:	e02e      	b.n	8007442 <_printf_i+0x1d6>
 80073e4:	6808      	ldr	r0, [r1, #0]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	6949      	ldr	r1, [r1, #20]
 80073ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80073ee:	d003      	beq.n	80073f8 <_printf_i+0x18c>
 80073f0:	1d10      	adds	r0, r2, #4
 80073f2:	6018      	str	r0, [r3, #0]
 80073f4:	6813      	ldr	r3, [r2, #0]
 80073f6:	e008      	b.n	800740a <_printf_i+0x19e>
 80073f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073fc:	f102 0004 	add.w	r0, r2, #4
 8007400:	6018      	str	r0, [r3, #0]
 8007402:	6813      	ldr	r3, [r2, #0]
 8007404:	d001      	beq.n	800740a <_printf_i+0x19e>
 8007406:	8019      	strh	r1, [r3, #0]
 8007408:	e000      	b.n	800740c <_printf_i+0x1a0>
 800740a:	6019      	str	r1, [r3, #0]
 800740c:	2300      	movs	r3, #0
 800740e:	6123      	str	r3, [r4, #16]
 8007410:	4675      	mov	r5, lr
 8007412:	e016      	b.n	8007442 <_printf_i+0x1d6>
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	1d11      	adds	r1, r2, #4
 8007418:	6019      	str	r1, [r3, #0]
 800741a:	6815      	ldr	r5, [r2, #0]
 800741c:	6862      	ldr	r2, [r4, #4]
 800741e:	2100      	movs	r1, #0
 8007420:	4628      	mov	r0, r5
 8007422:	f7f8 fef5 	bl	8000210 <memchr>
 8007426:	b108      	cbz	r0, 800742c <_printf_i+0x1c0>
 8007428:	1b40      	subs	r0, r0, r5
 800742a:	6060      	str	r0, [r4, #4]
 800742c:	6863      	ldr	r3, [r4, #4]
 800742e:	e004      	b.n	800743a <_printf_i+0x1ce>
 8007430:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007434:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007438:	2301      	movs	r3, #1
 800743a:	6123      	str	r3, [r4, #16]
 800743c:	2300      	movs	r3, #0
 800743e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007442:	f8cd 8000 	str.w	r8, [sp]
 8007446:	463b      	mov	r3, r7
 8007448:	aa03      	add	r2, sp, #12
 800744a:	4621      	mov	r1, r4
 800744c:	4630      	mov	r0, r6
 800744e:	f7ff fe97 	bl	8007180 <_printf_common>
 8007452:	3001      	adds	r0, #1
 8007454:	d102      	bne.n	800745c <_printf_i+0x1f0>
 8007456:	f04f 30ff 	mov.w	r0, #4294967295
 800745a:	e026      	b.n	80074aa <_printf_i+0x23e>
 800745c:	6923      	ldr	r3, [r4, #16]
 800745e:	462a      	mov	r2, r5
 8007460:	4639      	mov	r1, r7
 8007462:	4630      	mov	r0, r6
 8007464:	47c0      	blx	r8
 8007466:	3001      	adds	r0, #1
 8007468:	d0f5      	beq.n	8007456 <_printf_i+0x1ea>
 800746a:	6823      	ldr	r3, [r4, #0]
 800746c:	079b      	lsls	r3, r3, #30
 800746e:	d510      	bpl.n	8007492 <_printf_i+0x226>
 8007470:	2500      	movs	r5, #0
 8007472:	f104 0919 	add.w	r9, r4, #25
 8007476:	e007      	b.n	8007488 <_printf_i+0x21c>
 8007478:	2301      	movs	r3, #1
 800747a:	464a      	mov	r2, r9
 800747c:	4639      	mov	r1, r7
 800747e:	4630      	mov	r0, r6
 8007480:	47c0      	blx	r8
 8007482:	3001      	adds	r0, #1
 8007484:	d0e7      	beq.n	8007456 <_printf_i+0x1ea>
 8007486:	3501      	adds	r5, #1
 8007488:	68e3      	ldr	r3, [r4, #12]
 800748a:	9a03      	ldr	r2, [sp, #12]
 800748c:	1a9b      	subs	r3, r3, r2
 800748e:	429d      	cmp	r5, r3
 8007490:	dbf2      	blt.n	8007478 <_printf_i+0x20c>
 8007492:	68e0      	ldr	r0, [r4, #12]
 8007494:	9b03      	ldr	r3, [sp, #12]
 8007496:	4298      	cmp	r0, r3
 8007498:	bfb8      	it	lt
 800749a:	4618      	movlt	r0, r3
 800749c:	e005      	b.n	80074aa <_printf_i+0x23e>
 800749e:	780b      	ldrb	r3, [r1, #0]
 80074a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074a8:	e78a      	b.n	80073c0 <_printf_i+0x154>
 80074aa:	b005      	add	sp, #20
 80074ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074b0:	0800840d 	.word	0x0800840d
 80074b4:	0800841e 	.word	0x0800841e

080074b8 <_sbrk_r>:
 80074b8:	b538      	push	{r3, r4, r5, lr}
 80074ba:	4c06      	ldr	r4, [pc, #24]	; (80074d4 <_sbrk_r+0x1c>)
 80074bc:	2300      	movs	r3, #0
 80074be:	4605      	mov	r5, r0
 80074c0:	4608      	mov	r0, r1
 80074c2:	6023      	str	r3, [r4, #0]
 80074c4:	f000 fdce 	bl	8008064 <_sbrk>
 80074c8:	1c43      	adds	r3, r0, #1
 80074ca:	d102      	bne.n	80074d2 <_sbrk_r+0x1a>
 80074cc:	6823      	ldr	r3, [r4, #0]
 80074ce:	b103      	cbz	r3, 80074d2 <_sbrk_r+0x1a>
 80074d0:	602b      	str	r3, [r5, #0]
 80074d2:	bd38      	pop	{r3, r4, r5, pc}
 80074d4:	200067fc 	.word	0x200067fc

080074d8 <_vsniprintf_r>:
 80074d8:	b530      	push	{r4, r5, lr}
 80074da:	1e14      	subs	r4, r2, #0
 80074dc:	4605      	mov	r5, r0
 80074de:	b09b      	sub	sp, #108	; 0x6c
 80074e0:	4618      	mov	r0, r3
 80074e2:	da04      	bge.n	80074ee <_vsniprintf_r+0x16>
 80074e4:	238b      	movs	r3, #139	; 0x8b
 80074e6:	602b      	str	r3, [r5, #0]
 80074e8:	f04f 30ff 	mov.w	r0, #4294967295
 80074ec:	e01d      	b.n	800752a <_vsniprintf_r+0x52>
 80074ee:	f44f 7302 	mov.w	r3, #520	; 0x208
 80074f2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80074f6:	bf14      	ite	ne
 80074f8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80074fc:	4623      	moveq	r3, r4
 80074fe:	9302      	str	r3, [sp, #8]
 8007500:	9305      	str	r3, [sp, #20]
 8007502:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007506:	9100      	str	r1, [sp, #0]
 8007508:	9104      	str	r1, [sp, #16]
 800750a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800750e:	4602      	mov	r2, r0
 8007510:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007512:	4669      	mov	r1, sp
 8007514:	4628      	mov	r0, r5
 8007516:	f000 fb7d 	bl	8007c14 <_svfiprintf_r>
 800751a:	1c43      	adds	r3, r0, #1
 800751c:	bfbc      	itt	lt
 800751e:	238b      	movlt	r3, #139	; 0x8b
 8007520:	602b      	strlt	r3, [r5, #0]
 8007522:	b114      	cbz	r4, 800752a <_vsniprintf_r+0x52>
 8007524:	9b00      	ldr	r3, [sp, #0]
 8007526:	2200      	movs	r2, #0
 8007528:	701a      	strb	r2, [r3, #0]
 800752a:	b01b      	add	sp, #108	; 0x6c
 800752c:	bd30      	pop	{r4, r5, pc}
	...

08007530 <vsniprintf>:
 8007530:	b507      	push	{r0, r1, r2, lr}
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	4613      	mov	r3, r2
 8007536:	460a      	mov	r2, r1
 8007538:	4601      	mov	r1, r0
 800753a:	4803      	ldr	r0, [pc, #12]	; (8007548 <vsniprintf+0x18>)
 800753c:	6800      	ldr	r0, [r0, #0]
 800753e:	f7ff ffcb 	bl	80074d8 <_vsniprintf_r>
 8007542:	b003      	add	sp, #12
 8007544:	f85d fb04 	ldr.w	pc, [sp], #4
 8007548:	200001e4 	.word	0x200001e4

0800754c <_vsiprintf_r>:
 800754c:	b510      	push	{r4, lr}
 800754e:	b09a      	sub	sp, #104	; 0x68
 8007550:	f44f 7402 	mov.w	r4, #520	; 0x208
 8007554:	9100      	str	r1, [sp, #0]
 8007556:	9104      	str	r1, [sp, #16]
 8007558:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800755c:	9102      	str	r1, [sp, #8]
 800755e:	9105      	str	r1, [sp, #20]
 8007560:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007564:	f8ad 100e 	strh.w	r1, [sp, #14]
 8007568:	4669      	mov	r1, sp
 800756a:	f8ad 400c 	strh.w	r4, [sp, #12]
 800756e:	f000 fb51 	bl	8007c14 <_svfiprintf_r>
 8007572:	9b00      	ldr	r3, [sp, #0]
 8007574:	2200      	movs	r2, #0
 8007576:	701a      	strb	r2, [r3, #0]
 8007578:	b01a      	add	sp, #104	; 0x68
 800757a:	bd10      	pop	{r4, pc}

0800757c <vsiprintf>:
 800757c:	4613      	mov	r3, r2
 800757e:	460a      	mov	r2, r1
 8007580:	4601      	mov	r1, r0
 8007582:	4802      	ldr	r0, [pc, #8]	; (800758c <vsiprintf+0x10>)
 8007584:	6800      	ldr	r0, [r0, #0]
 8007586:	f7ff bfe1 	b.w	800754c <_vsiprintf_r>
 800758a:	bf00      	nop
 800758c:	200001e4 	.word	0x200001e4

08007590 <__swbuf_r>:
 8007590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007592:	460f      	mov	r7, r1
 8007594:	4614      	mov	r4, r2
 8007596:	4605      	mov	r5, r0
 8007598:	b118      	cbz	r0, 80075a2 <__swbuf_r+0x12>
 800759a:	6983      	ldr	r3, [r0, #24]
 800759c:	b90b      	cbnz	r3, 80075a2 <__swbuf_r+0x12>
 800759e:	f000 f9b3 	bl	8007908 <__sinit>
 80075a2:	4b22      	ldr	r3, [pc, #136]	; (800762c <__swbuf_r+0x9c>)
 80075a4:	429c      	cmp	r4, r3
 80075a6:	d101      	bne.n	80075ac <__swbuf_r+0x1c>
 80075a8:	686c      	ldr	r4, [r5, #4]
 80075aa:	e008      	b.n	80075be <__swbuf_r+0x2e>
 80075ac:	4b20      	ldr	r3, [pc, #128]	; (8007630 <__swbuf_r+0xa0>)
 80075ae:	429c      	cmp	r4, r3
 80075b0:	d101      	bne.n	80075b6 <__swbuf_r+0x26>
 80075b2:	68ac      	ldr	r4, [r5, #8]
 80075b4:	e003      	b.n	80075be <__swbuf_r+0x2e>
 80075b6:	4b1f      	ldr	r3, [pc, #124]	; (8007634 <__swbuf_r+0xa4>)
 80075b8:	429c      	cmp	r4, r3
 80075ba:	bf08      	it	eq
 80075bc:	68ec      	ldreq	r4, [r5, #12]
 80075be:	69a3      	ldr	r3, [r4, #24]
 80075c0:	60a3      	str	r3, [r4, #8]
 80075c2:	89a3      	ldrh	r3, [r4, #12]
 80075c4:	071a      	lsls	r2, r3, #28
 80075c6:	d509      	bpl.n	80075dc <__swbuf_r+0x4c>
 80075c8:	6923      	ldr	r3, [r4, #16]
 80075ca:	b13b      	cbz	r3, 80075dc <__swbuf_r+0x4c>
 80075cc:	6823      	ldr	r3, [r4, #0]
 80075ce:	6920      	ldr	r0, [r4, #16]
 80075d0:	1a18      	subs	r0, r3, r0
 80075d2:	6963      	ldr	r3, [r4, #20]
 80075d4:	4298      	cmp	r0, r3
 80075d6:	b2fe      	uxtb	r6, r7
 80075d8:	db0f      	blt.n	80075fa <__swbuf_r+0x6a>
 80075da:	e008      	b.n	80075ee <__swbuf_r+0x5e>
 80075dc:	4621      	mov	r1, r4
 80075de:	4628      	mov	r0, r5
 80075e0:	f000 f82a 	bl	8007638 <__swsetup_r>
 80075e4:	2800      	cmp	r0, #0
 80075e6:	d0f1      	beq.n	80075cc <__swbuf_r+0x3c>
 80075e8:	f04f 36ff 	mov.w	r6, #4294967295
 80075ec:	e01b      	b.n	8007626 <__swbuf_r+0x96>
 80075ee:	4621      	mov	r1, r4
 80075f0:	4628      	mov	r0, r5
 80075f2:	f000 f91f 	bl	8007834 <_fflush_r>
 80075f6:	2800      	cmp	r0, #0
 80075f8:	d1f6      	bne.n	80075e8 <__swbuf_r+0x58>
 80075fa:	68a3      	ldr	r3, [r4, #8]
 80075fc:	3b01      	subs	r3, #1
 80075fe:	60a3      	str	r3, [r4, #8]
 8007600:	6823      	ldr	r3, [r4, #0]
 8007602:	1c5a      	adds	r2, r3, #1
 8007604:	6022      	str	r2, [r4, #0]
 8007606:	701f      	strb	r7, [r3, #0]
 8007608:	6963      	ldr	r3, [r4, #20]
 800760a:	3001      	adds	r0, #1
 800760c:	4298      	cmp	r0, r3
 800760e:	d004      	beq.n	800761a <__swbuf_r+0x8a>
 8007610:	89a3      	ldrh	r3, [r4, #12]
 8007612:	07db      	lsls	r3, r3, #31
 8007614:	d507      	bpl.n	8007626 <__swbuf_r+0x96>
 8007616:	2e0a      	cmp	r6, #10
 8007618:	d105      	bne.n	8007626 <__swbuf_r+0x96>
 800761a:	4621      	mov	r1, r4
 800761c:	4628      	mov	r0, r5
 800761e:	f000 f909 	bl	8007834 <_fflush_r>
 8007622:	2800      	cmp	r0, #0
 8007624:	d1e0      	bne.n	80075e8 <__swbuf_r+0x58>
 8007626:	4630      	mov	r0, r6
 8007628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800762a:	bf00      	nop
 800762c:	08008430 	.word	0x08008430
 8007630:	08008450 	.word	0x08008450
 8007634:	08008470 	.word	0x08008470

08007638 <__swsetup_r>:
 8007638:	4b32      	ldr	r3, [pc, #200]	; (8007704 <__swsetup_r+0xcc>)
 800763a:	b570      	push	{r4, r5, r6, lr}
 800763c:	681d      	ldr	r5, [r3, #0]
 800763e:	4606      	mov	r6, r0
 8007640:	460c      	mov	r4, r1
 8007642:	b125      	cbz	r5, 800764e <__swsetup_r+0x16>
 8007644:	69ab      	ldr	r3, [r5, #24]
 8007646:	b913      	cbnz	r3, 800764e <__swsetup_r+0x16>
 8007648:	4628      	mov	r0, r5
 800764a:	f000 f95d 	bl	8007908 <__sinit>
 800764e:	4b2e      	ldr	r3, [pc, #184]	; (8007708 <__swsetup_r+0xd0>)
 8007650:	429c      	cmp	r4, r3
 8007652:	d101      	bne.n	8007658 <__swsetup_r+0x20>
 8007654:	686c      	ldr	r4, [r5, #4]
 8007656:	e008      	b.n	800766a <__swsetup_r+0x32>
 8007658:	4b2c      	ldr	r3, [pc, #176]	; (800770c <__swsetup_r+0xd4>)
 800765a:	429c      	cmp	r4, r3
 800765c:	d101      	bne.n	8007662 <__swsetup_r+0x2a>
 800765e:	68ac      	ldr	r4, [r5, #8]
 8007660:	e003      	b.n	800766a <__swsetup_r+0x32>
 8007662:	4b2b      	ldr	r3, [pc, #172]	; (8007710 <__swsetup_r+0xd8>)
 8007664:	429c      	cmp	r4, r3
 8007666:	bf08      	it	eq
 8007668:	68ec      	ldreq	r4, [r5, #12]
 800766a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800766e:	b29a      	uxth	r2, r3
 8007670:	0715      	lsls	r5, r2, #28
 8007672:	d41d      	bmi.n	80076b0 <__swsetup_r+0x78>
 8007674:	06d0      	lsls	r0, r2, #27
 8007676:	d402      	bmi.n	800767e <__swsetup_r+0x46>
 8007678:	2209      	movs	r2, #9
 800767a:	6032      	str	r2, [r6, #0]
 800767c:	e03a      	b.n	80076f4 <__swsetup_r+0xbc>
 800767e:	0751      	lsls	r1, r2, #29
 8007680:	d512      	bpl.n	80076a8 <__swsetup_r+0x70>
 8007682:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007684:	b141      	cbz	r1, 8007698 <__swsetup_r+0x60>
 8007686:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800768a:	4299      	cmp	r1, r3
 800768c:	d002      	beq.n	8007694 <__swsetup_r+0x5c>
 800768e:	4630      	mov	r0, r6
 8007690:	f7ff fb84 	bl	8006d9c <_free_r>
 8007694:	2300      	movs	r3, #0
 8007696:	6363      	str	r3, [r4, #52]	; 0x34
 8007698:	89a3      	ldrh	r3, [r4, #12]
 800769a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800769e:	81a3      	strh	r3, [r4, #12]
 80076a0:	2300      	movs	r3, #0
 80076a2:	6063      	str	r3, [r4, #4]
 80076a4:	6923      	ldr	r3, [r4, #16]
 80076a6:	6023      	str	r3, [r4, #0]
 80076a8:	89a3      	ldrh	r3, [r4, #12]
 80076aa:	f043 0308 	orr.w	r3, r3, #8
 80076ae:	81a3      	strh	r3, [r4, #12]
 80076b0:	6923      	ldr	r3, [r4, #16]
 80076b2:	b94b      	cbnz	r3, 80076c8 <__swsetup_r+0x90>
 80076b4:	89a3      	ldrh	r3, [r4, #12]
 80076b6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076be:	d003      	beq.n	80076c8 <__swsetup_r+0x90>
 80076c0:	4621      	mov	r1, r4
 80076c2:	4630      	mov	r0, r6
 80076c4:	f000 f9ce 	bl	8007a64 <__smakebuf_r>
 80076c8:	89a2      	ldrh	r2, [r4, #12]
 80076ca:	f012 0301 	ands.w	r3, r2, #1
 80076ce:	d005      	beq.n	80076dc <__swsetup_r+0xa4>
 80076d0:	2300      	movs	r3, #0
 80076d2:	60a3      	str	r3, [r4, #8]
 80076d4:	6963      	ldr	r3, [r4, #20]
 80076d6:	425b      	negs	r3, r3
 80076d8:	61a3      	str	r3, [r4, #24]
 80076da:	e003      	b.n	80076e4 <__swsetup_r+0xac>
 80076dc:	0792      	lsls	r2, r2, #30
 80076de:	bf58      	it	pl
 80076e0:	6963      	ldrpl	r3, [r4, #20]
 80076e2:	60a3      	str	r3, [r4, #8]
 80076e4:	6923      	ldr	r3, [r4, #16]
 80076e6:	b95b      	cbnz	r3, 8007700 <__swsetup_r+0xc8>
 80076e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076ec:	f003 0080 	and.w	r0, r3, #128	; 0x80
 80076f0:	b280      	uxth	r0, r0
 80076f2:	b130      	cbz	r0, 8007702 <__swsetup_r+0xca>
 80076f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076f8:	81a3      	strh	r3, [r4, #12]
 80076fa:	f04f 30ff 	mov.w	r0, #4294967295
 80076fe:	bd70      	pop	{r4, r5, r6, pc}
 8007700:	2000      	movs	r0, #0
 8007702:	bd70      	pop	{r4, r5, r6, pc}
 8007704:	200001e4 	.word	0x200001e4
 8007708:	08008430 	.word	0x08008430
 800770c:	08008450 	.word	0x08008450
 8007710:	08008470 	.word	0x08008470

08007714 <abort>:
 8007714:	b508      	push	{r3, lr}
 8007716:	2006      	movs	r0, #6
 8007718:	f000 fb9a 	bl	8007e50 <raise>
 800771c:	2001      	movs	r0, #1
 800771e:	f000 fcb7 	bl	8008090 <_exit>
	...

08007724 <__sflush_r>:
 8007724:	898a      	ldrh	r2, [r1, #12]
 8007726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800772a:	4605      	mov	r5, r0
 800772c:	0710      	lsls	r0, r2, #28
 800772e:	460c      	mov	r4, r1
 8007730:	d459      	bmi.n	80077e6 <__sflush_r+0xc2>
 8007732:	684b      	ldr	r3, [r1, #4]
 8007734:	2b00      	cmp	r3, #0
 8007736:	dc02      	bgt.n	800773e <__sflush_r+0x1a>
 8007738:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800773a:	2b00      	cmp	r3, #0
 800773c:	dd17      	ble.n	800776e <__sflush_r+0x4a>
 800773e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007740:	b1ae      	cbz	r6, 800776e <__sflush_r+0x4a>
 8007742:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007746:	2300      	movs	r3, #0
 8007748:	b292      	uxth	r2, r2
 800774a:	682f      	ldr	r7, [r5, #0]
 800774c:	602b      	str	r3, [r5, #0]
 800774e:	b10a      	cbz	r2, 8007754 <__sflush_r+0x30>
 8007750:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007752:	e015      	b.n	8007780 <__sflush_r+0x5c>
 8007754:	6a21      	ldr	r1, [r4, #32]
 8007756:	2301      	movs	r3, #1
 8007758:	4628      	mov	r0, r5
 800775a:	47b0      	blx	r6
 800775c:	1c41      	adds	r1, r0, #1
 800775e:	d10f      	bne.n	8007780 <__sflush_r+0x5c>
 8007760:	682b      	ldr	r3, [r5, #0]
 8007762:	b16b      	cbz	r3, 8007780 <__sflush_r+0x5c>
 8007764:	2b1d      	cmp	r3, #29
 8007766:	d001      	beq.n	800776c <__sflush_r+0x48>
 8007768:	2b16      	cmp	r3, #22
 800776a:	d103      	bne.n	8007774 <__sflush_r+0x50>
 800776c:	602f      	str	r7, [r5, #0]
 800776e:	2000      	movs	r0, #0
 8007770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007774:	89a3      	ldrh	r3, [r4, #12]
 8007776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800777a:	81a3      	strh	r3, [r4, #12]
 800777c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007780:	89a3      	ldrh	r3, [r4, #12]
 8007782:	075a      	lsls	r2, r3, #29
 8007784:	d505      	bpl.n	8007792 <__sflush_r+0x6e>
 8007786:	6863      	ldr	r3, [r4, #4]
 8007788:	1ac0      	subs	r0, r0, r3
 800778a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800778c:	b10b      	cbz	r3, 8007792 <__sflush_r+0x6e>
 800778e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007790:	1ac0      	subs	r0, r0, r3
 8007792:	2300      	movs	r3, #0
 8007794:	4602      	mov	r2, r0
 8007796:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007798:	6a21      	ldr	r1, [r4, #32]
 800779a:	4628      	mov	r0, r5
 800779c:	47b0      	blx	r6
 800779e:	1c43      	adds	r3, r0, #1
 80077a0:	89a3      	ldrh	r3, [r4, #12]
 80077a2:	d106      	bne.n	80077b2 <__sflush_r+0x8e>
 80077a4:	6829      	ldr	r1, [r5, #0]
 80077a6:	291d      	cmp	r1, #29
 80077a8:	d83a      	bhi.n	8007820 <__sflush_r+0xfc>
 80077aa:	4a21      	ldr	r2, [pc, #132]	; (8007830 <__sflush_r+0x10c>)
 80077ac:	40ca      	lsrs	r2, r1
 80077ae:	07d6      	lsls	r6, r2, #31
 80077b0:	d536      	bpl.n	8007820 <__sflush_r+0xfc>
 80077b2:	2200      	movs	r2, #0
 80077b4:	6062      	str	r2, [r4, #4]
 80077b6:	04d9      	lsls	r1, r3, #19
 80077b8:	6922      	ldr	r2, [r4, #16]
 80077ba:	6022      	str	r2, [r4, #0]
 80077bc:	d504      	bpl.n	80077c8 <__sflush_r+0xa4>
 80077be:	1c42      	adds	r2, r0, #1
 80077c0:	d101      	bne.n	80077c6 <__sflush_r+0xa2>
 80077c2:	682b      	ldr	r3, [r5, #0]
 80077c4:	b903      	cbnz	r3, 80077c8 <__sflush_r+0xa4>
 80077c6:	6560      	str	r0, [r4, #84]	; 0x54
 80077c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077ca:	602f      	str	r7, [r5, #0]
 80077cc:	2900      	cmp	r1, #0
 80077ce:	d0ce      	beq.n	800776e <__sflush_r+0x4a>
 80077d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077d4:	4299      	cmp	r1, r3
 80077d6:	d002      	beq.n	80077de <__sflush_r+0xba>
 80077d8:	4628      	mov	r0, r5
 80077da:	f7ff fadf 	bl	8006d9c <_free_r>
 80077de:	2000      	movs	r0, #0
 80077e0:	6360      	str	r0, [r4, #52]	; 0x34
 80077e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077e6:	690f      	ldr	r7, [r1, #16]
 80077e8:	2f00      	cmp	r7, #0
 80077ea:	d0c0      	beq.n	800776e <__sflush_r+0x4a>
 80077ec:	0793      	lsls	r3, r2, #30
 80077ee:	680e      	ldr	r6, [r1, #0]
 80077f0:	bf08      	it	eq
 80077f2:	694b      	ldreq	r3, [r1, #20]
 80077f4:	600f      	str	r7, [r1, #0]
 80077f6:	bf18      	it	ne
 80077f8:	2300      	movne	r3, #0
 80077fa:	ebc7 0806 	rsb	r8, r7, r6
 80077fe:	608b      	str	r3, [r1, #8]
 8007800:	e002      	b.n	8007808 <__sflush_r+0xe4>
 8007802:	4407      	add	r7, r0
 8007804:	ebc0 0808 	rsb	r8, r0, r8
 8007808:	f1b8 0f00 	cmp.w	r8, #0
 800780c:	ddaf      	ble.n	800776e <__sflush_r+0x4a>
 800780e:	4643      	mov	r3, r8
 8007810:	463a      	mov	r2, r7
 8007812:	6a21      	ldr	r1, [r4, #32]
 8007814:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007816:	4628      	mov	r0, r5
 8007818:	47b0      	blx	r6
 800781a:	2800      	cmp	r0, #0
 800781c:	dcf1      	bgt.n	8007802 <__sflush_r+0xde>
 800781e:	89a3      	ldrh	r3, [r4, #12]
 8007820:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007824:	81a3      	strh	r3, [r4, #12]
 8007826:	f04f 30ff 	mov.w	r0, #4294967295
 800782a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800782e:	bf00      	nop
 8007830:	20400001 	.word	0x20400001

08007834 <_fflush_r>:
 8007834:	b538      	push	{r3, r4, r5, lr}
 8007836:	690b      	ldr	r3, [r1, #16]
 8007838:	4605      	mov	r5, r0
 800783a:	460c      	mov	r4, r1
 800783c:	b1db      	cbz	r3, 8007876 <_fflush_r+0x42>
 800783e:	b118      	cbz	r0, 8007848 <_fflush_r+0x14>
 8007840:	6983      	ldr	r3, [r0, #24]
 8007842:	b90b      	cbnz	r3, 8007848 <_fflush_r+0x14>
 8007844:	f000 f860 	bl	8007908 <__sinit>
 8007848:	4b0c      	ldr	r3, [pc, #48]	; (800787c <_fflush_r+0x48>)
 800784a:	429c      	cmp	r4, r3
 800784c:	d101      	bne.n	8007852 <_fflush_r+0x1e>
 800784e:	686c      	ldr	r4, [r5, #4]
 8007850:	e008      	b.n	8007864 <_fflush_r+0x30>
 8007852:	4b0b      	ldr	r3, [pc, #44]	; (8007880 <_fflush_r+0x4c>)
 8007854:	429c      	cmp	r4, r3
 8007856:	d101      	bne.n	800785c <_fflush_r+0x28>
 8007858:	68ac      	ldr	r4, [r5, #8]
 800785a:	e003      	b.n	8007864 <_fflush_r+0x30>
 800785c:	4b09      	ldr	r3, [pc, #36]	; (8007884 <_fflush_r+0x50>)
 800785e:	429c      	cmp	r4, r3
 8007860:	bf08      	it	eq
 8007862:	68ec      	ldreq	r4, [r5, #12]
 8007864:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007868:	b12b      	cbz	r3, 8007876 <_fflush_r+0x42>
 800786a:	4621      	mov	r1, r4
 800786c:	4628      	mov	r0, r5
 800786e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007872:	f7ff bf57 	b.w	8007724 <__sflush_r>
 8007876:	2000      	movs	r0, #0
 8007878:	bd38      	pop	{r3, r4, r5, pc}
 800787a:	bf00      	nop
 800787c:	08008430 	.word	0x08008430
 8007880:	08008450 	.word	0x08008450
 8007884:	08008470 	.word	0x08008470

08007888 <_cleanup_r>:
 8007888:	4901      	ldr	r1, [pc, #4]	; (8007890 <_cleanup_r+0x8>)
 800788a:	f000 b8a9 	b.w	80079e0 <_fwalk_reent>
 800788e:	bf00      	nop
 8007890:	08007835 	.word	0x08007835

08007894 <std.isra.0>:
 8007894:	2300      	movs	r3, #0
 8007896:	b510      	push	{r4, lr}
 8007898:	4604      	mov	r4, r0
 800789a:	6003      	str	r3, [r0, #0]
 800789c:	6043      	str	r3, [r0, #4]
 800789e:	6083      	str	r3, [r0, #8]
 80078a0:	8181      	strh	r1, [r0, #12]
 80078a2:	6643      	str	r3, [r0, #100]	; 0x64
 80078a4:	81c2      	strh	r2, [r0, #14]
 80078a6:	6103      	str	r3, [r0, #16]
 80078a8:	6143      	str	r3, [r0, #20]
 80078aa:	6183      	str	r3, [r0, #24]
 80078ac:	4619      	mov	r1, r3
 80078ae:	2208      	movs	r2, #8
 80078b0:	305c      	adds	r0, #92	; 0x5c
 80078b2:	f7ff fa6a 	bl	8006d8a <memset>
 80078b6:	4b05      	ldr	r3, [pc, #20]	; (80078cc <std.isra.0+0x38>)
 80078b8:	6263      	str	r3, [r4, #36]	; 0x24
 80078ba:	4b05      	ldr	r3, [pc, #20]	; (80078d0 <std.isra.0+0x3c>)
 80078bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80078be:	4b05      	ldr	r3, [pc, #20]	; (80078d4 <std.isra.0+0x40>)
 80078c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80078c2:	4b05      	ldr	r3, [pc, #20]	; (80078d8 <std.isra.0+0x44>)
 80078c4:	6224      	str	r4, [r4, #32]
 80078c6:	6323      	str	r3, [r4, #48]	; 0x30
 80078c8:	bd10      	pop	{r4, pc}
 80078ca:	bf00      	nop
 80078cc:	08007e89 	.word	0x08007e89
 80078d0:	08007eab 	.word	0x08007eab
 80078d4:	08007ee3 	.word	0x08007ee3
 80078d8:	08007f07 	.word	0x08007f07

080078dc <__sfmoreglue>:
 80078dc:	b570      	push	{r4, r5, r6, lr}
 80078de:	2368      	movs	r3, #104	; 0x68
 80078e0:	1e4d      	subs	r5, r1, #1
 80078e2:	435d      	muls	r5, r3
 80078e4:	460e      	mov	r6, r1
 80078e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80078ea:	f7ff faa5 	bl	8006e38 <_malloc_r>
 80078ee:	4604      	mov	r4, r0
 80078f0:	b140      	cbz	r0, 8007904 <__sfmoreglue+0x28>
 80078f2:	2100      	movs	r1, #0
 80078f4:	e880 0042 	stmia.w	r0, {r1, r6}
 80078f8:	300c      	adds	r0, #12
 80078fa:	60a0      	str	r0, [r4, #8]
 80078fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007900:	f7ff fa43 	bl	8006d8a <memset>
 8007904:	4620      	mov	r0, r4
 8007906:	bd70      	pop	{r4, r5, r6, pc}

08007908 <__sinit>:
 8007908:	6983      	ldr	r3, [r0, #24]
 800790a:	b510      	push	{r4, lr}
 800790c:	4604      	mov	r4, r0
 800790e:	bb33      	cbnz	r3, 800795e <__sinit+0x56>
 8007910:	6483      	str	r3, [r0, #72]	; 0x48
 8007912:	64c3      	str	r3, [r0, #76]	; 0x4c
 8007914:	6503      	str	r3, [r0, #80]	; 0x50
 8007916:	4b12      	ldr	r3, [pc, #72]	; (8007960 <__sinit+0x58>)
 8007918:	4a12      	ldr	r2, [pc, #72]	; (8007964 <__sinit+0x5c>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6282      	str	r2, [r0, #40]	; 0x28
 800791e:	4298      	cmp	r0, r3
 8007920:	bf04      	itt	eq
 8007922:	2301      	moveq	r3, #1
 8007924:	6183      	streq	r3, [r0, #24]
 8007926:	f000 f81f 	bl	8007968 <__sfp>
 800792a:	6060      	str	r0, [r4, #4]
 800792c:	4620      	mov	r0, r4
 800792e:	f000 f81b 	bl	8007968 <__sfp>
 8007932:	60a0      	str	r0, [r4, #8]
 8007934:	4620      	mov	r0, r4
 8007936:	f000 f817 	bl	8007968 <__sfp>
 800793a:	2200      	movs	r2, #0
 800793c:	60e0      	str	r0, [r4, #12]
 800793e:	2104      	movs	r1, #4
 8007940:	6860      	ldr	r0, [r4, #4]
 8007942:	f7ff ffa7 	bl	8007894 <std.isra.0>
 8007946:	2201      	movs	r2, #1
 8007948:	2109      	movs	r1, #9
 800794a:	68a0      	ldr	r0, [r4, #8]
 800794c:	f7ff ffa2 	bl	8007894 <std.isra.0>
 8007950:	2202      	movs	r2, #2
 8007952:	2112      	movs	r1, #18
 8007954:	68e0      	ldr	r0, [r4, #12]
 8007956:	f7ff ff9d 	bl	8007894 <std.isra.0>
 800795a:	2301      	movs	r3, #1
 800795c:	61a3      	str	r3, [r4, #24]
 800795e:	bd10      	pop	{r4, pc}
 8007960:	080083f8 	.word	0x080083f8
 8007964:	08007889 	.word	0x08007889

08007968 <__sfp>:
 8007968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796a:	4b1c      	ldr	r3, [pc, #112]	; (80079dc <__sfp+0x74>)
 800796c:	681e      	ldr	r6, [r3, #0]
 800796e:	69b3      	ldr	r3, [r6, #24]
 8007970:	4607      	mov	r7, r0
 8007972:	b913      	cbnz	r3, 800797a <__sfp+0x12>
 8007974:	4630      	mov	r0, r6
 8007976:	f7ff ffc7 	bl	8007908 <__sinit>
 800797a:	3648      	adds	r6, #72	; 0x48
 800797c:	68b4      	ldr	r4, [r6, #8]
 800797e:	6873      	ldr	r3, [r6, #4]
 8007980:	3b01      	subs	r3, #1
 8007982:	d404      	bmi.n	800798e <__sfp+0x26>
 8007984:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007988:	b17d      	cbz	r5, 80079aa <__sfp+0x42>
 800798a:	3468      	adds	r4, #104	; 0x68
 800798c:	e7f8      	b.n	8007980 <__sfp+0x18>
 800798e:	6833      	ldr	r3, [r6, #0]
 8007990:	b10b      	cbz	r3, 8007996 <__sfp+0x2e>
 8007992:	6836      	ldr	r6, [r6, #0]
 8007994:	e7f2      	b.n	800797c <__sfp+0x14>
 8007996:	2104      	movs	r1, #4
 8007998:	4638      	mov	r0, r7
 800799a:	f7ff ff9f 	bl	80078dc <__sfmoreglue>
 800799e:	6030      	str	r0, [r6, #0]
 80079a0:	2800      	cmp	r0, #0
 80079a2:	d1f6      	bne.n	8007992 <__sfp+0x2a>
 80079a4:	230c      	movs	r3, #12
 80079a6:	603b      	str	r3, [r7, #0]
 80079a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80079ae:	81e3      	strh	r3, [r4, #14]
 80079b0:	2301      	movs	r3, #1
 80079b2:	81a3      	strh	r3, [r4, #12]
 80079b4:	6665      	str	r5, [r4, #100]	; 0x64
 80079b6:	6025      	str	r5, [r4, #0]
 80079b8:	60a5      	str	r5, [r4, #8]
 80079ba:	6065      	str	r5, [r4, #4]
 80079bc:	6125      	str	r5, [r4, #16]
 80079be:	6165      	str	r5, [r4, #20]
 80079c0:	61a5      	str	r5, [r4, #24]
 80079c2:	2208      	movs	r2, #8
 80079c4:	4629      	mov	r1, r5
 80079c6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80079ca:	f7ff f9de 	bl	8006d8a <memset>
 80079ce:	6365      	str	r5, [r4, #52]	; 0x34
 80079d0:	63a5      	str	r5, [r4, #56]	; 0x38
 80079d2:	64a5      	str	r5, [r4, #72]	; 0x48
 80079d4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80079d6:	4620      	mov	r0, r4
 80079d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079da:	bf00      	nop
 80079dc:	080083f8 	.word	0x080083f8

080079e0 <_fwalk_reent>:
 80079e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079e4:	4680      	mov	r8, r0
 80079e6:	4689      	mov	r9, r1
 80079e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80079ec:	2600      	movs	r6, #0
 80079ee:	b194      	cbz	r4, 8007a16 <_fwalk_reent+0x36>
 80079f0:	68a5      	ldr	r5, [r4, #8]
 80079f2:	6867      	ldr	r7, [r4, #4]
 80079f4:	3f01      	subs	r7, #1
 80079f6:	d40c      	bmi.n	8007a12 <_fwalk_reent+0x32>
 80079f8:	89ab      	ldrh	r3, [r5, #12]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d907      	bls.n	8007a0e <_fwalk_reent+0x2e>
 80079fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a02:	3301      	adds	r3, #1
 8007a04:	d003      	beq.n	8007a0e <_fwalk_reent+0x2e>
 8007a06:	4629      	mov	r1, r5
 8007a08:	4640      	mov	r0, r8
 8007a0a:	47c8      	blx	r9
 8007a0c:	4306      	orrs	r6, r0
 8007a0e:	3568      	adds	r5, #104	; 0x68
 8007a10:	e7f0      	b.n	80079f4 <_fwalk_reent+0x14>
 8007a12:	6824      	ldr	r4, [r4, #0]
 8007a14:	e7eb      	b.n	80079ee <_fwalk_reent+0xe>
 8007a16:	4630      	mov	r0, r6
 8007a18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007a1c <__swhatbuf_r>:
 8007a1c:	b570      	push	{r4, r5, r6, lr}
 8007a1e:	460e      	mov	r6, r1
 8007a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a24:	2900      	cmp	r1, #0
 8007a26:	b090      	sub	sp, #64	; 0x40
 8007a28:	4614      	mov	r4, r2
 8007a2a:	461d      	mov	r5, r3
 8007a2c:	da06      	bge.n	8007a3c <__swhatbuf_r+0x20>
 8007a2e:	2300      	movs	r3, #0
 8007a30:	602b      	str	r3, [r5, #0]
 8007a32:	89b3      	ldrh	r3, [r6, #12]
 8007a34:	061a      	lsls	r2, r3, #24
 8007a36:	d50e      	bpl.n	8007a56 <__swhatbuf_r+0x3a>
 8007a38:	2340      	movs	r3, #64	; 0x40
 8007a3a:	e00e      	b.n	8007a5a <__swhatbuf_r+0x3e>
 8007a3c:	aa01      	add	r2, sp, #4
 8007a3e:	f000 fa89 	bl	8007f54 <_fstat_r>
 8007a42:	2800      	cmp	r0, #0
 8007a44:	dbf3      	blt.n	8007a2e <__swhatbuf_r+0x12>
 8007a46:	9a02      	ldr	r2, [sp, #8]
 8007a48:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007a4c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007a50:	425a      	negs	r2, r3
 8007a52:	415a      	adcs	r2, r3
 8007a54:	602a      	str	r2, [r5, #0]
 8007a56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a5a:	2000      	movs	r0, #0
 8007a5c:	6023      	str	r3, [r4, #0]
 8007a5e:	b010      	add	sp, #64	; 0x40
 8007a60:	bd70      	pop	{r4, r5, r6, pc}
	...

08007a64 <__smakebuf_r>:
 8007a64:	898b      	ldrh	r3, [r1, #12]
 8007a66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a68:	079e      	lsls	r6, r3, #30
 8007a6a:	4605      	mov	r5, r0
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	d410      	bmi.n	8007a92 <__smakebuf_r+0x2e>
 8007a70:	ab01      	add	r3, sp, #4
 8007a72:	466a      	mov	r2, sp
 8007a74:	f7ff ffd2 	bl	8007a1c <__swhatbuf_r>
 8007a78:	9900      	ldr	r1, [sp, #0]
 8007a7a:	4606      	mov	r6, r0
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	f7ff f9db 	bl	8006e38 <_malloc_r>
 8007a82:	b968      	cbnz	r0, 8007aa0 <__smakebuf_r+0x3c>
 8007a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a88:	059a      	lsls	r2, r3, #22
 8007a8a:	d422      	bmi.n	8007ad2 <__smakebuf_r+0x6e>
 8007a8c:	f043 0302 	orr.w	r3, r3, #2
 8007a90:	81a3      	strh	r3, [r4, #12]
 8007a92:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a96:	6023      	str	r3, [r4, #0]
 8007a98:	6123      	str	r3, [r4, #16]
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	6163      	str	r3, [r4, #20]
 8007a9e:	e018      	b.n	8007ad2 <__smakebuf_r+0x6e>
 8007aa0:	4b0d      	ldr	r3, [pc, #52]	; (8007ad8 <__smakebuf_r+0x74>)
 8007aa2:	62ab      	str	r3, [r5, #40]	; 0x28
 8007aa4:	89a3      	ldrh	r3, [r4, #12]
 8007aa6:	6020      	str	r0, [r4, #0]
 8007aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aac:	81a3      	strh	r3, [r4, #12]
 8007aae:	9b00      	ldr	r3, [sp, #0]
 8007ab0:	6163      	str	r3, [r4, #20]
 8007ab2:	9b01      	ldr	r3, [sp, #4]
 8007ab4:	6120      	str	r0, [r4, #16]
 8007ab6:	b14b      	cbz	r3, 8007acc <__smakebuf_r+0x68>
 8007ab8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007abc:	4628      	mov	r0, r5
 8007abe:	f000 fa5b 	bl	8007f78 <_isatty_r>
 8007ac2:	b118      	cbz	r0, 8007acc <__smakebuf_r+0x68>
 8007ac4:	89a3      	ldrh	r3, [r4, #12]
 8007ac6:	f043 0301 	orr.w	r3, r3, #1
 8007aca:	81a3      	strh	r3, [r4, #12]
 8007acc:	89a0      	ldrh	r0, [r4, #12]
 8007ace:	4330      	orrs	r0, r6
 8007ad0:	81a0      	strh	r0, [r4, #12]
 8007ad2:	b002      	add	sp, #8
 8007ad4:	bd70      	pop	{r4, r5, r6, pc}
 8007ad6:	bf00      	nop
 8007ad8:	08007889 	.word	0x08007889

08007adc <memmove>:
 8007adc:	4288      	cmp	r0, r1
 8007ade:	b510      	push	{r4, lr}
 8007ae0:	eb01 0302 	add.w	r3, r1, r2
 8007ae4:	d801      	bhi.n	8007aea <memmove+0xe>
 8007ae6:	1e42      	subs	r2, r0, #1
 8007ae8:	e00b      	b.n	8007b02 <memmove+0x26>
 8007aea:	4298      	cmp	r0, r3
 8007aec:	d2fb      	bcs.n	8007ae6 <memmove+0xa>
 8007aee:	1881      	adds	r1, r0, r2
 8007af0:	1ad2      	subs	r2, r2, r3
 8007af2:	42d3      	cmn	r3, r2
 8007af4:	d004      	beq.n	8007b00 <memmove+0x24>
 8007af6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007afa:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007afe:	e7f8      	b.n	8007af2 <memmove+0x16>
 8007b00:	bd10      	pop	{r4, pc}
 8007b02:	4299      	cmp	r1, r3
 8007b04:	d004      	beq.n	8007b10 <memmove+0x34>
 8007b06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b0a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007b0e:	e7f8      	b.n	8007b02 <memmove+0x26>
 8007b10:	bd10      	pop	{r4, pc}

08007b12 <__malloc_lock>:
 8007b12:	4770      	bx	lr

08007b14 <__malloc_unlock>:
 8007b14:	4770      	bx	lr

08007b16 <_realloc_r>:
 8007b16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b18:	4607      	mov	r7, r0
 8007b1a:	4615      	mov	r5, r2
 8007b1c:	460e      	mov	r6, r1
 8007b1e:	b921      	cbnz	r1, 8007b2a <_realloc_r+0x14>
 8007b20:	4611      	mov	r1, r2
 8007b22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007b26:	f7ff b987 	b.w	8006e38 <_malloc_r>
 8007b2a:	b91a      	cbnz	r2, 8007b34 <_realloc_r+0x1e>
 8007b2c:	f7ff f936 	bl	8006d9c <_free_r>
 8007b30:	4628      	mov	r0, r5
 8007b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b34:	f000 fa42 	bl	8007fbc <_malloc_usable_size_r>
 8007b38:	4285      	cmp	r5, r0
 8007b3a:	d90e      	bls.n	8007b5a <_realloc_r+0x44>
 8007b3c:	4629      	mov	r1, r5
 8007b3e:	4638      	mov	r0, r7
 8007b40:	f7ff f97a 	bl	8006e38 <_malloc_r>
 8007b44:	4604      	mov	r4, r0
 8007b46:	b150      	cbz	r0, 8007b5e <_realloc_r+0x48>
 8007b48:	4631      	mov	r1, r6
 8007b4a:	462a      	mov	r2, r5
 8007b4c:	f7ff f912 	bl	8006d74 <memcpy>
 8007b50:	4631      	mov	r1, r6
 8007b52:	4638      	mov	r0, r7
 8007b54:	f7ff f922 	bl	8006d9c <_free_r>
 8007b58:	e001      	b.n	8007b5e <_realloc_r+0x48>
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b5e:	4620      	mov	r0, r4
 8007b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007b62 <__ssputs_r>:
 8007b62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b66:	688e      	ldr	r6, [r1, #8]
 8007b68:	429e      	cmp	r6, r3
 8007b6a:	4682      	mov	sl, r0
 8007b6c:	460c      	mov	r4, r1
 8007b6e:	4691      	mov	r9, r2
 8007b70:	4698      	mov	r8, r3
 8007b72:	d83e      	bhi.n	8007bf2 <__ssputs_r+0x90>
 8007b74:	898a      	ldrh	r2, [r1, #12]
 8007b76:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b7a:	d03a      	beq.n	8007bf2 <__ssputs_r+0x90>
 8007b7c:	6825      	ldr	r5, [r4, #0]
 8007b7e:	6909      	ldr	r1, [r1, #16]
 8007b80:	1a6f      	subs	r7, r5, r1
 8007b82:	6965      	ldr	r5, [r4, #20]
 8007b84:	2302      	movs	r3, #2
 8007b86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b8a:	fb95 f5f3 	sdiv	r5, r5, r3
 8007b8e:	1c7b      	adds	r3, r7, #1
 8007b90:	4443      	add	r3, r8
 8007b92:	429d      	cmp	r5, r3
 8007b94:	bf38      	it	cc
 8007b96:	461d      	movcc	r5, r3
 8007b98:	0553      	lsls	r3, r2, #21
 8007b9a:	d50f      	bpl.n	8007bbc <__ssputs_r+0x5a>
 8007b9c:	4629      	mov	r1, r5
 8007b9e:	f7ff f94b 	bl	8006e38 <_malloc_r>
 8007ba2:	4606      	mov	r6, r0
 8007ba4:	b198      	cbz	r0, 8007bce <__ssputs_r+0x6c>
 8007ba6:	463a      	mov	r2, r7
 8007ba8:	6921      	ldr	r1, [r4, #16]
 8007baa:	f7ff f8e3 	bl	8006d74 <memcpy>
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007bb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bb8:	81a3      	strh	r3, [r4, #12]
 8007bba:	e013      	b.n	8007be4 <__ssputs_r+0x82>
 8007bbc:	462a      	mov	r2, r5
 8007bbe:	f7ff ffaa 	bl	8007b16 <_realloc_r>
 8007bc2:	4606      	mov	r6, r0
 8007bc4:	b970      	cbnz	r0, 8007be4 <__ssputs_r+0x82>
 8007bc6:	6921      	ldr	r1, [r4, #16]
 8007bc8:	4650      	mov	r0, sl
 8007bca:	f7ff f8e7 	bl	8006d9c <_free_r>
 8007bce:	230c      	movs	r3, #12
 8007bd0:	f8ca 3000 	str.w	r3, [sl]
 8007bd4:	89a3      	ldrh	r3, [r4, #12]
 8007bd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bda:	81a3      	strh	r3, [r4, #12]
 8007bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8007be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007be4:	6126      	str	r6, [r4, #16]
 8007be6:	6165      	str	r5, [r4, #20]
 8007be8:	443e      	add	r6, r7
 8007bea:	1bed      	subs	r5, r5, r7
 8007bec:	6026      	str	r6, [r4, #0]
 8007bee:	60a5      	str	r5, [r4, #8]
 8007bf0:	4646      	mov	r6, r8
 8007bf2:	4546      	cmp	r6, r8
 8007bf4:	bf28      	it	cs
 8007bf6:	4646      	movcs	r6, r8
 8007bf8:	4632      	mov	r2, r6
 8007bfa:	4649      	mov	r1, r9
 8007bfc:	6820      	ldr	r0, [r4, #0]
 8007bfe:	f7ff ff6d 	bl	8007adc <memmove>
 8007c02:	68a3      	ldr	r3, [r4, #8]
 8007c04:	1b9b      	subs	r3, r3, r6
 8007c06:	60a3      	str	r3, [r4, #8]
 8007c08:	6823      	ldr	r3, [r4, #0]
 8007c0a:	441e      	add	r6, r3
 8007c0c:	6026      	str	r6, [r4, #0]
 8007c0e:	2000      	movs	r0, #0
 8007c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007c14 <_svfiprintf_r>:
 8007c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c18:	b09d      	sub	sp, #116	; 0x74
 8007c1a:	4680      	mov	r8, r0
 8007c1c:	9303      	str	r3, [sp, #12]
 8007c1e:	898b      	ldrh	r3, [r1, #12]
 8007c20:	061c      	lsls	r4, r3, #24
 8007c22:	460d      	mov	r5, r1
 8007c24:	4616      	mov	r6, r2
 8007c26:	d50d      	bpl.n	8007c44 <_svfiprintf_r+0x30>
 8007c28:	690b      	ldr	r3, [r1, #16]
 8007c2a:	b95b      	cbnz	r3, 8007c44 <_svfiprintf_r+0x30>
 8007c2c:	2140      	movs	r1, #64	; 0x40
 8007c2e:	f7ff f903 	bl	8006e38 <_malloc_r>
 8007c32:	6028      	str	r0, [r5, #0]
 8007c34:	6128      	str	r0, [r5, #16]
 8007c36:	b918      	cbnz	r0, 8007c40 <_svfiprintf_r+0x2c>
 8007c38:	230c      	movs	r3, #12
 8007c3a:	f8c8 3000 	str.w	r3, [r8]
 8007c3e:	e0cd      	b.n	8007ddc <_svfiprintf_r+0x1c8>
 8007c40:	2340      	movs	r3, #64	; 0x40
 8007c42:	616b      	str	r3, [r5, #20]
 8007c44:	2300      	movs	r3, #0
 8007c46:	9309      	str	r3, [sp, #36]	; 0x24
 8007c48:	2320      	movs	r3, #32
 8007c4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c4e:	f8df b19c 	ldr.w	fp, [pc, #412]	; 8007dec <_svfiprintf_r+0x1d8>
 8007c52:	2330      	movs	r3, #48	; 0x30
 8007c54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c58:	4637      	mov	r7, r6
 8007c5a:	463c      	mov	r4, r7
 8007c5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007c60:	b91b      	cbnz	r3, 8007c6a <_svfiprintf_r+0x56>
 8007c62:	ebb7 0906 	subs.w	r9, r7, r6
 8007c66:	d010      	beq.n	8007c8a <_svfiprintf_r+0x76>
 8007c68:	e003      	b.n	8007c72 <_svfiprintf_r+0x5e>
 8007c6a:	2b25      	cmp	r3, #37	; 0x25
 8007c6c:	d0f9      	beq.n	8007c62 <_svfiprintf_r+0x4e>
 8007c6e:	4627      	mov	r7, r4
 8007c70:	e7f3      	b.n	8007c5a <_svfiprintf_r+0x46>
 8007c72:	464b      	mov	r3, r9
 8007c74:	4632      	mov	r2, r6
 8007c76:	4629      	mov	r1, r5
 8007c78:	4640      	mov	r0, r8
 8007c7a:	f7ff ff72 	bl	8007b62 <__ssputs_r>
 8007c7e:	3001      	adds	r0, #1
 8007c80:	f000 80a7 	beq.w	8007dd2 <_svfiprintf_r+0x1be>
 8007c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c86:	444b      	add	r3, r9
 8007c88:	9309      	str	r3, [sp, #36]	; 0x24
 8007c8a:	783b      	ldrb	r3, [r7, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f000 80a0 	beq.w	8007dd2 <_svfiprintf_r+0x1be>
 8007c92:	2300      	movs	r3, #0
 8007c94:	f04f 32ff 	mov.w	r2, #4294967295
 8007c98:	9304      	str	r3, [sp, #16]
 8007c9a:	9307      	str	r3, [sp, #28]
 8007c9c:	9205      	str	r2, [sp, #20]
 8007c9e:	9306      	str	r3, [sp, #24]
 8007ca0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ca4:	931a      	str	r3, [sp, #104]	; 0x68
 8007ca6:	2601      	movs	r6, #1
 8007ca8:	2205      	movs	r2, #5
 8007caa:	7821      	ldrb	r1, [r4, #0]
 8007cac:	484e      	ldr	r0, [pc, #312]	; (8007de8 <_svfiprintf_r+0x1d4>)
 8007cae:	f7f8 faaf 	bl	8000210 <memchr>
 8007cb2:	1c67      	adds	r7, r4, #1
 8007cb4:	9b04      	ldr	r3, [sp, #16]
 8007cb6:	b138      	cbz	r0, 8007cc8 <_svfiprintf_r+0xb4>
 8007cb8:	4a4b      	ldr	r2, [pc, #300]	; (8007de8 <_svfiprintf_r+0x1d4>)
 8007cba:	1a80      	subs	r0, r0, r2
 8007cbc:	fa06 f000 	lsl.w	r0, r6, r0
 8007cc0:	4318      	orrs	r0, r3
 8007cc2:	9004      	str	r0, [sp, #16]
 8007cc4:	463c      	mov	r4, r7
 8007cc6:	e7ef      	b.n	8007ca8 <_svfiprintf_r+0x94>
 8007cc8:	06d9      	lsls	r1, r3, #27
 8007cca:	bf44      	itt	mi
 8007ccc:	2220      	movmi	r2, #32
 8007cce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007cd2:	071a      	lsls	r2, r3, #28
 8007cd4:	bf44      	itt	mi
 8007cd6:	222b      	movmi	r2, #43	; 0x2b
 8007cd8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007cdc:	7822      	ldrb	r2, [r4, #0]
 8007cde:	2a2a      	cmp	r2, #42	; 0x2a
 8007ce0:	d003      	beq.n	8007cea <_svfiprintf_r+0xd6>
 8007ce2:	9a07      	ldr	r2, [sp, #28]
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	200a      	movs	r0, #10
 8007ce8:	e00b      	b.n	8007d02 <_svfiprintf_r+0xee>
 8007cea:	9a03      	ldr	r2, [sp, #12]
 8007cec:	1d11      	adds	r1, r2, #4
 8007cee:	6812      	ldr	r2, [r2, #0]
 8007cf0:	9103      	str	r1, [sp, #12]
 8007cf2:	2a00      	cmp	r2, #0
 8007cf4:	da10      	bge.n	8007d18 <_svfiprintf_r+0x104>
 8007cf6:	4252      	negs	r2, r2
 8007cf8:	f043 0002 	orr.w	r0, r3, #2
 8007cfc:	9207      	str	r2, [sp, #28]
 8007cfe:	9004      	str	r0, [sp, #16]
 8007d00:	e00b      	b.n	8007d1a <_svfiprintf_r+0x106>
 8007d02:	4627      	mov	r7, r4
 8007d04:	3401      	adds	r4, #1
 8007d06:	783b      	ldrb	r3, [r7, #0]
 8007d08:	3b30      	subs	r3, #48	; 0x30
 8007d0a:	2b09      	cmp	r3, #9
 8007d0c:	d803      	bhi.n	8007d16 <_svfiprintf_r+0x102>
 8007d0e:	fb00 3202 	mla	r2, r0, r2, r3
 8007d12:	2101      	movs	r1, #1
 8007d14:	e7f5      	b.n	8007d02 <_svfiprintf_r+0xee>
 8007d16:	b101      	cbz	r1, 8007d1a <_svfiprintf_r+0x106>
 8007d18:	9207      	str	r2, [sp, #28]
 8007d1a:	783b      	ldrb	r3, [r7, #0]
 8007d1c:	2b2e      	cmp	r3, #46	; 0x2e
 8007d1e:	d11e      	bne.n	8007d5e <_svfiprintf_r+0x14a>
 8007d20:	787b      	ldrb	r3, [r7, #1]
 8007d22:	2b2a      	cmp	r3, #42	; 0x2a
 8007d24:	d10a      	bne.n	8007d3c <_svfiprintf_r+0x128>
 8007d26:	9b03      	ldr	r3, [sp, #12]
 8007d28:	1d1a      	adds	r2, r3, #4
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	9203      	str	r2, [sp, #12]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	bfb8      	it	lt
 8007d32:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d36:	3702      	adds	r7, #2
 8007d38:	9305      	str	r3, [sp, #20]
 8007d3a:	e010      	b.n	8007d5e <_svfiprintf_r+0x14a>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	9305      	str	r3, [sp, #20]
 8007d40:	1c78      	adds	r0, r7, #1
 8007d42:	4619      	mov	r1, r3
 8007d44:	240a      	movs	r4, #10
 8007d46:	4607      	mov	r7, r0
 8007d48:	3001      	adds	r0, #1
 8007d4a:	783a      	ldrb	r2, [r7, #0]
 8007d4c:	3a30      	subs	r2, #48	; 0x30
 8007d4e:	2a09      	cmp	r2, #9
 8007d50:	d803      	bhi.n	8007d5a <_svfiprintf_r+0x146>
 8007d52:	fb04 2101 	mla	r1, r4, r1, r2
 8007d56:	2301      	movs	r3, #1
 8007d58:	e7f5      	b.n	8007d46 <_svfiprintf_r+0x132>
 8007d5a:	b103      	cbz	r3, 8007d5e <_svfiprintf_r+0x14a>
 8007d5c:	9105      	str	r1, [sp, #20]
 8007d5e:	2203      	movs	r2, #3
 8007d60:	7839      	ldrb	r1, [r7, #0]
 8007d62:	4822      	ldr	r0, [pc, #136]	; (8007dec <_svfiprintf_r+0x1d8>)
 8007d64:	f7f8 fa54 	bl	8000210 <memchr>
 8007d68:	b140      	cbz	r0, 8007d7c <_svfiprintf_r+0x168>
 8007d6a:	2340      	movs	r3, #64	; 0x40
 8007d6c:	ebcb 0000 	rsb	r0, fp, r0
 8007d70:	fa03 f000 	lsl.w	r0, r3, r0
 8007d74:	9b04      	ldr	r3, [sp, #16]
 8007d76:	4318      	orrs	r0, r3
 8007d78:	9004      	str	r0, [sp, #16]
 8007d7a:	3701      	adds	r7, #1
 8007d7c:	7839      	ldrb	r1, [r7, #0]
 8007d7e:	481c      	ldr	r0, [pc, #112]	; (8007df0 <_svfiprintf_r+0x1dc>)
 8007d80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d84:	2206      	movs	r2, #6
 8007d86:	1c7e      	adds	r6, r7, #1
 8007d88:	f7f8 fa42 	bl	8000210 <memchr>
 8007d8c:	b188      	cbz	r0, 8007db2 <_svfiprintf_r+0x19e>
 8007d8e:	4b19      	ldr	r3, [pc, #100]	; (8007df4 <_svfiprintf_r+0x1e0>)
 8007d90:	b933      	cbnz	r3, 8007da0 <_svfiprintf_r+0x18c>
 8007d92:	9b03      	ldr	r3, [sp, #12]
 8007d94:	3307      	adds	r3, #7
 8007d96:	f023 0307 	bic.w	r3, r3, #7
 8007d9a:	3308      	adds	r3, #8
 8007d9c:	9303      	str	r3, [sp, #12]
 8007d9e:	e014      	b.n	8007dca <_svfiprintf_r+0x1b6>
 8007da0:	ab03      	add	r3, sp, #12
 8007da2:	9300      	str	r3, [sp, #0]
 8007da4:	462a      	mov	r2, r5
 8007da6:	4b14      	ldr	r3, [pc, #80]	; (8007df8 <_svfiprintf_r+0x1e4>)
 8007da8:	a904      	add	r1, sp, #16
 8007daa:	4640      	mov	r0, r8
 8007dac:	f3af 8000 	nop.w
 8007db0:	e007      	b.n	8007dc2 <_svfiprintf_r+0x1ae>
 8007db2:	ab03      	add	r3, sp, #12
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	462a      	mov	r2, r5
 8007db8:	4b0f      	ldr	r3, [pc, #60]	; (8007df8 <_svfiprintf_r+0x1e4>)
 8007dba:	a904      	add	r1, sp, #16
 8007dbc:	4640      	mov	r0, r8
 8007dbe:	f7ff fa55 	bl	800726c <_printf_i>
 8007dc2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007dc6:	4682      	mov	sl, r0
 8007dc8:	d003      	beq.n	8007dd2 <_svfiprintf_r+0x1be>
 8007dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dcc:	4453      	add	r3, sl
 8007dce:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd0:	e742      	b.n	8007c58 <_svfiprintf_r+0x44>
 8007dd2:	89ab      	ldrh	r3, [r5, #12]
 8007dd4:	065b      	lsls	r3, r3, #25
 8007dd6:	d401      	bmi.n	8007ddc <_svfiprintf_r+0x1c8>
 8007dd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007dda:	e001      	b.n	8007de0 <_svfiprintf_r+0x1cc>
 8007ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8007de0:	b01d      	add	sp, #116	; 0x74
 8007de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de6:	bf00      	nop
 8007de8:	080083fc 	.word	0x080083fc
 8007dec:	08008402 	.word	0x08008402
 8007df0:	08008406 	.word	0x08008406
 8007df4:	00000000 	.word	0x00000000
 8007df8:	08007b63 	.word	0x08007b63

08007dfc <_raise_r>:
 8007dfc:	291f      	cmp	r1, #31
 8007dfe:	b538      	push	{r3, r4, r5, lr}
 8007e00:	4604      	mov	r4, r0
 8007e02:	460d      	mov	r5, r1
 8007e04:	d904      	bls.n	8007e10 <_raise_r+0x14>
 8007e06:	2316      	movs	r3, #22
 8007e08:	6003      	str	r3, [r0, #0]
 8007e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0e:	bd38      	pop	{r3, r4, r5, pc}
 8007e10:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007e12:	b112      	cbz	r2, 8007e1a <_raise_r+0x1e>
 8007e14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e18:	b94b      	cbnz	r3, 8007e2e <_raise_r+0x32>
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f000 f832 	bl	8007e84 <_getpid_r>
 8007e20:	462a      	mov	r2, r5
 8007e22:	4601      	mov	r1, r0
 8007e24:	4620      	mov	r0, r4
 8007e26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e2a:	f000 b819 	b.w	8007e60 <_kill_r>
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d00c      	beq.n	8007e4c <_raise_r+0x50>
 8007e32:	1c59      	adds	r1, r3, #1
 8007e34:	d103      	bne.n	8007e3e <_raise_r+0x42>
 8007e36:	2316      	movs	r3, #22
 8007e38:	6003      	str	r3, [r0, #0]
 8007e3a:	2001      	movs	r0, #1
 8007e3c:	bd38      	pop	{r3, r4, r5, pc}
 8007e3e:	2400      	movs	r4, #0
 8007e40:	4628      	mov	r0, r5
 8007e42:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007e46:	4798      	blx	r3
 8007e48:	4620      	mov	r0, r4
 8007e4a:	bd38      	pop	{r3, r4, r5, pc}
 8007e4c:	2000      	movs	r0, #0
 8007e4e:	bd38      	pop	{r3, r4, r5, pc}

08007e50 <raise>:
 8007e50:	4b02      	ldr	r3, [pc, #8]	; (8007e5c <raise+0xc>)
 8007e52:	4601      	mov	r1, r0
 8007e54:	6818      	ldr	r0, [r3, #0]
 8007e56:	f7ff bfd1 	b.w	8007dfc <_raise_r>
 8007e5a:	bf00      	nop
 8007e5c:	200001e4 	.word	0x200001e4

08007e60 <_kill_r>:
 8007e60:	b538      	push	{r3, r4, r5, lr}
 8007e62:	4c07      	ldr	r4, [pc, #28]	; (8007e80 <_kill_r+0x20>)
 8007e64:	2300      	movs	r3, #0
 8007e66:	4605      	mov	r5, r0
 8007e68:	4608      	mov	r0, r1
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	6023      	str	r3, [r4, #0]
 8007e6e:	f000 f8e1 	bl	8008034 <_kill>
 8007e72:	1c43      	adds	r3, r0, #1
 8007e74:	d102      	bne.n	8007e7c <_kill_r+0x1c>
 8007e76:	6823      	ldr	r3, [r4, #0]
 8007e78:	b103      	cbz	r3, 8007e7c <_kill_r+0x1c>
 8007e7a:	602b      	str	r3, [r5, #0]
 8007e7c:	bd38      	pop	{r3, r4, r5, pc}
 8007e7e:	bf00      	nop
 8007e80:	200067fc 	.word	0x200067fc

08007e84 <_getpid_r>:
 8007e84:	f000 b8c6 	b.w	8008014 <_getpid>

08007e88 <__sread>:
 8007e88:	b510      	push	{r4, lr}
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e90:	f000 f89e 	bl	8007fd0 <_read_r>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	bfab      	itete	ge
 8007e98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007e9a:	89a3      	ldrhlt	r3, [r4, #12]
 8007e9c:	181b      	addge	r3, r3, r0
 8007e9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ea2:	bfac      	ite	ge
 8007ea4:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ea6:	81a3      	strhlt	r3, [r4, #12]
 8007ea8:	bd10      	pop	{r4, pc}

08007eaa <__swrite>:
 8007eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eae:	461f      	mov	r7, r3
 8007eb0:	898b      	ldrh	r3, [r1, #12]
 8007eb2:	05db      	lsls	r3, r3, #23
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	4616      	mov	r6, r2
 8007eba:	d505      	bpl.n	8007ec8 <__swrite+0x1e>
 8007ebc:	2302      	movs	r3, #2
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec4:	f000 f868 	bl	8007f98 <_lseek_r>
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ece:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ed2:	81a3      	strh	r3, [r4, #12]
 8007ed4:	4632      	mov	r2, r6
 8007ed6:	463b      	mov	r3, r7
 8007ed8:	4628      	mov	r0, r5
 8007eda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ede:	f000 b817 	b.w	8007f10 <_write_r>

08007ee2 <__sseek>:
 8007ee2:	b510      	push	{r4, lr}
 8007ee4:	460c      	mov	r4, r1
 8007ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eea:	f000 f855 	bl	8007f98 <_lseek_r>
 8007eee:	1c43      	adds	r3, r0, #1
 8007ef0:	89a3      	ldrh	r3, [r4, #12]
 8007ef2:	bf15      	itete	ne
 8007ef4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ef6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007efa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007efe:	81a3      	strheq	r3, [r4, #12]
 8007f00:	bf18      	it	ne
 8007f02:	81a3      	strhne	r3, [r4, #12]
 8007f04:	bd10      	pop	{r4, pc}

08007f06 <__sclose>:
 8007f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f0a:	f000 b813 	b.w	8007f34 <_close_r>
	...

08007f10 <_write_r>:
 8007f10:	b538      	push	{r3, r4, r5, lr}
 8007f12:	4c07      	ldr	r4, [pc, #28]	; (8007f30 <_write_r+0x20>)
 8007f14:	4605      	mov	r5, r0
 8007f16:	4608      	mov	r0, r1
 8007f18:	4611      	mov	r1, r2
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	6022      	str	r2, [r4, #0]
 8007f1e:	461a      	mov	r2, r3
 8007f20:	f000 f8ae 	bl	8008080 <_write>
 8007f24:	1c43      	adds	r3, r0, #1
 8007f26:	d102      	bne.n	8007f2e <_write_r+0x1e>
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	b103      	cbz	r3, 8007f2e <_write_r+0x1e>
 8007f2c:	602b      	str	r3, [r5, #0]
 8007f2e:	bd38      	pop	{r3, r4, r5, pc}
 8007f30:	200067fc 	.word	0x200067fc

08007f34 <_close_r>:
 8007f34:	b538      	push	{r3, r4, r5, lr}
 8007f36:	4c06      	ldr	r4, [pc, #24]	; (8007f50 <_close_r+0x1c>)
 8007f38:	2300      	movs	r3, #0
 8007f3a:	4605      	mov	r5, r0
 8007f3c:	4608      	mov	r0, r1
 8007f3e:	6023      	str	r3, [r4, #0]
 8007f40:	f000 f858 	bl	8007ff4 <_close>
 8007f44:	1c43      	adds	r3, r0, #1
 8007f46:	d102      	bne.n	8007f4e <_close_r+0x1a>
 8007f48:	6823      	ldr	r3, [r4, #0]
 8007f4a:	b103      	cbz	r3, 8007f4e <_close_r+0x1a>
 8007f4c:	602b      	str	r3, [r5, #0]
 8007f4e:	bd38      	pop	{r3, r4, r5, pc}
 8007f50:	200067fc 	.word	0x200067fc

08007f54 <_fstat_r>:
 8007f54:	b538      	push	{r3, r4, r5, lr}
 8007f56:	4c07      	ldr	r4, [pc, #28]	; (8007f74 <_fstat_r+0x20>)
 8007f58:	2300      	movs	r3, #0
 8007f5a:	4605      	mov	r5, r0
 8007f5c:	4608      	mov	r0, r1
 8007f5e:	4611      	mov	r1, r2
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	f000 f84f 	bl	8008004 <_fstat>
 8007f66:	1c43      	adds	r3, r0, #1
 8007f68:	d102      	bne.n	8007f70 <_fstat_r+0x1c>
 8007f6a:	6823      	ldr	r3, [r4, #0]
 8007f6c:	b103      	cbz	r3, 8007f70 <_fstat_r+0x1c>
 8007f6e:	602b      	str	r3, [r5, #0]
 8007f70:	bd38      	pop	{r3, r4, r5, pc}
 8007f72:	bf00      	nop
 8007f74:	200067fc 	.word	0x200067fc

08007f78 <_isatty_r>:
 8007f78:	b538      	push	{r3, r4, r5, lr}
 8007f7a:	4c06      	ldr	r4, [pc, #24]	; (8007f94 <_isatty_r+0x1c>)
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	4605      	mov	r5, r0
 8007f80:	4608      	mov	r0, r1
 8007f82:	6023      	str	r3, [r4, #0]
 8007f84:	f000 f84e 	bl	8008024 <_isatty>
 8007f88:	1c43      	adds	r3, r0, #1
 8007f8a:	d102      	bne.n	8007f92 <_isatty_r+0x1a>
 8007f8c:	6823      	ldr	r3, [r4, #0]
 8007f8e:	b103      	cbz	r3, 8007f92 <_isatty_r+0x1a>
 8007f90:	602b      	str	r3, [r5, #0]
 8007f92:	bd38      	pop	{r3, r4, r5, pc}
 8007f94:	200067fc 	.word	0x200067fc

08007f98 <_lseek_r>:
 8007f98:	b538      	push	{r3, r4, r5, lr}
 8007f9a:	4c07      	ldr	r4, [pc, #28]	; (8007fb8 <_lseek_r+0x20>)
 8007f9c:	4605      	mov	r5, r0
 8007f9e:	4608      	mov	r0, r1
 8007fa0:	4611      	mov	r1, r2
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	6022      	str	r2, [r4, #0]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	f000 f84c 	bl	8008044 <_lseek>
 8007fac:	1c43      	adds	r3, r0, #1
 8007fae:	d102      	bne.n	8007fb6 <_lseek_r+0x1e>
 8007fb0:	6823      	ldr	r3, [r4, #0]
 8007fb2:	b103      	cbz	r3, 8007fb6 <_lseek_r+0x1e>
 8007fb4:	602b      	str	r3, [r5, #0]
 8007fb6:	bd38      	pop	{r3, r4, r5, pc}
 8007fb8:	200067fc 	.word	0x200067fc

08007fbc <_malloc_usable_size_r>:
 8007fbc:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	bfbe      	ittt	lt
 8007fc4:	1809      	addlt	r1, r1, r0
 8007fc6:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8007fca:	18c0      	addlt	r0, r0, r3
 8007fcc:	3804      	subs	r0, #4
 8007fce:	4770      	bx	lr

08007fd0 <_read_r>:
 8007fd0:	b538      	push	{r3, r4, r5, lr}
 8007fd2:	4c07      	ldr	r4, [pc, #28]	; (8007ff0 <_read_r+0x20>)
 8007fd4:	4605      	mov	r5, r0
 8007fd6:	4608      	mov	r0, r1
 8007fd8:	4611      	mov	r1, r2
 8007fda:	2200      	movs	r2, #0
 8007fdc:	6022      	str	r2, [r4, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	f000 f838 	bl	8008054 <_read>
 8007fe4:	1c43      	adds	r3, r0, #1
 8007fe6:	d102      	bne.n	8007fee <_read_r+0x1e>
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	b103      	cbz	r3, 8007fee <_read_r+0x1e>
 8007fec:	602b      	str	r3, [r5, #0]
 8007fee:	bd38      	pop	{r3, r4, r5, pc}
 8007ff0:	200067fc 	.word	0x200067fc

08007ff4 <_close>:
 8007ff4:	4b02      	ldr	r3, [pc, #8]	; (8008000 <_close+0xc>)
 8007ff6:	2258      	movs	r2, #88	; 0x58
 8007ff8:	601a      	str	r2, [r3, #0]
 8007ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffe:	4770      	bx	lr
 8008000:	200067fc 	.word	0x200067fc

08008004 <_fstat>:
 8008004:	4b02      	ldr	r3, [pc, #8]	; (8008010 <_fstat+0xc>)
 8008006:	2258      	movs	r2, #88	; 0x58
 8008008:	601a      	str	r2, [r3, #0]
 800800a:	f04f 30ff 	mov.w	r0, #4294967295
 800800e:	4770      	bx	lr
 8008010:	200067fc 	.word	0x200067fc

08008014 <_getpid>:
 8008014:	4b02      	ldr	r3, [pc, #8]	; (8008020 <_getpid+0xc>)
 8008016:	2258      	movs	r2, #88	; 0x58
 8008018:	601a      	str	r2, [r3, #0]
 800801a:	f04f 30ff 	mov.w	r0, #4294967295
 800801e:	4770      	bx	lr
 8008020:	200067fc 	.word	0x200067fc

08008024 <_isatty>:
 8008024:	4b02      	ldr	r3, [pc, #8]	; (8008030 <_isatty+0xc>)
 8008026:	2258      	movs	r2, #88	; 0x58
 8008028:	601a      	str	r2, [r3, #0]
 800802a:	2000      	movs	r0, #0
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	200067fc 	.word	0x200067fc

08008034 <_kill>:
 8008034:	4b02      	ldr	r3, [pc, #8]	; (8008040 <_kill+0xc>)
 8008036:	2258      	movs	r2, #88	; 0x58
 8008038:	601a      	str	r2, [r3, #0]
 800803a:	f04f 30ff 	mov.w	r0, #4294967295
 800803e:	4770      	bx	lr
 8008040:	200067fc 	.word	0x200067fc

08008044 <_lseek>:
 8008044:	4b02      	ldr	r3, [pc, #8]	; (8008050 <_lseek+0xc>)
 8008046:	2258      	movs	r2, #88	; 0x58
 8008048:	601a      	str	r2, [r3, #0]
 800804a:	f04f 30ff 	mov.w	r0, #4294967295
 800804e:	4770      	bx	lr
 8008050:	200067fc 	.word	0x200067fc

08008054 <_read>:
 8008054:	4b02      	ldr	r3, [pc, #8]	; (8008060 <_read+0xc>)
 8008056:	2258      	movs	r2, #88	; 0x58
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	f04f 30ff 	mov.w	r0, #4294967295
 800805e:	4770      	bx	lr
 8008060:	200067fc 	.word	0x200067fc

08008064 <_sbrk>:
 8008064:	4a04      	ldr	r2, [pc, #16]	; (8008078 <_sbrk+0x14>)
 8008066:	4905      	ldr	r1, [pc, #20]	; (800807c <_sbrk+0x18>)
 8008068:	6813      	ldr	r3, [r2, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	bf08      	it	eq
 800806e:	460b      	moveq	r3, r1
 8008070:	4418      	add	r0, r3
 8008072:	6010      	str	r0, [r2, #0]
 8008074:	4618      	mov	r0, r3
 8008076:	4770      	bx	lr
 8008078:	20005394 	.word	0x20005394
 800807c:	20006800 	.word	0x20006800

08008080 <_write>:
 8008080:	4b02      	ldr	r3, [pc, #8]	; (800808c <_write+0xc>)
 8008082:	2258      	movs	r2, #88	; 0x58
 8008084:	601a      	str	r2, [r3, #0]
 8008086:	f04f 30ff 	mov.w	r0, #4294967295
 800808a:	4770      	bx	lr
 800808c:	200067fc 	.word	0x200067fc

08008090 <_exit>:
 8008090:	e7fe      	b.n	8008090 <_exit>
 8008092:	bf00      	nop

08008094 <_init>:
 8008094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008096:	bf00      	nop
 8008098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800809a:	bc08      	pop	{r3}
 800809c:	469e      	mov	lr, r3
 800809e:	4770      	bx	lr

080080a0 <_fini>:
 80080a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a2:	bf00      	nop
 80080a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080a6:	bc08      	pop	{r3}
 80080a8:	469e      	mov	lr, r3
 80080aa:	4770      	bx	lr
