<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="1" showDebugLogEntries="1" />
 <systemtable>
  <columns>
   <connections preferredWidth="495" />
   <irq preferredWidth="47" visible="1" />
   <name preferredWidth="195" />
   <export preferredWidth="141" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="520" />
   <clocksource preferredWidth="519" />
   <frequency preferredWidth="502" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1928" height="1173" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
