// Seed: 3010422356
module module_0 (
    output wire id_0,
    output supply0 id_1
);
  tri0 id_3;
  always @(posedge (1) or posedge id_3);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wire id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri1 id_11,
    output tri1 id_12,
    output wor id_13,
    output tri0 id_14,
    output uwire id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    output supply0 id_19,
    input supply1 id_20,
    input wand id_21,
    output wor id_22,
    input tri1 id_23
);
  module_0(
      id_7, id_12
  );
  assign id_19 = 1;
  assign id_3  = 1;
endmodule
