Reading OpenROAD database at '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_01/26-openroad-resizertimingpostgrt/TOP_digital.odb'…
Reading library file at '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_01/tmp/9b06d5da0fce4decacad9bb598212952.lib'…
Reading design constraints file at '/nix/store/ixkawr2rm870iw9p31jr6cicdswgpcx8-python3-3.10.9-env/lib/python3.10/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[WARNING STA-0337] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   TOP_digital
Die area:                 ( 0 0 ) ( 900000 900000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     12118
Number of terminals:      445
Number of snets:          2
Number of nets:           694

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 94.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 54793.
[INFO DRT-0033] mcon shape region query size = 30262.
[INFO DRT-0033] met1 shape region query size = 26847.
[INFO DRT-0033] via shape region query size = 9690.
[INFO DRT-0033] met2 shape region query size = 6043.
[INFO DRT-0033] via2 shape region query size = 7752.
[INFO DRT-0033] met3 shape region query size = 6030.
[INFO DRT-0033] via3 shape region query size = 7752.
[INFO DRT-0033] met4 shape region query size = 1962.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 301 pins.
[INFO DRT-0081]   Complete 88 unique inst patterns.
[INFO DRT-0084]   Complete 458 groups.
#scanned instances     = 12118
#unique  instances     = 94
#stdCellGenAp          = 2262
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1705
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 766
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:00, memory = 142.46 (MB), peak = 142.46 (MB)

Number of guides:     2191

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 130 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 130 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 751.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 593.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 334.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 37.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1086 vertical wires in 3 frboxes and 630 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 58 vertical wires in 3 frboxes and 154 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 155.60 (MB), peak = 160.49 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 155.60 (MB), peak = 160.49 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 193.04 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 223.19 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 244.39 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 252.89 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 259.86 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 261.48 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 261.48 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:01, memory = 270.51 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:01, memory = 270.51 (MB).
    Completing 100% with 63 violations.
    elapsed time = 00:00:02, memory = 271.75 (MB).
[INFO DRT-0199]   Number of violations = 81.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     16      3
Recheck              0     13      5
Short                0     38      4
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:02, memory = 619.58 (MB), peak = 619.58 (MB)
Total wire length = 33300 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16088 um.
Total wire length on LAYER met2 = 16509 um.
Total wire length on LAYER met3 = 409 um.
Total wire length on LAYER met4 = 292 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1878.
Up-via summary (total 1878):.

-----------------------
 FR_MASTERSLICE       0
            li1     935
           met1     902
           met2      39
           met3       2
           met4       0
-----------------------
                   1878


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 81 violations.
    elapsed time = 00:00:00, memory = 620.61 (MB).
    Completing 20% with 81 violations.
    elapsed time = 00:00:00, memory = 628.08 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:01, memory = 638.65 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:01, memory = 638.65 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:01, memory = 643.04 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:01, memory = 643.04 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:01, memory = 643.04 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:02, memory = 647.16 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:02, memory = 647.16 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:02, memory = 648.19 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1
Metal Spacing        3
Short               25
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:02, memory = 651.29 (MB), peak = 651.29 (MB)
Total wire length = 33239 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16074 um.
Total wire length on LAYER met2 = 16474 um.
Total wire length on LAYER met3 = 399 um.
Total wire length on LAYER met4 = 291 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1871.
Up-via summary (total 1871):.

-----------------------
 FR_MASTERSLICE       0
            li1     935
           met1     897
           met2      37
           met3       2
           met4       0
-----------------------
                   1871


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 651.29 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 651.29 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:02, memory = 655.88 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:02, memory = 655.88 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:02, memory = 656.91 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:02, memory = 656.91 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:02, memory = 656.91 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:02, memory = 656.91 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:02, memory = 656.91 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:02, memory = 656.91 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer        met1
Metal Spacing        5
Short               20
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 656.91 (MB), peak = 668.56 (MB)
Total wire length = 33242 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16073 um.
Total wire length on LAYER met2 = 16473 um.
Total wire length on LAYER met3 = 403 um.
Total wire length on LAYER met4 = 293 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1868.
Up-via summary (total 1868):.

-----------------------
 FR_MASTERSLICE       0
            li1     935
           met1     892
           met2      39
           met3       2
           met4       0
-----------------------
                   1868


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 656.91 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 656.91 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 656.91 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 656.91 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 656.91 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 658.71 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 658.71 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 670.31 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 670.31 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 673.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 673.66 (MB), peak = 673.66 (MB)
Total wire length = 33256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16003 um.
Total wire length on LAYER met2 = 16497 um.
Total wire length on LAYER met3 = 461 um.
Total wire length on LAYER met4 = 293 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1917.
Up-via summary (total 1917):.

-----------------------
 FR_MASTERSLICE       0
            li1     935
           met1     933
           met2      47
           met3       2
           met4       0
-----------------------
                   1917


[INFO DRT-0198] Complete detail routing.
Total wire length = 33256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16003 um.
Total wire length on LAYER met2 = 16497 um.
Total wire length on LAYER met3 = 461 um.
Total wire length on LAYER met4 = 293 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1917.
Up-via summary (total 1917):.

-----------------------
 FR_MASTERSLICE       0
            li1     935
           met1     933
           met2      47
           met3       2
           met4       0
-----------------------
                   1917


[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:09, memory = 673.66 (MB), peak = 673.66 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_01/28-openroad-detailedrouting/TOP_digital.odb'…
Writing netlist to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_01/28-openroad-detailedrouting/TOP_digital.nl.v'…
Writing powered netlist to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_01/28-openroad-detailedrouting/TOP_digital.pnl.v'…
Writing layout to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_01/28-openroad-detailedrouting/TOP_digital.def'…
