//
// Written by Synplify Pro 
// Product Version "R-2021.03M-SP1"
// Program "Synplify Pro", Mapper "map202103act, Build 148R"
<<<<<<< HEAD
// Mon Feb 13 08:44:48 2023
=======
// Fri Dec  9 20:22:54 2022
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\vhd\hyperents.vhd "
<<<<<<< HEAD
// file 9 "\c:\users\rg\documents\firmware\fpga\hdl\spi_master.vhd "
// file 10 "\c:\users\rg\documents\firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 11 "\c:\users\rg\documents\firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 12 "\c:\users\rg\documents\firmware\fpga\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd "
// file 13 "\c:\users\rg\documents\firmware\fpga\component\work\root_sb\ccc_0\root_sb_ccc_0_fccc.vhd "
// file 14 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\generic\smartfusion2.vhd "
// file 15 "\c:\users\rg\documents\firmware\fpga\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 16 "\c:\users\rg\documents\firmware\fpga\component\work\root_sb_mss\root_sb_mss_syn.vhd "
// file 17 "\c:\users\rg\documents\firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 18 "\c:\users\rg\documents\firmware\fpga\hdl\stamp.vhd "
// file 19 "\c:\users\rg\documents\firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 20 "\c:\users\rg\documents\firmware\fpga\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd "
// file 21 "\c:\users\rg\documents\firmware\fpga\component\work\root_sb\fabosc_0\root_sb_fabosc_0_osc.vhd "
// file 22 "\c:\users\rg\documents\firmware\fpga\component\work\root_sb_mss\root_sb_mss.vhd "
// file 23 "\c:\users\rg\documents\firmware\fpga\component\work\root_sb\root_sb.vhd "
// file 24 "\c:\users\rg\documents\firmware\fpga\component\work\root\root.vhd "
// file 25 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\nlconst.dat "
// file 26 "\c:\users\rg\documents\firmware\fpga\designer\root\synthesis.fdc "
=======
// file 9 "\b:\hermess_spsoftware\firmware\fpga\hdl\spi_master.vhd "
// file 10 "\b:\hermess_spsoftware\firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 11 "\b:\hermess_spsoftware\firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 12 "\b:\hermess_spsoftware\firmware\fpga\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd "
// file 13 "\b:\hermess_spsoftware\firmware\fpga\component\work\root_sb\ccc_0\root_sb_ccc_0_fccc.vhd "
// file 14 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\generic\smartfusion2.vhd "
// file 15 "\b:\hermess_spsoftware\firmware\fpga\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 16 "\b:\hermess_spsoftware\firmware\fpga\component\work\root_sb_mss\root_sb_mss_syn.vhd "
// file 17 "\b:\hermess_spsoftware\firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 18 "\b:\hermess_spsoftware\firmware\fpga\hdl\uart_rx.vhd "
// file 19 "\b:\hermess_spsoftware\firmware\fpga\hdl\uart_tx.vhd "
// file 20 "\b:\hermess_spsoftware\firmware\fpga\hdl\stamp.vhd "
// file 21 "\b:\hermess_spsoftware\firmware\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 22 "\b:\hermess_spsoftware\firmware\fpga\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd "
// file 23 "\b:\hermess_spsoftware\firmware\fpga\component\work\root_sb\fabosc_0\root_sb_fabosc_0_osc.vhd "
// file 24 "\b:\hermess_spsoftware\firmware\fpga\component\work\root_sb_mss\root_sb_mss.vhd "
// file 25 "\b:\hermess_spsoftware\firmware\fpga\component\work\root_sb\root_sb.vhd "
// file 26 "\b:\hermess_spsoftware\firmware\fpga\hdl\telemetry.vhd "
// file 27 "\b:\hermess_spsoftware\firmware\fpga\component\work\root\root.vhd "
// file 28 "\c:\microsemi\libero_soc_v2021.3\synplifypro\lib\nlconst.dat "
// file 29 "\b:\hermess_spsoftware\firmware\fpga\designer\root\synthesis.fdc "
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376

`timescale 100 ps/100 ps
module root_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FIC_0_LOCK,
  MSS_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FIC_0_LOCK ;
output MSS_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire MSS_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @13:103
  CLKINT GL0_INST (
	.Y(MSS_FIC_0_CLK),
	.A(GL0_net)
);
<<<<<<< HEAD
//@23:568
=======
//@25:571
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @13:106
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FIC_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000045174000318C6318C1F18C61EC0404040400101;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root_sb_CCC_0_FCCC */

module COREAPB3_MUXPTOB3 (
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  STAMP_UND_TELEMETRY_PADDRS,
  iPSELS_raw_1_0_0,
  MSS_STAMP_UND_TELEMETRY_4_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PRDATA,
  MSS_STAMP_UND_TELEMETRY_3_PRDATA,
  MSS_STAMP_UND_TELEMETRY_5_PRDATA,
  MSS_STAMP_UND_TELEMETRY_1_PRDATA,
  MSS_STAMP_UND_TELEMETRY_6_PRDATA,
  MSS_STAMP_UND_TELEMETRY_2_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PREADY,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY,
  MSS_STAMP_UND_TELEMETRY_1_PREADY,
  MSS_STAMP_UND_TELEMETRY_5_PREADY,
  MSS_STAMP_UND_TELEMETRY_3_PREADY,
  MSS_STAMP_UND_TELEMETRY_PSELx,
  MSS_STAMP_UND_TELEMETRY_2_PREADY,
  MSS_STAMP_UND_TELEMETRY_6_PREADY,
  MSS_STAMP_UND_TELEMETRY_4_PREADY
)
;
output [31:0] root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [14:12] STAMP_UND_TELEMETRY_PADDRS ;
input iPSELS_raw_1_0_0 ;
input [31:0] MSS_STAMP_UND_TELEMETRY_4_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_3_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_5_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_1_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_6_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_2_PRDATA ;
input MSS_STAMP_UND_TELEMETRY_PREADY ;
output root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
input MSS_STAMP_UND_TELEMETRY_1_PREADY ;
input MSS_STAMP_UND_TELEMETRY_5_PREADY ;
input MSS_STAMP_UND_TELEMETRY_3_PREADY ;
input MSS_STAMP_UND_TELEMETRY_PSELx ;
input MSS_STAMP_UND_TELEMETRY_2_PREADY ;
input MSS_STAMP_UND_TELEMETRY_6_PREADY ;
input MSS_STAMP_UND_TELEMETRY_4_PREADY ;
wire iPSELS_raw_1_0_0 ;
wire MSS_STAMP_UND_TELEMETRY_PREADY ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_1_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_5_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_3_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_2_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_6_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_4_PREADY ;
wire [3:3] PRDATA_d_1_0_0_co1;
wire [3:3] PRDATA_d_1_0_0_wmux_0_S;
wire [3:3] PRDATA_d_1_0_0_wmux_0_Y;
wire [2:0] PSELSBUS_Z;
wire [3:3] PRDATA_d_1_0_0_y0;
wire [3:3] PRDATA_d_1_0_0_co0;
wire [3:3] PRDATA_d_1_0_0_wmux_S;
wire [3:3] PRDATA_d_1_1_co1;
wire [3:3] PRDATA_d_1_1_wmux_0_S;
wire [3:3] PRDATA_d_1_1_wmux_0_Y;
wire [3:3] PRDATA_d_1_1_y0;
wire [3:3] PRDATA_d_1_1_co0;
wire [3:3] PRDATA_d_1_1_wmux_S;
wire [31:0] PRDATA_5_1_0_co1;
wire [31:0] PRDATA_5_1_0_wmux_0_S;
wire [31:0] PRDATA_5_1_0_y0;
wire [31:0] PRDATA_5_1_0_co0;
wire [31:0] PRDATA_5_1_0_wmux_S;
wire [3:3] PRDATA_RNO_Z;
wire [3:3] PRDATA_1_Z;
wire [31:0] PRDATA_6_1_0_Z;
wire VCC ;
wire PREADY_u_1_0_co1 ;
wire PREADY_u_1_0_wmux_0_S ;
wire PREADY_u_1_0_wmux_0_Y ;
wire PREADY_u_1_0_y0 ;
wire PREADY_u_1_0_co0 ;
wire PREADY_u_1_0_wmux_S ;
wire N_747 ;
wire N_372 ;
wire N_374 ;
wire N_376 ;
wire N_377 ;
wire N_379 ;
wire N_380 ;
wire N_381 ;
wire N_382 ;
wire N_388 ;
wire N_386 ;
wire N_403 ;
wire N_373 ;
wire N_392 ;
wire N_402 ;
wire N_393 ;
wire N_383 ;
wire N_378 ;
wire N_384 ;
wire N_385 ;
wire N_399 ;
wire N_400 ;
wire N_397 ;
wire N_398 ;
wire N_401 ;
wire N_390 ;
wire N_395 ;
wire N_391 ;
wire N_387 ;
wire N_396 ;
wire N_389 ;
wire N_394 ;
wire N_697 ;
wire N_699 ;
wire N_702 ;
wire N_677 ;
wire N_678 ;
wire N_680 ;
wire N_682 ;
wire N_698 ;
wire N_684 ;
wire N_700 ;
wire N_701 ;
wire N_685 ;
wire N_683 ;
wire N_681 ;
wire N_688 ;
wire N_707 ;
wire N_694 ;
wire N_695 ;
wire N_703 ;
wire N_704 ;
wire N_705 ;
wire N_706 ;
wire N_686 ;
wire N_676 ;
wire N_692 ;
wire N_693 ;
wire N_696 ;
wire N_687 ;
wire N_689 ;
wire N_690 ;
wire N_691 ;
wire PREADY_u_2_0_1_Z ;
wire PREADY_u_2_0_Z ;
wire N_708 ;
wire GND ;
// @10:94
  ARI1 \PRDATA_d_1_0_0_wmux_0[3]  (
	.FCO(PRDATA_d_1_0_0_co1[3]),
	.S(PRDATA_d_1_0_0_wmux_0_S[3]),
	.Y(PRDATA_d_1_0_0_wmux_0_Y[3]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[3]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[3]),
	.A(PRDATA_d_1_0_0_y0[3]),
	.FCI(PRDATA_d_1_0_0_co0[3])
);
defparam \PRDATA_d_1_0_0_wmux_0[3] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_d_1_0_0_wmux[3]  (
	.FCO(PRDATA_d_1_0_0_co0[3]),
	.S(PRDATA_d_1_0_0_wmux_S[3]),
	.Y(PRDATA_d_1_0_0_y0[3]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[3]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[3]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_d_1_0_0_wmux[3] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_d_1_1_wmux_0[3]  (
	.FCO(PRDATA_d_1_1_co1[3]),
	.S(PRDATA_d_1_1_wmux_0_S[3]),
	.Y(PRDATA_d_1_1_wmux_0_Y[3]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[3]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[3]),
	.A(PRDATA_d_1_1_y0[3]),
	.FCI(PRDATA_d_1_1_co0[3])
);
defparam \PRDATA_d_1_1_wmux_0[3] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_d_1_1_wmux[3]  (
	.FCO(PRDATA_d_1_1_co0[3]),
	.S(PRDATA_d_1_1_wmux_S[3]),
	.Y(PRDATA_d_1_1_y0[3]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[3]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[3]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_d_1_1_wmux[3] .INIT=20'h0FA44;
// @10:140
  ARI1 PREADY_u_1_0_wmux_0 (
	.FCO(PREADY_u_1_0_co1),
	.S(PREADY_u_1_0_wmux_0_S),
	.Y(PREADY_u_1_0_wmux_0_Y),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_4_PREADY),
	.D(MSS_STAMP_UND_TELEMETRY_6_PREADY),
	.A(PREADY_u_1_0_y0),
	.FCI(PREADY_u_1_0_co0)
);
defparam PREADY_u_1_0_wmux_0.INIT=20'h0F588;
// @10:140
  ARI1 PREADY_u_1_0_wmux (
	.FCO(PREADY_u_1_0_co0),
	.S(PREADY_u_1_0_wmux_S),
	.Y(PREADY_u_1_0_y0),
	.B(PSELSBUS_Z[2]),
	.C(N_747),
	.D(MSS_STAMP_UND_TELEMETRY_2_PREADY),
	.A(PSELSBUS_Z[1]),
	.FCI(VCC)
);
defparam PREADY_u_1_0_wmux.INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[0]  (
	.FCO(PRDATA_5_1_0_co1[0]),
	.S(PRDATA_5_1_0_wmux_0_S[0]),
	.Y(N_372),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[0]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[0]),
	.A(PRDATA_5_1_0_y0[0]),
	.FCI(PRDATA_5_1_0_co0[0])
);
defparam \PRDATA_5_1_0_wmux_0[0] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[0]  (
	.FCO(PRDATA_5_1_0_co0[0]),
	.S(PRDATA_5_1_0_wmux_S[0]),
	.Y(PRDATA_5_1_0_y0[0]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[0]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[0]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[0] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[2]  (
	.FCO(PRDATA_5_1_0_co1[2]),
	.S(PRDATA_5_1_0_wmux_0_S[2]),
	.Y(N_374),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[2]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[2]),
	.A(PRDATA_5_1_0_y0[2]),
	.FCI(PRDATA_5_1_0_co0[2])
);
defparam \PRDATA_5_1_0_wmux_0[2] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[2]  (
	.FCO(PRDATA_5_1_0_co0[2]),
	.S(PRDATA_5_1_0_wmux_S[2]),
	.Y(PRDATA_5_1_0_y0[2]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[2]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[2]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[2] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[4]  (
	.FCO(PRDATA_5_1_0_co1[4]),
	.S(PRDATA_5_1_0_wmux_0_S[4]),
	.Y(N_376),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[4]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[4]),
	.A(PRDATA_5_1_0_y0[4]),
	.FCI(PRDATA_5_1_0_co0[4])
);
defparam \PRDATA_5_1_0_wmux_0[4] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[4]  (
	.FCO(PRDATA_5_1_0_co0[4]),
	.S(PRDATA_5_1_0_wmux_S[4]),
	.Y(PRDATA_5_1_0_y0[4]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[4]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[4]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[4] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[5]  (
	.FCO(PRDATA_5_1_0_co1[5]),
	.S(PRDATA_5_1_0_wmux_0_S[5]),
	.Y(N_377),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[5]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[5]),
	.A(PRDATA_5_1_0_y0[5]),
	.FCI(PRDATA_5_1_0_co0[5])
);
defparam \PRDATA_5_1_0_wmux_0[5] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[5]  (
	.FCO(PRDATA_5_1_0_co0[5]),
	.S(PRDATA_5_1_0_wmux_S[5]),
	.Y(PRDATA_5_1_0_y0[5]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[5]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[5]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[5] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[7]  (
	.FCO(PRDATA_5_1_0_co1[7]),
	.S(PRDATA_5_1_0_wmux_0_S[7]),
	.Y(N_379),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[7]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[7]),
	.A(PRDATA_5_1_0_y0[7]),
	.FCI(PRDATA_5_1_0_co0[7])
);
defparam \PRDATA_5_1_0_wmux_0[7] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[7]  (
	.FCO(PRDATA_5_1_0_co0[7]),
	.S(PRDATA_5_1_0_wmux_S[7]),
	.Y(PRDATA_5_1_0_y0[7]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[7]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[7]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[7] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[8]  (
	.FCO(PRDATA_5_1_0_co1[8]),
	.S(PRDATA_5_1_0_wmux_0_S[8]),
	.Y(N_380),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[8]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[8]),
	.A(PRDATA_5_1_0_y0[8]),
	.FCI(PRDATA_5_1_0_co0[8])
);
defparam \PRDATA_5_1_0_wmux_0[8] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[8]  (
	.FCO(PRDATA_5_1_0_co0[8]),
	.S(PRDATA_5_1_0_wmux_S[8]),
	.Y(PRDATA_5_1_0_y0[8]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[8]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[8]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[8] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[9]  (
	.FCO(PRDATA_5_1_0_co1[9]),
	.S(PRDATA_5_1_0_wmux_0_S[9]),
	.Y(N_381),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[9]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[9]),
	.A(PRDATA_5_1_0_y0[9]),
	.FCI(PRDATA_5_1_0_co0[9])
);
defparam \PRDATA_5_1_0_wmux_0[9] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[9]  (
	.FCO(PRDATA_5_1_0_co0[9]),
	.S(PRDATA_5_1_0_wmux_S[9]),
	.Y(PRDATA_5_1_0_y0[9]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[9]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[9]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[9] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[10]  (
	.FCO(PRDATA_5_1_0_co1[10]),
	.S(PRDATA_5_1_0_wmux_0_S[10]),
	.Y(N_382),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[10]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[10]),
	.A(PRDATA_5_1_0_y0[10]),
	.FCI(PRDATA_5_1_0_co0[10])
);
defparam \PRDATA_5_1_0_wmux_0[10] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[10]  (
	.FCO(PRDATA_5_1_0_co0[10]),
	.S(PRDATA_5_1_0_wmux_S[10]),
	.Y(PRDATA_5_1_0_y0[10]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[10]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[10]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[10] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[16]  (
	.FCO(PRDATA_5_1_0_co1[16]),
	.S(PRDATA_5_1_0_wmux_0_S[16]),
	.Y(N_388),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[16]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[16]),
	.A(PRDATA_5_1_0_y0[16]),
	.FCI(PRDATA_5_1_0_co0[16])
);
defparam \PRDATA_5_1_0_wmux_0[16] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[16]  (
	.FCO(PRDATA_5_1_0_co0[16]),
	.S(PRDATA_5_1_0_wmux_S[16]),
	.Y(PRDATA_5_1_0_y0[16]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[16]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[16]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[16] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[14]  (
	.FCO(PRDATA_5_1_0_co1[14]),
	.S(PRDATA_5_1_0_wmux_0_S[14]),
	.Y(N_386),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[14]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[14]),
	.A(PRDATA_5_1_0_y0[14]),
	.FCI(PRDATA_5_1_0_co0[14])
);
defparam \PRDATA_5_1_0_wmux_0[14] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[14]  (
	.FCO(PRDATA_5_1_0_co0[14]),
	.S(PRDATA_5_1_0_wmux_S[14]),
	.Y(PRDATA_5_1_0_y0[14]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[14]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[14]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[14] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[31]  (
	.FCO(PRDATA_5_1_0_co1[31]),
	.S(PRDATA_5_1_0_wmux_0_S[31]),
	.Y(N_403),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[31]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[31]),
	.A(PRDATA_5_1_0_y0[31]),
	.FCI(PRDATA_5_1_0_co0[31])
);
defparam \PRDATA_5_1_0_wmux_0[31] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[31]  (
	.FCO(PRDATA_5_1_0_co0[31]),
	.S(PRDATA_5_1_0_wmux_S[31]),
	.Y(PRDATA_5_1_0_y0[31]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[31]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[31]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[31] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[1]  (
	.FCO(PRDATA_5_1_0_co1[1]),
	.S(PRDATA_5_1_0_wmux_0_S[1]),
	.Y(N_373),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[1]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[1]),
	.A(PRDATA_5_1_0_y0[1]),
	.FCI(PRDATA_5_1_0_co0[1])
);
defparam \PRDATA_5_1_0_wmux_0[1] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[1]  (
	.FCO(PRDATA_5_1_0_co0[1]),
	.S(PRDATA_5_1_0_wmux_S[1]),
	.Y(PRDATA_5_1_0_y0[1]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[1]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[1]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[1] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[20]  (
	.FCO(PRDATA_5_1_0_co1[20]),
	.S(PRDATA_5_1_0_wmux_0_S[20]),
	.Y(N_392),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[20]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[20]),
	.A(PRDATA_5_1_0_y0[20]),
	.FCI(PRDATA_5_1_0_co0[20])
);
defparam \PRDATA_5_1_0_wmux_0[20] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[20]  (
	.FCO(PRDATA_5_1_0_co0[20]),
	.S(PRDATA_5_1_0_wmux_S[20]),
	.Y(PRDATA_5_1_0_y0[20]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[20]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[20]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[20] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[30]  (
	.FCO(PRDATA_5_1_0_co1[30]),
	.S(PRDATA_5_1_0_wmux_0_S[30]),
	.Y(N_402),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[30]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[30]),
	.A(PRDATA_5_1_0_y0[30]),
	.FCI(PRDATA_5_1_0_co0[30])
);
defparam \PRDATA_5_1_0_wmux_0[30] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[30]  (
	.FCO(PRDATA_5_1_0_co0[30]),
	.S(PRDATA_5_1_0_wmux_S[30]),
	.Y(PRDATA_5_1_0_y0[30]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[30]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[30]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[30] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[21]  (
	.FCO(PRDATA_5_1_0_co1[21]),
	.S(PRDATA_5_1_0_wmux_0_S[21]),
	.Y(N_393),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[21]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[21]),
	.A(PRDATA_5_1_0_y0[21]),
	.FCI(PRDATA_5_1_0_co0[21])
);
defparam \PRDATA_5_1_0_wmux_0[21] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[21]  (
	.FCO(PRDATA_5_1_0_co0[21]),
	.S(PRDATA_5_1_0_wmux_S[21]),
	.Y(PRDATA_5_1_0_y0[21]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[21]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[21]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[21] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[11]  (
	.FCO(PRDATA_5_1_0_co1[11]),
	.S(PRDATA_5_1_0_wmux_0_S[11]),
	.Y(N_383),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[11]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[11]),
	.A(PRDATA_5_1_0_y0[11]),
	.FCI(PRDATA_5_1_0_co0[11])
);
defparam \PRDATA_5_1_0_wmux_0[11] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[11]  (
	.FCO(PRDATA_5_1_0_co0[11]),
	.S(PRDATA_5_1_0_wmux_S[11]),
	.Y(PRDATA_5_1_0_y0[11]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[11]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[11]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[11] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[6]  (
	.FCO(PRDATA_5_1_0_co1[6]),
	.S(PRDATA_5_1_0_wmux_0_S[6]),
	.Y(N_378),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[6]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[6]),
	.A(PRDATA_5_1_0_y0[6]),
	.FCI(PRDATA_5_1_0_co0[6])
);
defparam \PRDATA_5_1_0_wmux_0[6] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[6]  (
	.FCO(PRDATA_5_1_0_co0[6]),
	.S(PRDATA_5_1_0_wmux_S[6]),
	.Y(PRDATA_5_1_0_y0[6]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[6]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[6]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[6] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[12]  (
	.FCO(PRDATA_5_1_0_co1[12]),
	.S(PRDATA_5_1_0_wmux_0_S[12]),
	.Y(N_384),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[12]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[12]),
	.A(PRDATA_5_1_0_y0[12]),
	.FCI(PRDATA_5_1_0_co0[12])
);
defparam \PRDATA_5_1_0_wmux_0[12] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[12]  (
	.FCO(PRDATA_5_1_0_co0[12]),
	.S(PRDATA_5_1_0_wmux_S[12]),
	.Y(PRDATA_5_1_0_y0[12]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[12]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[12]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[12] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[13]  (
	.FCO(PRDATA_5_1_0_co1[13]),
	.S(PRDATA_5_1_0_wmux_0_S[13]),
	.Y(N_385),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[13]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[13]),
	.A(PRDATA_5_1_0_y0[13]),
	.FCI(PRDATA_5_1_0_co0[13])
);
defparam \PRDATA_5_1_0_wmux_0[13] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[13]  (
	.FCO(PRDATA_5_1_0_co0[13]),
	.S(PRDATA_5_1_0_wmux_S[13]),
	.Y(PRDATA_5_1_0_y0[13]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[13]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[13]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[13] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[27]  (
	.FCO(PRDATA_5_1_0_co1[27]),
	.S(PRDATA_5_1_0_wmux_0_S[27]),
	.Y(N_399),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[27]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[27]),
	.A(PRDATA_5_1_0_y0[27]),
	.FCI(PRDATA_5_1_0_co0[27])
);
defparam \PRDATA_5_1_0_wmux_0[27] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[27]  (
	.FCO(PRDATA_5_1_0_co0[27]),
	.S(PRDATA_5_1_0_wmux_S[27]),
	.Y(PRDATA_5_1_0_y0[27]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[27]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[27]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[27] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[28]  (
	.FCO(PRDATA_5_1_0_co1[28]),
	.S(PRDATA_5_1_0_wmux_0_S[28]),
	.Y(N_400),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[28]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[28]),
	.A(PRDATA_5_1_0_y0[28]),
	.FCI(PRDATA_5_1_0_co0[28])
);
defparam \PRDATA_5_1_0_wmux_0[28] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[28]  (
	.FCO(PRDATA_5_1_0_co0[28]),
	.S(PRDATA_5_1_0_wmux_S[28]),
	.Y(PRDATA_5_1_0_y0[28]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[28]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[28]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[28] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[25]  (
	.FCO(PRDATA_5_1_0_co1[25]),
	.S(PRDATA_5_1_0_wmux_0_S[25]),
	.Y(N_397),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[25]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[25]),
	.A(PRDATA_5_1_0_y0[25]),
	.FCI(PRDATA_5_1_0_co0[25])
);
defparam \PRDATA_5_1_0_wmux_0[25] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[25]  (
	.FCO(PRDATA_5_1_0_co0[25]),
	.S(PRDATA_5_1_0_wmux_S[25]),
	.Y(PRDATA_5_1_0_y0[25]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[25]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[25]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[25] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[26]  (
	.FCO(PRDATA_5_1_0_co1[26]),
	.S(PRDATA_5_1_0_wmux_0_S[26]),
	.Y(N_398),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[26]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[26]),
	.A(PRDATA_5_1_0_y0[26]),
	.FCI(PRDATA_5_1_0_co0[26])
);
defparam \PRDATA_5_1_0_wmux_0[26] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[26]  (
	.FCO(PRDATA_5_1_0_co0[26]),
	.S(PRDATA_5_1_0_wmux_S[26]),
	.Y(PRDATA_5_1_0_y0[26]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[26]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[26]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[26] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[29]  (
	.FCO(PRDATA_5_1_0_co1[29]),
	.S(PRDATA_5_1_0_wmux_0_S[29]),
	.Y(N_401),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[29]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[29]),
	.A(PRDATA_5_1_0_y0[29]),
	.FCI(PRDATA_5_1_0_co0[29])
);
defparam \PRDATA_5_1_0_wmux_0[29] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[29]  (
	.FCO(PRDATA_5_1_0_co0[29]),
	.S(PRDATA_5_1_0_wmux_S[29]),
	.Y(PRDATA_5_1_0_y0[29]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[29]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[29]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[29] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[18]  (
	.FCO(PRDATA_5_1_0_co1[18]),
	.S(PRDATA_5_1_0_wmux_0_S[18]),
	.Y(N_390),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[18]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[18]),
	.A(PRDATA_5_1_0_y0[18]),
	.FCI(PRDATA_5_1_0_co0[18])
);
defparam \PRDATA_5_1_0_wmux_0[18] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[18]  (
	.FCO(PRDATA_5_1_0_co0[18]),
	.S(PRDATA_5_1_0_wmux_S[18]),
	.Y(PRDATA_5_1_0_y0[18]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[18]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[18]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[18] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[23]  (
	.FCO(PRDATA_5_1_0_co1[23]),
	.S(PRDATA_5_1_0_wmux_0_S[23]),
	.Y(N_395),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[23]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[23]),
	.A(PRDATA_5_1_0_y0[23]),
	.FCI(PRDATA_5_1_0_co0[23])
);
defparam \PRDATA_5_1_0_wmux_0[23] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[23]  (
	.FCO(PRDATA_5_1_0_co0[23]),
	.S(PRDATA_5_1_0_wmux_S[23]),
	.Y(PRDATA_5_1_0_y0[23]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[23]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[23]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[23] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[19]  (
	.FCO(PRDATA_5_1_0_co1[19]),
	.S(PRDATA_5_1_0_wmux_0_S[19]),
	.Y(N_391),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[19]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[19]),
	.A(PRDATA_5_1_0_y0[19]),
	.FCI(PRDATA_5_1_0_co0[19])
);
defparam \PRDATA_5_1_0_wmux_0[19] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[19]  (
	.FCO(PRDATA_5_1_0_co0[19]),
	.S(PRDATA_5_1_0_wmux_S[19]),
	.Y(PRDATA_5_1_0_y0[19]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[19]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[19]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[19] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[15]  (
	.FCO(PRDATA_5_1_0_co1[15]),
	.S(PRDATA_5_1_0_wmux_0_S[15]),
	.Y(N_387),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[15]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[15]),
	.A(PRDATA_5_1_0_y0[15]),
	.FCI(PRDATA_5_1_0_co0[15])
);
defparam \PRDATA_5_1_0_wmux_0[15] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[15]  (
	.FCO(PRDATA_5_1_0_co0[15]),
	.S(PRDATA_5_1_0_wmux_S[15]),
	.Y(PRDATA_5_1_0_y0[15]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[15]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[15]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[15] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[24]  (
	.FCO(PRDATA_5_1_0_co1[24]),
	.S(PRDATA_5_1_0_wmux_0_S[24]),
	.Y(N_396),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[24]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[24]),
	.A(PRDATA_5_1_0_y0[24]),
	.FCI(PRDATA_5_1_0_co0[24])
);
defparam \PRDATA_5_1_0_wmux_0[24] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[24]  (
	.FCO(PRDATA_5_1_0_co0[24]),
	.S(PRDATA_5_1_0_wmux_S[24]),
	.Y(PRDATA_5_1_0_y0[24]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[24]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[24]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[24] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[17]  (
	.FCO(PRDATA_5_1_0_co1[17]),
	.S(PRDATA_5_1_0_wmux_0_S[17]),
	.Y(N_389),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[17]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[17]),
	.A(PRDATA_5_1_0_y0[17]),
	.FCI(PRDATA_5_1_0_co0[17])
);
defparam \PRDATA_5_1_0_wmux_0[17] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[17]  (
	.FCO(PRDATA_5_1_0_co0[17]),
	.S(PRDATA_5_1_0_wmux_S[17]),
	.Y(PRDATA_5_1_0_y0[17]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[17]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[17]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[17] .INIT=20'h0FA44;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux_0[22]  (
	.FCO(PRDATA_5_1_0_co1[22]),
	.S(PRDATA_5_1_0_wmux_0_S[22]),
	.Y(N_394),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_2_PRDATA[22]),
	.D(MSS_STAMP_UND_TELEMETRY_6_PRDATA[22]),
	.A(PRDATA_5_1_0_y0[22]),
	.FCI(PRDATA_5_1_0_co0[22])
);
defparam \PRDATA_5_1_0_wmux_0[22] .INIT=20'h0F588;
// @10:94
  ARI1 \PRDATA_5_1_0_wmux[22]  (
	.FCO(PRDATA_5_1_0_co0[22]),
	.S(PRDATA_5_1_0_wmux_S[22]),
	.Y(PRDATA_5_1_0_y0[22]),
	.B(PSELSBUS_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_1_PRDATA[22]),
	.D(MSS_STAMP_UND_TELEMETRY_5_PRDATA[22]),
	.A(PSELSBUS_Z[2]),
	.FCI(VCC)
);
defparam \PRDATA_5_1_0_wmux[22] .INIT=20'h0FA44;
  CFG4 \PRDATA_RNO[3]  (
	.A(PSELSBUS_Z[1]),
	.B(PSELSBUS_Z[0]),
	.C(PRDATA_d_1_1_wmux_0_Y[3]),
	.D(PRDATA_d_1_0_0_wmux_0_Y[3]),
	.Y(PRDATA_RNO_Z[3])
);
defparam \PRDATA_RNO[3] .INIT=16'hF690;
// @10:94
  CFG4 \PRDATA[3]  (
	.A(PRDATA_1_Z[3]),
	.B(PRDATA_RNO_Z[3]),
	.C(PSELSBUS_Z[0]),
	.D(PSELSBUS_Z[1]),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=16'hACC4;
// @10:94
  CFG4 \PRDATA_1[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[3]),
	.B(PSELSBUS_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PSELx),
	.D(PSELSBUS_Z[2]),
	.Y(PRDATA_1_Z[3])
);
defparam \PRDATA_1[3] .INIT=16'h008B;
// @10:94
  CFG4 \PRDATA_6[21]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[21]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[21]),
	.Y(N_697)
);
defparam \PRDATA_6[21] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[21]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[21]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[21]),
	.Y(PRDATA_6_1_0_Z[21])
);
defparam \PRDATA_6_1_0[21] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[23]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[23]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[23]),
	.Y(N_699)
);
defparam \PRDATA_6[23] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[23]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[23]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[23]),
	.Y(PRDATA_6_1_0_Z[23])
);
defparam \PRDATA_6_1_0[23] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[26]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[26]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[26]),
	.Y(N_702)
);
defparam \PRDATA_6[26] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[26]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[26]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[26]),
	.Y(PRDATA_6_1_0_Z[26])
);
defparam \PRDATA_6_1_0[26] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[1]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[1]),
	.Y(N_677)
);
defparam \PRDATA_6[1] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[1]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[1]),
	.Y(PRDATA_6_1_0_Z[1])
);
defparam \PRDATA_6_1_0[1] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[2]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[2]),
	.Y(N_678)
);
defparam \PRDATA_6[2] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[2]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[2]),
	.Y(PRDATA_6_1_0_Z[2])
);
defparam \PRDATA_6_1_0[2] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[4]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[4]),
	.Y(N_680)
);
defparam \PRDATA_6[4] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[4]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[4]),
	.Y(PRDATA_6_1_0_Z[4])
);
defparam \PRDATA_6_1_0[4] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[6]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[6]),
	.Y(N_682)
);
defparam \PRDATA_6[6] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[6]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[6]),
	.Y(PRDATA_6_1_0_Z[6])
);
defparam \PRDATA_6_1_0[6] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[22]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[22]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[22]),
	.Y(N_698)
);
defparam \PRDATA_6[22] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[22]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[22]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[22]),
	.Y(PRDATA_6_1_0_Z[22])
);
defparam \PRDATA_6_1_0[22] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[8]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[8]),
	.Y(N_684)
);
defparam \PRDATA_6[8] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[8]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[8]),
	.Y(PRDATA_6_1_0_Z[8])
);
defparam \PRDATA_6_1_0[8] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[24]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[24]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[24]),
	.Y(N_700)
);
defparam \PRDATA_6[24] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[24]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[24]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[24]),
	.Y(PRDATA_6_1_0_Z[24])
);
defparam \PRDATA_6_1_0[24] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[25]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[25]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[25]),
	.Y(N_701)
);
defparam \PRDATA_6[25] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[25]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[25]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[25]),
	.Y(PRDATA_6_1_0_Z[25])
);
defparam \PRDATA_6_1_0[25] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[9]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[9]),
	.Y(N_685)
);
defparam \PRDATA_6[9] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[9]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[9]),
	.Y(PRDATA_6_1_0_Z[9])
);
defparam \PRDATA_6_1_0[9] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[7]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[7]),
	.Y(N_683)
);
defparam \PRDATA_6[7] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[7]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[7]),
	.Y(PRDATA_6_1_0_Z[7])
);
defparam \PRDATA_6_1_0[7] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[5]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[5]),
	.Y(N_681)
);
defparam \PRDATA_6[5] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[5]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[5]),
	.Y(PRDATA_6_1_0_Z[5])
);
defparam \PRDATA_6_1_0[5] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[12]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[12]),
	.Y(N_688)
);
defparam \PRDATA_6[12] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[12]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[12]),
	.Y(PRDATA_6_1_0_Z[12])
);
defparam \PRDATA_6_1_0[12] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[31]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[31]),
	.Y(N_707)
);
defparam \PRDATA_6[31] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[31]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[31]),
	.Y(PRDATA_6_1_0_Z[31])
);
defparam \PRDATA_6_1_0[31] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[18]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[18]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[18]),
	.Y(N_694)
);
defparam \PRDATA_6[18] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[18]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[18]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[18]),
	.Y(PRDATA_6_1_0_Z[18])
);
defparam \PRDATA_6_1_0[18] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[19]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[19]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[19]),
	.Y(N_695)
);
defparam \PRDATA_6[19] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[19]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[19]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[19]),
	.Y(PRDATA_6_1_0_Z[19])
);
defparam \PRDATA_6_1_0[19] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[27]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[27]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[27]),
	.Y(N_703)
);
defparam \PRDATA_6[27] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[27]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[27]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[27]),
	.Y(PRDATA_6_1_0_Z[27])
);
defparam \PRDATA_6_1_0[27] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[28]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[28]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[28]),
	.Y(N_704)
);
defparam \PRDATA_6[28] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[28]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[28]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[28]),
	.Y(PRDATA_6_1_0_Z[28])
);
defparam \PRDATA_6_1_0[28] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[29]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[29]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[29]),
	.Y(N_705)
);
defparam \PRDATA_6[29] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[29]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[29]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[29]),
	.Y(PRDATA_6_1_0_Z[29])
);
defparam \PRDATA_6_1_0[29] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[30]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[30]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[30]),
	.Y(N_706)
);
defparam \PRDATA_6[30] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[30]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[30]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[30]),
	.Y(PRDATA_6_1_0_Z[30])
);
defparam \PRDATA_6_1_0[30] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[10]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[10]),
	.Y(N_686)
);
defparam \PRDATA_6[10] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[10]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[10]),
	.Y(PRDATA_6_1_0_Z[10])
);
defparam \PRDATA_6_1_0[10] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[0]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[0]),
	.Y(N_676)
);
defparam \PRDATA_6[0] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[0]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[0]),
	.Y(PRDATA_6_1_0_Z[0])
);
defparam \PRDATA_6_1_0[0] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[16]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[16]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[16]),
	.Y(N_692)
);
defparam \PRDATA_6[16] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[16]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[16]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[16]),
	.Y(PRDATA_6_1_0_Z[16])
);
defparam \PRDATA_6_1_0[16] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[17]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[17]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[17]),
	.Y(N_693)
);
defparam \PRDATA_6[17] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[17]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[17]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[17]),
	.Y(PRDATA_6_1_0_Z[17])
);
defparam \PRDATA_6_1_0[17] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[20]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[20]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[20]),
	.Y(N_696)
);
defparam \PRDATA_6[20] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[20]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[20]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[20]),
	.Y(PRDATA_6_1_0_Z[20])
);
defparam \PRDATA_6_1_0[20] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[11]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[11]),
	.Y(N_687)
);
defparam \PRDATA_6[11] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[11]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[11]),
	.Y(PRDATA_6_1_0_Z[11])
);
defparam \PRDATA_6_1_0[11] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[13]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[13]),
	.Y(N_689)
);
defparam \PRDATA_6[13] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[13]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[13]),
	.Y(PRDATA_6_1_0_Z[13])
);
defparam \PRDATA_6_1_0[13] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[14]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[14]),
	.Y(N_690)
);
defparam \PRDATA_6[14] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[14]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[14]),
	.Y(PRDATA_6_1_0_Z[14])
);
defparam \PRDATA_6_1_0[14] .INIT=16'h13DF;
// @10:94
  CFG4 \PRDATA_6[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_3_PRDATA[15]),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PRDATA_6_1_0_Z[15]),
	.Y(N_691)
);
defparam \PRDATA_6[15] .INIT=16'h202F;
// @10:94
  CFG4 \PRDATA_6_1_0[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(PSELSBUS_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PRDATA[15]),
	.D(MSS_STAMP_UND_TELEMETRY_4_PRDATA[15]),
	.Y(PRDATA_6_1_0_Z[15])
);
defparam \PRDATA_6_1_0[15] .INIT=16'h13DF;
// @10:140
  CFG4 PREADY_u_2_0 (
	.A(MSS_STAMP_UND_TELEMETRY_3_PREADY),
	.B(PSELSBUS_Z[2]),
	.C(PSELSBUS_Z[1]),
	.D(PREADY_u_2_0_1_Z),
	.Y(PREADY_u_2_0_Z)
);
defparam PREADY_u_2_0.INIT=16'hE0EF;
// @10:140
  CFG3 PREADY_u_2_0_1 (
	.A(MSS_STAMP_UND_TELEMETRY_5_PREADY),
	.B(MSS_STAMP_UND_TELEMETRY_1_PREADY),
	.C(PSELSBUS_Z[2]),
	.Y(PREADY_u_2_0_1_Z)
);
defparam PREADY_u_2_0_1.INIT=8'h53;
  CFG3 PREADY_u_2_0_RNIJORQ (
	.A(PSELSBUS_Z[0]),
	.B(PREADY_u_1_0_wmux_0_Y),
	.C(PREADY_u_2_0_Z),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY)
);
defparam PREADY_u_2_0_RNIJORQ.INIT=8'hE4;
// @10:105
  CFG2 \PSELSBUS_RNIFNM3[0]  (
	.A(PSELSBUS_Z[1]),
	.B(PSELSBUS_Z[0]),
	.Y(N_708)
);
defparam \PSELSBUS_RNIFNM3[0] .INIT=4'h6;
// @10:140
  CFG2 PREADY_3 (
	.A(MSS_STAMP_UND_TELEMETRY_PSELx),
	.B(MSS_STAMP_UND_TELEMETRY_PREADY),
	.Y(N_747)
);
defparam PREADY_3.INIT=4'hD;
// @10:89
  CFG4 \PSELSBUS[1]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_0),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(PSELSBUS_Z[1])
);
defparam \PSELSBUS[1] .INIT=16'h40C0;
// @10:88
  CFG4 \PSELSBUS[2]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_0),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(PSELSBUS_Z[2])
);
defparam \PSELSBUS[2] .INIT=16'h20A0;
// @10:90
  CFG4 \PSELSBUS[0]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_0),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(PSELSBUS_Z[0])
);
defparam \PSELSBUS[0] .INIT=16'h7000;
// @10:94
  CFG3 \PRDATA[31]  (
	.A(N_708),
	.B(N_403),
	.C(N_707),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA[31] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[0]  (
	.A(N_708),
	.B(N_372),
	.C(N_676),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA[0] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[30]  (
	.A(N_708),
	.B(N_402),
	.C(N_706),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA[30] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[29]  (
	.A(N_708),
	.B(N_401),
	.C(N_705),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA[29] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[28]  (
	.A(N_708),
	.B(N_400),
	.C(N_704),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA[28] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[27]  (
	.A(N_708),
	.B(N_399),
	.C(N_703),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA[27] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[26]  (
	.A(N_708),
	.B(N_398),
	.C(N_702),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA[26] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[25]  (
	.A(N_708),
	.B(N_397),
	.C(N_701),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA[25] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[24]  (
	.A(N_708),
	.B(N_396),
	.C(N_700),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA[24] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[23]  (
	.A(N_708),
	.B(N_395),
	.C(N_699),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA[23] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[22]  (
	.A(N_708),
	.B(N_394),
	.C(N_698),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA[22] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[21]  (
	.A(N_708),
	.B(N_393),
	.C(N_697),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA[21] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[20]  (
	.A(N_708),
	.B(N_392),
	.C(N_696),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA[20] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[19]  (
	.A(N_708),
	.B(N_391),
	.C(N_695),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA[19] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[18]  (
	.A(N_708),
	.B(N_390),
	.C(N_694),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA[18] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[17]  (
	.A(N_708),
	.B(N_389),
	.C(N_693),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA[17] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[16]  (
	.A(N_708),
	.B(N_388),
	.C(N_692),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA[16] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[15]  (
	.A(N_708),
	.B(N_387),
	.C(N_691),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA[15] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[14]  (
	.A(N_708),
	.B(N_386),
	.C(N_690),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA[14] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[13]  (
	.A(N_708),
	.B(N_385),
	.C(N_689),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA[13] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[12]  (
	.A(N_708),
	.B(N_384),
	.C(N_688),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA[12] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[11]  (
	.A(N_708),
	.B(N_383),
	.C(N_687),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA[11] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[10]  (
	.A(N_708),
	.B(N_382),
	.C(N_686),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA[10] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[9]  (
	.A(N_708),
	.B(N_381),
	.C(N_685),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA[9] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[8]  (
	.A(N_708),
	.B(N_380),
	.C(N_684),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA[8] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[7]  (
	.A(N_708),
	.B(N_379),
	.C(N_683),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[6]  (
	.A(N_708),
	.B(N_378),
	.C(N_682),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[5]  (
	.A(N_708),
	.B(N_377),
	.C(N_681),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[4]  (
	.A(N_708),
	.B(N_376),
	.C(N_680),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[2]  (
	.A(N_708),
	.B(N_374),
	.C(N_678),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=8'hD8;
// @10:94
  CFG3 \PRDATA[1]  (
	.A(N_708),
	.B(N_373),
	.C(N_677),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA[1] .INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  MSS_STAMP_UND_TELEMETRY_2_PRDATA,
  MSS_STAMP_UND_TELEMETRY_6_PRDATA,
  MSS_STAMP_UND_TELEMETRY_1_PRDATA,
  MSS_STAMP_UND_TELEMETRY_5_PRDATA,
  MSS_STAMP_UND_TELEMETRY_3_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PRDATA,
  MSS_STAMP_UND_TELEMETRY_4_PRDATA,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  STAMP_UND_TELEMETRY_PADDRS,
  MSS_STAMP_UND_TELEMETRY_4_PREADY,
  MSS_STAMP_UND_TELEMETRY_6_PREADY,
  MSS_STAMP_UND_TELEMETRY_2_PREADY,
  MSS_STAMP_UND_TELEMETRY_3_PREADY,
  MSS_STAMP_UND_TELEMETRY_5_PREADY,
  MSS_STAMP_UND_TELEMETRY_1_PREADY,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY,
  MSS_STAMP_UND_TELEMETRY_PREADY,
  MSS_STAMP_UND_TELEMETRY_6_PSELx,
  MSS_STAMP_UND_TELEMETRY_4_PSELx,
  MSS_STAMP_UND_TELEMETRY_3_PSELx,
  MSS_STAMP_UND_TELEMETRY_2_PSELx,
  MSS_STAMP_UND_TELEMETRY_1_PSELx,
  MSS_STAMP_UND_TELEMETRY_PSELx,
  MSS_STAMP_UND_TELEMETRY_5_PSELx,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] MSS_STAMP_UND_TELEMETRY_2_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_6_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_1_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_5_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_3_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_4_PRDATA ;
output [31:0] root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:12] STAMP_UND_TELEMETRY_PADDRS ;
input MSS_STAMP_UND_TELEMETRY_4_PREADY ;
input MSS_STAMP_UND_TELEMETRY_6_PREADY ;
input MSS_STAMP_UND_TELEMETRY_2_PREADY ;
input MSS_STAMP_UND_TELEMETRY_3_PREADY ;
input MSS_STAMP_UND_TELEMETRY_5_PREADY ;
input MSS_STAMP_UND_TELEMETRY_1_PREADY ;
output root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
input MSS_STAMP_UND_TELEMETRY_PREADY ;
output MSS_STAMP_UND_TELEMETRY_6_PSELx ;
output MSS_STAMP_UND_TELEMETRY_4_PSELx ;
output MSS_STAMP_UND_TELEMETRY_3_PSELx ;
output MSS_STAMP_UND_TELEMETRY_2_PSELx ;
output MSS_STAMP_UND_TELEMETRY_1_PSELx ;
output MSS_STAMP_UND_TELEMETRY_PSELx ;
output MSS_STAMP_UND_TELEMETRY_5_PSELx ;
input root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_4_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_6_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_2_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_3_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_5_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_1_PREADY ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_6_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_4_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_3_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_2_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_1_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_5_PSELx ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [0:0] iPSELS_raw_1_0_Z;
wire GND ;
wire VCC ;
// @21:647
  CFG2 \iPSELS_raw_1_0[0]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[15]),
	.B(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(iPSELS_raw_1_0_Z[0])
);
defparam \iPSELS_raw_1_0[0] .INIT=4'h4;
// @21:647
  CFG4 \iPSELS_raw[5]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(MSS_STAMP_UND_TELEMETRY_5_PSELx)
);
defparam \iPSELS_raw[5] .INIT=16'h2000;
// @21:647
  CFG4 \iPSELS_raw[0]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(MSS_STAMP_UND_TELEMETRY_PSELx)
);
defparam \iPSELS_raw[0] .INIT=16'h0010;
// @21:647
  CFG4 \iPSELS_raw[1]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(MSS_STAMP_UND_TELEMETRY_1_PSELx)
);
defparam \iPSELS_raw[1] .INIT=16'h1000;
// @21:647
  CFG4 \iPSELS_raw[2]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(MSS_STAMP_UND_TELEMETRY_2_PSELx)
);
defparam \iPSELS_raw[2] .INIT=16'h0040;
// @21:647
  CFG4 \iPSELS_raw[3]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(MSS_STAMP_UND_TELEMETRY_3_PSELx)
);
defparam \iPSELS_raw[3] .INIT=16'h4000;
// @21:647
  CFG4 \iPSELS_raw[4]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(MSS_STAMP_UND_TELEMETRY_4_PSELx)
);
defparam \iPSELS_raw[4] .INIT=16'h0020;
// @21:647
  CFG4 \iPSELS_raw[6]  (
	.A(STAMP_UND_TELEMETRY_PADDRS[14]),
	.B(STAMP_UND_TELEMETRY_PADDRS[13]),
	.C(iPSELS_raw_1_0_Z[0]),
	.D(STAMP_UND_TELEMETRY_PADDRS[12]),
	.Y(MSS_STAMP_UND_TELEMETRY_6_PSELx)
);
defparam \iPSELS_raw[6] .INIT=16'h0080;
// @21:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.STAMP_UND_TELEMETRY_PADDRS(STAMP_UND_TELEMETRY_PADDRS[14:12]),
	.iPSELS_raw_1_0_0(iPSELS_raw_1_0_Z[0]),
	.MSS_STAMP_UND_TELEMETRY_4_PRDATA(MSS_STAMP_UND_TELEMETRY_4_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PRDATA(MSS_STAMP_UND_TELEMETRY_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_3_PRDATA(MSS_STAMP_UND_TELEMETRY_3_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_5_PRDATA(MSS_STAMP_UND_TELEMETRY_5_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_1_PRDATA(MSS_STAMP_UND_TELEMETRY_1_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_6_PRDATA(MSS_STAMP_UND_TELEMETRY_6_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_2_PRDATA(MSS_STAMP_UND_TELEMETRY_2_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PREADY(MSS_STAMP_UND_TELEMETRY_PREADY),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.MSS_STAMP_UND_TELEMETRY_1_PREADY(MSS_STAMP_UND_TELEMETRY_1_PREADY),
	.MSS_STAMP_UND_TELEMETRY_5_PREADY(MSS_STAMP_UND_TELEMETRY_5_PREADY),
	.MSS_STAMP_UND_TELEMETRY_3_PREADY(MSS_STAMP_UND_TELEMETRY_3_PREADY),
	.MSS_STAMP_UND_TELEMETRY_PSELx(MSS_STAMP_UND_TELEMETRY_PSELx),
	.MSS_STAMP_UND_TELEMETRY_2_PREADY(MSS_STAMP_UND_TELEMETRY_2_PREADY),
	.MSS_STAMP_UND_TELEMETRY_6_PREADY(MSS_STAMP_UND_TELEMETRY_6_PREADY),
	.MSS_STAMP_UND_TELEMETRY_4_PREADY(MSS_STAMP_UND_TELEMETRY_4_PREADY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreResetP (
  MSS_INIT_DONE,
  MSS_MSS_READY,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  MSS_FIC_0_CLK,
  FIC_2_APB_M_PRESET_N,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output MSS_INIT_DONE ;
output MSS_MSS_READY ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input MSS_FIC_0_CLK ;
input FIC_2_APB_M_PRESET_N ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire MSS_INIT_DONE ;
wire MSS_MSS_READY ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire MSS_FIC_0_CLK ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire [6:0] sm0_state_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire [5:2] sm0_state_ns_Z;
wire sm0_areset_n_clk_base_Z ;
wire sm0_areset_n_clk_base_0 ;
wire release_sdif2_core_Z ;
wire VCC ;
wire sm0_areset_n_rcosc_Z ;
wire GND ;
wire release_sdif1_core_Z ;
wire release_sdif0_core_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif3_core_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire sdif3_spll_lock_q2_Z ;
wire CONFIG1_DONE_q1_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_3_Z ;
wire sm0_areset_n_Z ;
wire sm0_areset_n_rcosc_q1 ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire un6_fic_2_apb_m_preset_n_clk_base_Z ;
wire un8_ddr_settled_clk_base_1_Z ;
wire un8_ddr_settled_clk_base_Z ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT sm0_areset_n_clk_base_RNIDQJD (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
// @22:1471
(* cdc_synchronizer=1 *)  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1447
(* cdc_synchronizer=1 *)  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1423
(* cdc_synchronizer=1 *)  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:577
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:565
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:553
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:936
  SLE sdif3_spll_lock_q2 (
	.Q(sdif3_spll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:908
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:608
  SLE MSS_HPMS_READY_int (
	.Q(MSS_MSS_READY),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:850
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:770
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:770
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:577
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(MSS_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:565
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(MSS_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:553
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(MSS_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1544
(* cdc_synchronizer=1 *)  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1519
(* cdc_synchronizer=1 *)  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1495
(* cdc_synchronizer=1 *)  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:861
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1),
	.ADn(VCC),
	.ALn(sm0_areset_n_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1059
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1059
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1059
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1059
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_Z[4]),
	.EN(sdif3_spll_lock_q2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1059
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1059
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(sm0_state_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1059
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:593
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1059
  SLE INIT_DONE_int (
	.Q(MSS_INIT_DONE),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(sm0_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:593
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(MSS_FIC_0_CLK),
	.D(VCC),
	.EN(un6_fic_2_apb_m_preset_n_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:1032
  CFG2 un8_ddr_settled_clk_base_1 (
	.A(ddr_settled_clk_base_Z),
	.B(release_sdif3_core_clk_base_Z),
	.Y(un8_ddr_settled_clk_base_1_Z)
);
defparam un8_ddr_settled_clk_base_1.INIT=4'h8;
// @22:1059
  CFG2 \sm0_state_ns_a3[6]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(sm0_state_Z[1]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @22:628
  CFG2 sm0_areset_n (
	.A(MSS_MSS_READY),
	.B(POWER_ON_RESET_N),
	.Y(sm0_areset_n_Z)
);
defparam sm0_areset_n.INIT=4'h8;
// @22:600
  CFG2 un6_fic_2_apb_m_preset_n_clk_base (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(un6_fic_2_apb_m_preset_n_clk_base_Z)
);
defparam un6_fic_2_apb_m_preset_n_clk_base.INIT=4'h8;
// @22:1059
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[5]),
	.B(sm0_state_Z[4]),
	.C(sdif3_spll_lock_q2_Z),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hAE;
// @22:611
  CFG3 MSS_HPMS_READY_int_3 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_3_Z)
);
defparam MSS_HPMS_READY_int_3.INIT=8'hE0;
// @22:1032
  CFG4 un8_ddr_settled_clk_base (
	.A(release_sdif0_core_clk_base_Z),
	.B(un8_ddr_settled_clk_base_1_Z),
	.C(release_sdif2_core_clk_base_Z),
	.D(release_sdif1_core_clk_base_Z),
	.Y(un8_ddr_settled_clk_base_Z)
);
defparam un8_ddr_settled_clk_base.INIT=16'h8000;
// @22:1059
  CFG4 \sm0_state_ns[5]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(un8_ddr_settled_clk_base_Z),
	.C(sm0_state_Z[2]),
	.D(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'hD5C0;
// @22:1059
  CFG4 \sm0_state_ns[4]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(un8_ddr_settled_clk_base_Z),
	.C(sm0_state_Z[3]),
	.D(sm0_state_Z[2]),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=16'hB3A0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP */

module root_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire GND ;
wire VCC ;
// @23:58
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
<<<<<<< HEAD
//@23:801
// @21:53
=======
//@25:804
// @23:53
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @23:49
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root_sb_FABOSC_0_OSC */

module root_sb_MSS (
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  STAMP_UND_TELEMETRY_PADDRS,
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_FIC_0_CLK,
  F_MISO_c,
  DAPI_RXD_c,
  IN_RXSM_SODS_c,
  IN_RXSM_SOE_c,
  IN_RXSM_LO_c,
  FIC_0_LOCK,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY,
  telemetry_0_INTERRUPT,
  STAMP6_new_avail,
  STAMP5_new_avail,
  STAMP4_new_avail,
  STAMP3_new_avail,
  STAMP2_new_avail,
  STAMP1_new_avail,
  F_MOSI_c,
  F_CLK_c,
  F_CS2_c,
  F_CS1_c,
  DAPI_RTS_c,
  DAPI_TXD_c,
  LED_HB_MEMSYNC_c,
  OUT_ADC_START_c,
  F_CS1_c,
  F_CS2_c,
  LED_RECORDING_c,
  LED_HB_MSS_c,
  MSS_RESET_N_M2F,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
  root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
<<<<<<< HEAD
  MSS_STAMP_PENABLE,
  FIC_2_APB_M_PRESET_N,
  IO_WP_c,
  N_141_i,
  MSS_STAMP_2_PREADY,
  MSS_STAMP_3_PREADY,
  MSS_STAMP_1_PREADY,
  MSS_STAMP_5_PREADY,
  MSS_STAMP_4_PREADY,
  MSS_STAMP_PREADY,
  MSS_STAMP_PSELx
=======
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  FIC_2_APB_M_PRESET_N
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
)
;
input [31:0] root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
output [15:12] STAMP_UND_TELEMETRY_PADDRS ;
output [11:0] MSS_STAMP_UND_TELEMETRY_PADDR ;
input MSS_FIC_0_CLK ;
input F_MISO_c ;
input DAPI_RXD_c ;
input IN_RXSM_SODS_c ;
input IN_RXSM_SOE_c ;
input IN_RXSM_LO_c ;
input FIC_0_LOCK ;
input root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
input telemetry_0_INTERRUPT ;
input STAMP6_new_avail ;
input STAMP5_new_avail ;
input STAMP4_new_avail ;
input STAMP3_new_avail ;
input STAMP2_new_avail ;
input STAMP1_new_avail ;
output F_MOSI_c ;
output F_CLK_c ;
output F_CS2_c ;
output F_CS1_c ;
output DAPI_RTS_c ;
output DAPI_TXD_c ;
output LED_HB_MEMSYNC_c ;
output OUT_ADC_START_c ;
output F_CS1_c ;
output F_CS2_c ;
output LED_RECORDING_c ;
output LED_HB_MSS_c ;
output MSS_RESET_N_M2F ;
output MSS_STAMP_UND_TELEMETRY_PWRITE ;
output root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output MSS_STAMP_UND_TELEMETRY_PENABLE ;
output FIC_2_APB_M_PRESET_N ;
<<<<<<< HEAD
output IO_WP_c ;
input N_141_i ;
input MSS_STAMP_2_PREADY ;
input MSS_STAMP_3_PREADY ;
input MSS_STAMP_1_PREADY ;
input MSS_STAMP_5_PREADY ;
input MSS_STAMP_4_PREADY ;
input MSS_STAMP_PREADY ;
input MSS_STAMP_PSELx ;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
wire MSS_FIC_0_CLK ;
wire F_MISO_c ;
wire DAPI_RXD_c ;
wire IN_RXSM_SODS_c ;
wire IN_RXSM_SOE_c ;
wire IN_RXSM_LO_c ;
wire FIC_0_LOCK ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire telemetry_0_INTERRUPT ;
wire STAMP6_new_avail ;
wire STAMP5_new_avail ;
wire STAMP4_new_avail ;
wire STAMP3_new_avail ;
wire STAMP2_new_avail ;
wire STAMP1_new_avail ;
wire F_MOSI_c ;
wire F_CLK_c ;
wire F_CS2_c ;
wire F_CS1_c ;
wire DAPI_RTS_c ;
wire DAPI_TXD_c ;
wire LED_HB_MEMSYNC_c ;
wire OUT_ADC_START_c ;
wire F_CS1_c ;
wire F_CS2_c ;
wire LED_RECORDING_c ;
wire LED_HB_MSS_c ;
wire MSS_RESET_N_M2F ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire FIC_2_APB_M_PRESET_N ;
<<<<<<< HEAD
wire IO_WP_c ;
wire N_141_i ;
wire MSS_STAMP_2_PREADY ;
wire MSS_STAMP_3_PREADY ;
wire MSS_STAMP_1_PREADY ;
wire MSS_STAMP_5_PREADY ;
wire MSS_STAMP_4_PREADY ;
wire MSS_STAMP_PREADY ;
wire MSS_STAMP_PSELx ;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
<<<<<<< HEAD
wire m6_1 ;
wire m11_1 ;
wire N_12_0 ;
wire N_7_0 ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire GPIO_3_M2F_OE ;
=======
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI_0_SS0_M2F ;
wire SPI_0_SS0_M2F_OE ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
<<<<<<< HEAD
  CFG4 MSS_ADLIB_INST_RNO_2 (
	.A(MSS_STAMP_PSELx),
	.B(PSELSBUS[2]),
	.C(MSS_STAMP_PREADY),
	.D(MSS_STAMP_4_PREADY),
	.Y(m6_1)
);
defparam MSS_ADLIB_INST_RNO_2.INIT=16'h02CE;
  CFG3 MSS_ADLIB_INST_RNO_3 (
	.A(MSS_STAMP_5_PREADY),
	.B(MSS_STAMP_1_PREADY),
	.C(PSELSBUS[2]),
	.Y(m11_1)
);
defparam MSS_ADLIB_INST_RNO_3.INIT=8'h53;
  CFG4 MSS_ADLIB_INST_RNO_1 (
	.A(PSELSBUS[1]),
	.B(m11_1),
	.C(MSS_STAMP_3_PREADY),
	.D(PSELSBUS[2]),
	.Y(N_12_0)
);
defparam MSS_ADLIB_INST_RNO_1.INIT=16'h444E;
  CFG4 MSS_ADLIB_INST_RNO_0 (
	.A(PSELSBUS[1]),
	.B(m6_1),
	.C(MSS_STAMP_2_PREADY),
	.D(PSELSBUS[2]),
	.Y(N_7_0)
);
defparam MSS_ADLIB_INST_RNO_0.INIT=16'h444E;
  CFG3 MSS_ADLIB_INST_RNO (
	.A(N_141_i),
	.B(N_7_0),
	.C(N_12_0),
	.Y(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY)
);
defparam MSS_ADLIB_INST_RNO.INIT=8'h1B;
// @22:779
=======
// @24:763
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(GPIO_3_M2F_OE),
	.CAN_RXBUS_MGPIO3A_H2F_B(IO_WP_c),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:16], STAMP_UND_TELEMETRY_PADDRS[15:12], MSS_STAMP_UND_TELEMETRY_PADDR[11:0]}),
	.F_HM0_ENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.F_HM0_SEL(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.F_HM0_WRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(LED_HB_MSS_c),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(LED_RECORDING_c),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(F_CS2_c),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(F_CS1_c),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(OUT_ADC_START_c),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(LED_HB_MEMSYNC_c),
	.MMUART0_TXD_MGPIO27B_H2F_A(DAPI_TXD_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(DAPI_RTS_c),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(F_CS1_c),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(F_CS2_c),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(F_CLK_c),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(F_MOSI_c),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI_0_SS0_M2F),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI_0_SS0_M2F_OE),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, telemetry_0_INTERRUPT, STAMP6_new_avail, STAMP5_new_avail, STAMP4_new_avail, STAMP3_new_avail, STAMP2_new_avail, STAMP1_new_avail}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(FIC_0_LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(IN_RXSM_LO_c),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(IN_RXSM_SOE_c),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(IN_RXSM_SODS_c),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(IO_WP_c),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(DAPI_RXD_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(GND),
	.SPI0_SDI_F2H_SCP(F_MISO_c),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(GND),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(MSS_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
<<<<<<< HEAD
defparam MSS_ADLIB_INST.INIT=1438'h0000000000000030000000000000000000000C00000000000000000000000000000000000000000000000000000000000C030000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFDF5E101007C33C804000006092C0000003FFFFE4000000000064100000000F0F01C000001825F04010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
=======
defparam MSS_ADLIB_INST.INIT=1438'h0000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000C030000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFDF5E101007C33C804000006092C0000003FFFFE4000000000024100000000F0F01C000001825F44010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root_sb_MSS */

module root_sb (
<<<<<<< HEAD
  MSS_STAMP_PADDR,
  MSS_STAMP_PWDATA,
  MSS_STAMP_2_PRDATA,
  MSS_STAMP_PRDATA,
  MSS_STAMP_4_PRDATA,
  MSS_STAMP_5_PRDATA,
  MSS_STAMP_1_PRDATA,
  MSS_STAMP_3_PRDATA,
  MSS_STAMP_PREADY,
  MSS_STAMP_4_PREADY,
  MSS_STAMP_5_PREADY,
  MSS_STAMP_1_PREADY,
  MSS_STAMP_3_PREADY,
  MSS_STAMP_2_PREADY,
  IO_WP_c,
  MSS_STAMP_PENABLE,
  MSS_STAMP_PWRITE,
=======
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  MSS_STAMP_UND_TELEMETRY_4_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PRDATA,
  MSS_STAMP_UND_TELEMETRY_3_PRDATA,
  MSS_STAMP_UND_TELEMETRY_5_PRDATA,
  MSS_STAMP_UND_TELEMETRY_1_PRDATA,
  MSS_STAMP_UND_TELEMETRY_6_PRDATA,
  MSS_STAMP_UND_TELEMETRY_2_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  LED_HB_MSS_c,
  LED_RECORDING_c,
  F_CS2_c,
  F_CS1_c,
  OUT_ADC_START_c,
  LED_HB_MEMSYNC_c,
  DAPI_TXD_c,
  DAPI_RTS_c,
<<<<<<< HEAD
  TM_TXD_c,
=======
  F_CS1_c,
  F_CS2_c,
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  F_CLK_c,
  F_MOSI_c,
  STAMP1_new_avail,
  STAMP2_new_avail,
  STAMP3_new_avail,
  STAMP4_new_avail,
  STAMP5_new_avail,
  STAMP6_new_avail,
  telemetry_0_INTERRUPT,
  IN_RXSM_LO_c,
  IN_RXSM_SOE_c,
  IN_RXSM_SODS_c,
  DAPI_RXD_c,
  F_MISO_c,
  MSS_MSS_READY,
  MSS_INIT_DONE,
  MSS_STAMP_UND_TELEMETRY_5_PSELx,
  MSS_STAMP_UND_TELEMETRY_PSELx,
  MSS_STAMP_UND_TELEMETRY_1_PSELx,
  MSS_STAMP_UND_TELEMETRY_2_PSELx,
  MSS_STAMP_UND_TELEMETRY_3_PSELx,
  MSS_STAMP_UND_TELEMETRY_4_PSELx,
  MSS_STAMP_UND_TELEMETRY_6_PSELx,
  MSS_STAMP_UND_TELEMETRY_PREADY,
  MSS_STAMP_UND_TELEMETRY_1_PREADY,
  MSS_STAMP_UND_TELEMETRY_5_PREADY,
  MSS_STAMP_UND_TELEMETRY_3_PREADY,
  MSS_STAMP_UND_TELEMETRY_2_PREADY,
  MSS_STAMP_UND_TELEMETRY_6_PREADY,
  MSS_STAMP_UND_TELEMETRY_4_PREADY,
  MSS_FIC_0_CLK,
  DEVRST_N,
  POWER_ON_RESET_N
)
;
<<<<<<< HEAD
output [11:0] MSS_STAMP_PADDR ;
output [31:0] MSS_STAMP_PWDATA ;
input [31:0] MSS_STAMP_2_PRDATA ;
input [31:0] MSS_STAMP_PRDATA ;
input [31:0] MSS_STAMP_4_PRDATA ;
input [31:0] MSS_STAMP_5_PRDATA ;
input [31:0] MSS_STAMP_1_PRDATA ;
input [31:0] MSS_STAMP_3_PRDATA ;
input MSS_STAMP_PREADY ;
input MSS_STAMP_4_PREADY ;
input MSS_STAMP_5_PREADY ;
input MSS_STAMP_1_PREADY ;
input MSS_STAMP_3_PREADY ;
input MSS_STAMP_2_PREADY ;
output IO_WP_c ;
output MSS_STAMP_PENABLE ;
output MSS_STAMP_PWRITE ;
=======
output [11:0] MSS_STAMP_UND_TELEMETRY_PADDR ;
output [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_4_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_3_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_5_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_1_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_6_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_2_PRDATA ;
output MSS_STAMP_UND_TELEMETRY_PENABLE ;
output MSS_STAMP_UND_TELEMETRY_PWRITE ;
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
output LED_HB_MSS_c ;
output LED_RECORDING_c ;
output F_CS2_c ;
output F_CS1_c ;
output OUT_ADC_START_c ;
output LED_HB_MEMSYNC_c ;
output DAPI_TXD_c ;
output DAPI_RTS_c ;
<<<<<<< HEAD
output TM_TXD_c ;
=======
output F_CS1_c ;
output F_CS2_c ;
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
output F_CLK_c ;
output F_MOSI_c ;
input STAMP1_new_avail ;
input STAMP2_new_avail ;
input STAMP3_new_avail ;
input STAMP4_new_avail ;
input STAMP5_new_avail ;
input STAMP6_new_avail ;
input telemetry_0_INTERRUPT ;
input IN_RXSM_LO_c ;
input IN_RXSM_SOE_c ;
input IN_RXSM_SODS_c ;
input DAPI_RXD_c ;
input F_MISO_c ;
output MSS_MSS_READY ;
output MSS_INIT_DONE ;
output MSS_STAMP_UND_TELEMETRY_5_PSELx ;
output MSS_STAMP_UND_TELEMETRY_PSELx ;
output MSS_STAMP_UND_TELEMETRY_1_PSELx ;
output MSS_STAMP_UND_TELEMETRY_2_PSELx ;
output MSS_STAMP_UND_TELEMETRY_3_PSELx ;
output MSS_STAMP_UND_TELEMETRY_4_PSELx ;
output MSS_STAMP_UND_TELEMETRY_6_PSELx ;
input MSS_STAMP_UND_TELEMETRY_PREADY ;
input MSS_STAMP_UND_TELEMETRY_1_PREADY ;
input MSS_STAMP_UND_TELEMETRY_5_PREADY ;
input MSS_STAMP_UND_TELEMETRY_3_PREADY ;
input MSS_STAMP_UND_TELEMETRY_2_PREADY ;
input MSS_STAMP_UND_TELEMETRY_6_PREADY ;
input MSS_STAMP_UND_TELEMETRY_4_PREADY ;
output MSS_FIC_0_CLK ;
input DEVRST_N ;
output POWER_ON_RESET_N ;
<<<<<<< HEAD
wire MSS_STAMP_PREADY ;
wire MSS_STAMP_4_PREADY ;
wire MSS_STAMP_5_PREADY ;
wire MSS_STAMP_1_PREADY ;
wire MSS_STAMP_3_PREADY ;
wire MSS_STAMP_2_PREADY ;
wire IO_WP_c ;
wire MSS_STAMP_PENABLE ;
wire MSS_STAMP_PWRITE ;
=======
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
wire LED_HB_MSS_c ;
wire LED_RECORDING_c ;
wire F_CS2_c ;
wire F_CS1_c ;
wire OUT_ADC_START_c ;
wire LED_HB_MEMSYNC_c ;
wire DAPI_TXD_c ;
wire DAPI_RTS_c ;
<<<<<<< HEAD
wire TM_TXD_c ;
=======
wire F_CS1_c ;
wire F_CS2_c ;
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
wire F_CLK_c ;
wire F_MOSI_c ;
wire STAMP1_new_avail ;
wire STAMP2_new_avail ;
wire STAMP3_new_avail ;
wire STAMP4_new_avail ;
wire STAMP5_new_avail ;
wire STAMP6_new_avail ;
wire telemetry_0_INTERRUPT ;
wire IN_RXSM_LO_c ;
wire IN_RXSM_SOE_c ;
wire IN_RXSM_SODS_c ;
wire DAPI_RXD_c ;
wire F_MISO_c ;
wire MSS_MSS_READY ;
wire MSS_INIT_DONE ;
wire MSS_STAMP_UND_TELEMETRY_5_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_1_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_2_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_3_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_4_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_6_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_1_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_5_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_3_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_2_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_6_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_4_PREADY ;
wire MSS_FIC_0_CLK ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire [31:0] root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:12] STAMP_UND_TELEMETRY_PADDRS;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire VCC ;
<<<<<<< HEAD
// @23:867
=======
// @25:866
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
<<<<<<< HEAD
// @23:568
=======
// @25:571
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  root_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FIC_0_LOCK(FIC_0_LOCK),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
<<<<<<< HEAD
// @23:577
=======
// @25:580
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  CoreAPB3 CoreAPB3_0 (
	.MSS_STAMP_UND_TELEMETRY_2_PRDATA(MSS_STAMP_UND_TELEMETRY_2_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_6_PRDATA(MSS_STAMP_UND_TELEMETRY_6_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_1_PRDATA(MSS_STAMP_UND_TELEMETRY_1_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_5_PRDATA(MSS_STAMP_UND_TELEMETRY_5_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_3_PRDATA(MSS_STAMP_UND_TELEMETRY_3_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PRDATA(MSS_STAMP_UND_TELEMETRY_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_4_PRDATA(MSS_STAMP_UND_TELEMETRY_4_PRDATA[31:0]),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
<<<<<<< HEAD
	.STAMP_PADDRS(STAMP_PADDRS[15:12]),
	.N_141_i(N_141_i),
	.MSS_STAMP_3_PSELx(MSS_STAMP_3_PSELx),
	.MSS_STAMP_2_PSELx(MSS_STAMP_2_PSELx),
	.MSS_STAMP_4_PSELx(MSS_STAMP_4_PSELx),
	.MSS_STAMP_5_PSELx(MSS_STAMP_5_PSELx),
	.MSS_STAMP_1_PSELx(MSS_STAMP_1_PSELx),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.MSS_STAMP_PSELx(MSS_STAMP_PSELx)
);
// @23:705
=======
	.STAMP_UND_TELEMETRY_PADDRS(STAMP_UND_TELEMETRY_PADDRS[15:12]),
	.MSS_STAMP_UND_TELEMETRY_4_PREADY(MSS_STAMP_UND_TELEMETRY_4_PREADY),
	.MSS_STAMP_UND_TELEMETRY_6_PREADY(MSS_STAMP_UND_TELEMETRY_6_PREADY),
	.MSS_STAMP_UND_TELEMETRY_2_PREADY(MSS_STAMP_UND_TELEMETRY_2_PREADY),
	.MSS_STAMP_UND_TELEMETRY_3_PREADY(MSS_STAMP_UND_TELEMETRY_3_PREADY),
	.MSS_STAMP_UND_TELEMETRY_5_PREADY(MSS_STAMP_UND_TELEMETRY_5_PREADY),
	.MSS_STAMP_UND_TELEMETRY_1_PREADY(MSS_STAMP_UND_TELEMETRY_1_PREADY),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.MSS_STAMP_UND_TELEMETRY_PREADY(MSS_STAMP_UND_TELEMETRY_PREADY),
	.MSS_STAMP_UND_TELEMETRY_6_PSELx(MSS_STAMP_UND_TELEMETRY_6_PSELx),
	.MSS_STAMP_UND_TELEMETRY_4_PSELx(MSS_STAMP_UND_TELEMETRY_4_PSELx),
	.MSS_STAMP_UND_TELEMETRY_3_PSELx(MSS_STAMP_UND_TELEMETRY_3_PSELx),
	.MSS_STAMP_UND_TELEMETRY_2_PSELx(MSS_STAMP_UND_TELEMETRY_2_PSELx),
	.MSS_STAMP_UND_TELEMETRY_1_PSELx(MSS_STAMP_UND_TELEMETRY_1_PSELx),
	.MSS_STAMP_UND_TELEMETRY_PSELx(MSS_STAMP_UND_TELEMETRY_PSELx),
	.MSS_STAMP_UND_TELEMETRY_5_PSELx(MSS_STAMP_UND_TELEMETRY_5_PSELx),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @25:708
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  CoreResetP CORERESETP_0 (
	.MSS_INIT_DONE(MSS_INIT_DONE),
	.MSS_MSS_READY(MSS_MSS_READY),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
<<<<<<< HEAD
// @23:801
=======
// @25:804
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  root_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
<<<<<<< HEAD
// @23:814
=======
// @25:817
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  root_sb_MSS root_sb_MSS_0 (
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.STAMP_UND_TELEMETRY_PADDRS(STAMP_UND_TELEMETRY_PADDRS[15:12]),
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:0]),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.F_MISO_c(F_MISO_c),
	.DAPI_RXD_c(DAPI_RXD_c),
	.IN_RXSM_SODS_c(IN_RXSM_SODS_c),
	.IN_RXSM_SOE_c(IN_RXSM_SOE_c),
	.IN_RXSM_LO_c(IN_RXSM_LO_c),
	.FIC_0_LOCK(FIC_0_LOCK),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.telemetry_0_INTERRUPT(telemetry_0_INTERRUPT),
	.STAMP6_new_avail(STAMP6_new_avail),
	.STAMP5_new_avail(STAMP5_new_avail),
	.STAMP4_new_avail(STAMP4_new_avail),
	.STAMP3_new_avail(STAMP3_new_avail),
	.STAMP2_new_avail(STAMP2_new_avail),
	.STAMP1_new_avail(STAMP1_new_avail),
	.F_MOSI_c(F_MOSI_c),
	.F_CLK_c(F_CLK_c),
	.F_CS2_c(F_CS2_c),
	.F_CS1_c(F_CS1_c),
	.DAPI_RTS_c(DAPI_RTS_c),
	.DAPI_TXD_c(DAPI_TXD_c),
	.LED_HB_MEMSYNC_c(LED_HB_MEMSYNC_c),
	.OUT_ADC_START_c(OUT_ADC_START_c),
	.F_CS1_c(F_CS1_c),
	.F_CS2_c(F_CS2_c),
	.LED_RECORDING_c(LED_RECORDING_c),
	.LED_HB_MSS_c(LED_HB_MSS_c),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(root_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
<<<<<<< HEAD
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.IO_WP_c(IO_WP_c),
	.N_141_i(N_141_i),
	.MSS_STAMP_2_PREADY(MSS_STAMP_2_PREADY),
	.MSS_STAMP_3_PREADY(MSS_STAMP_3_PREADY),
	.MSS_STAMP_1_PREADY(MSS_STAMP_1_PREADY),
	.MSS_STAMP_5_PREADY(MSS_STAMP_5_PREADY),
	.MSS_STAMP_4_PREADY(MSS_STAMP_4_PREADY),
	.MSS_STAMP_PREADY(MSS_STAMP_PREADY),
	.MSS_STAMP_PSELx(MSS_STAMP_PSELx)
=======
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root_sb */

module spi_master_5 (
  spi_tx_data,
  spi_rx_data,
  enable,
  STAMP1_MISO_c,
  STAMP1_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_1z,
  mosi_cl_1z,
  LED_FPGA_LOADED_arst,
  spi_busy,
  MSS_FIC_0_CLK
)
;
input [15:0] spi_tx_data ;
output [15:0] spi_rx_data ;
input enable ;
input STAMP1_MISO_c ;
output STAMP1_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_1z ;
output mosi_cl_1z ;
input LED_FPGA_LOADED_arst ;
output spi_busy ;
input MSS_FIC_0_CLK ;
wire enable ;
wire STAMP1_MISO_c ;
wire STAMP1_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_1z ;
wire mosi_cl_1z ;
wire LED_FPGA_LOADED_arst ;
wire spi_busy ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_4;
wire [31:31] count_s_FCO_4;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_4;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_4;
wire [5:5] clk_toggles_s_FCO_4;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_4;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_36 ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa_i ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire sclk_buffer_6 ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1286 ;
wire N_1287 ;
wire N_1288 ;
wire N_1289 ;
wire N_1290 ;
wire N_1291 ;
wire N_1292 ;
wire N_1293 ;
wire N_1294 ;
wire N_1295 ;
wire N_1296 ;
wire N_1297 ;
wire N_1298 ;
wire N_1299 ;
wire N_1300 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_1166_FCO ;
wire count_s_1166_S ;
wire count_s_1166_Y ;
wire clk_toggles_s_1167_FCO ;
wire clk_toggles_s_1167_S ;
wire clk_toggles_s_1167_Y ;
wire un7_count_NE_i ;
wire rx_buffer_0_sqmuxa_1_0_a2_0 ;
wire un7_count_NE_13_Z ;
wire N_32 ;
wire N_31 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire rx_buffer_0_sqmuxa_1_0_a2_0_2_Z ;
wire un10_count_0_a2_3_Z ;
wire count_0_sqmuxa ;
wire un7_count_NE_27_Z ;
wire un10_count_i ;
wire sclk_buffer_0_sqmuxa ;
wire mosi_cl_4_i_0_Z ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire N_6645 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_1z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_1z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP1_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(sclk_buffer_6),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1286),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1287),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1288),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1289),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1290),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1291),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1292),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1293),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1294),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1295),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1296),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1297),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1298),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1299),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1300),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP1_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_1166 (
	.FCO(count_s_1166_FCO),
	.S(count_s_1166_S),
	.Y(count_s_1166_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_1166.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_4[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_1166_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_4[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_4[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_4[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_4[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_4[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_4[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_4[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_4[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_4[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_4[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_4[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_4[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_4[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_4[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_4[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_4[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_4[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_4[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_4[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_4[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_4[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_4[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_4[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_4[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_4[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_4[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_4[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_4[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_4[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_4[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_4[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_1167 (
	.FCO(clk_toggles_s_1167_FCO),
	.S(clk_toggles_s_1167_S),
	.Y(clk_toggles_s_1167_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_1167.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_4[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_1167_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_4[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_4[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_4[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_4[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_4[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @20:119
  CFG4 \state_RNIE1VH2[0]  (
	.A(enable),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(N_36)
);
defparam \state_RNIE1VH2[0] .INIT=16'hE200;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
<<<<<<< HEAD
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep2)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep2.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_rep1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_rep1)
);
defparam un1_spi_rx_data_sn_m3_i_o2_rep1.INIT=8'h3A;
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2_fast (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185_fast)
);
defparam un1_spi_rx_data_sn_m3_i_o2_fast.INIT=8'h3A;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0 (
	.A(PREADY_0_sqmuxa_Z),
	.B(un1_PREADY_0_sqmuxa_2_0_0_Z),
	.C(component_state[4]),
	.D(component_state[5]),
	.Y(un1_PREADY_0_sqmuxa_2_0_1z)
);
defparam un1_PREADY_0_sqmuxa_2_0.INIT=16'hFFFB;
// @18:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(un1_PREADY_0_sqmuxa_2_0_0_Z)
);
defparam un1_PREADY_0_sqmuxa_2_0_0.INIT=16'h73F3;
// @18:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2[1]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2[0]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(dummy[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @18:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2[2]),
	.C(MSS_STAMP_PADDR[9]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[9]  (
	.A(status_async_cycles[6]),
	.B(config_Z[9]),
	.C(un1_spi_rx_data_2_1_Z[9]),
	.D(N_185_rep2),
	.Y(N_798)
);
defparam \un1_spi_rx_data_2_2[9] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[9]  (
	.A(measurement_dms2[9]),
	.B(dummy[9]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[9])
);
defparam \un1_spi_rx_data_2_1[9] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[3]  (
	.A(status_async_cycles[0]),
	.B(config_Z[3]),
	.C(un1_spi_rx_data_2_1_Z[3]),
	.D(N_185_rep2),
	.Y(N_792)
);
defparam \un1_spi_rx_data_2_2[3] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[3]  (
	.A(measurement_dms2[3]),
	.B(dummy[3]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[3])
);
defparam \un1_spi_rx_data_2_1[3] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_2[24]  (
	.A(measurement_temp[8]),
	.B(config_Z[24]),
	.C(N_185),
	.D(un1_spi_rx_data_i_m2_1_Z[24]),
	.Y(N_201)
);
defparam \un1_spi_rx_data_i_m2_2[24] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_i_m2_1[24]  (
	.A(measurement_dms1[8]),
	.B(dummy[24]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_i_m2_1_Z[24])
);
defparam \un1_spi_rx_data_i_m2_1[24] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[8]  (
	.A(status_async_cycles[5]),
	.B(config_Z[8]),
	.C(un1_spi_rx_data_2_1_1[8]),
	.D(N_185_rep2),
	.Y(N_797)
);
defparam \un1_spi_rx_data_2_2[8] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[8]  (
	.A(measurement_dms2[8]),
	.B(dummy[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[8])
);
defparam \un1_spi_rx_data_2_1[8] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[11]  (
	.A(status_dms2_overwrittenVal),
	.B(config_Z[11]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_0[11]),
	.Y(N_800)
);
defparam \un1_spi_rx_data_2_2[11] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[11]  (
	.A(measurement_dms2[11]),
	.B(dummy[11]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[11])
);
defparam \un1_spi_rx_data_2_1[11] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[25]  (
	.A(measurement_temp[9]),
	.B(config_Z[25]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[25]),
	.Y(N_814)
);
defparam \un1_spi_rx_data_2_2[25] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[25]  (
	.A(measurement_dms1[9]),
	.B(dummy[25]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[25])
);
defparam \un1_spi_rx_data_2_1[25] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[22]  (
	.A(measurement_temp[6]),
	.B(config_Z[22]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_0[22]),
	.Y(N_811)
);
defparam \un1_spi_rx_data_2_2[22] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[22]  (
	.A(measurement_dms1[6]),
	.B(dummy[22]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_0[22])
);
defparam \un1_spi_rx_data_2_1[22] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[10]  (
	.A(status_temp_overwrittenVal),
	.B(config_Z[10]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_Z[10]),
	.Y(N_799)
);
defparam \un1_spi_rx_data_2_2[10] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[10]  (
	.A(measurement_dms2[10]),
	.B(dummy[10]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_Z[10])
);
defparam \un1_spi_rx_data_2_1[10] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[18]  (
	.A(measurement_temp[2]),
	.B(config_Z[18]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[18]),
	.Y(N_807)
);
defparam \un1_spi_rx_data_2_2[18] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[18]  (
	.A(measurement_dms1[2]),
	.B(dummy[18]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[18])
);
defparam \un1_spi_rx_data_2_1[18] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[19]  (
	.A(measurement_temp[3]),
	.B(config_Z[19]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[19]),
	.Y(N_808)
);
defparam \un1_spi_rx_data_2_2[19] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[19]  (
	.A(measurement_dms1[3]),
	.B(dummy[19]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[19])
);
defparam \un1_spi_rx_data_2_1[19] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[21]  (
	.A(measurement_temp[5]),
	.B(config_Z[21]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[21]),
	.Y(N_810)
);
defparam \un1_spi_rx_data_2_2[21] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[21]  (
	.A(measurement_dms1[5]),
	.B(dummy[21]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[21])
);
defparam \un1_spi_rx_data_2_1[21] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[23]  (
	.A(measurement_temp[7]),
	.B(config_Z[23]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_1[23]),
	.Y(N_812)
);
defparam \un1_spi_rx_data_2_2[23] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[23]  (
	.A(measurement_dms1[7]),
	.B(dummy[23]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_1[23])
);
defparam \un1_spi_rx_data_2_1[23] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[5]  (
	.A(status_async_cycles[2]),
	.B(config_Z[5]),
	.C(un1_spi_rx_data_2_1_0[5]),
	.D(N_185_rep2),
	.Y(N_794)
);
defparam \un1_spi_rx_data_2_2[5] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[5]  (
	.A(measurement_dms2[5]),
	.B(dummy[5]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[5])
);
defparam \un1_spi_rx_data_2_1[5] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[28]  (
	.A(measurement_temp[12]),
	.B(config_Z[28]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[28]),
	.Y(N_817)
);
defparam \un1_spi_rx_data_2_2[28] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[28]  (
	.A(measurement_dms1[12]),
	.B(dummy[28]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[28])
);
defparam \un1_spi_rx_data_2_1[28] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[27]  (
	.A(measurement_temp[11]),
	.B(config_Z[27]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_2[27]),
	.Y(N_816)
);
defparam \un1_spi_rx_data_2_2[27] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[27]  (
	.A(measurement_dms1[11]),
	.B(dummy[27]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_2[27])
);
defparam \un1_spi_rx_data_2_1[27] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[12]  (
	.A(status_dms1_overwrittenVal),
	.B(config_Z[12]),
	.C(N_185_rep2),
	.D(un1_spi_rx_data_2_1_0[12]),
	.Y(N_801)
);
defparam \un1_spi_rx_data_2_2[12] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[12]  (
	.A(measurement_dms2[12]),
	.B(dummy[12]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_0[12])
);
defparam \un1_spi_rx_data_2_1[12] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[14]  (
	.A(status_dms2_newVal),
	.B(config_Z[14]),
	.C(un1_spi_rx_data_2_1_1[14]),
	.D(N_185_rep2),
	.Y(N_803)
);
defparam \un1_spi_rx_data_2_2[14] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[14]  (
	.A(measurement_dms2[14]),
	.B(dummy[14]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_1[14])
);
defparam \un1_spi_rx_data_2_1[14] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[15]  (
	.A(status_dms1_newVal),
	.B(config_Z[15]),
	.C(un1_spi_rx_data_2_1_4[15]),
	.D(N_185),
	.Y(N_804)
);
defparam \un1_spi_rx_data_2_2[15] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[15]  (
	.A(measurement_dms2[15]),
	.B(dummy[15]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[15])
);
defparam \un1_spi_rx_data_2_1[15] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[26]  (
	.A(measurement_temp[10]),
	.B(config_Z[26]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[26]),
	.Y(N_815)
);
defparam \un1_spi_rx_data_2_2[26] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[26]  (
	.A(measurement_dms1[10]),
	.B(dummy[26]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[26])
);
defparam \un1_spi_rx_data_2_1[26] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[7]  (
	.A(status_async_cycles[4]),
	.B(config_Z[7]),
	.C(un1_spi_rx_data_2_1_3[7]),
	.D(N_185_rep2),
	.Y(N_796)
);
defparam \un1_spi_rx_data_2_2[7] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[7]  (
	.A(measurement_dms2[7]),
	.B(dummy[7]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[7])
);
defparam \un1_spi_rx_data_2_1[7] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[13]  (
	.A(status_temp_newVal),
	.B(config_Z[13]),
	.C(un1_spi_rx_data_2_1_2[13]),
	.D(N_185_rep2),
	.Y(N_802)
);
defparam \un1_spi_rx_data_2_2[13] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[13]  (
	.A(measurement_dms2[13]),
	.B(dummy[13]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_2[13])
);
defparam \un1_spi_rx_data_2_1[13] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[29]  (
	.A(measurement_temp[13]),
	.B(config_Z[29]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[29]),
	.Y(N_818)
);
defparam \un1_spi_rx_data_2_2[29] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[29]  (
	.A(measurement_dms1[13]),
	.B(dummy[29]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[29])
);
defparam \un1_spi_rx_data_2_1[29] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[17]  (
	.A(measurement_temp[1]),
	.B(config_Z[17]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[17]),
	.Y(N_806)
);
defparam \un1_spi_rx_data_2_2[17] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[17]  (
	.A(measurement_dms1[1]),
	.B(dummy[17]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[17])
);
defparam \un1_spi_rx_data_2_1[17] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[4]  (
	.A(status_async_cycles[1]),
	.B(config_Z[4]),
	.C(un1_spi_rx_data_2_1_3[4]),
	.D(N_185_rep2),
	.Y(N_793)
);
defparam \un1_spi_rx_data_2_2[4] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[4]  (
	.A(measurement_dms2[4]),
	.B(dummy[4]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_3[4])
);
defparam \un1_spi_rx_data_2_1[4] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[30]  (
	.A(measurement_temp[14]),
	.B(config_Z[30]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[30]),
	.Y(N_819)
);
defparam \un1_spi_rx_data_2_2[30] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[30]  (
	.A(measurement_dms1[14]),
	.B(dummy[30]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep2),
	.Y(un1_spi_rx_data_2_1_4[30])
);
defparam \un1_spi_rx_data_2_1[30] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[16]  (
	.A(measurement_temp[0]),
	.B(config_Z[16]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[16]),
	.Y(N_805)
);
defparam \un1_spi_rx_data_2_2[16] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[16]  (
	.A(measurement_dms1[0]),
	.B(dummy[16]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[16])
);
defparam \un1_spi_rx_data_2_1[16] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[20]  (
	.A(measurement_temp[4]),
	.B(config_Z[20]),
	.C(N_185),
	.D(un1_spi_rx_data_2_1_4[20]),
	.Y(N_809)
);
defparam \un1_spi_rx_data_2_2[20] .INIT=16'hCFA0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[20]  (
	.A(measurement_dms1[4]),
	.B(dummy[20]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_rep1),
	.Y(un1_spi_rx_data_2_1_4[20])
);
defparam \un1_spi_rx_data_2_1[20] .INIT=16'hF0CA;
// @18:199
  CFG4 \un1_spi_rx_data_2_2[6]  (
	.A(status_async_cycles[3]),
	.B(config_Z[6]),
	.C(un1_spi_rx_data_2_1_4[6]),
	.D(N_185_rep2),
	.Y(N_795)
);
defparam \un1_spi_rx_data_2_2[6] .INIT=16'hCAF0;
// @18:199
  CFG4 \un1_spi_rx_data_2_1[6]  (
	.A(measurement_dms2[6]),
	.B(dummy[6]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_185_fast),
	.Y(un1_spi_rx_data_2_1_4[6])
);
defparam \un1_spi_rx_data_2_1[6] .INIT=16'hF0CA;
// @18:205
  CFG4 un1_component_state_9_i_0 (
	.A(spi_dms1_cs_1_sqmuxa_1_Z),
	.B(config_Z[31]),
	.C(N_291),
	.D(N_1196_tz_tz),
	.Y(un1_component_state_9_i_0_1z)
);
defparam un1_component_state_9_i_0.INIT=16'hD000;
// @18:205
  CFG4 un1_component_state_8_i_0 (
	.A(spi_temp_cs_0_sqmuxa_Z),
	.B(config_Z[31]),
	.C(N_291),
	.D(N_1195_tz_tz),
	.Y(un1_component_state_8_i_0_1z)
);
defparam un1_component_state_8_i_0.INIT=16'hD000;
// @24:615
  CFG4 polling_timeout_counter_0_sqmuxa_RNI5L3N1 (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.C(N_79),
	.D(N_81_i),
	.Y(polling_timeout_countere)
=======
// @9:135
  CFG2 rx_buffer_0_sqmuxa_1_0_a2_0_3 (
	.A(assert_data_Z),
	.B(ss_n_buffer_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_3.INIT=4'h1;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[24]),
	.B(count_Z[25]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @9:74
  CFG2 un1_reset_n_inv_2_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(assert_data_Z),
	.Y(N_32)
);
defparam un1_reset_n_inv_2_0_o2.INIT=4'hB;
// @9:120
  CFG2 rx_data_0_sqmuxa_i_o2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.Y(N_31)
);
defparam rx_data_0_sqmuxa_i_o2.INIT=4'h7;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1300)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1299)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1298)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1297)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1296)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1295)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1294)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1293)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1292)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1291)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1290)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1289)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1288)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1287)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1286)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[31]),
	.B(count_Z[30]),
	.C(count_Z[29]),
	.D(count_Z[28]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_0_2 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[1]),
	.C(clk_toggles_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_2.INIT=8'h01;
// @9:123
  CFG4 un10_count_0_a2_3 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[3]),
	.C(clk_toggles_Z[2]),
	.D(clk_toggles_Z[1]),
	.Y(un10_count_0_a2_3_Z)
);
defparam un10_count_0_a2_3.INIT=16'h0001;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
<<<<<<< HEAD
// @18:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(N_185)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @18:199
  CFG3 \un1_spi_rx_data_i_a2_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(measurement_temp[15]),
	.C(MSS_STAMP_PADDR[7]),
	.Y(N_272)
);
defparam \un1_spi_rx_data_i_a2_0[31] .INIT=8'h10;
// @24:615
  CFG4 un14_paddr_RNIOB6J (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_79)
);
defparam un14_paddr_RNIOB6J.INIT=16'h7FFF;
// @18:205
  CFG3 un1_component_state_8_i_o2_0 (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_atomic),
	.Y(N_152)
);
defparam un1_component_state_8_i_o2_0.INIT=8'h57;
// @18:205
  CFG3 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1z)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_3 (
	.A(drdy_flank_detected_temp_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_3_1z)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=8'hFE;
// @18:205
  CFG3 un1_new_avail_0_sqmuxa_4 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_new_avail_0_sqmuxa_4_1z)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=8'hFE;
// @18:205
  CFG3 status_temp_overwrittenVal_9 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_temp_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_temp_overwrittenVal_9_1z)
);
defparam status_temp_overwrittenVal_9.INIT=8'h04;
// @18:205
  CFG3 status_dms1_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms1_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:205
  CFG3 status_dms2_overwrittenVal_9_0_a2 (
	.A(new_avail_0_sqmuxa_Z),
	.B(status_dms2_newVal),
	.C(dummy_0_sqmuxa),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=8'h04;
// @18:238
  CFG2 un15_delay_counter (
	.A(un10_delay_counter_Z),
	.B(drdy_flank_detected_temp),
	.Y(un15_delay_counter_Z)
);
defparam un15_delay_counter.INIT=4'h4;
// @9:74
  CFG4 mosi_1_1_0_0_a2_2 (
	.A(assert_data_Z),
	.B(clk_toggles_Z[5]),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(mosi_1_1_2)
);
defparam mosi_1_1_0_0_a2_2.INIT=16'h2000;
// @9:120
  CFG3 ss_n_buffer_1_sqmuxa_0_a2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa)
);
defparam ss_n_buffer_1_sqmuxa_0_a2.INIT=8'hB3;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
<<<<<<< HEAD
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state[5]),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state[5]),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state[5]),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state[5]),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state[5]),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state[5]),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state[5]),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state[5]),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state[5]),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state[5]),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state[5]),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state[5]),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state[5]),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state[5]),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state[5]),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state[5]),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI1JMG (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI1JMG.INIT=4'h8;
// @24:615
  CFG4 busy_RNI2A5R (
	.A(component_state[1]),
	.B(spi_busy),
	.C(component_state[0]),
	.D(component_state[3]),
	.Y(delay_counterlde_0_a2_0_0)
);
defparam busy_RNI2A5R.INIT=16'h001D;
// @18:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_794),
	.Y(un1_spi_rx_data_5)
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_797),
	.Y(un1_spi_rx_data_8)
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_792),
	.Y(un1_spi_rx_data_3)
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_798),
	.Y(un1_spi_rx_data_9)
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_799),
	.Y(un1_spi_rx_data_10)
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_801),
	.Y(un1_spi_rx_data_12)
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_802),
	.Y(un1_spi_rx_data_13)
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_14)
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_804),
	.Y(un1_spi_rx_data_15)
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_795),
	.Y(N_828)
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_800),
	.Y(N_833)
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_796),
	.Y(N_829)
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_793),
	.Y(N_826)
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @18:199
  CFG3 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=8'h07;
// @18:338
  CFG3 dummy_1_sqmuxa_1 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_5),
	.Y(dummy_1_sqmuxa_1_Z)
);
defparam dummy_1_sqmuxa_1.INIT=8'h20;
// @18:373
  CFG4 un64_paddr_1 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[4]),
	.C(MSS_STAMP_PADDR[8]),
	.D(un56_paddr_5),
	.Y(un64_paddr_1_Z)
);
defparam un64_paddr_1.INIT=16'h1000;
// @18:387
  CFG4 un80_m2_e_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(un80_m2_e_1_Z)
);
defparam un80_m2_e_1.INIT=16'h0100;
// @18:366
  CFG3 un56_paddr_2 (
	.A(MSS_STAMP_PADDR[9]),
	.B(MSS_STAMP_PADDR[6]),
	.C(un56_paddr_5),
	.Y(un56_paddr_2_Z)
);
defparam un56_paddr_2.INIT=8'h10;
// @18:366
  CFG4 un56_paddr_1_0 (
	.A(MSS_STAMP_PADDR[5]),
	.B(MSS_STAMP_PADDR[4]),
	.C(un56_paddr_2_0_1_0_1z),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un56_paddr_1_0_Z)
);
defparam un56_paddr_1_0.INIT=16'h1000;
// @18:397
  CFG4 un89_paddr_1_a0_0 (
	.A(MSS_STAMP_PADDR[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[5]),
	.D(un56_paddr_2_0_1_0_1z),
	.Y(un89_paddr_1_a0_0_Z)
);
defparam un89_paddr_1_a0_0.INIT=16'h0800;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
// @18:199
  CFG3 \component_state_ns_0_0_o2_0_1[0]  (
	.A(delay_counter_8),
	.B(delay_counter_7),
	.C(N_166),
	.Y(component_state_ns_0_0_o2_0_1_Z[0])
);
defparam \component_state_ns_0_0_o2_0_1[0] .INIT=8'hFE;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[26]),
	.B(count_Z[27]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:74
  CFG3 \ss_n_buffer_RNO[0]  (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa_i)
);
defparam \ss_n_buffer_RNO[0] .INIT=8'hB3;
// @9:123
  CFG3 un10_count_0_a2 (
	.A(clk_toggles_Z[0]),
	.B(un10_count_0_a2_3_Z),
	.C(clk_toggles_Z[5]),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=8'h80;
// @9:74
  CFG4 \clk_toggles_lm_0[5]  (
	.A(state_Z[0]),
	.B(clk_toggles_s_Z[5]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[4]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[4]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[3]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[3]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[2]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[2]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[1]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[1]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[0]  (
	.A(state_Z[0]),
	.B(clk_toggles_Z[0]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=16'h0222;
// @9:74
  CFG3 \state_RNIIQ1M[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIIQ1M[0] .INIT=8'hC8;
// @9:82
  CFG4 busy_7_0_0 (
	.A(un10_count_i),
	.B(N_31),
	.C(enable),
	.D(state_Z[0]),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'hDDC0;
// @9:82
  CFG4 sclk_buffer_6_iv_0_0 (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP1_SCLK_c),
	.Y(sclk_buffer_6)
);
defparam sclk_buffer_6_iv_0_0.INIT=16'h2788;
// @9:74
  CFG2 rx_data_0_sqmuxa_i_o2_RNI1OOH (
	.A(N_31),
	.B(un10_count_i),
	.Y(N_14_i)
);
defparam rx_data_0_sqmuxa_i_o2_RNI1OOH.INIT=4'h4;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @9:74
  CFG4 mosi_cl_4_i_0 (
	.A(mosi_cl_1z),
	.B(N_32),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(mosi_cl_4_i_0_Z)
);
defparam mosi_cl_4_i_0.INIT=16'h45FF;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @9:74
  CFG4 mosi_1_1_0_0_a2 (
	.A(N_32),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.D(N_31),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=16'h0010;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.C(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z),
	.D(clk_toggles_Z[5]),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h10FF;
// @9:74
  CFG4 assert_data_RNO (
	.A(state_Z[0]),
	.B(N_31),
	.C(assert_data_Z),
	.D(enable),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h82C3;
// @9:74
  CFG3 un1_reset_n_inv_2_0_o2_RNI2RU13 (
	.A(N_36),
	.B(state_Z[0]),
	.C(N_32),
	.Y(un1_reset_n_inv_2_i)
);
defparam un1_reset_n_inv_2_0_o2_RNI2RU13.INIT=8'h2A;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(N_29),
	.B(rx_buffer_0_sqmuxa_1_0_a2_0),
	.C(N_31),
	.D(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1)
);
<<<<<<< HEAD
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @4:2101
  CFG2 polling_timeout_counter_0_sqmuxa (
	.A(un1_async_prescaler_count),
	.B(polling_timeout_counter22),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG2 \component_state_ns_0_0_a2_0[0]  (
	.A(N_202),
	.B(N_281),
	.Y(N_278)
);
defparam \component_state_ns_0_0_a2_0[0] .INIT=4'h8;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(dummy_1_sqmuxa_1_Z),
	.B(dummy_1_sqmuxa_0_0_Z),
	.C(dummy_0_sqmuxa),
	.D(un56_paddr_2_0_1z),
	.Y(un1_dummy_0_sqmuxa_1z)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hF8F0;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:205
  CFG2 un1_new_avail_1_sqmuxa_3_i_a2 (
	.A(N_202),
	.B(component_state[5]),
	.Y(N_299)
);
defparam un1_new_avail_1_sqmuxa_3_i_a2.INIT=4'h4;
// @24:615
  CFG3 \component_state_ns_0_0_o2_0_RNI9HCB[0]  (
	.A(component_state[5]),
	.B(N_202),
	.C(component_state[0]),
	.Y(N_1049)
);
defparam \component_state_ns_0_0_o2_0_RNI9HCB[0] .INIT=8'h37;
// @24:615
  CFG4 busy_RNIAPRM (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state[5]),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIAPRM.INIT=16'h0BFF;
// @18:199
  CFG4 un80_paddr_0_a2_1_RNI9UH72 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state[5]),
	.Y(un1_component_state_4_i)
);
defparam un80_paddr_0_a2_1_RNI9UH72.INIT=16'h8F80;
// @18:199
  CFG4 \un1_spi_rx_data_1_RNIQ9TU1[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(N_272),
	.C(N_185),
	.D(N_1389),
	.Y(N_131_i)
=======
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h0800;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(un10_count_i),
	.B(state_Z[0]),
	.C(mosi_cl_4_i_0_Z),
	.D(un7_count_NE_i),
	.Y(N_24_i)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
defparam mosi_cl_RNO.INIT=16'h040C;
// @9:82
  CFG4 un7_count_NE_20_RNIS6TR1 (
	.A(un7_count_NE_20_Z),
	.B(un7_count_NE_21_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNIS6TR1.INIT=16'h0001;
<<<<<<< HEAD
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(apb_is_atomic),
	.B(component_state[2]),
	.C(N_278),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hF0F4;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state[5]),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @18:199
  CFG4 \component_state_ns_0_a3_1[1]  (
	.A(component_state[5]),
	.B(next_state_0_sqmuxa_Z),
	.C(N_202),
	.D(MSS_STAMP_PSELx),
	.Y(N_688)
);
defparam \component_state_ns_0_a3_1[1] .INIT=16'h0200;
// @18:205
  CFG3 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_299),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=8'hFE;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:216
  CFG4 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state[5]),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=16'h2000;
// @18:216
  CFG4 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state[5]),
	.Y(spi_dms2_cs_0_sqmuxa_Z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=16'hDF00;
// @24:615
  CFG4 busy_RNIGTFS1 (
	.A(delay_counterlde_0_a2_0_0),
	.B(N_149),
	.C(component_state[4]),
	.D(component_state[2]),
	.Y(delay_countere)
);
defparam busy_RNIGTFS1.INIT=16'h333B;
// @18:205
  CFG4 un1_component_state_6_i_a2_2 (
	.A(un1_component_state_6_i_a2_0_Z),
	.B(N_200),
	.C(component_state[4]),
	.D(component_state[2]),
	.Y(un1_component_state_6_i_a2_2_Z)
);
defparam un1_component_state_6_i_a2_2.INIT=16'h0008;
// @18:199
  CFG3 \component_state_ns_0_0[2]  (
	.A(apb_spi_finished_0_sqmuxa),
	.B(component_state_ns_0_a3_1_0_Z[2]),
	.C(N_699),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=8'hEA;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0_0[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_299),
	.D(next_state_0_sqmuxa_Z),
	.Y(component_state_ns_i_a3_i_0_0_Z[4])
);
defparam \component_state_ns_i_a3_i_0_0[4] .INIT=16'hF444;
// @18:199
  CFG4 \component_state_ns_0_0_1[0]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_281),
	.C(MSS_STAMP_PSELx),
	.D(component_state_ns_0_0_0_Z[0]),
	.Y(component_state_ns_0_0_1_Z[0])
);
defparam \component_state_ns_0_0_1[0] .INIT=16'hFF04;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(config_Z[30]),
	.D(N_299),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:199
  CFG4 un1_spi_tx_data_0_sqmuxa_d (
	.A(N_299),
	.B(un14_paddr_i_0),
	.C(apb_spi_finished),
	.D(config_Z[30]),
	.Y(un1_spi_tx_data_0_sqmuxa_d_Z)
);
defparam un1_spi_tx_data_0_sqmuxa_d.INIT=16'h51F3;
// @18:199
  CFG4 un1_spi_tx_data_0_sqmuxa_c (
	.A(config_Z[30]),
	.B(component_state[3]),
	.C(component_state[5]),
	.D(N_202),
	.Y(un1_spi_tx_data_0_sqmuxa_c_Z)
);
defparam un1_spi_tx_data_0_sqmuxa_c.INIT=16'h3313;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_a3_0_0_Z[1]),
	.B(component_state[4]),
	.C(N_688),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hF0FE;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:216
  CFG4 spi_enable_0_sqmuxa_2 (
	.A(un14_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state[5]),
	.Y(spi_enable_0_sqmuxa_2_Z)
);
defparam spi_enable_0_sqmuxa_2.INIT=16'h2000;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(dummy_0_sqmuxa),
	.C(new_avail_0_sqmuxa_Z),
	.D(un1_status_async_cycles_1_sqmuxa_0),
	.Y(status_async_cycles_0_sqmuxa_2_1z)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state[5]),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state[5]),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state[5]),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state[5]),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNIPU8U[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNIPU8U[5] .INIT=16'h0F08;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un1_component_state_6_i_a2_2_Z),
	.D(un14_paddr_i_0),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'h7030;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(component_state_ns_0_0_1_Z[0]),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hF7F0;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_0_Z[2]),
	.B(component_state[3]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hEAAA;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(component_state_ns_i_a3_i_0_0_Z[4]),
	.D(un14_paddr_i_0),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hF4F0;
// @18:199
  CFG4 un64_paddr_RNIDUL72 (
	.A(un1_reset_n_inv_1_Z),
	.B(un64_paddr_Z),
	.C(un89_paddr_0_Z),
	.D(un80_paddr),
	.Y(un1_reset_n_inv_i)
);
defparam un64_paddr_RNIDUL72.INIT=16'h5554;
// @18:199
  CFG2 spi_enable_0_sqmuxa_2_RNIGO86 (
	.A(spi_enable_0_sqmuxa_2_Z),
	.B(component_state[3]),
	.Y(spi_enable_0_sqmuxa_2_RNIGO86_1z)
);
defparam spi_enable_0_sqmuxa_2_RNIGO86.INIT=4'hE;
// @18:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(spi_enable_0_sqmuxa_2_Z),
	.D(un14_paddr_i_0),
	.Y(un1_next_state_1_sqmuxa_1z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hF4F0;
// @18:205
  CFG4 un1_component_state_12_i_0 (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa_Z),
	.C(N_104_tz_tz),
	.D(N_291),
	.Y(N_104)
);
defparam un1_component_state_12_i_0.INIT=16'hB000;
// @18:199
  CFG3 un1_spi_tx_data_0_sqmuxa_c_RNIMPDU (
	.A(LED_FPGA_LOADED),
	.B(un1_spi_tx_data_0_sqmuxa_c_Z),
	.C(un1_spi_tx_data_0_sqmuxa_d_Z),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam un1_spi_tx_data_0_sqmuxa_c_RNIMPDU.INIT=8'h02;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5 */

module STAMP_10 (
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_STAMP_UND_TELEMETRY_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  mosi_cl,
  mosi_1,
  STAMP1_SCLK_c,
  STAMP1_MISO_c,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
  un56_paddr_2_0_0_0_1z,
  un56_paddr_5_1z,
  un14_paddr_i_0,
  N_292,
  MSS_STAMP_UND_TELEMETRY_PSELx,
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  MSS_STAMP_UND_TELEMETRY_PREADY,
  STAMP1_CS_SGR2_c,
  STAMP1_CS_TEMP_c,
  STAMP1_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP1_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP1_DRDY_TEMP_c,
  STAMP1_DRDY_SGR2_c,
  STAMP1_DRDY_SGR1_c
)
;
input [11:0] MSS_STAMP_UND_TELEMETRY_PADDR ;
output [31:0] MSS_STAMP_UND_TELEMETRY_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
output mosi_cl ;
output mosi_1 ;
output STAMP1_SCLK_c ;
input STAMP1_MISO_c ;
input MSS_STAMP_UND_TELEMETRY_PWRITE ;
output un56_paddr_2_0_0_0_1z ;
output un56_paddr_5_1z ;
output un14_paddr_i_0 ;
output N_292 ;
input MSS_STAMP_UND_TELEMETRY_PSELx ;
input MSS_STAMP_UND_TELEMETRY_PENABLE ;
output MSS_STAMP_UND_TELEMETRY_PREADY ;
output STAMP1_CS_SGR2_c ;
output STAMP1_CS_TEMP_c ;
output STAMP1_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP1_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP1_DRDY_TEMP_c ;
input STAMP1_DRDY_SGR2_c ;
input STAMP1_DRDY_SGR1_c ;
wire mosi_cl ;
wire mosi_1 ;
wire STAMP1_SCLK_c ;
wire STAMP1_MISO_c ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire un56_paddr_2_0_0_0_1z ;
wire un56_paddr_5_1z ;
wire un14_paddr_i_0 ;
wire N_292 ;
wire MSS_STAMP_UND_TELEMETRY_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire MSS_STAMP_UND_TELEMETRY_PREADY ;
wire STAMP1_CS_SGR2_c ;
wire STAMP1_CS_TEMP_c ;
wire STAMP1_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP1_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP1_DRDY_TEMP_c ;
wire STAMP1_DRDY_SGR2_c ;
wire STAMP1_DRDY_SGR1_c ;
wire [5:0] component_state_Z;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [1:0] spi_request_for_ldmx_Z;
wire [31:0] config_Z;
wire [12:0] un1_spi_rx_data_Z;
wire [31:31] config_8;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_4;
wire [26:0] delay_counter_cry_Y_4;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_4;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_4;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_4;
wire [7:7] polling_timeout_counter_s_FCO_4;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_4;
wire [30:3] un1_spi_rx_data_2_1_0_co1;
wire [28:3] un1_spi_rx_data_2_1_0_wmux_0_S;
wire [30:3] un1_spi_rx_data_2_1_0_y0;
wire [30:3] un1_spi_rx_data_2_1_0_co0;
wire [28:3] un1_spi_rx_data_2_1_0_wmux_S;
wire [15:4] un1_spi_rx_data_2_1_0_wmux_0_S_1;
wire [15:4] un1_spi_rx_data_2_1_0_wmux_S_1;
wire [29:5] un1_spi_rx_data_2_1_0_wmux_0_S_0;
wire [29:5] un1_spi_rx_data_2_1_0_wmux_S_0;
wire [25:14] un1_spi_rx_data_2_1_0_wmux_0_S_2;
wire [25:14] un1_spi_rx_data_2_1_0_wmux_S_2;
wire [30:18] un1_spi_rx_data_2_1_0_wmux_0_S_3;
wire [30:18] un1_spi_rx_data_2_1_0_wmux_S_3;
wire [23:20] un1_spi_rx_data_2_1_0_wmux_0_S_4;
wire [23:20] un1_spi_rx_data_2_1_0_wmux_S_4;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co1;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_0_S_3;
wire [26:24] un1_spi_rx_data_i_m2_1_0_y0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co0;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_S_3;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_0_S_4;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_S_4;
wire [0:0] component_state_ns_0_1_1_Z;
wire [0:0] component_state_ns_0_1_Z;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [0:0] async_state_ns_0_a3_0_0_Z;
wire [0:0] async_state_ns_0_o3_12_Z;
wire [0:0] async_state_ns_0_o3_8_Z;
wire [0:0] async_state_ns_0_o3_4_Z;
wire [4:4] PADDR_m;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] component_state_ns_0_o2_1_17_Z;
wire [0:0] component_state_ns_0_o2_1_16_Z;
wire [0:0] component_state_ns_0_o2_1_15_Z;
wire [0:0] component_state_ns_0_o2_1_14_Z;
wire [0:0] component_state_ns_0_o2_1_13_Z;
wire [0:0] component_state_ns_0_o2_1_12_Z;
wire [0:0] async_state_ns_0_o3_18_Z;
wire [0:0] async_state_ns_0_o3_16_Z;
wire [0:0] async_state_ns_0_o3_14_Z;
wire [0:0] async_state_ns_0_o3_20_Z;
wire [31:31] un1_spi_rx_data_i_0_Z;
wire [0:0] async_state_ns_0_o3_23_Z;
wire [0:0] async_state_ns_0_o3_22_Z;
wire [0:0] async_state_ns_0_o3_21_Z;
wire [0:0] async_state_ns_0_o3_20_2_Z;
wire [0:0] component_state_ns_0_o2_1_22_Z;
wire [2:2] component_state_ns_0_0_Z;
wire status_async_cycles_0_sqmuxa_2_Z ;
wire N_217_i ;
wire STAMP1_DRDY_SGR1_c_i ;
wire STAMP1_DRDY_SGR2_c_i ;
wire STAMP1_DRDY_TEMP_c_i ;
wire un1_reset_n_inv_1_RNI2H2J2_Z ;
wire N_6483_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire un89_paddr_0_RNIHS7P3_Z ;
wire GND ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9_Z ;
wire un1_new_avail_0_sqmuxa_3_Z ;
wire new_avail_0_sqmuxa_1 ;
wire un1_new_avail_1_sqmuxa_3_i ;
wire enable ;
wire N_1034 ;
wire un1_component_state_6_i ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_Z ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_Z ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_Z ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_Z ;
wire spi_dms1_cs_ldmx_Z ;
wire N_189_i ;
wire spi_temp_cs_13_iv_i_Z ;
wire un1_component_state_8_i ;
wire spi_dms2_cs_13_iv_i_Z ;
wire un1_component_state_12_i ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_0_Z ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa_Z ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_Z ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_Z ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_Z ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire un1_next_state_1_sqmuxa_Z ;
wire config_149 ;
wire N_260_i ;
wire N_259_i ;
wire N_258_i ;
wire N_257_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire un1_component_state_4_i ;
wire N_837 ;
wire N_836 ;
wire N_835 ;
wire status_async_cycles_14_cry_0_0_Y_4 ;
wire N_146_i ;
wire N_144_i ;
wire N_142_i ;
wire un5_async_prescaler_count_cry_7_S ;
wire un5_async_prescaler_count_cry_6_S ;
wire un5_async_prescaler_count_cry_4_S ;
wire un5_async_prescaler_count_cry_3_S ;
wire un5_async_prescaler_count_cry_2_S ;
wire un5_async_prescaler_count_cry_1_S ;
wire un5_async_prescaler_count_cry_14_S ;
wire un5_async_prescaler_count_cry_12_S ;
wire un5_async_prescaler_count_cry_11_S ;
wire un5_async_prescaler_count_cry_10_S ;
wire un5_async_prescaler_count_cry_9_S ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_4 ;
wire status_async_cycles_0_sqmuxa_1_Z ;
wire status_async_cycles_1_sqmuxa_Z ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_4 ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_4 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_4 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_4 ;
wire status_async_cycles_14_s_6_FCO_4 ;
wire status_async_cycles_14_s_6_Y_4 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_4 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_4 ;
wire un48_paddr_cry_0_Y_4 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_4 ;
wire un48_paddr_cry_1_Y_4 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_4 ;
wire un48_paddr_cry_2_Y_4 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_4 ;
wire un48_paddr_cry_3_Y_4 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_4 ;
wire un48_paddr_cry_4_Y_4 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_4 ;
wire un48_paddr_cry_5_Y_4 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_4 ;
wire un48_paddr_cry_6_Y_4 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_4 ;
wire un48_paddr_cry_7_Y_4 ;
wire polling_timeout_counter_s_1165_FCO ;
wire polling_timeout_counter_s_1165_S ;
wire polling_timeout_counter_s_1165_Y ;
wire un5_async_prescaler_count_s_1_1168_FCO ;
wire un5_async_prescaler_count_s_1_1168_S ;
wire un5_async_prescaler_count_s_1_1168_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S ;
wire un5_async_prescaler_count_cry_5_Y ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S ;
wire un5_async_prescaler_count_cry_8_Y ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S ;
wire un5_async_prescaler_count_cry_13_Y ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S ;
wire un5_async_prescaler_count_cry_15_Y ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S ;
wire un5_async_prescaler_count_cry_16_Y ;
wire un5_async_prescaler_count_s_18_FCO ;
wire un5_async_prescaler_count_s_18_S ;
wire un5_async_prescaler_count_s_18_Y ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S ;
wire un5_async_prescaler_count_cry_17_Y ;
wire N_162 ;
wire N_797 ;
wire N_796 ;
wire N_792 ;
wire N_804 ;
wire N_793 ;
wire N_795 ;
wire N_794 ;
wire N_800 ;
wire N_799 ;
wire N_802 ;
wire N_801 ;
wire N_798 ;
wire N_803 ;
wire N_186 ;
wire N_187 ;
wire next_state_0_sqmuxa_Z ;
wire spi_busy ;
wire un1_next_state_2_sqmuxa_1_1_Z ;
wire un14_delay_counter_Z ;
wire N_700 ;
wire N_676 ;
wire un89_paddr_0_1_Z ;
wire un89_paddr_0_Z ;
wire N_791 ;
wire N_789 ;
wire N_790 ;
wire un88_paddr_0_Z ;
wire un1_next_state_2_sqmuxa_0_a2_0_0_Z ;
wire un1_spi_rx_data_sn_N_5 ;
wire apb_spi_finished_0_sqmuxa ;
wire next_state_0_sqmuxa_1 ;
wire N_271 ;
wire N_274 ;
wire PREADY_0_sqmuxa ;
wire spi_enable_0_sqmuxa ;
wire N_649 ;
wire spi_enable_1_sqmuxa ;
wire un10_delay_counter_Z ;
wire new_avail_0_sqmuxa ;
wire N_119_i ;
wire un1_new_avail_0_sqmuxa_1_i_0 ;
wire un25_paddr_Z ;
wire un28_paddr_i_0 ;
wire un1_async_prescaler_countlto18_2_Z ;
wire un28_paddr_1_Z ;
wire status_async_cycles_0_sqmuxa_2_0_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire un1_reset_n_inv_1_Z ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire apb_spi_finished_1_sqmuxa ;
wire un1_component_state_8_0_o2_0_0_Z ;
wire N_174 ;
wire N_165 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa_Z ;
wire un1_component_state_6_0_1_Z ;
wire spi_dms1_cs_en_1_Z ;
wire PRDATA_1 ;
wire un25_async_state ;
wire un30_async_state ;
wire un1_next_state_2_sqmuxa_1_Z ;
wire un1_async_prescaler_countlt12 ;
wire N_262 ;
wire N_189 ;
wire N_625 ;
wire un88_paddr_Z ;
wire un80_paddr ;
wire status_async_cycles_0_sqmuxa_Z ;
wire un1_async_prescaler_countlt18 ;
wire N_265 ;
wire N_699 ;
wire spi_temp_cs_1_sqmuxa_1_Z ;
wire N_267 ;
wire N_238 ;
wire N_629 ;
wire N_175 ;
wire N_1195 ;
wire spi_tx_data_0_sqmuxa_Z ;
wire polling_timeout_counter_0_sqmuxa_Z ;
wire N_290 ;
wire spi_dms1_cs_1_sqmuxa_1_Z ;
wire spi_dms1_cs_0_sqmuxa_3_Z ;
wire spi_dms2_cs_0_sqmuxa ;
wire spi_temp_cs_0_sqmuxa_Z ;
wire un1_component_state_12_0_1_Z ;
wire un1_component_state_8_0_1_Z ;
wire spi_dms1_cs_en_Z ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_Z),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP1_DRDY_SGR1_c),
	.Y(STAMP1_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP1_DRDY_SGR2_c),
	.Y(STAMP1_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP1_DRDY_TEMP_c),
	.Y(STAMP1_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 un1_reset_n_inv_1_RNI2H2J2_0 (
	.A(un1_reset_n_inv_1_RNI2H2J2_Z),
	.Y(N_6483_i)
);
defparam un1_reset_n_inv_1_RNI2H2J2_0.INIT=2'h1;
  CFG1 \component_state_RNI4F75[5]  (
	.A(component_state_Z[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI4F75[5] .INIT=2'h1;
// @20:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
// @20:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un89_paddr_0_RNIHS7P3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6483_i)
);
  CFG2 un89_paddr_0_RNIHS7P3 (
	.A(un1_reset_n_inv_i),
	.B(un1_reset_n_inv_1_RNI2H2J2_Z),
	.Y(un89_paddr_0_RNIHS7P3_Z)
);
defparam un89_paddr_0_RNIHS7P3.INIT=4'hE;
// @20:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[5]  (
	.Q(component_state_Z[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9_Z),
	.EN(un1_new_avail_0_sqmuxa_3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE new_avail (
	.Q(STAMP1_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(un1_new_avail_1_sqmuxa_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(un1_component_state_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP1_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP1_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP1_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_Z),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms1_cs (
	.Q(STAMP1_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_Z),
	.EN(N_189_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_temp_cs (
	.Q(STAMP1_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_13_iv_i_Z),
	.EN(un1_component_state_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms2_cs (
	.Q(STAMP1_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_13_iv_i_Z),
	.EN(un1_component_state_12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE PREADY (
	.Q(MSS_STAMP_UND_TELEMETRY_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_Z[1]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_Z[0]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_260_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_259_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_258_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_257_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[2]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[1]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[0]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_837),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_836),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_835),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[10]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[6]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[3]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_146_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_144_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_UND_TELEMETRY_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_142_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_4),
	.Y(status_async_cycles_14_cry_0_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2_Z),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(status_async_cycles_1_sqmuxa_Z),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h50154;
// @20:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2_Z),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2_Z),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2_Z),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2_Z),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_4),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_4),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1_Z),
	.A(VCC),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h42800;
// @20:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_4),
	.B(status_async_cycles_0_sqmuxa_2_Z),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h51144;
// @20:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_4[0]),
	.Y(delay_counter_cry_Y_4[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_4[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_4[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_4[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_4[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_4[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_4[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_4[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_4[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_4[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_4[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_4[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_4[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_4[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_4[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_4[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_4[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_4[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_4[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_4[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_4[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_4[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_4[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_4[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_4[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_4[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_4[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_4[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @20:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_4[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @20:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_4),
	.Y(un48_paddr_cry_0_Y_4),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_4),
	.Y(un48_paddr_cry_1_Y_4),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_4),
	.Y(un48_paddr_cry_2_Y_4),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_4),
	.Y(un48_paddr_cry_3_Y_4),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_4),
	.Y(un48_paddr_cry_4_Y_4),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_4),
	.Y(un48_paddr_cry_5_Y_4),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_4),
	.Y(un48_paddr_cry_6_Y_4),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_4),
	.Y(un48_paddr_cry_7_Y_4),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @20:199
  ARI1 polling_timeout_counter_s_1165 (
	.FCO(polling_timeout_counter_s_1165_FCO),
	.S(polling_timeout_counter_s_1165_S),
	.Y(polling_timeout_counter_s_1165_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_1165.INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_4[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_1165_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_4[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_4[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_4[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_4[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_4[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_4[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_4[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_1_1168 (
	.FCO(un5_async_prescaler_count_s_1_1168_FCO),
	.S(un5_async_prescaler_count_s_1_1168_S),
	.Y(un5_async_prescaler_count_s_1_1168_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_1168.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S),
	.Y(un5_async_prescaler_count_cry_1_Y),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_1168_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S),
	.Y(un5_async_prescaler_count_cry_2_Y),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S),
	.Y(un5_async_prescaler_count_cry_3_Y),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S),
	.Y(un5_async_prescaler_count_cry_4_Y),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S),
	.Y(un5_async_prescaler_count_cry_5_Y),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S),
	.Y(un5_async_prescaler_count_cry_6_Y),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S),
	.Y(un5_async_prescaler_count_cry_7_Y),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S),
	.Y(un5_async_prescaler_count_cry_8_Y),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S),
	.Y(un5_async_prescaler_count_cry_9_Y),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S),
	.Y(un5_async_prescaler_count_cry_10_Y),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S),
	.Y(un5_async_prescaler_count_cry_11_Y),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S),
	.Y(un5_async_prescaler_count_cry_12_Y),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S),
	.Y(un5_async_prescaler_count_cry_13_Y),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S),
	.Y(un5_async_prescaler_count_cry_14_Y),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S),
	.Y(un5_async_prescaler_count_cry_15_Y),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S),
	.Y(un5_async_prescaler_count_cry_16_Y),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO),
	.S(un5_async_prescaler_count_s_18_S),
	.Y(un5_async_prescaler_count_s_18_Y),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S),
	.Y(un5_async_prescaler_count_cry_17_Y),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[22]),
	.Y(N_811),
	.B(N_162),
	.C(measurement_temp_Z[6]),
	.D(config_Z[22]),
	.A(un1_spi_rx_data_2_1_0_y0[22]),
	.FCI(un1_spi_rx_data_2_1_0_co0[22])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[22] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[22]),
	.Y(un1_spi_rx_data_2_1_0_y0[22]),
	.B(N_162),
	.C(measurement_dms1_Z[6]),
	.D(dummy_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[22] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[28]),
	.Y(N_817),
	.B(N_162),
	.C(measurement_temp_Z[12]),
	.D(config_Z[28]),
	.A(un1_spi_rx_data_2_1_0_y0[28]),
	.FCI(un1_spi_rx_data_2_1_0_co0[28])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[28] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[28]),
	.Y(un1_spi_rx_data_2_1_0_y0[28]),
	.B(N_162),
	.C(measurement_dms1_Z[12]),
	.D(dummy_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[28] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[27]),
	.Y(N_816),
	.B(N_162),
	.C(measurement_temp_Z[11]),
	.D(config_Z[27]),
	.A(un1_spi_rx_data_2_1_0_y0[27]),
	.FCI(un1_spi_rx_data_2_1_0_co0[27])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[27] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[27]),
	.Y(un1_spi_rx_data_2_1_0_y0[27]),
	.B(N_162),
	.C(measurement_dms1_Z[11]),
	.D(dummy_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[27] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[8]),
	.Y(N_797),
	.B(N_162),
	.C(status_async_cycles_Z[5]),
	.D(config_Z[8]),
	.A(un1_spi_rx_data_2_1_0_y0[8]),
	.FCI(un1_spi_rx_data_2_1_0_co0[8])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[8] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[8]),
	.Y(un1_spi_rx_data_2_1_0_y0[8]),
	.B(N_162),
	.C(measurement_dms2_Z[8]),
	.D(dummy_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[8] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[7]),
	.Y(N_796),
	.B(N_162),
	.C(status_async_cycles_Z[4]),
	.D(config_Z[7]),
	.A(un1_spi_rx_data_2_1_0_y0[7]),
	.FCI(un1_spi_rx_data_2_1_0_co0[7])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[7] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[7]),
	.Y(un1_spi_rx_data_2_1_0_y0[7]),
	.B(N_162),
	.C(measurement_dms2_Z[7]),
	.D(dummy_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[7] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[3]),
	.Y(N_792),
	.B(N_162),
	.C(status_async_cycles_Z[0]),
	.D(config_Z[3]),
	.A(un1_spi_rx_data_2_1_0_y0[3]),
	.FCI(un1_spi_rx_data_2_1_0_co0[3])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[3] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[3]),
	.Y(un1_spi_rx_data_2_1_0_y0[3]),
	.B(N_162),
	.C(measurement_dms2_Z[3]),
	.D(dummy_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[3] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[15]),
	.Y(N_804),
	.B(N_162),
	.C(status_dms1_newVal_Z),
	.D(config_Z[15]),
	.A(un1_spi_rx_data_2_1_0_y0[15]),
	.FCI(un1_spi_rx_data_2_1_0_co0[15])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[15] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[15]),
	.Y(un1_spi_rx_data_2_1_0_y0[15]),
	.B(N_162),
	.C(measurement_dms2_Z[15]),
	.D(dummy_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[15] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[4]),
	.Y(N_793),
	.B(N_162),
	.C(status_async_cycles_Z[1]),
	.D(config_Z[4]),
	.A(un1_spi_rx_data_2_1_0_y0[4]),
	.FCI(un1_spi_rx_data_2_1_0_co0[4])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[4] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[4]),
	.Y(un1_spi_rx_data_2_1_0_y0[4]),
	.B(N_162),
	.C(measurement_dms2_Z[4]),
	.D(dummy_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[4] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[6]),
	.Y(N_795),
	.B(N_162),
	.C(status_async_cycles_Z[3]),
	.D(config_Z[6]),
	.A(un1_spi_rx_data_2_1_0_y0[6]),
	.FCI(un1_spi_rx_data_2_1_0_co0[6])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[6] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[6]),
	.Y(un1_spi_rx_data_2_1_0_y0[6]),
	.B(N_162),
	.C(measurement_dms2_Z[6]),
	.D(dummy_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[6] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[5]),
	.Y(N_794),
	.B(N_162),
	.C(status_async_cycles_Z[2]),
	.D(config_Z[5]),
	.A(un1_spi_rx_data_2_1_0_y0[5]),
	.FCI(un1_spi_rx_data_2_1_0_co0[5])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[5] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[5]),
	.Y(un1_spi_rx_data_2_1_0_y0[5]),
	.B(N_162),
	.C(measurement_dms2_Z[5]),
	.D(dummy_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[5] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[11]),
	.Y(N_800),
	.B(N_162),
	.C(status_dms2_overwrittenVal_Z),
	.D(config_Z[11]),
	.A(un1_spi_rx_data_2_1_0_y0[11]),
	.FCI(un1_spi_rx_data_2_1_0_co0[11])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[11] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[11]),
	.Y(un1_spi_rx_data_2_1_0_y0[11]),
	.B(N_162),
	.C(measurement_dms2_Z[11]),
	.D(dummy_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[11] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[10]),
	.Y(N_799),
	.B(N_162),
	.C(status_temp_overwrittenVal_Z),
	.D(config_Z[10]),
	.A(un1_spi_rx_data_2_1_0_y0[10]),
	.FCI(un1_spi_rx_data_2_1_0_co0[10])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[10] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[10]),
	.Y(un1_spi_rx_data_2_1_0_y0[10]),
	.B(N_162),
	.C(measurement_dms2_Z[10]),
	.D(dummy_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[10] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[13]),
	.Y(N_802),
	.B(N_162),
	.C(status_temp_newVal_Z),
	.D(config_Z[13]),
	.A(un1_spi_rx_data_2_1_0_y0[13]),
	.FCI(un1_spi_rx_data_2_1_0_co0[13])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[13] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[13]),
	.Y(un1_spi_rx_data_2_1_0_y0[13]),
	.B(N_162),
	.C(measurement_dms2_Z[13]),
	.D(dummy_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[13] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[29]),
	.Y(N_818),
	.B(N_162),
	.C(measurement_temp_Z[13]),
	.D(config_Z[29]),
	.A(un1_spi_rx_data_2_1_0_y0[29]),
	.FCI(un1_spi_rx_data_2_1_0_co0[29])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[29] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[29]),
	.Y(un1_spi_rx_data_2_1_0_y0[29]),
	.B(N_162),
	.C(measurement_dms1_Z[13]),
	.D(dummy_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[29] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[19]),
	.Y(N_808),
	.B(N_162),
	.C(measurement_temp_Z[3]),
	.D(config_Z[19]),
	.A(un1_spi_rx_data_2_1_0_y0[19]),
	.FCI(un1_spi_rx_data_2_1_0_co0[19])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[19] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[19]),
	.Y(un1_spi_rx_data_2_1_0_y0[19]),
	.B(N_162),
	.C(measurement_dms1_Z[3]),
	.D(dummy_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[19] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[12]),
	.Y(N_801),
	.B(N_162),
	.C(status_dms1_overwrittenVal_Z),
	.D(config_Z[12]),
	.A(un1_spi_rx_data_2_1_0_y0[12]),
	.FCI(un1_spi_rx_data_2_1_0_co0[12])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[12] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[12]),
	.Y(un1_spi_rx_data_2_1_0_y0[12]),
	.B(N_162),
	.C(measurement_dms2_Z[12]),
	.D(dummy_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[12] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[9]),
	.Y(N_798),
	.B(N_162),
	.C(status_async_cycles_Z[6]),
	.D(config_Z[9]),
	.A(un1_spi_rx_data_2_1_0_y0[9]),
	.FCI(un1_spi_rx_data_2_1_0_co0[9])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[9] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[9]),
	.Y(un1_spi_rx_data_2_1_0_y0[9]),
	.B(N_162),
	.C(measurement_dms2_Z[9]),
	.D(dummy_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[9] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[25]),
	.Y(N_814),
	.B(N_162),
	.C(measurement_temp_Z[9]),
	.D(config_Z[25]),
	.A(un1_spi_rx_data_2_1_0_y0[25]),
	.FCI(un1_spi_rx_data_2_1_0_co0[25])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[25] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[25]),
	.Y(un1_spi_rx_data_2_1_0_y0[25]),
	.B(N_162),
	.C(measurement_dms1_Z[9]),
	.D(dummy_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[25] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[21]),
	.Y(N_810),
	.B(N_162),
	.C(measurement_temp_Z[5]),
	.D(config_Z[21]),
	.A(un1_spi_rx_data_2_1_0_y0[21]),
	.FCI(un1_spi_rx_data_2_1_0_co0[21])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[21] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[21]),
	.Y(un1_spi_rx_data_2_1_0_y0[21]),
	.B(N_162),
	.C(measurement_dms1_Z[5]),
	.D(dummy_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[21] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[17]),
	.Y(N_806),
	.B(N_162),
	.C(measurement_temp_Z[1]),
	.D(config_Z[17]),
	.A(un1_spi_rx_data_2_1_0_y0[17]),
	.FCI(un1_spi_rx_data_2_1_0_co0[17])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[17] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[17]),
	.Y(un1_spi_rx_data_2_1_0_y0[17]),
	.B(N_162),
	.C(measurement_dms1_Z[1]),
	.D(dummy_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[17] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[16]),
	.Y(N_805),
	.B(N_162),
	.C(measurement_temp_Z[0]),
	.D(config_Z[16]),
	.A(un1_spi_rx_data_2_1_0_y0[16]),
	.FCI(un1_spi_rx_data_2_1_0_co0[16])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[16] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[16]),
	.Y(un1_spi_rx_data_2_1_0_y0[16]),
	.B(N_162),
	.C(measurement_dms1_Z[0]),
	.D(dummy_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[16] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[14]),
	.Y(N_803),
	.B(N_162),
	.C(status_dms2_newVal_Z),
	.D(config_Z[14]),
	.A(un1_spi_rx_data_2_1_0_y0[14]),
	.FCI(un1_spi_rx_data_2_1_0_co0[14])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[14] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[14]),
	.Y(un1_spi_rx_data_2_1_0_y0[14]),
	.B(N_162),
	.C(measurement_dms2_Z[14]),
	.D(dummy_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[14] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[30]),
	.Y(N_819),
	.B(N_162),
	.C(measurement_temp_Z[14]),
	.D(config_Z[30]),
	.A(un1_spi_rx_data_2_1_0_y0[30]),
	.FCI(un1_spi_rx_data_2_1_0_co0[30])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[30] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[30]),
	.Y(un1_spi_rx_data_2_1_0_y0[30]),
	.B(N_162),
	.C(measurement_dms1_Z[14]),
	.D(dummy_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[30] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[23]),
	.Y(N_812),
	.B(N_162),
	.C(measurement_temp_Z[7]),
	.D(config_Z[23]),
	.A(un1_spi_rx_data_2_1_0_y0[23]),
	.FCI(un1_spi_rx_data_2_1_0_co0[23])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[23] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[23]),
	.Y(un1_spi_rx_data_2_1_0_y0[23]),
	.B(N_162),
	.C(measurement_dms1_Z[7]),
	.D(dummy_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[23] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[18]),
	.Y(N_807),
	.B(N_162),
	.C(measurement_temp_Z[2]),
	.D(config_Z[18]),
	.A(un1_spi_rx_data_2_1_0_y0[18]),
	.FCI(un1_spi_rx_data_2_1_0_co0[18])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[18] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[18]),
	.Y(un1_spi_rx_data_2_1_0_y0[18]),
	.B(N_162),
	.C(measurement_dms1_Z[2]),
	.D(dummy_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[18] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_3[24]),
	.Y(N_186),
	.B(N_162),
	.C(measurement_temp_Z[8]),
	.D(config_Z[24]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[24])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[24] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_3[24]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.B(N_162),
	.C(measurement_dms1_Z[8]),
	.D(dummy_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[24] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[20]),
	.Y(N_809),
	.B(N_162),
	.C(measurement_temp_Z[4]),
	.D(config_Z[20]),
	.A(un1_spi_rx_data_2_1_0_y0[20]),
	.FCI(un1_spi_rx_data_2_1_0_co0[20])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[20] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[20]),
	.Y(un1_spi_rx_data_2_1_0_y0[20]),
	.B(N_162),
	.C(measurement_dms1_Z[4]),
	.D(dummy_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[20] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_4[26]),
	.Y(N_187),
	.B(N_162),
	.C(measurement_temp_Z[10]),
	.D(config_Z[26]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[26])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[26] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_4[26]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.B(N_162),
	.C(measurement_dms1_Z[10]),
	.D(dummy_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[26] .INIT=20'h0FA44;
// @20:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_temp_Z),
	.C(drdy_flank_detected_dms1_Z),
	.D(config_Z[30]),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hFE00;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1_1 (
	.A(component_state_Z[2]),
	.B(spi_busy),
	.C(component_state_Z[1]),
	.D(component_state_Z[4]),
	.Y(un1_next_state_2_sqmuxa_1_1_Z)
);
defparam un1_next_state_2_sqmuxa_1_1.INIT=16'hFFBA;
// @20:238
  CFG3 un14_delay_counter (
	.A(drdy_flank_detected_temp_Z),
	.B(drdy_flank_detected_dms2_Z),
	.C(drdy_flank_detected_dms1_Z),
	.Y(un14_delay_counter_Z)
);
defparam un14_delay_counter.INIT=8'hFE;
// @20:199
  CFG4 \component_state_ns_0_1[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_ns_0_1_1_Z[0]),
	.C(apb_is_atomic_Z),
	.D(component_state_Z[2]),
	.Y(component_state_ns_0_1_Z[0])
);
defparam \component_state_ns_0_1[0] .INIT=16'h3733;
// @20:199
  CFG4 \component_state_ns_0_1_1[0]  (
	.A(N_700),
	.B(next_state_0_sqmuxa_Z),
	.C(N_676),
	.D(MSS_STAMP_UND_TELEMETRY_PSELx),
	.Y(component_state_ns_0_1_1_Z[0])
);
defparam \component_state_ns_0_1_1[0] .INIT=16'h5F5D;
// @20:397
  CFG4 un89_paddr_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un89_paddr_0_1_Z),
	.Y(un89_paddr_0_Z)
);
defparam un89_paddr_0.INIT=16'h0010;
// @20:397
  CFG2 un89_paddr_0_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un89_paddr_0_1_Z)
);
defparam un89_paddr_0_1.INIT=4'h1;
// @20:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @20:397
  CFG2 un88_paddr_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un88_paddr_0_Z)
);
defparam un88_paddr_0.INIT=4'h8;
// @20:199
  CFG2 \async_state_ns_0_a3_0_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(async_state_Z[1]),
	.Y(async_state_ns_0_a3_0_0_Z[0])
);
defparam \async_state_ns_0_a3_0_0[0] .INIT=4'h1;
// @20:205
  CFG2 un1_next_state_2_sqmuxa_0_a2_0_0 (
	.A(component_state_Z[0]),
	.B(spi_busy),
	.Y(un1_next_state_2_sqmuxa_0_a2_0_0_Z)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0.INIT=4'h2;
// @20:199
  CFG2 \async_state_ns_0_o3_12[0]  (
	.A(spi_busy),
	.B(spi_request_for_Z[1]),
	.Y(async_state_ns_0_o3_12_Z[0])
);
defparam \async_state_ns_0_o3_12[0] .INIT=4'hE;
// @20:199
  CFG2 \async_state_ns_0_o3_8[0]  (
	.A(delay_counter_Z[2]),
	.B(delay_counter_Z[27]),
	.Y(async_state_ns_0_o3_8_Z[0])
);
defparam \async_state_ns_0_o3_8[0] .INIT=4'hE;
// @20:199
  CFG2 \async_state_ns_0_o3_4[0]  (
	.A(delay_counter_Z[10]),
	.B(delay_counter_Z[11]),
	.Y(async_state_ns_0_o3_4_Z[0])
);
defparam \async_state_ns_0_o3_4[0] .INIT=4'hE;
// @20:205
  CFG2 spi_dms1_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[4])
);
defparam spi_dms1_cs_ldmx_RNO.INIT=4'h8;
// @20:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @20:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @20:355
  CFG2 next_state_0_sqmuxa_1_0_a2 (
	.A(un14_paddr_i_0),
	.B(apb_spi_finished_Z),
	.Y(next_state_0_sqmuxa_1)
);
defparam next_state_0_sqmuxa_1_0_a2.INIT=4'h2;
// @20:199
  CFG2 \un1_spi_rx_data_i_a2_2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2_2[31] .INIT=4'h2;
// @20:205
  CFG2 un1_component_state_9_0_a2_0 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_274)
);
defparam un1_component_state_9_0_a2_0.INIT=4'h8;
// @20:415
  CFG2 PREADY_0_sqmuxa_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(PREADY_0_sqmuxa)
);
defparam PREADY_0_sqmuxa_0_a2.INIT=4'h4;
// @20:199
  CFG2 component_state_tr14 (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_0_sqmuxa)
);
defparam component_state_tr14.INIT=4'h8;
// @20:199
  CFG2 \component_state_ns_0_a2[0]  (
	.A(component_state_Z[5]),
	.B(component_state_Z[0]),
	.Y(N_700)
);
defparam \component_state_ns_0_a2[0] .INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_0_o2_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_649)
);
defparam \component_state_ns_0_o2_0[0] .INIT=4'h7;
// @20:199
  CFG2 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_1_sqmuxa)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=4'h4;
// @20:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.B(component_state_Z[5]),
	.Y(config_8[31])
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @20:233
  CFG2 un10_delay_counter (
	.A(drdy_flank_detected_dms1_Z),
	.B(drdy_flank_detected_dms2_Z),
	.Y(un10_delay_counter_Z)
);
defparam un10_delay_counter.INIT=4'hE;
// @20:199
  CFG2 \async_state_ns_0_a3_2[1]  (
	.A(new_avail_0_sqmuxa),
	.B(N_119_i),
	.Y(un1_new_avail_0_sqmuxa_1_i_0)
);
defparam \async_state_ns_0_a3_2[1] .INIT=4'h1;
// @20:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(STAMP1_DRDY_TEMP_c),
	.Y(un25_paddr_Z)
);
defparam un25_paddr.INIT=4'h2;
// @20:366
  CFG2 un56_paddr_5 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.Y(un56_paddr_5_1z)
);
defparam un56_paddr_5.INIT=4'h1;
// @20:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @20:440
  CFG4 un1_async_prescaler_countlto18_2 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[17]),
	.C(async_prescaler_count_Z[16]),
	.D(async_prescaler_count_Z[15]),
	.Y(un1_async_prescaler_countlto18_2_Z)
);
defparam un1_async_prescaler_countlto18_2.INIT=16'h7FFF;
// @20:355
  CFG4 un28_paddr_1 (
	.A(STAMP1_DRDY_SGR2_c),
	.B(un48_paddr_cry_7_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7F3F;
// @20:271
  CFG3 status_async_cycles_0_sqmuxa_2_0 (
	.A(async_state_Z[0]),
	.B(async_state_Z[1]),
	.C(component_state_Z[0]),
	.Y(status_async_cycles_0_sqmuxa_2_0_Z)
);
defparam status_async_cycles_0_sqmuxa_2_0.INIT=8'h10;
// @20:366
  CFG3 un56_paddr_2_0_0_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[1]),
	.Y(un56_paddr_2_0_0_0_1z)
);
defparam un56_paddr_2_0_0_0.INIT=8'h01;
// @20:199
  CFG4 \component_state_ns_0_o2_1_17[0]  (
	.A(delay_counter_Z[9]),
	.B(delay_counter_Z[8]),
	.C(delay_counter_Z[7]),
	.D(delay_counter_Z[6]),
	.Y(component_state_ns_0_o2_1_17_Z[0])
);
defparam \component_state_ns_0_o2_1_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_16[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[17]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[13]),
	.Y(component_state_ns_0_o2_1_16_Z[0])
);
defparam \component_state_ns_0_o2_1_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_15[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[24]),
	.Y(component_state_ns_0_o2_1_15_Z[0])
);
defparam \component_state_ns_0_o2_1_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_14[0]  (
	.A(delay_counter_Z[23]),
	.B(delay_counter_Z[22]),
	.C(delay_counter_Z[21]),
	.D(delay_counter_Z[20]),
	.Y(component_state_ns_0_o2_1_14_Z[0])
);
defparam \component_state_ns_0_o2_1_14[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_13[0]  (
	.A(delay_counter_Z[5]),
	.B(delay_counter_Z[4]),
	.C(delay_counter_Z[3]),
	.D(delay_counter_Z[2]),
	.Y(component_state_ns_0_o2_1_13_Z[0])
);
defparam \component_state_ns_0_o2_1_13[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_12[0]  (
	.A(delay_counter_Z[12]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(component_state_ns_0_o2_1_12_Z[0])
);
defparam \component_state_ns_0_o2_1_12[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_18[0]  (
	.A(delay_counter_Z[24]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_18_Z[0])
);
defparam \async_state_ns_0_o3_18[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_16[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[13]),
	.C(delay_counter_Z[12]),
	.D(delay_counter_Z[0]),
	.Y(async_state_ns_0_o3_16_Z[0])
);
defparam \async_state_ns_0_o3_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_14[0]  (
	.A(delay_counter_Z[14]),
	.B(delay_counter_Z[9]),
	.C(delay_counter_Z[8]),
	.D(delay_counter_Z[7]),
	.Y(async_state_ns_0_o3_14_Z[0])
);
defparam \async_state_ns_0_o3_14[0] .INIT=16'hFFFE;
// @20:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[3]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @20:199
  CFG3 un1_reset_n_inv_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(component_state_Z[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1_Z)
);
defparam un1_reset_n_inv_1.INIT=8'hBF;
// @20:271
  CFG3 apb_spi_finished_1_sqmuxa_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.Y(apb_spi_finished_1_sqmuxa)
);
defparam apb_spi_finished_1_sqmuxa_0_a2.INIT=8'h80;
// @20:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_Z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @20:199
  CFG4 \async_state_ns_0_o3_20[0]  (
	.A(delay_counter_Z[19]),
	.B(delay_counter_Z[16]),
	.C(delay_counter_Z[15]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_20_Z[0])
);
defparam \async_state_ns_0_o3_20[0] .INIT=16'hFFFE;
// @20:205
  CFG3 un1_component_state_8_0_o2_0_0 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(component_state_Z[1]),
	.Y(un1_component_state_8_0_o2_0_0_Z)
);
defparam un1_component_state_8_0_o2_0_0.INIT=8'hF8;
// @20:205
  CFG2 status_temp_overwrittenVal_9 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_temp_newVal_Z),
	.Y(status_temp_overwrittenVal_9_Z)
);
defparam status_temp_overwrittenVal_9.INIT=4'h8;
// @20:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(apb_spi_finished_1_sqmuxa),
	.Y(un1_apb_spi_finished_1_f0_Z)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @27:637
  CFG4 un28_paddr_RNIU9FR (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_174)
);
defparam un28_paddr_RNIU9FR.INIT=16'h7FFF;
// @20:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_162)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @20:205
  CFG3 un1_component_state_12_0_o2 (
	.A(component_state_Z[2]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[4]),
	.Y(N_165)
);
defparam un1_component_state_12_0_o2.INIT=8'hF8;
// @20:415
  CFG3 new_avail_0_sqmuxa_0_a2 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(apb_is_reset_Z),
	.Y(new_avail_0_sqmuxa)
);
defparam new_avail_0_sqmuxa_0_a2.INIT=8'h20;
// @20:205
  CFG2 status_dms1_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms1_newVal_Z),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:205
  CFG2 status_dms2_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms2_newVal_Z),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_4 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_4_Z)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=4'hD;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_3 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_3_Z)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=4'hD;
// @20:205
  CFG2 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_Z)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=4'hD;
// @20:199
  CFG2 \spi_tx_data_RNO[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.B(component_state_Z[5]),
	.Y(N_1103_i)
);
defparam \spi_tx_data_RNO[5] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.B(component_state_Z[5]),
	.Y(N_1104_i)
);
defparam \spi_tx_data_RNO[4] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.B(component_state_Z[5]),
	.Y(N_1105_i)
);
defparam \spi_tx_data_RNO[3] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.B(component_state_Z[5]),
	.Y(N_1106_i)
);
defparam \spi_tx_data_RNO[2] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(component_state_Z[5]),
	.Y(N_1107_i)
);
defparam \spi_tx_data_RNO[1] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.B(component_state_Z[5]),
	.Y(N_102_i)
);
defparam \spi_tx_data_RNO[0] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.B(component_state_Z[5]),
	.Y(N_260_i)
);
defparam \spi_tx_data_RNO[15] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.B(component_state_Z[5]),
	.Y(N_259_i)
);
defparam \spi_tx_data_RNO[14] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.B(component_state_Z[5]),
	.Y(N_258_i)
);
defparam \spi_tx_data_RNO[13] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.B(component_state_Z[5]),
	.Y(N_257_i)
);
defparam \spi_tx_data_RNO[12] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.B(component_state_Z[5]),
	.Y(N_91_i)
);
defparam \spi_tx_data_RNO[11] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.B(component_state_Z[5]),
	.Y(N_92_i)
);
defparam \spi_tx_data_RNO[10] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.B(component_state_Z[5]),
	.Y(N_93_i)
);
defparam \spi_tx_data_RNO[9] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.B(component_state_Z[5]),
	.Y(N_94_i)
);
defparam \spi_tx_data_RNO[8] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.B(component_state_Z[5]),
	.Y(N_95_i)
);
defparam \spi_tx_data_RNO[7] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.B(component_state_Z[5]),
	.Y(N_96_i)
);
defparam \spi_tx_data_RNO[6] .INIT=4'hE;
// @20:199
  CFG2 \config_RNIQU1A[31]  (
	.A(component_state_Z[5]),
	.B(config_Z[31]),
	.Y(N_119_i)
);
defparam \config_RNIQU1A[31] .INIT=4'h8;
// @20:199
  CFG4 \spi_request_for_ldmx[0]  (
	.A(component_state_Z[3]),
	.B(spi_request_for_Z[0]),
	.C(spi_dms2_cs_1_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(spi_request_for_ldmx_Z[0])
);
defparam \spi_request_for_ldmx[0] .INIT=16'hFACC;
// @20:199
  CFG4 \spi_request_for_ldmx[1]  (
	.A(LED_FPGA_LOADED),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(spi_request_for_Z[1]),
	.D(component_state_Z[3]),
	.Y(spi_request_for_ldmx_Z[1])
);
defparam \spi_request_for_ldmx[1] .INIT=16'hFAD8;
// @20:199
  CFG3 \un1_spi_rx_data[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(un1_spi_rx_data_Z[12])
);
defparam \un1_spi_rx_data[12] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(un1_spi_rx_data_Z[11])
);
defparam \un1_spi_rx_data[11] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(un1_spi_rx_data_Z[10])
);
defparam \un1_spi_rx_data[10] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(un1_spi_rx_data_Z[9])
);
defparam \un1_spi_rx_data[9] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(un1_spi_rx_data_Z[3])
);
defparam \un1_spi_rx_data[3] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(un1_spi_rx_data_Z[8])
);
defparam \un1_spi_rx_data[8] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data_Z[7])
);
defparam \un1_spi_rx_data[7] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(un1_spi_rx_data_Z[6])
);
defparam \un1_spi_rx_data[6] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(un1_spi_rx_data_Z[5])
);
defparam \un1_spi_rx_data[5] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(un1_spi_rx_data_Z[4])
);
defparam \un1_spi_rx_data[4] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(N_835)
);
defparam \un1_spi_rx_data[13] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(N_836)
);
defparam \un1_spi_rx_data[14] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(N_837)
);
defparam \un1_spi_rx_data[15] .INIT=8'hE4;
// @20:205
  CFG4 un1_component_state_6_0_1 (
	.A(component_state_Z[0]),
	.B(spi_enable_1_sqmuxa),
	.C(component_state_Z[4]),
	.D(component_state_Z[2]),
	.Y(un1_component_state_6_0_1_Z)
);
defparam un1_component_state_6_0_1.INIT=16'hFFFE;
// @20:199
  CFG4 spi_dms1_cs_en_1 (
	.A(component_state_Z[4]),
	.B(apb_is_atomic_Z),
	.C(N_274),
	.D(component_state_Z[2]),
	.Y(spi_dms1_cs_en_1_Z)
);
defparam spi_dms1_cs_en_1.INIT=16'h0105;
  CFG3 un1_reset_n_inv_1_RNI9LUR (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(un1_reset_n_inv_1_Z),
	.Y(PRDATA_1)
);
defparam un1_reset_n_inv_1_RNI9LUR.INIT=8'h04;
// @20:199
  CFG4 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.C(measurement_temp_Z[15]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=16'h1311;
// @20:199
  CFG4 \async_state_ns_0_o3_23[0]  (
	.A(delay_counter_Z[4]),
	.B(delay_counter_Z[3]),
	.C(async_state_ns_0_o3_20_Z[0]),
	.D(async_state_ns_0_o3_12_Z[0]),
	.Y(async_state_ns_0_o3_23_Z[0])
);
defparam \async_state_ns_0_o3_23[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_22[0]  (
	.A(delay_counter_Z[25]),
	.B(delay_counter_Z[26]),
	.C(async_state_ns_0_o3_18_Z[0]),
	.D(async_state_ns_0_o3_8_Z[0]),
	.Y(async_state_ns_0_o3_22_Z[0])
);
defparam \async_state_ns_0_o3_22[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_21[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[20]),
	.C(async_state_ns_0_o3_16_Z[0]),
	.D(async_state_ns_0_o3_4_Z[0]),
	.Y(async_state_ns_0_o3_21_Z[0])
);
defparam \async_state_ns_0_o3_21[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_20_2[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(component_state_Z[0]),
	.D(async_state_ns_0_o3_14_Z[0]),
	.Y(async_state_ns_0_o3_20_2_Z[0])
);
defparam \async_state_ns_0_o3_20_2[0] .INIT=16'hFFEF;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6  (
	.A(status_async_cycles_Z[2]),
	.B(status_async_cycles_Z[0]),
	.C(un25_async_statelto6_3),
	.D(status_async_cycles_Z[1]),
	.Y(un25_async_state)
);
defparam \op_gt.un25_async_statelto6 .INIT=16'hFEFA;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles_Z[3]),
	.B(status_async_cycles_Z[2]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1 (
	.A(component_state_Z[0]),
	.B(spi_busy),
	.C(un1_next_state_2_sqmuxa_1_1_Z),
	.D(component_state_Z[3]),
	.Y(un1_next_state_2_sqmuxa_1_Z)
);
defparam un1_next_state_2_sqmuxa_1.INIT=16'hFFF8;
// @20:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @20:343
  CFG4 un14_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un14_paddr_i_0)
);
defparam un14_paddr.INIT=16'hAAA8;
// @20:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1_Z[15]),
	.B(dummy_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_162),
	.Y(N_262)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0_a2 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_0_a2.INIT=16'h8A0A;
// @20:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP1_DRDY_SGR1_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP1_DRDY_SGR2_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP1_DRDY_TEMP_c),
	.B(N_119_i),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 spi_temp_cs_13_iv_i (
	.A(spi_request_for_2_sqmuxa_Z),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(component_state_Z[3]),
	.Y(spi_temp_cs_13_iv_i_Z)
);
defparam spi_temp_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG3 spi_dms2_cs_13_iv_i (
	.A(spi_dms2_cs_1_sqmuxa_1),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(component_state_Z[3]),
	.Y(spi_dms2_cs_13_iv_i_Z)
);
defparam spi_dms2_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG2 \PRDATA_RNO[26]  (
	.A(N_187),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_144_i)
);
defparam \PRDATA_RNO[26] .INIT=4'h2;
// @20:199
  CFG2 \PRDATA_RNO[24]  (
	.A(N_186),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_142_i)
);
defparam \PRDATA_RNO[24] .INIT=4'h2;
// @20:199
  CFG4 \component_state_ns_0_o2_1_22[0]  (
	.A(component_state_ns_0_o2_1_17_Z[0]),
	.B(component_state_ns_0_o2_1_16_Z[0]),
	.C(component_state_ns_0_o2_1_15_Z[0]),
	.D(component_state_ns_0_o2_1_14_Z[0]),
	.Y(component_state_ns_0_o2_1_22_Z[0])
);
defparam \component_state_ns_0_o2_1_22[0] .INIT=16'hFFFE;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_Z[5]),
	.C(PREADY_0_sqmuxa),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_0_Z)
);
defparam un1_PREADY_0_sqmuxa_2_0_0.INIT=16'hFFFE;
// @20:355
  CFG4 un28_paddr (
	.A(un28_paddr_1_Z),
	.B(STAMP1_DRDY_SGR1_c),
	.C(un25_paddr_Z),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFBFA;
  CFG4 un56_paddr_2_0_0_0_RNIJUB41 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(un56_paddr_2_0_0_0_1z),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.Y(N_292)
);
defparam un56_paddr_2_0_0_0_RNIJUB41.INIT=16'h0010;
// @20:199
  CFG3 \component_state_ns_0_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0_0[3] .INIT=8'hEA;
// @20:205
  CFG4 un1_component_state_8_0_o2 (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un1_component_state_8_0_o2_0_0_Z),
	.D(un14_paddr_i_0),
	.Y(N_189)
);
defparam un1_component_state_8_0_o2.INIT=16'hF8FC;
  CFG4 un1_reset_n_inv_1_RNI2H2J2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(PRDATA_1),
	.Y(un1_reset_n_inv_1_RNI2H2J2_Z)
);
defparam un1_reset_n_inv_1_RNI2H2J2.INIT=16'h1000;
// @20:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(async_state_ns_0_o3_20_2_Z[0]),
	.B(async_state_ns_0_o3_23_Z[0]),
	.C(async_state_ns_0_o3_22_Z[0]),
	.D(async_state_ns_0_o3_21_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1[0]  (
	.A(async_state_ns_0_o3_20_Z[0]),
	.B(component_state_ns_0_o2_1_22_Z[0]),
	.C(component_state_ns_0_o2_1_13_Z[0]),
	.D(component_state_ns_0_o2_1_12_Z[0]),
	.Y(N_676)
);
defparam \component_state_ns_0_o2_1[0] .INIT=16'hFFFE;
// @20:397
  CFG4 un88_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un88_paddr_0_Z),
	.Y(un88_paddr_Z)
);
defparam un88_paddr.INIT=16'h2000;
// @20:387
  CFG4 un80_paddr_0_a2 (
	.A(N_271),
	.B(N_292),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2.INIT=16'h0008;
// @20:199
  CFG3 \un1_spi_rx_data[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(un1_spi_rx_data_Z[2])
);
defparam \un1_spi_rx_data[2] .INIT=8'hE2;
// @20:199
  CFG3 \un1_spi_rx_data[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(un1_spi_rx_data_Z[1])
);
defparam \un1_spi_rx_data[1] .INIT=8'hE2;
// @20:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(un1_spi_rx_data_Z[0])
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @20:199
  CFG4 spi_dms1_cs_RNO (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un1_component_state_8_0_o2_0_0_Z),
	.D(un14_paddr_i_0),
	.Y(N_189_i)
);
defparam spi_dms1_cs_RNO.INIT=16'h0703;
// @20:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(status_async_cycles_0_sqmuxa_2_0_Z),
	.B(N_676),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0002;
// @20:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_Z[5]),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @20:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @27:637
  CFG3 \component_state_ns_0_o2_1_RNI13NJ[0]  (
	.A(component_state_Z[5]),
	.B(N_676),
	.C(component_state_Z[0]),
	.Y(N_265)
);
defparam \component_state_ns_0_o2_1_RNI13NJ[0] .INIT=8'hC8;
// @20:199
  CFG2 \component_state_ns_i_a2[5]  (
	.A(N_676),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2[5] .INIT=4'h1;
// @20:218
  CFG2 spi_temp_cs_1_sqmuxa_1 (
	.A(N_676),
	.B(config_Z[30]),
	.Y(spi_temp_cs_1_sqmuxa_1_Z)
);
defparam spi_temp_cs_1_sqmuxa_1.INIT=4'h4;
// @20:199
  CFG4 \PRDATA_RNO[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(config_Z[31]),
	.C(N_262),
	.D(N_271),
	.Y(N_146_i)
);
defparam \PRDATA_RNO[31] .INIT=16'h0405;
// @20:205
  CFG4 un1_component_state_6_0_a2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(config_Z[31]),
	.D(component_state_Z[5]),
	.Y(N_267)
);
defparam un1_component_state_6_0_a2.INIT=16'h0D00;
// @20:199
  CFG4 \component_state_ns_0_0_a2_0[1]  (
	.A(component_state_Z[5]),
	.B(next_state_0_sqmuxa_Z),
	.C(N_676),
	.D(MSS_STAMP_UND_TELEMETRY_PSELx),
	.Y(N_238)
);
defparam \component_state_ns_0_0_a2_0[1] .INIT=16'h0200;
// @20:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms1_newVal_Z),
	.B(status_dms2_newVal_Z),
	.C(spi_temp_cs_1_sqmuxa_1_Z),
	.D(component_state_Z[5]),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @20:199
  CFG4 \async_state_ns_0_a3_0[1]  (
	.A(spi_request_for_Z[0]),
	.B(N_625),
	.C(async_state_Z[0]),
	.D(async_state_Z[1]),
	.Y(N_629)
);
defparam \async_state_ns_0_a3_0[1] .INIT=16'h0002;
// @20:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(N_265),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(N_265),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(N_265),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(N_265),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(N_265),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(N_265),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(N_265),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(N_265),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(N_265),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(N_265),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(N_265),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(N_265),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(N_265),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(N_265),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(N_265),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(N_265),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(N_265),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(N_265),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(N_265),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(N_265),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(N_265),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(N_265),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(N_265),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h8;
// @20:205
  CFG3 un1_component_state_12_0_o2_0 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(N_676),
	.Y(N_175)
);
defparam un1_component_state_12_0_o2_0.INIT=8'hFD;
// @20:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(N_676),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @20:199
  CFG3 \component_state_ns_i_a3_i_0_a2_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(component_state_Z[5]),
	.Y(N_1195)
);
defparam \component_state_ns_i_a3_i_0_a2_0[4] .INIT=8'h20;
// @20:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_Z[5]),
	.C(N_676),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @20:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un88_paddr_Z),
	.C(component_state_Z[3]),
	.D(N_119_i),
	.Y(un1_dummy_0_sqmuxa_Z)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @20:199
  CFG4 \config_RNO[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_Z[5]),
	.Y(un1_component_state_4_i)
);
defparam \config_RNO[31] .INIT=16'h8F80;
// @20:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(spi_enable_0_sqmuxa),
	.B(delay_counter_s[6]),
	.C(N_265),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hCFCA;
// @20:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_4[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(N_265),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hAC;
// @20:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state_Z[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @20:446
  CFG4 status_async_cycles_1_sqmuxa (
	.A(un30_async_state),
	.B(async_state_Z[0]),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2_Z),
	.Y(status_async_cycles_1_sqmuxa_Z)
);
defparam status_async_cycles_1_sqmuxa.INIT=16'h0008;
// @20:446
  CFG4 status_async_cycles_0_sqmuxa_1 (
	.A(un25_async_state),
	.B(async_state_Z[1]),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2_Z),
	.Y(status_async_cycles_0_sqmuxa_1_Z)
);
defparam status_async_cycles_0_sqmuxa_1.INIT=16'h0008;
// @27:637
  CFG4 un1_next_state_2_sqmuxa_0_a2_0_0_RNIRFVO (
	.A(un1_next_state_2_sqmuxa_1_Z),
	.B(N_676),
	.C(component_state_Z[5]),
	.D(un1_next_state_2_sqmuxa_0_a2_0_0_Z),
	.Y(delay_countere)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0_RNIRFVO.INIT=16'hDDD5;
// @4:2101
  CFG4 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_5),
	.B(polling_timeout_counter22lto7_4),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2_Z),
	.Y(polling_timeout_counter_0_sqmuxa_Z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=16'h000E;
// @20:440
  CFG3 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_countlt18),
	.B(async_prescaler_count_Z[0]),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=8'h32;
// @20:440
  CFG3 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_5_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_8_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_13_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_15_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_16_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_17_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_s_18_S),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=8'hC8;
// @20:199
  CFG4 \async_state_ns_0[0]  (
	.A(N_625),
	.B(un1_new_avail_0_sqmuxa_1_i_0),
	.C(async_state_Z[0]),
	.D(async_state_ns_0_a3_0_0_Z[0]),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'h8580;
// @20:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @20:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @20:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(spi_request_for_Z[0]),
	.C(N_676),
	.D(N_274),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h0100;
// @20:205
  CFG4 un1_component_state_8_0_a2_1 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(component_state_Z[0]),
	.D(N_676),
	.Y(N_290)
);
defparam un1_component_state_8_0_a2_1.INIT=16'hF0E0;
// @20:199
  CFG3 \component_state_ns_0_0[1]  (
	.A(N_238),
	.B(N_165),
	.C(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0_0[1] .INIT=8'hAE;
// @20:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(N_676),
	.D(component_state_Z[5]),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF700;
// @20:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(N_676),
	.D(component_state_Z[5]),
	.Y(spi_dms1_cs_0_sqmuxa_3_Z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0800;
// @20:216
  CFG4 spi_dms2_cs_0_sqmuxa_0_a2 (
	.A(component_state_Z[5]),
	.B(spi_temp_cs_1_sqmuxa_1_Z),
	.C(drdy_flank_detected_dms2_Z),
	.D(drdy_flank_detected_dms1_Z),
	.Y(spi_dms2_cs_0_sqmuxa)
);
defparam spi_dms2_cs_0_sqmuxa_0_a2.INIT=16'hAA2A;
// @20:216
  CFG4 spi_dms2_cs_1_sqmuxa_1_0_a2 (
	.A(component_state_Z[5]),
	.B(spi_temp_cs_1_sqmuxa_1_Z),
	.C(drdy_flank_detected_dms2_Z),
	.D(drdy_flank_detected_dms1_Z),
	.Y(spi_dms2_cs_1_sqmuxa_1)
);
defparam spi_dms2_cs_1_sqmuxa_1_0_a2.INIT=16'h0080;
// @20:238
  CFG3 spi_request_for_2_sqmuxa (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(drdy_flank_detected_temp_Z),
	.C(un10_delay_counter_Z),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=8'h08;
// @20:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(drdy_flank_detected_temp_Z),
	.B(component_state_Z[5]),
	.C(un10_delay_counter_Z),
	.D(spi_temp_cs_1_sqmuxa_1_Z),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hC4CC;
// @20:199
  CFG4 \async_state_ns_0[1]  (
	.A(N_625),
	.B(async_state_Z[1]),
	.C(un1_new_avail_0_sqmuxa_1_i_0),
	.D(N_629),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF80;
// @20:199
  CFG3 \component_state_RNO[0]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_699),
	.C(component_state_Z[0]),
	.Y(N_646_i)
);
defparam \component_state_RNO[0] .INIT=8'h32;
// @20:205
  CFG4 un1_component_state_12_0_1 (
	.A(N_274),
	.B(N_175),
	.C(component_state_Z[0]),
	.D(N_165),
	.Y(un1_component_state_12_0_1_Z)
);
defparam un1_component_state_12_0_1.INIT=16'hFFEA;
// @20:205
  CFG4 un1_component_state_8_0_1 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.C(N_290),
	.D(N_165),
	.Y(un1_component_state_8_0_1_Z)
);
defparam un1_component_state_8_0_1.INIT=16'hFFF2;
// @20:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_Z[3]),
	.B(component_state_ns_0_0_Z[2]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hECCC;
// @20:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(component_state_Z[3]),
	.B(spi_enable_1_sqmuxa),
	.C(N_1195),
	.D(next_state_0_sqmuxa_1),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFEFC;
// @20:199
  CFG4 \component_state_ns_0[0]  (
	.A(N_649),
	.B(component_state_Z[0]),
	.C(component_state_ns_0_1_Z[0]),
	.D(N_699),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0[0] .INIT=16'hF8F0;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @20:199
  CFG4 un89_paddr_0_RNIFB561 (
	.A(un88_paddr_Z),
	.B(un80_paddr),
	.C(un1_reset_n_inv_1_Z),
	.D(un89_paddr_0_Z),
	.Y(un1_reset_n_inv_i)
);
defparam un89_paddr_0_RNIFB561.INIT=16'h0F0E;
// @20:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(N_274),
	.B(spi_request_for_Z[0]),
	.C(N_699),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h2000;
// @20:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.C(N_175),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h0200;
// @20:271
  CFG2 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=4'h8;
// @20:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(next_state_0_sqmuxa_1),
	.C(component_state_Z[3]),
	.D(un14_delay_counter_Z),
	.Y(un1_next_state_1_sqmuxa_Z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hEAC0;
// @20:199
  CFG3 spi_enable_RNO (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state_Z[3]),
	.C(un14_delay_counter_Z),
	.Y(N_1034)
);
defparam spi_enable_RNO.INIT=8'hEC;
// @20:199
  CFG4 new_avail_RNO (
	.A(N_676),
	.B(new_avail_0_sqmuxa),
	.C(config_Z[31]),
	.D(component_state_Z[5]),
	.Y(un1_new_avail_1_sqmuxa_3_i)
);
defparam new_avail_RNO.INIT=16'hFDCC;
// @27:637
  CFG4 apb_spi_finished_1_sqmuxa_0_a2_RNITC2Q1 (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(N_119_i),
	.C(N_174),
	.D(apb_spi_finished_1_sqmuxa),
	.Y(polling_timeout_countere)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_RNITC2Q1.INIT=16'hFFEF;
// @20:199
  CFG4 spi_dms1_cs_en (
	.A(spi_dms1_cs_en_1_Z),
	.B(config_Z[31]),
	.C(N_290),
	.D(spi_dms1_cs_1_sqmuxa_1_Z),
	.Y(spi_dms1_cs_en_Z)
);
defparam spi_dms1_cs_en.INIT=16'h080A;
// @20:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(status_async_cycles_1_sqmuxa_Z),
	.C(un1_new_avail_0_sqmuxa_1_i_0),
	.D(status_async_cycles_0_sqmuxa_1_Z),
	.Y(status_async_cycles_0_sqmuxa_2_Z)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h0023;
// @20:199
  CFG4 spi_enable_RNO_0 (
	.A(component_state_Z[3]),
	.B(un1_component_state_6_0_1_Z),
	.C(N_267),
	.D(next_state_0_sqmuxa_1),
	.Y(un1_component_state_6_i)
);
defparam spi_enable_RNO_0.INIT=16'h0301;
// @20:199
  CFG4 next_state_0_sqmuxa_1_0_a2_RNIPU7N (
	.A(component_state_Z[3]),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_Z),
	.D(next_state_0_sqmuxa_1),
	.Y(un1_reset_n_inv_2_i)
);
defparam next_state_0_sqmuxa_1_0_a2_RNIPU7N.INIT=16'hC8C0;
// @20:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(N_119_i),
	.C(polling_timeout_counter_0_sqmuxa_Z),
	.D(N_174),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @20:199
  CFG4 spi_temp_cs_RNO (
	.A(un1_component_state_8_0_1_Z),
	.B(config_Z[31]),
	.C(N_189),
	.D(spi_temp_cs_0_sqmuxa_Z),
	.Y(un1_component_state_8_i)
);
defparam spi_temp_cs_RNO.INIT=16'h0405;
// @20:199
  CFG4 spi_dms1_cs_ldmx (
	.A(spi_dms1_cs_0_sqmuxa_3_Z),
	.B(STAMP1_CS_SGR1_c),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_Z),
	.Y(spi_dms1_cs_ldmx_Z)
);
defparam spi_dms1_cs_ldmx.INIT=16'h05CC;
// @20:199
  CFG4 spi_dms2_cs_RNO (
	.A(un1_component_state_12_0_1_Z),
	.B(config_Z[31]),
	.C(N_189),
	.D(spi_dms2_cs_0_sqmuxa),
	.Y(un1_component_state_12_i)
);
defparam spi_dms2_cs_RNO.INIT=16'h0405;
// @20:119
  spi_master_5 spi (
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.enable(enable),
	.STAMP1_MISO_c(STAMP1_MISO_c),
	.STAMP1_SCLK_c(STAMP1_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_1z(mosi_1),
	.mosi_cl_1z(mosi_cl),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.spi_busy(spi_busy),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10 */

module spi_master_5_0 (
  spi_tx_data,
  spi_rx_data,
  enable,
  STAMP2_MISO_c,
  STAMP2_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_0,
  mosi_cl_0,
  LED_FPGA_LOADED_arst,
  spi_busy,
  MSS_FIC_0_CLK
)
;
input [15:0] spi_tx_data ;
output [15:0] spi_rx_data ;
input enable ;
input STAMP2_MISO_c ;
output STAMP2_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_0 ;
output mosi_cl_0 ;
input LED_FPGA_LOADED_arst ;
output spi_busy ;
input MSS_FIC_0_CLK ;
wire enable ;
wire STAMP2_MISO_c ;
wire STAMP2_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_0 ;
wire mosi_cl_0 ;
wire LED_FPGA_LOADED_arst ;
wire spi_busy ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_3;
wire [31:31] count_s_FCO_3;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_3;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_3;
wire [5:5] clk_toggles_s_FCO_3;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_3;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_36 ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa_i ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire sclk_buffer_6 ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1286 ;
wire N_1287 ;
wire N_1288 ;
wire N_1289 ;
wire N_1290 ;
wire N_1291 ;
wire N_1292 ;
wire N_1293 ;
wire N_1294 ;
wire N_1295 ;
wire N_1296 ;
wire N_1297 ;
wire N_1298 ;
wire N_1299 ;
wire N_1300 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_1163_FCO ;
wire count_s_1163_S ;
wire count_s_1163_Y ;
wire clk_toggles_s_1164_FCO ;
wire clk_toggles_s_1164_S ;
wire clk_toggles_s_1164_Y ;
wire un7_count_NE_i ;
wire rx_buffer_0_sqmuxa_1_0_a2_0 ;
wire un7_count_NE_13_Z ;
wire N_32 ;
wire N_31 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire rx_buffer_0_sqmuxa_1_0_a2_0_2_Z ;
wire un10_count_0_a2_3_Z ;
wire count_0_sqmuxa ;
wire un7_count_NE_27_Z ;
wire un10_count_i ;
wire sclk_buffer_0_sqmuxa ;
wire mosi_cl_4_i_0_Z ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire N_6646 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_0),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_0),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP2_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(sclk_buffer_6),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1286),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1287),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1288),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1289),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1290),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1291),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1292),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1293),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1294),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1295),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1296),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1297),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1298),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1299),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1300),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP2_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_1163 (
	.FCO(count_s_1163_FCO),
	.S(count_s_1163_S),
	.Y(count_s_1163_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_1163.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_3[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_1163_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_3[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_3[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_3[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_3[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_3[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_3[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_3[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_3[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_3[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_3[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_3[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_3[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_3[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_3[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_3[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_3[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_3[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_3[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_3[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_3[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_3[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_3[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_3[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_3[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_3[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_3[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_3[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_3[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_3[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_3[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_3[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_1164 (
	.FCO(clk_toggles_s_1164_FCO),
	.S(clk_toggles_s_1164_S),
	.Y(clk_toggles_s_1164_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_1164.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_3[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_1164_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_3[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_3[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_3[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_3[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_3[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @20:119
  CFG4 \state_RNIK9VG1[0]  (
	.A(enable),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(N_36)
);
defparam \state_RNIK9VG1[0] .INIT=16'hE200;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @9:135
  CFG2 rx_buffer_0_sqmuxa_1_0_a2_0_3 (
	.A(assert_data_Z),
	.B(ss_n_buffer_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_3.INIT=4'h1;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[24]),
	.B(count_Z[25]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
<<<<<<< HEAD
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:199
  CFG2 \component_state_ns_0_a3_0_0[1]  (
	.A(component_state[2]),
	.B(apb_is_atomic),
	.Y(component_state_ns_0_a3_0_0_Z[1])
);
defparam \component_state_ns_0_a3_0_0[1] .INIT=4'h8;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2.INIT=4'h7;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_0_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_0_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_0_o2_0_o2[2]  (
	.A(un14_paddr_i_0),
	.B(component_state[3]),
	.Y(N_677)
);
defparam \component_state_ns_0_o2_0_o2[2] .INIT=4'h7;
// @24:643
  CFG2 polling_timeout_counterlde_0_o2_0 (
	.A(un28_paddr_i_0),
	.B(apb_spi_finished),
	.Y(N_78)
);
defparam polling_timeout_counterlde_0_o2_0.INIT=4'h7;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles[0]),
	.B(status_async_cycles[1]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @9:74
  CFG2 un1_reset_n_inv_2_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(assert_data_Z),
	.Y(N_32)
);
defparam un1_reset_n_inv_2_0_o2.INIT=4'hB;
// @9:120
  CFG2 rx_data_0_sqmuxa_i_o2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.Y(N_31)
);
defparam rx_data_0_sqmuxa_i_o2.INIT=4'h7;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1300)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1299)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1298)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1297)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1296)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1295)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1294)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1293)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1292)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1291)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1290)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1289)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1288)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1287)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1286)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[31]),
	.B(count_Z[30]),
	.C(count_Z[29]),
	.D(count_Z[28]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_0_2 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[1]),
	.C(clk_toggles_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_2.INIT=8'h01;
// @9:123
  CFG4 un10_count_0_a2_3 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[3]),
	.C(clk_toggles_Z[2]),
	.D(clk_toggles_Z[1]),
	.Y(un10_count_0_a2_3_Z)
);
defparam un10_count_0_a2_3.INIT=16'h0001;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
<<<<<<< HEAD
// @18:205
  CFG3 un1_component_state_8_i_o2_0 (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_atomic),
	.Y(N_152)
);
defparam un1_component_state_8_i_o2_0.INIT=8'h57;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_0_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_0_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_0_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_0_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_0_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_0_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_0_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_0_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_0_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_0_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_0_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_0_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_0_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_0_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_0_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_0_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI3F64 (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI3F64.INIT=4'h8;
// @24:643
  CFG4 busy_RNI6CCB (
	.A(component_state[1]),
	.B(spi_busy),
	.C(component_state[0]),
	.D(component_state[3]),
	.Y(delay_counterlde_0_a2_0_0)
);
defparam busy_RNI6CCB.INIT=16'h001D;
// @18:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_793),
	.Y(un1_spi_rx_data_3)
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_794),
	.Y(un1_spi_rx_data_0_5)
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_797),
	.Y(un1_spi_rx_data_0_8)
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_792),
	.Y(un1_spi_rx_data_0_3)
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_799),
	.Y(un1_spi_rx_data_0_10)
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_801),
	.Y(un1_spi_rx_data_0_12)
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_802),
	.Y(un1_spi_rx_data_0_13)
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_0_14)
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_804),
	.Y(un1_spi_rx_data_0_15)
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_800),
	.Y(N_833)
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_798),
	.Y(N_831)
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_796),
	.Y(N_829)
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_795),
	.Y(N_828)
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
// @18:205
  CFG4 un1_component_state_6_i_a2_1_0 (
	.A(component_state[4]),
	.B(component_state[2]),
	.C(component_state[0]),
	.D(N_153),
	.Y(un1_component_state_6_i_a2_1)
);
defparam un1_component_state_6_i_a2_1_0.INIT=16'h0100;
// @18:199
  CFG4 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(MSS_STAMP_PADDR[9]),
	.C(measurement_temp[15]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=16'h1311;
// @18:338
  CFG3 dummy_1_sqmuxa_2 (
	.A(un56_paddr_5),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.Y(dummy_1_sqmuxa_2_Z)
);
defparam dummy_1_sqmuxa_2.INIT=8'h80;
// @18:199
  CFG4 \async_state_ns_0_o3_5[0]  (
	.A(N_196),
	.B(async_state_ns_0_o3_3_Z[0]),
	.C(delay_counter_9),
	.D(delay_counter_0),
	.Y(async_state_ns_0_o3_5_Z[0])
);
defparam \async_state_ns_0_o3_5[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[26]),
	.B(count_Z[27]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:74
  CFG3 \ss_n_buffer_RNO[0]  (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa_i)
);
defparam \ss_n_buffer_RNO[0] .INIT=8'hB3;
// @9:123
  CFG3 un10_count_0_a2 (
	.A(clk_toggles_Z[0]),
	.B(un10_count_0_a2_3_Z),
	.C(clk_toggles_Z[5]),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=8'h80;
// @9:74
  CFG4 \clk_toggles_lm_0[5]  (
	.A(state_Z[0]),
	.B(clk_toggles_s_Z[5]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[4]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[4]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[3]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[3]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[2]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[2]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[1]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[1]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[0]  (
	.A(state_Z[0]),
	.B(clk_toggles_Z[0]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=16'h0222;
// @9:74
  CFG3 \state_RNIKI7D[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIKI7D[0] .INIT=8'hC8;
// @9:82
  CFG4 busy_7_0_0 (
	.A(un10_count_i),
	.B(N_31),
	.C(enable),
	.D(state_Z[0]),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'hDDC0;
// @9:82
  CFG4 sclk_buffer_6_iv_0_0 (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP2_SCLK_c),
	.Y(sclk_buffer_6)
);
defparam sclk_buffer_6_iv_0_0.INIT=16'h2788;
// @9:74
  CFG2 rx_data_0_sqmuxa_i_o2_RNI36TD (
	.A(N_31),
	.B(un10_count_i),
	.Y(N_14_i)
);
defparam rx_data_0_sqmuxa_i_o2_RNI36TD.INIT=4'h4;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @9:74
  CFG4 mosi_cl_4_i_0 (
	.A(mosi_cl_0),
	.B(N_32),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(mosi_cl_4_i_0_Z)
);
defparam mosi_cl_4_i_0.INIT=16'h45FF;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @9:74
  CFG4 mosi_1_1_0_0_a2 (
	.A(N_32),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.D(N_31),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=16'h0010;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.C(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z),
	.D(clk_toggles_Z[5]),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h10FF;
// @9:74
  CFG4 assert_data_RNO (
	.A(state_Z[0]),
	.B(N_31),
	.C(assert_data_Z),
	.D(enable),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h82C3;
// @9:74
  CFG3 un1_reset_n_inv_2_0_o2_RNIABD92 (
	.A(N_36),
	.B(state_Z[0]),
	.C(N_32),
	.Y(un1_reset_n_inv_2_i)
);
defparam un1_reset_n_inv_2_0_o2_RNIABD92.INIT=8'h2A;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(N_29),
	.B(rx_buffer_0_sqmuxa_1_0_a2_0),
	.C(N_31),
	.D(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1)
);
<<<<<<< HEAD
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:643
  CFG4 busy_RNIEBBC (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_0_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIEBBC.INIT=16'h0BFF;
// @24:643
  CFG3 \component_state_ns_0_0_o2_0_RNICQNB[0]  (
	.A(component_state_0_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNICQNB_0)
);
defparam \component_state_ns_0_0_o2_0_RNICQNB[0] .INIT=8'h37;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(un56_paddr_2_0),
	.B(dummy_1_sqmuxa_2_Z),
	.C(dummy_0_sqmuxa),
	.D(dummy_1_sqmuxa_1),
	.Y(un1_dummy_0_sqmuxa_0)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hF8F0;
// @18:199
  CFG4 un80_paddr_0_a2_RNIGI5H (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_0_0),
	.Y(un1_component_state_4_i)
);
defparam un80_paddr_0_a2_RNIGI5H.INIT=16'h8F80;
// @4:2101
  CFG2 polling_timeout_counter_0_sqmuxa (
	.A(un1_async_prescaler_count),
	.B(polling_timeout_counter22),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG3 \component_state_ns_0_0_a2_0[0]  (
	.A(component_state_0_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(N_278)
);
defparam \component_state_ns_0_0_a2_0[0] .INIT=8'h08;
// @18:199
  CFG4 \un1_spi_rx_data_i_0_RNIU2MQ1[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(N_273),
	.C(N_1389),
	.D(N_185),
	.Y(N_131_i)
=======
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h0800;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(un10_count_i),
	.B(state_Z[0]),
	.C(mosi_cl_4_i_0_Z),
	.D(un7_count_NE_i),
	.Y(N_24_i)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
defparam mosi_cl_RNO.INIT=16'h040C;
// @9:82
  CFG4 un7_count_NE_20_RNI0NN31 (
	.A(un7_count_NE_20_Z),
	.B(un7_count_NE_21_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNI0NN31.INIT=16'h0001;
<<<<<<< HEAD
// @24:643
  CFG2 polling_timeout_counter_0_sqmuxa_RNIVSDF (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.Y(polling_timeout_counterlde_0_0)
);
defparam polling_timeout_counter_0_sqmuxa_RNIVSDF.INIT=4'hE;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(apb_is_atomic),
	.B(component_state[2]),
	.C(N_278),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hF0F4;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state_0_0),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @18:205
  CFG4 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_202),
	.B(new_avail_0_sqmuxa_Z),
	.C(component_state_0_0),
	.D(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=16'hFFDC;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \component_state_ns_0_a3_1[1]  (
	.A(component_state_0_0),
	.B(next_state_0_sqmuxa_Z),
	.C(N_202),
	.D(MSS_STAMP_1_PSELx),
	.Y(N_688)
);
defparam \component_state_ns_0_a3_1[1] .INIT=16'h0200;
// @24:643
  CFG4 busy_RNIQNTU (
	.A(delay_counterlde_0_a2_0_0),
	.B(N_149),
	.C(component_state[4]),
	.D(component_state[2]),
	.Y(delay_countere)
);
defparam busy_RNIQNTU.INIT=16'h333B;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:199
  CFG3 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(component_state_0_0),
	.Y(N_229)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=8'h20;
// @18:216
  CFG4 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_0_0),
	.Y(spi_dms2_cs_0_sqmuxa_Z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=16'hDF00;
// @18:216
  CFG4 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_0_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=16'h2000;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_1z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_0_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @18:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_0_0),
	.C(N_202),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @24:643
  CFG4 \component_state_ns_0_o2_0_o2_RNI2ALV1[2]  (
	.A(polling_timeout_counterlde_0_0),
	.B(N_81_i),
	.C(N_677),
	.D(N_78),
	.Y(polling_timeout_countere)
);
defparam \component_state_ns_0_o2_0_o2_RNI2ALV1[2] .INIT=16'hEEEF;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:216
  CFG3 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=8'h80;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_a3_0_0_Z[1]),
	.B(component_state[4]),
	.C(N_688),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hF0FE;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_0_0),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_0_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_0_0),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_0_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(dummy_0_sqmuxa),
	.C(new_avail_0_sqmuxa_Z),
	.D(un1_status_async_cycles_1_sqmuxa_0_0),
	.Y(status_async_cycles_0_sqmuxa_2_0)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNITHR7[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNITHR7[5] .INIT=16'h0F08;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(component_state[3]),
	.B(un1_component_state_6_i_a2_1),
	.C(N_200),
	.D(next_state_0_sqmuxa_1),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'hC040;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(component_state_ns_0_0_0_Z[0]),
	.B(N_280),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_a3_1_0_Z[2]),
	.B(N_699),
	.C(apb_spi_finished_0_sqmuxa),
	.D(N_690),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hFFF8;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(N_153),
	.B(component_state[3]),
	.C(next_state_0_sqmuxa_1),
	.D(N_229),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFFD5;
// @18:199
  CFG3 un14_delay_counter_RNIJMAE (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state[3]),
	.C(un14_delay_counter_Z),
	.Y(un14_delay_counter_RNIJMAE_1z)
);
defparam un14_delay_counter_RNIJMAE.INIT=8'hEC;
// @18:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(next_state_0_sqmuxa_1),
	.C(component_state[3]),
	.D(un14_delay_counter_Z),
	.Y(un1_next_state_1_sqmuxa_1z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hEAC0;
// @18:205
  CFG4 un1_component_state_12_i_0 (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa_Z),
	.C(N_104_tz_tz),
	.D(N_291),
	.Y(N_104)
);
defparam un1_component_state_12_i_0.INIT=16'hB000;
// @18:199
  CFG4 next_state_0_sqmuxa_1_0_a2_RNIGHHA (
	.A(component_state[3]),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_Z),
	.D(next_state_0_sqmuxa_1),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_0_sqmuxa_1_0_a2_RNIGHHA.INIT=16'hC8C0;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_0 */

module STAMP_10_0 (
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_STAMP_UND_TELEMETRY_1_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  mosi_cl_0,
  mosi_1_0,
  STAMP2_SCLK_c,
  STAMP2_MISO_c,
  un56_paddr_5,
  un14_paddr_i_0,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
  MSS_STAMP_UND_TELEMETRY_1_PSELx,
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  N_292,
  un56_paddr_2_0_0_0,
  MSS_STAMP_UND_TELEMETRY_1_PREADY,
  STAMP2_CS_SGR2_c,
  STAMP2_CS_TEMP_c,
  STAMP2_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP2_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP2_DRDY_SGR1_c,
  STAMP2_DRDY_SGR2_c,
  STAMP2_DRDY_TEMP_c
)
;
input [11:2] MSS_STAMP_UND_TELEMETRY_PADDR ;
output [31:0] MSS_STAMP_UND_TELEMETRY_1_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
output mosi_cl_0 ;
output mosi_1_0 ;
output STAMP2_SCLK_c ;
input STAMP2_MISO_c ;
input un56_paddr_5 ;
input un14_paddr_i_0 ;
input MSS_STAMP_UND_TELEMETRY_PWRITE ;
input MSS_STAMP_UND_TELEMETRY_1_PSELx ;
input MSS_STAMP_UND_TELEMETRY_PENABLE ;
input N_292 ;
input un56_paddr_2_0_0_0 ;
output MSS_STAMP_UND_TELEMETRY_1_PREADY ;
output STAMP2_CS_SGR2_c ;
output STAMP2_CS_TEMP_c ;
output STAMP2_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP2_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP2_DRDY_SGR1_c ;
input STAMP2_DRDY_SGR2_c ;
input STAMP2_DRDY_TEMP_c ;
wire mosi_cl_0 ;
wire mosi_1_0 ;
wire STAMP2_SCLK_c ;
wire STAMP2_MISO_c ;
wire un56_paddr_5 ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire MSS_STAMP_UND_TELEMETRY_1_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire N_292 ;
wire un56_paddr_2_0_0_0 ;
wire MSS_STAMP_UND_TELEMETRY_1_PREADY ;
wire STAMP2_CS_SGR2_c ;
wire STAMP2_CS_TEMP_c ;
wire STAMP2_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP2_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP2_DRDY_SGR1_c ;
wire STAMP2_DRDY_SGR2_c ;
wire STAMP2_DRDY_TEMP_c ;
wire [5:5] component_state_0;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [1:0] spi_request_for_ldmx_0;
wire [31:0] config_Z;
wire [12:1] un1_spi_rx_data_0;
wire [31:31] config_8;
wire [15:13] un1_spi_rx_data_Z;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_Z;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_3;
wire [26:0] delay_counter_cry_Y_3;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_3;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_3;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_3;
wire [7:7] polling_timeout_counter_s_FCO_3;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_3;
wire [30:3] un1_spi_rx_data_2_1_0_co1;
wire [23:9] un1_spi_rx_data_2_1_0_wmux_0_S;
wire [30:3] un1_spi_rx_data_2_1_0_y0;
wire [30:3] un1_spi_rx_data_2_1_0_co0;
wire [23:9] un1_spi_rx_data_2_1_0_wmux_S;
wire [25:12] un1_spi_rx_data_2_1_0_wmux_0_S_0;
wire [25:12] un1_spi_rx_data_2_1_0_wmux_S_0;
wire [30:4] un1_spi_rx_data_2_1_0_wmux_0_S_2;
wire [30:4] un1_spi_rx_data_2_1_0_wmux_S_2;
wire [14:3] un1_spi_rx_data_2_1_0_wmux_0_S_1;
wire [14:3] un1_spi_rx_data_2_1_0_wmux_S_1;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co1;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_0_S_0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_y0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co0;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_S_0;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_0_S_1;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_S_1;
wire [27:7] un1_spi_rx_data_2_1_0_wmux_0_S_3;
wire [27:7] un1_spi_rx_data_2_1_0_wmux_S_3;
wire [28:5] un1_spi_rx_data_2_1_0_wmux_0_S_4;
wire [28:5] un1_spi_rx_data_2_1_0_wmux_S_4;
wire [0:0] component_state_ns_0_1_1_Z;
wire [0:0] component_state_ns_0_1_Z;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [1:1] component_state_ns_0_0_a2_0_0_Z;
wire [0:0] async_state_ns_0_a3_0_0_Z;
wire [4:4] PADDR_m;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] component_state_ns_0_o2_1_17_Z;
wire [0:0] component_state_ns_0_o2_1_16_Z;
wire [0:0] component_state_ns_0_o2_1_15_Z;
wire [0:0] component_state_ns_0_o2_1_14_Z;
wire [0:0] component_state_ns_0_o2_1_13_Z;
wire [0:0] component_state_ns_0_o2_1_12_Z;
wire [0:0] async_state_ns_0_o3_19_Z;
wire [0:0] async_state_ns_0_o3_18_Z;
wire [0:0] async_state_ns_0_o3_17_Z;
wire [0:0] async_state_ns_0_o3_16_Z;
wire [0:0] async_state_ns_0_o3_15_Z;
wire [0:0] async_state_ns_0_o3_14_Z;
wire [0:0] async_state_ns_0_o3_20_Z;
wire [0:0] async_state_ns_0_o3_20_2_Z;
wire [0:0] component_state_ns_0_o2_1_22_Z;
wire [0:0] async_state_ns_0_o3_25_Z;
wire [2:2] component_state_ns_0_0_Z;
wire status_async_cycles_0_sqmuxa_2_0_Z ;
wire N_217_i ;
wire STAMP2_DRDY_TEMP_c_i ;
wire STAMP2_DRDY_SGR2_c_i ;
wire STAMP2_DRDY_SGR1_c_i ;
wire un89_paddr_2_RNIUN3D1_Z ;
wire N_6509_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire un89_paddr_2_RNIRQSK2_Z ;
wire GND ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9_Z ;
wire un1_new_avail_0_sqmuxa_3_0 ;
wire new_avail_0_sqmuxa_1 ;
wire un1_new_avail_1_sqmuxa_3_i ;
wire enable ;
wire N_1034 ;
wire un1_component_state_6_i ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_Z ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_Z ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_Z ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_0 ;
wire spi_dms1_cs_ldmx_0 ;
wire N_189_i ;
wire spi_temp_cs_13_iv_i_Z ;
wire un1_component_state_8_i ;
wire spi_dms2_cs_13_iv_i_Z ;
wire un1_component_state_12_i ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_1 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa_Z ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_0 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_0 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_0 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire un1_next_state_1_sqmuxa_Z ;
wire config_149 ;
wire N_260_i ;
wire N_259_i ;
wire N_258_i ;
wire N_257_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire N_822 ;
wire un1_component_state_4_i ;
wire N_832 ;
wire N_827 ;
wire N_826 ;
wire N_825 ;
wire status_async_cycles_14_cry_0_0_Y_3 ;
wire N_146_i ;
wire N_144_i ;
wire N_142_i ;
wire un5_async_prescaler_count_cry_7_S_0 ;
wire un5_async_prescaler_count_cry_6_S_0 ;
wire un5_async_prescaler_count_cry_4_S_0 ;
wire un5_async_prescaler_count_cry_3_S_0 ;
wire un5_async_prescaler_count_cry_2_S_0 ;
wire un5_async_prescaler_count_cry_1_S_0 ;
wire un5_async_prescaler_count_cry_14_S_0 ;
wire un5_async_prescaler_count_cry_12_S_0 ;
wire un5_async_prescaler_count_cry_11_S_0 ;
wire un5_async_prescaler_count_cry_10_S_0 ;
wire un5_async_prescaler_count_cry_9_S_0 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_3 ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_3 ;
wire status_async_cycles_0_sqmuxa_1_0_0_Z ;
wire un1_async_prescaler_count ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_3 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_3 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_3 ;
wire status_async_cycles_14_s_6_FCO_3 ;
wire status_async_cycles_14_s_6_Y_3 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_3 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_3 ;
wire un48_paddr_cry_0_Y_3 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_3 ;
wire un48_paddr_cry_1_Y_3 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_3 ;
wire un48_paddr_cry_2_Y_3 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_3 ;
wire un48_paddr_cry_3_Y_3 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_3 ;
wire un48_paddr_cry_4_Y_3 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_3 ;
wire un48_paddr_cry_5_Y_3 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_3 ;
wire un48_paddr_cry_6_Y_3 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_3 ;
wire un48_paddr_cry_7_Y_3 ;
wire polling_timeout_counter_s_1162_FCO ;
wire polling_timeout_counter_s_1162_S ;
wire polling_timeout_counter_s_1162_Y ;
wire un5_async_prescaler_count_s_1_1169_FCO ;
wire un5_async_prescaler_count_s_1_1169_S ;
wire un5_async_prescaler_count_s_1_1169_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_0 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_0 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_0 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_0 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_0 ;
wire un5_async_prescaler_count_cry_5_Y_0 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_0 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_0 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_0 ;
wire un5_async_prescaler_count_cry_8_Y_0 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_0 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_0 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_0 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_0 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_0 ;
wire un5_async_prescaler_count_cry_13_Y_0 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_0 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_0 ;
wire un5_async_prescaler_count_cry_15_Y_0 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_0 ;
wire un5_async_prescaler_count_cry_16_Y_0 ;
wire un5_async_prescaler_count_s_18_FCO_0 ;
wire un5_async_prescaler_count_s_18_S_0 ;
wire un5_async_prescaler_count_s_18_Y_0 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_0 ;
wire un5_async_prescaler_count_cry_17_Y_0 ;
wire N_162 ;
wire N_804 ;
wire N_798 ;
wire N_793 ;
wire N_792 ;
wire N_800 ;
wire N_187 ;
wire N_186 ;
wire N_803 ;
wire N_802 ;
wire N_801 ;
wire N_799 ;
wire N_796 ;
wire N_797 ;
wire N_794 ;
wire N_795 ;
wire next_state_0_sqmuxa_Z ;
wire status_async_cycles_0_sqmuxa_Z ;
wire N_119_i ;
wire new_avail_0_sqmuxa ;
wire un14_delay_counter_Z ;
wire N_271 ;
wire un80_paddr_0_a2_sx_Z ;
wire un80_paddr ;
wire un89_paddr_2_x_Z ;
wire un89_paddr_1_Z ;
wire un1_reset_n_inv_1_Z ;
wire un56_paddr_Z ;
wire un64_paddr_1_Z ;
wire N_700 ;
wire N_676 ;
wire N_262 ;
wire N_146_i_1 ;
wire un1_spi_rx_data_sn_N_5 ;
wire N_789 ;
wire N_790 ;
wire N_791 ;
wire un89_paddr_2_Z ;
wire un1_async_prescaler_countlto18_1_Z ;
wire spi_busy ;
wire un1_next_state_2_sqmuxa_0_a2_0_0_Z ;
wire un25_paddr_Z ;
wire un25_async_statelt6 ;
wire un1_new_avail_0_sqmuxa_2_1_Z ;
wire N_274 ;
wire spi_enable_0_sqmuxa ;
wire N_649 ;
wire un10_delay_counter_Z ;
wire un72_paddr_1_Z ;
wire spi_enable_1_sqmuxa ;
wire PREADY_0_sqmuxa ;
wire apb_spi_finished_0_sqmuxa ;
wire un1_component_state_6_0_0_0_Z ;
wire un28_paddr_i_0 ;
wire un28_paddr_1_Z ;
wire status_async_cycles_0_sqmuxa_2_0_0 ;
wire un1_async_prescaler_countlto12_2_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire un1_next_state_2_sqmuxa_1_0_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire apb_spi_finished_1_sqmuxa ;
wire un1_component_state_8_0_o2_0_0_Z ;
wire next_state_1_sqmuxa_Z ;
wire N_174 ;
wire N_165 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa_Z ;
wire spi_dms1_cs_en_1_Z ;
wire un30_async_state ;
wire un1_next_state_2_sqmuxa_1_Z ;
wire un1_async_prescaler_countlt12 ;
wire un56_paddr_2_0_Z ;
wire N_189 ;
wire N_625 ;
wire un88_paddr_Z ;
wire un1_async_prescaler_countlt18 ;
wire N_173 ;
wire N_699 ;
wire N_265 ;
wire N_1195_1 ;
wire N_629 ;
wire N_267 ;
wire N_175 ;
wire un1_component_state_6_0_2_Z ;
wire polling_timeout_counter_0_sqmuxa_Z ;
wire N_290 ;
wire spi_dms2_cs_0_sqmuxa ;
wire spi_dms1_cs_0_sqmuxa_3_Z ;
wire spi_dms1_cs_1_sqmuxa_1_Z ;
wire spi_temp_cs_0_sqmuxa_Z ;
wire un1_component_state_12_0_1_Z ;
wire un1_component_state_8_0_1_Z ;
wire spi_dms1_cs_en_0 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_0_Z),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP2_DRDY_TEMP_c),
	.Y(STAMP2_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP2_DRDY_SGR2_c),
	.Y(STAMP2_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP2_DRDY_SGR1_c),
	.Y(STAMP2_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 un89_paddr_2_RNIUN3D1_0 (
	.A(un89_paddr_2_RNIUN3D1_Z),
	.Y(N_6509_i)
);
defparam un89_paddr_2_RNIUN3D1_0.INIT=2'h1;
  CFG1 \component_state_RNI52J3[5]  (
	.A(component_state_0[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI52J3[5] .INIT=2'h1;
// @20:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
// @20:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un89_paddr_2_RNIRQSK2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6509_i)
);
  CFG2 un89_paddr_2_RNIRQSK2 (
	.A(un1_reset_n_inv_i),
	.B(un89_paddr_2_RNIUN3D1_Z),
	.Y(un89_paddr_2_RNIRQSK2_Z)
);
defparam un89_paddr_2_RNIRQSK2.INIT=4'hE;
// @20:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[5]  (
	.Q(component_state_0[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9_Z),
	.EN(un1_new_avail_0_sqmuxa_3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE new_avail (
	.Q(STAMP2_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(un1_new_avail_1_sqmuxa_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(un1_component_state_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP2_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP2_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP2_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_0),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms1_cs (
	.Q(STAMP2_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_0),
	.EN(N_189_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_temp_cs (
	.Q(STAMP2_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_13_iv_i_Z),
	.EN(un1_component_state_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms2_cs (
	.Q(STAMP2_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_13_iv_i_Z),
	.EN(un1_component_state_12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE PREADY (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_0[1]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_0[0]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_260_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_259_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_258_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_257_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[2]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[1]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_822),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[15]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[14]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_Z[13]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_832),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[6]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_827),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_826),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_825),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_146_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_144_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_UND_TELEMETRY_1_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_142_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_3),
	.Y(status_async_cycles_14_cry_0_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0_Z),
	.C(un1_status_async_cycles_1_sqmuxa_Z[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0_Z),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0_Z),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0_Z),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0_Z),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_3),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_3),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.A(un1_async_prescaler_count),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h48828;
// @20:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_3),
	.B(status_async_cycles_0_sqmuxa_2_0_Z),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h55104;
// @20:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_3[0]),
	.Y(delay_counter_cry_Y_3[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_3[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_3[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_3[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_3[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_3[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_3[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_3[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_3[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_3[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_3[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_3[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_3[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_3[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_3[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_3[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_3[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_3[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_3[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_3[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_3[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_3[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_3[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_3[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_3[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_3[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_3[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_3[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @20:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_3[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @20:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_3),
	.Y(un48_paddr_cry_0_Y_3),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_3),
	.Y(un48_paddr_cry_1_Y_3),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_3),
	.Y(un48_paddr_cry_2_Y_3),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_3),
	.Y(un48_paddr_cry_3_Y_3),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_3),
	.Y(un48_paddr_cry_4_Y_3),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_3),
	.Y(un48_paddr_cry_5_Y_3),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_3),
	.Y(un48_paddr_cry_6_Y_3),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_3),
	.Y(un48_paddr_cry_7_Y_3),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @20:199
  ARI1 polling_timeout_counter_s_1162 (
	.FCO(polling_timeout_counter_s_1162_FCO),
	.S(polling_timeout_counter_s_1162_S),
	.Y(polling_timeout_counter_s_1162_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_1162.INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_3[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_1162_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_3[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_3[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_3[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_3[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_3[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_3[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_3[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_1_1169 (
	.FCO(un5_async_prescaler_count_s_1_1169_FCO),
	.S(un5_async_prescaler_count_s_1_1169_S),
	.Y(un5_async_prescaler_count_s_1_1169_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_1169.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_0),
	.Y(un5_async_prescaler_count_cry_1_Y_0),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_1169_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_0),
	.Y(un5_async_prescaler_count_cry_2_Y_0),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_0),
	.Y(un5_async_prescaler_count_cry_3_Y_0),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_0),
	.Y(un5_async_prescaler_count_cry_4_Y_0),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_0),
	.Y(un5_async_prescaler_count_cry_5_Y_0),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_0),
	.Y(un5_async_prescaler_count_cry_6_Y_0),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_0),
	.Y(un5_async_prescaler_count_cry_7_Y_0),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_0),
	.Y(un5_async_prescaler_count_cry_8_Y_0),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_0),
	.Y(un5_async_prescaler_count_cry_9_Y_0),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_0),
	.Y(un5_async_prescaler_count_cry_10_Y_0),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_0),
	.Y(un5_async_prescaler_count_cry_11_Y_0),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_0),
	.Y(un5_async_prescaler_count_cry_12_Y_0),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_0),
	.Y(un5_async_prescaler_count_cry_13_Y_0),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_0),
	.Y(un5_async_prescaler_count_cry_14_Y_0),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_0),
	.Y(un5_async_prescaler_count_cry_15_Y_0),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_0),
	.Y(un5_async_prescaler_count_cry_16_Y_0),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_0),
	.S(un5_async_prescaler_count_s_18_S_0),
	.Y(un5_async_prescaler_count_s_18_Y_0),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_0),
	.Y(un5_async_prescaler_count_cry_17_Y_0),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[21]),
	.Y(N_810),
	.B(N_162),
	.C(measurement_temp_Z[5]),
	.D(config_Z[21]),
	.A(un1_spi_rx_data_2_1_0_y0[21]),
	.FCI(un1_spi_rx_data_2_1_0_co0[21])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[21] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[21]),
	.Y(un1_spi_rx_data_2_1_0_y0[21]),
	.B(N_162),
	.C(measurement_dms1_Z[5]),
	.D(dummy_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[21] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[23]),
	.Y(N_812),
	.B(N_162),
	.C(measurement_temp_Z[7]),
	.D(config_Z[23]),
	.A(un1_spi_rx_data_2_1_0_y0[23]),
	.FCI(un1_spi_rx_data_2_1_0_co0[23])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[23] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[23]),
	.Y(un1_spi_rx_data_2_1_0_y0[23]),
	.B(N_162),
	.C(measurement_dms1_Z[7]),
	.D(dummy_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[23] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[18]),
	.Y(N_807),
	.B(N_162),
	.C(measurement_temp_Z[2]),
	.D(config_Z[18]),
	.A(un1_spi_rx_data_2_1_0_y0[18]),
	.FCI(un1_spi_rx_data_2_1_0_co0[18])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[18] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[18]),
	.Y(un1_spi_rx_data_2_1_0_y0[18]),
	.B(N_162),
	.C(measurement_dms1_Z[2]),
	.D(dummy_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[18] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[19]),
	.Y(N_808),
	.B(N_162),
	.C(measurement_temp_Z[3]),
	.D(config_Z[19]),
	.A(un1_spi_rx_data_2_1_0_y0[19]),
	.FCI(un1_spi_rx_data_2_1_0_co0[19])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[19] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[19]),
	.Y(un1_spi_rx_data_2_1_0_y0[19]),
	.B(N_162),
	.C(measurement_dms1_Z[3]),
	.D(dummy_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[19] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[15]),
	.Y(N_804),
	.B(N_162),
	.C(status_dms1_newVal_Z),
	.D(config_Z[15]),
	.A(un1_spi_rx_data_2_1_0_y0[15]),
	.FCI(un1_spi_rx_data_2_1_0_co0[15])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[15] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[15]),
	.Y(un1_spi_rx_data_2_1_0_y0[15]),
	.B(N_162),
	.C(measurement_dms2_Z[15]),
	.D(dummy_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[15] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[22]),
	.Y(N_811),
	.B(N_162),
	.C(measurement_temp_Z[6]),
	.D(config_Z[22]),
	.A(un1_spi_rx_data_2_1_0_y0[22]),
	.FCI(un1_spi_rx_data_2_1_0_co0[22])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[22] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[22]),
	.Y(un1_spi_rx_data_2_1_0_y0[22]),
	.B(N_162),
	.C(measurement_dms1_Z[6]),
	.D(dummy_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[22] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[17]),
	.Y(N_806),
	.B(N_162),
	.C(measurement_temp_Z[1]),
	.D(config_Z[17]),
	.A(un1_spi_rx_data_2_1_0_y0[17]),
	.FCI(un1_spi_rx_data_2_1_0_co0[17])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[17] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[17]),
	.Y(un1_spi_rx_data_2_1_0_y0[17]),
	.B(N_162),
	.C(measurement_dms1_Z[1]),
	.D(dummy_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[17] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[25]),
	.Y(N_814),
	.B(N_162),
	.C(measurement_temp_Z[9]),
	.D(config_Z[25]),
	.A(un1_spi_rx_data_2_1_0_y0[25]),
	.FCI(un1_spi_rx_data_2_1_0_co0[25])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[25] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[25]),
	.Y(un1_spi_rx_data_2_1_0_y0[25]),
	.B(N_162),
	.C(measurement_dms1_Z[9]),
	.D(dummy_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[25] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[9]),
	.Y(N_798),
	.B(N_162),
	.C(status_async_cycles_Z[6]),
	.D(config_Z[9]),
	.A(un1_spi_rx_data_2_1_0_y0[9]),
	.FCI(un1_spi_rx_data_2_1_0_co0[9])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[9] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[9]),
	.Y(un1_spi_rx_data_2_1_0_y0[9]),
	.B(N_162),
	.C(measurement_dms2_Z[9]),
	.D(dummy_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[9] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[4]),
	.Y(N_793),
	.B(N_162),
	.C(status_async_cycles_Z[1]),
	.D(config_Z[4]),
	.A(un1_spi_rx_data_2_1_0_y0[4]),
	.FCI(un1_spi_rx_data_2_1_0_co0[4])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[4] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[4]),
	.Y(un1_spi_rx_data_2_1_0_y0[4]),
	.B(N_162),
	.C(measurement_dms2_Z[4]),
	.D(dummy_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[4] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[3]),
	.Y(N_792),
	.B(N_162),
	.C(status_async_cycles_Z[0]),
	.D(config_Z[3]),
	.A(un1_spi_rx_data_2_1_0_y0[3]),
	.FCI(un1_spi_rx_data_2_1_0_co0[3])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[3] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[3]),
	.Y(un1_spi_rx_data_2_1_0_y0[3]),
	.B(N_162),
	.C(measurement_dms2_Z[3]),
	.D(dummy_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[3] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[11]),
	.Y(N_800),
	.B(N_162),
	.C(status_dms2_overwrittenVal_Z),
	.D(config_Z[11]),
	.A(un1_spi_rx_data_2_1_0_y0[11]),
	.FCI(un1_spi_rx_data_2_1_0_co0[11])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[11] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[11]),
	.Y(un1_spi_rx_data_2_1_0_y0[11]),
	.B(N_162),
	.C(measurement_dms2_Z[11]),
	.D(dummy_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[11] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_0[26]),
	.Y(N_187),
	.B(N_162),
	.C(measurement_temp_Z[10]),
	.D(config_Z[26]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[26])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[26] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_0[26]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.B(N_162),
	.C(measurement_dms1_Z[10]),
	.D(dummy_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[26] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_1[24]),
	.Y(N_186),
	.B(N_162),
	.C(measurement_temp_Z[8]),
	.D(config_Z[24]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[24])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[24] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_1[24]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.B(N_162),
	.C(measurement_dms1_Z[8]),
	.D(dummy_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[24] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[20]),
	.Y(N_809),
	.B(N_162),
	.C(measurement_temp_Z[4]),
	.D(config_Z[20]),
	.A(un1_spi_rx_data_2_1_0_y0[20]),
	.FCI(un1_spi_rx_data_2_1_0_co0[20])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[20] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[20]),
	.Y(un1_spi_rx_data_2_1_0_y0[20]),
	.B(N_162),
	.C(measurement_dms1_Z[4]),
	.D(dummy_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[20] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[14]),
	.Y(N_803),
	.B(N_162),
	.C(status_dms2_newVal_Z),
	.D(config_Z[14]),
	.A(un1_spi_rx_data_2_1_0_y0[14]),
	.FCI(un1_spi_rx_data_2_1_0_co0[14])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[14] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[14]),
	.Y(un1_spi_rx_data_2_1_0_y0[14]),
	.B(N_162),
	.C(measurement_dms2_Z[14]),
	.D(dummy_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[14] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[13]),
	.Y(N_802),
	.B(N_162),
	.C(status_temp_newVal_Z),
	.D(config_Z[13]),
	.A(un1_spi_rx_data_2_1_0_y0[13]),
	.FCI(un1_spi_rx_data_2_1_0_co0[13])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[13] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[13]),
	.Y(un1_spi_rx_data_2_1_0_y0[13]),
	.B(N_162),
	.C(measurement_dms2_Z[13]),
	.D(dummy_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[13] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[12]),
	.Y(N_801),
	.B(N_162),
	.C(status_dms1_overwrittenVal_Z),
	.D(config_Z[12]),
	.A(un1_spi_rx_data_2_1_0_y0[12]),
	.FCI(un1_spi_rx_data_2_1_0_co0[12])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[12] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[12]),
	.Y(un1_spi_rx_data_2_1_0_y0[12]),
	.B(N_162),
	.C(measurement_dms2_Z[12]),
	.D(dummy_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[12] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[10]),
	.Y(N_799),
	.B(N_162),
	.C(status_temp_overwrittenVal_Z),
	.D(config_Z[10]),
	.A(un1_spi_rx_data_2_1_0_y0[10]),
	.FCI(un1_spi_rx_data_2_1_0_co0[10])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[10] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[10]),
	.Y(un1_spi_rx_data_2_1_0_y0[10]),
	.B(N_162),
	.C(measurement_dms2_Z[10]),
	.D(dummy_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[10] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[29]),
	.Y(N_818),
	.B(N_162),
	.C(measurement_temp_Z[13]),
	.D(config_Z[29]),
	.A(un1_spi_rx_data_2_1_0_y0[29]),
	.FCI(un1_spi_rx_data_2_1_0_co0[29])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[29] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[29]),
	.Y(un1_spi_rx_data_2_1_0_y0[29]),
	.B(N_162),
	.C(measurement_dms1_Z[13]),
	.D(dummy_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[29] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[7]),
	.Y(N_796),
	.B(N_162),
	.C(status_async_cycles_Z[4]),
	.D(config_Z[7]),
	.A(un1_spi_rx_data_2_1_0_y0[7]),
	.FCI(un1_spi_rx_data_2_1_0_co0[7])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[7] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[7]),
	.Y(un1_spi_rx_data_2_1_0_y0[7]),
	.B(N_162),
	.C(measurement_dms2_Z[7]),
	.D(dummy_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[7] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[27]),
	.Y(N_816),
	.B(N_162),
	.C(measurement_temp_Z[11]),
	.D(config_Z[27]),
	.A(un1_spi_rx_data_2_1_0_y0[27]),
	.FCI(un1_spi_rx_data_2_1_0_co0[27])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[27] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[27]),
	.Y(un1_spi_rx_data_2_1_0_y0[27]),
	.B(N_162),
	.C(measurement_dms1_Z[11]),
	.D(dummy_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[27] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[28]),
	.Y(N_817),
	.B(N_162),
	.C(measurement_temp_Z[12]),
	.D(config_Z[28]),
	.A(un1_spi_rx_data_2_1_0_y0[28]),
	.FCI(un1_spi_rx_data_2_1_0_co0[28])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[28] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[28]),
	.Y(un1_spi_rx_data_2_1_0_y0[28]),
	.B(N_162),
	.C(measurement_dms1_Z[12]),
	.D(dummy_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[28] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[30]),
	.Y(N_819),
	.B(N_162),
	.C(measurement_temp_Z[14]),
	.D(config_Z[30]),
	.A(un1_spi_rx_data_2_1_0_y0[30]),
	.FCI(un1_spi_rx_data_2_1_0_co0[30])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[30] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[30]),
	.Y(un1_spi_rx_data_2_1_0_y0[30]),
	.B(N_162),
	.C(measurement_dms1_Z[14]),
	.D(dummy_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[30] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[16]),
	.Y(N_805),
	.B(N_162),
	.C(measurement_temp_Z[0]),
	.D(config_Z[16]),
	.A(un1_spi_rx_data_2_1_0_y0[16]),
	.FCI(un1_spi_rx_data_2_1_0_co0[16])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[16] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[16]),
	.Y(un1_spi_rx_data_2_1_0_y0[16]),
	.B(N_162),
	.C(measurement_dms1_Z[0]),
	.D(dummy_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[16] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[8]),
	.Y(N_797),
	.B(N_162),
	.C(status_async_cycles_Z[5]),
	.D(config_Z[8]),
	.A(un1_spi_rx_data_2_1_0_y0[8]),
	.FCI(un1_spi_rx_data_2_1_0_co0[8])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[8] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[8]),
	.Y(un1_spi_rx_data_2_1_0_y0[8]),
	.B(N_162),
	.C(measurement_dms2_Z[8]),
	.D(dummy_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[8] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[5]),
	.Y(N_794),
	.B(N_162),
	.C(status_async_cycles_Z[2]),
	.D(config_Z[5]),
	.A(un1_spi_rx_data_2_1_0_y0[5]),
	.FCI(un1_spi_rx_data_2_1_0_co0[5])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[5] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[5]),
	.Y(un1_spi_rx_data_2_1_0_y0[5]),
	.B(N_162),
	.C(measurement_dms2_Z[5]),
	.D(dummy_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[5] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[6]),
	.Y(N_795),
	.B(N_162),
	.C(status_async_cycles_Z[3]),
	.D(config_Z[6]),
	.A(un1_spi_rx_data_2_1_0_y0[6]),
	.FCI(un1_spi_rx_data_2_1_0_co0[6])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[6] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[6]),
	.Y(un1_spi_rx_data_2_1_0_y0[6]),
	.B(N_162),
	.C(measurement_dms2_Z[6]),
	.D(dummy_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[6] .INIT=20'h0FA44;
// @20:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_temp_Z),
	.B(drdy_flank_detected_dms2_Z),
	.C(drdy_flank_detected_dms1_Z),
	.D(config_Z[30]),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hFE00;
// @20:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(N_119_i),
	.C(new_avail_0_sqmuxa),
	.D(un1_status_async_cycles_1_sqmuxa_Z[6]),
	.Y(status_async_cycles_0_sqmuxa_2_0_Z)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @20:238
  CFG3 un14_delay_counter (
	.A(drdy_flank_detected_temp_Z),
	.B(drdy_flank_detected_dms2_Z),
	.C(drdy_flank_detected_dms1_Z),
	.Y(un14_delay_counter_Z)
);
defparam un14_delay_counter.INIT=8'hFE;
// @20:387
  CFG4 un80_paddr_0_a2 (
	.A(un56_paddr_2_0_0_0),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_271),
	.D(un80_paddr_0_a2_sx_Z),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2.INIT=16'h0020;
// @20:387
  CFG4 un80_paddr_0_a2_sx (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(un80_paddr_0_a2_sx_Z)
);
defparam un80_paddr_0_a2_sx.INIT=16'hFFFE;
// @20:199
  CFG4 un89_paddr_2_x_RNIT2P71 (
	.A(un89_paddr_2_x_Z),
	.B(un89_paddr_1_Z),
	.C(un1_reset_n_inv_1_Z),
	.D(un80_paddr),
	.Y(un1_reset_n_inv_i)
);
defparam un89_paddr_2_x_RNIT2P71.INIT=16'h0F0E;
// @20:397
  CFG3 un89_paddr_2_x (
	.A(un56_paddr_Z),
	.B(un64_paddr_1_Z),
	.C(N_292),
	.Y(un89_paddr_2_x_Z)
);
defparam un89_paddr_2_x.INIT=8'hEA;
// @20:199
  CFG4 \component_state_ns_0_1[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_ns_0_1_1_Z[0]),
	.C(apb_is_atomic_Z),
	.D(component_state_Z[2]),
	.Y(component_state_ns_0_1_Z[0])
);
defparam \component_state_ns_0_1[0] .INIT=16'h3733;
// @20:199
  CFG4 \component_state_ns_0_1_1[0]  (
	.A(N_700),
	.B(next_state_0_sqmuxa_Z),
	.C(N_676),
	.D(MSS_STAMP_UND_TELEMETRY_1_PSELx),
	.Y(component_state_ns_0_1_1_Z[0])
);
defparam \component_state_ns_0_1_1[0] .INIT=16'h5F5D;
// @20:199
  CFG4 \PRDATA_RNO[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(config_Z[31]),
	.C(N_262),
	.D(N_146_i_1),
	.Y(N_146_i)
);
defparam \PRDATA_RNO[31] .INIT=16'h0E00;
// @20:199
  CFG4 \PRDATA_RNO_0[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.B(measurement_temp_Z[15]),
	.C(un1_spi_rx_data_sn_N_5),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_146_i_1)
);
defparam \PRDATA_RNO_0[31] .INIT=16'h0F0D;
// @20:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
  CFG3 un89_paddr_2_RNIUN3D1 (
	.A(un1_reset_n_inv_1_Z),
	.B(un1_spi_rx_data_sn_N_5),
	.C(un89_paddr_2_Z),
	.Y(un89_paddr_2_RNIUN3D1_Z)
);
defparam un89_paddr_2_RNIUN3D1.INIT=8'h40;
// @20:440
  CFG2 un1_async_prescaler_countlto18_1 (
	.A(async_prescaler_count_Z[15]),
	.B(async_prescaler_count_Z[17]),
	.Y(un1_async_prescaler_countlto18_1_Z)
);
defparam un1_async_prescaler_countlto18_1.INIT=4'h7;
// @20:199
  CFG2 \component_state_ns_0_0_a2_0_0[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_1_PSELx),
	.B(next_state_0_sqmuxa_Z),
	.Y(component_state_ns_0_0_a2_0_0_Z[1])
);
defparam \component_state_ns_0_0_a2_0_0[1] .INIT=4'h2;
// @20:199
  CFG2 \async_state_ns_0_a3_0_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(async_state_Z[1]),
	.Y(async_state_ns_0_a3_0_0_Z[0])
);
defparam \async_state_ns_0_a3_0_0[0] .INIT=4'h1;
// @20:205
  CFG2 un1_next_state_2_sqmuxa_0_a2_0_0 (
	.A(component_state_Z[0]),
	.B(spi_busy),
	.Y(un1_next_state_2_sqmuxa_0_a2_0_0_Z)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0.INIT=4'h2;
// @20:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(STAMP2_DRDY_TEMP_c),
	.Y(un25_paddr_Z)
);
defparam un25_paddr.INIT=4'h2;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles_Z[1]),
	.B(status_async_cycles_Z[0]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_2_1 (
	.A(new_avail_0_sqmuxa),
	.B(N_119_i),
	.Y(un1_new_avail_0_sqmuxa_2_1_Z)
);
defparam un1_new_avail_0_sqmuxa_2_1.INIT=4'hE;
// @20:205
  CFG2 un1_component_state_9_0_a2_0 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_274)
);
defparam un1_component_state_9_0_a2_0.INIT=4'h8;
// @20:199
  CFG2 component_state_tr14 (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_0_sqmuxa)
);
defparam component_state_tr14.INIT=4'h8;
// @20:199
  CFG2 \component_state_ns_0_a2[0]  (
	.A(component_state_0[5]),
	.B(component_state_Z[0]),
	.Y(N_700)
);
defparam \component_state_ns_0_a2[0] .INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_0_o2_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_649)
);
defparam \component_state_ns_0_o2_0[0] .INIT=4'h7;
// @20:233
  CFG2 un10_delay_counter (
	.A(drdy_flank_detected_dms1_Z),
	.B(drdy_flank_detected_dms2_Z),
	.Y(un10_delay_counter_Z)
);
defparam un10_delay_counter.INIT=4'hE;
// @20:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.B(component_state_0[5]),
	.Y(config_8[31])
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @20:199
  CFG2 \un1_spi_rx_data_i_a2_2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2_2[31] .INIT=4'h2;
// @20:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @20:380
  CFG2 un72_paddr_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un72_paddr_1_Z)
);
defparam un72_paddr_1.INIT=4'h8;
// @20:199
  CFG2 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_1_sqmuxa)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=4'h4;
// @20:415
  CFG2 PREADY_0_sqmuxa_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(PREADY_0_sqmuxa)
);
defparam PREADY_0_sqmuxa_0_a2.INIT=4'h4;
// @20:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @20:205
  CFG2 spi_dms1_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[4])
);
defparam spi_dms1_cs_ldmx_RNO.INIT=4'h8;
// @20:205
  CFG3 un1_component_state_6_0_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_Z[2]),
	.C(component_state_Z[0]),
	.Y(un1_component_state_6_0_0_0_Z)
);
defparam un1_component_state_6_0_0_0.INIT=8'hFE;
// @20:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @20:373
  CFG4 un64_paddr_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un64_paddr_1_Z)
);
defparam un64_paddr_1.INIT=16'h0100;
// @20:355
  CFG4 un28_paddr_1 (
	.A(STAMP2_DRDY_SGR2_c),
	.B(un48_paddr_cry_7_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7F3F;
// @20:271
  CFG3 status_async_cycles_0_sqmuxa_2_0 (
	.A(async_state_Z[0]),
	.B(async_state_Z[1]),
	.C(component_state_Z[0]),
	.Y(status_async_cycles_0_sqmuxa_2_0_0)
);
defparam status_async_cycles_0_sqmuxa_2_0.INIT=8'h10;
// @20:199
  CFG4 \component_state_ns_0_o2_1_17[0]  (
	.A(delay_counter_Z[9]),
	.B(delay_counter_Z[8]),
	.C(delay_counter_Z[7]),
	.D(delay_counter_Z[6]),
	.Y(component_state_ns_0_o2_1_17_Z[0])
);
defparam \component_state_ns_0_o2_1_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_16[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[17]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[13]),
	.Y(component_state_ns_0_o2_1_16_Z[0])
);
defparam \component_state_ns_0_o2_1_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_15[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[24]),
	.Y(component_state_ns_0_o2_1_15_Z[0])
);
defparam \component_state_ns_0_o2_1_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_14[0]  (
	.A(delay_counter_Z[23]),
	.B(delay_counter_Z[22]),
	.C(delay_counter_Z[21]),
	.D(delay_counter_Z[20]),
	.Y(component_state_ns_0_o2_1_14_Z[0])
);
defparam \component_state_ns_0_o2_1_14[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_13[0]  (
	.A(delay_counter_Z[5]),
	.B(delay_counter_Z[4]),
	.C(delay_counter_Z[3]),
	.D(delay_counter_Z[2]),
	.Y(component_state_ns_0_o2_1_13_Z[0])
);
defparam \component_state_ns_0_o2_1_13[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_12[0]  (
	.A(delay_counter_Z[12]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(component_state_ns_0_o2_1_12_Z[0])
);
defparam \component_state_ns_0_o2_1_12[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_19[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[9]),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(async_state_ns_0_o3_19_Z[0])
);
defparam \async_state_ns_0_o3_19[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_18[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[14]),
	.C(delay_counter_Z[13]),
	.D(delay_counter_Z[12]),
	.Y(async_state_ns_0_o3_18_Z[0])
);
defparam \async_state_ns_0_o3_18[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_17[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(async_state_ns_0_o3_17_Z[0])
);
defparam \async_state_ns_0_o3_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_16[0]  (
	.A(delay_counter_Z[24]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_16_Z[0])
);
defparam \async_state_ns_0_o3_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_15[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_15_Z[0])
);
defparam \async_state_ns_0_o3_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_14[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(delay_counter_Z[4]),
	.D(delay_counter_Z[3]),
	.Y(async_state_ns_0_o3_14_Z[0])
);
defparam \async_state_ns_0_o3_14[0] .INIT=16'hFFFE;
// @20:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[3]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @20:205
  CFG3 un1_next_state_2_sqmuxa_1_0 (
	.A(spi_busy),
	.B(component_state_Z[3]),
	.C(component_state_Z[0]),
	.Y(un1_next_state_2_sqmuxa_1_0_Z)
);
defparam un1_next_state_2_sqmuxa_1_0.INIT=8'hEC;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @20:199
  CFG3 un1_reset_n_inv_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(component_state_Z[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1_Z)
);
defparam un1_reset_n_inv_1.INIT=8'hBF;
// @20:271
  CFG3 apb_spi_finished_1_sqmuxa_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.Y(apb_spi_finished_1_sqmuxa)
);
defparam apb_spi_finished_1_sqmuxa_0_a2.INIT=8'h80;
// @20:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_Z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @20:199
  CFG4 \async_state_ns_0_o3_20[0]  (
	.A(delay_counter_Z[19]),
	.B(delay_counter_Z[16]),
	.C(delay_counter_Z[15]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_20_Z[0])
);
defparam \async_state_ns_0_o3_20[0] .INIT=16'hFFFE;
// @20:205
  CFG3 un1_component_state_8_0_o2_0_0 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(component_state_Z[1]),
	.Y(un1_component_state_8_0_o2_0_0_Z)
);
defparam un1_component_state_8_0_o2_0_0.INIT=8'hF8;
// @20:205
  CFG2 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(un1_new_avail_0_sqmuxa_2_1_Z),
	.B(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_0)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=4'hE;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_3 (
	.A(un1_new_avail_0_sqmuxa_2_1_Z),
	.B(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_3_0)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=4'hE;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_4 (
	.A(un1_new_avail_0_sqmuxa_2_1_Z),
	.B(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_4_0)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=4'hE;
// @20:205
  CFG2 status_temp_overwrittenVal_9 (
	.A(un1_new_avail_0_sqmuxa_2_1_Z),
	.B(status_temp_newVal_Z),
	.Y(status_temp_overwrittenVal_9_Z)
);
defparam status_temp_overwrittenVal_9.INIT=4'h4;
// @20:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(apb_spi_finished_1_sqmuxa),
	.Y(un1_apb_spi_finished_1_f0_0)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @20:338
  CFG3 next_state_1_sqmuxa (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(next_state_1_sqmuxa_Z)
);
defparam next_state_1_sqmuxa.INIT=8'h40;
// @27:665
  CFG4 un28_paddr_RNI1PQC1 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_174)
);
defparam un28_paddr_RNI1PQC1.INIT=16'h7FFF;
// @20:205
  CFG2 status_dms2_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_2_1_Z),
	.B(status_dms2_newVal_Z),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=4'h4;
// @20:205
  CFG2 status_dms1_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_2_1_Z),
	.B(status_dms1_newVal_Z),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=4'h4;
// @20:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_162)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @20:415
  CFG3 new_avail_0_sqmuxa_0_a2 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(apb_is_reset_Z),
	.Y(new_avail_0_sqmuxa)
);
defparam new_avail_0_sqmuxa_0_a2.INIT=8'h20;
// @20:205
  CFG3 un1_component_state_12_0_o2 (
	.A(component_state_Z[2]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[4]),
	.Y(N_165)
);
defparam un1_component_state_12_0_o2.INIT=8'hF8;
// @20:199
  CFG2 \spi_tx_data_RNO[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.B(component_state_0[5]),
	.Y(N_1103_i)
);
defparam \spi_tx_data_RNO[5] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.B(component_state_0[5]),
	.Y(N_1104_i)
);
defparam \spi_tx_data_RNO[4] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.B(component_state_0[5]),
	.Y(N_1105_i)
);
defparam \spi_tx_data_RNO[3] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.B(component_state_0[5]),
	.Y(N_1106_i)
);
defparam \spi_tx_data_RNO[2] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(component_state_0[5]),
	.Y(N_1107_i)
);
defparam \spi_tx_data_RNO[1] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.B(component_state_0[5]),
	.Y(N_102_i)
);
defparam \spi_tx_data_RNO[0] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.B(component_state_0[5]),
	.Y(N_260_i)
);
defparam \spi_tx_data_RNO[15] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.B(component_state_0[5]),
	.Y(N_259_i)
);
defparam \spi_tx_data_RNO[14] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.B(component_state_0[5]),
	.Y(N_258_i)
);
defparam \spi_tx_data_RNO[13] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.B(component_state_0[5]),
	.Y(N_257_i)
);
defparam \spi_tx_data_RNO[12] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.B(component_state_0[5]),
	.Y(N_91_i)
);
defparam \spi_tx_data_RNO[11] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.B(component_state_0[5]),
	.Y(N_92_i)
);
defparam \spi_tx_data_RNO[10] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.B(component_state_0[5]),
	.Y(N_93_i)
);
defparam \spi_tx_data_RNO[9] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.B(component_state_0[5]),
	.Y(N_94_i)
);
defparam \spi_tx_data_RNO[8] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.B(component_state_0[5]),
	.Y(N_95_i)
);
defparam \spi_tx_data_RNO[7] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.B(component_state_0[5]),
	.Y(N_96_i)
);
defparam \spi_tx_data_RNO[6] .INIT=4'hE;
// @20:199
  CFG2 \config_RNISS4F[31]  (
	.A(component_state_0[5]),
	.B(config_Z[31]),
	.Y(N_119_i)
);
defparam \config_RNISS4F[31] .INIT=4'h8;
// @20:199
  CFG4 \spi_request_for_ldmx[0]  (
	.A(component_state_Z[3]),
	.B(spi_request_for_Z[0]),
	.C(spi_dms2_cs_1_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(spi_request_for_ldmx_0[0])
);
defparam \spi_request_for_ldmx[0] .INIT=16'hFACC;
// @20:199
  CFG4 \spi_request_for_ldmx[1]  (
	.A(LED_FPGA_LOADED),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(spi_request_for_Z[1]),
	.D(component_state_Z[3]),
	.Y(spi_request_for_ldmx_0[1])
);
defparam \spi_request_for_ldmx[1] .INIT=16'hFAD8;
// @20:199
  CFG3 \un1_spi_rx_data[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(un1_spi_rx_data_Z[15])
);
defparam \un1_spi_rx_data[15] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(un1_spi_rx_data_Z[14])
);
defparam \un1_spi_rx_data[14] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(un1_spi_rx_data_Z[13])
);
defparam \un1_spi_rx_data[13] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(un1_spi_rx_data_0[12])
);
defparam \un1_spi_rx_data[12] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(un1_spi_rx_data_0[11])
);
defparam \un1_spi_rx_data[11] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(un1_spi_rx_data_0[9])
);
defparam \un1_spi_rx_data[9] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(un1_spi_rx_data_0[8])
);
defparam \un1_spi_rx_data[8] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data_0[7])
);
defparam \un1_spi_rx_data[7] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(un1_spi_rx_data_0[6])
);
defparam \un1_spi_rx_data[6] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(N_826)
);
defparam \un1_spi_rx_data[4] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(N_827)
);
defparam \un1_spi_rx_data[5] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(N_825)
);
defparam \un1_spi_rx_data[3] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(N_832)
);
defparam \un1_spi_rx_data[10] .INIT=8'hE4;
// @20:199
  CFG4 spi_dms1_cs_en_1 (
	.A(component_state_Z[4]),
	.B(apb_is_atomic_Z),
	.C(N_274),
	.D(component_state_Z[2]),
	.Y(spi_dms1_cs_en_1_Z)
);
defparam spi_dms1_cs_en_1.INIT=16'h0105;
// @20:199
  CFG4 \async_state_ns_0_o3_20_2[0]  (
	.A(delay_counter_Z[8]),
	.B(delay_counter_Z[7]),
	.C(component_state_Z[0]),
	.D(async_state_ns_0_o3_14_Z[0]),
	.Y(async_state_ns_0_o3_20_2_Z[0])
);
defparam \async_state_ns_0_o3_20_2[0] .INIT=16'hFFEF;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles_Z[3]),
	.B(status_async_cycles_Z[2]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1 (
	.A(component_state_Z[4]),
	.B(component_state_Z[2]),
	.C(un1_next_state_2_sqmuxa_1_0_Z),
	.D(spi_enable_1_sqmuxa),
	.Y(un1_next_state_2_sqmuxa_1_Z)
);
defparam un1_next_state_2_sqmuxa_1.INIT=16'hFFFE;
// @20:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0_a2 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_0_a2.INIT=16'h8A0A;
// @20:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1_Z[15]),
	.B(dummy_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_162),
	.Y(N_262)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @20:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP2_DRDY_SGR1_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP2_DRDY_SGR2_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP2_DRDY_TEMP_c),
	.B(N_119_i),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 spi_temp_cs_13_iv_i (
	.A(spi_request_for_2_sqmuxa_Z),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(component_state_Z[3]),
	.Y(spi_temp_cs_13_iv_i_Z)
);
defparam spi_temp_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG3 spi_dms2_cs_13_iv_i (
	.A(spi_dms2_cs_1_sqmuxa_1),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(component_state_Z[3]),
	.Y(spi_dms2_cs_13_iv_i_Z)
);
defparam spi_dms2_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG2 \PRDATA_RNO[26]  (
	.A(N_187),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_144_i)
);
defparam \PRDATA_RNO[26] .INIT=4'h2;
// @20:199
  CFG2 \PRDATA_RNO[24]  (
	.A(N_186),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_142_i)
);
defparam \PRDATA_RNO[24] .INIT=4'h2;
// @20:446
  CFG4 status_async_cycles_0_sqmuxa_1_0_0 (
	.A(un25_async_statelt6),
	.B(un25_async_statelto6_3),
	.C(status_async_cycles_Z[2]),
	.D(async_state_Z[1]),
	.Y(status_async_cycles_0_sqmuxa_1_0_0_Z)
);
defparam status_async_cycles_0_sqmuxa_1_0_0.INIT=16'hFE00;
// @20:199
  CFG4 \component_state_ns_0_o2_1_22[0]  (
	.A(component_state_ns_0_o2_1_17_Z[0]),
	.B(component_state_ns_0_o2_1_16_Z[0]),
	.C(component_state_ns_0_o2_1_15_Z[0]),
	.D(component_state_ns_0_o2_1_14_Z[0]),
	.Y(component_state_ns_0_o2_1_22_Z[0])
);
defparam \component_state_ns_0_o2_1_22[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_25[0]  (
	.A(async_state_ns_0_o3_18_Z[0]),
	.B(async_state_ns_0_o3_20_Z[0]),
	.C(async_state_ns_0_o3_19_Z[0]),
	.D(async_state_ns_0_o3_17_Z[0]),
	.Y(async_state_ns_0_o3_25_Z[0])
);
defparam \async_state_ns_0_o3_25[0] .INIT=16'hFFFE;
// @20:355
  CFG4 un28_paddr (
	.A(un28_paddr_1_Z),
	.B(STAMP2_DRDY_SGR1_c),
	.C(un25_paddr_Z),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFBFA;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_0[5]),
	.C(PREADY_0_sqmuxa),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_0.INIT=16'hFFFE;
// @20:366
  CFG4 un56_paddr_2_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(un56_paddr_2_0_0_0),
	.Y(un56_paddr_2_0_Z)
);
defparam un56_paddr_2_0.INIT=16'h0100;
// @20:199
  CFG3 \component_state_ns_0_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0_0[3] .INIT=8'hEA;
// @20:205
  CFG4 un1_component_state_8_0_o2 (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un1_component_state_8_0_o2_0_0_Z),
	.D(un14_paddr_i_0),
	.Y(N_189)
);
defparam un1_component_state_8_0_o2.INIT=16'hF8FC;
// @20:199
  CFG4 \component_state_ns_0_o2_1[0]  (
	.A(async_state_ns_0_o3_20_Z[0]),
	.B(component_state_ns_0_o2_1_22_Z[0]),
	.C(component_state_ns_0_o2_1_13_Z[0]),
	.D(component_state_ns_0_o2_1_12_Z[0]),
	.Y(N_676)
);
defparam \component_state_ns_0_o2_1[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(async_state_ns_0_o3_15_Z[0]),
	.B(async_state_ns_0_o3_16_Z[0]),
	.C(async_state_ns_0_o3_25_Z[0]),
	.D(async_state_ns_0_o3_20_2_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @20:366
  CFG4 un56_paddr (
	.A(un56_paddr_5),
	.B(un56_paddr_2_0_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un56_paddr_Z)
);
defparam un56_paddr.INIT=16'h0080;
// @20:397
  CFG4 un88_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un72_paddr_1_Z),
	.Y(un88_paddr_Z)
);
defparam un88_paddr.INIT=16'h2000;
// @20:199
  CFG3 \un1_spi_rx_data[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(un1_spi_rx_data_0[2])
);
defparam \un1_spi_rx_data[2] .INIT=8'hE2;
// @20:199
  CFG3 \un1_spi_rx_data[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(un1_spi_rx_data_0[1])
);
defparam \un1_spi_rx_data[1] .INIT=8'hE2;
// @20:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(N_822)
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @20:199
  CFG4 spi_dms1_cs_RNO (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un1_component_state_8_0_o2_0_0_Z),
	.D(un14_paddr_i_0),
	.Y(N_189_i)
);
defparam spi_dms1_cs_RNO.INIT=16'h0703;
// @20:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(status_async_cycles_0_sqmuxa_2_0_0),
	.B(N_676),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0002;
// @20:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_0[5]),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @20:397
  CFG4 un89_paddr_1 (
	.A(un56_paddr_5),
	.B(un72_paddr_1_Z),
	.C(un88_paddr_Z),
	.D(un56_paddr_2_0_Z),
	.Y(un89_paddr_1_Z)
);
defparam un89_paddr_1.INIT=16'hF8F0;
// @20:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @20:216
  CFG2 new_avail_0_sqmuxa_1_0_o2 (
	.A(N_676),
	.B(config_Z[30]),
	.Y(N_173)
);
defparam new_avail_0_sqmuxa_1_0_o2.INIT=4'hB;
// @20:199
  CFG2 \component_state_ns_i_a2[5]  (
	.A(N_676),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2[5] .INIT=4'h1;
// @27:665
  CFG3 \component_state_ns_0_o2_1_RNI465J[0]  (
	.A(component_state_0[5]),
	.B(N_676),
	.C(component_state_Z[0]),
	.Y(N_265)
);
defparam \component_state_ns_0_o2_1_RNI465J[0] .INIT=8'hC8;
// @20:199
  CFG2 \component_state_ns_i_a3_i_0_a2_0_1[4]  (
	.A(N_676),
	.B(component_state_0[5]),
	.Y(N_1195_1)
);
defparam \component_state_ns_i_a3_i_0_a2_0_1[4] .INIT=4'h4;
// @20:397
  CFG4 un89_paddr_2 (
	.A(un64_paddr_1_Z),
	.B(un80_paddr),
	.C(N_292),
	.D(un56_paddr_Z),
	.Y(un89_paddr_2_Z)
);
defparam un89_paddr_2.INIT=16'hFFEC;
// @20:440
  CFG4 un1_async_prescaler_countlto18 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[16]),
	.C(un1_async_prescaler_countlto18_1_Z),
	.D(un1_async_prescaler_countlt18),
	.Y(un1_async_prescaler_count)
);
defparam un1_async_prescaler_countlto18.INIT=16'hFFF7;
// @20:199
  CFG4 \async_state_ns_0_a3_0[1]  (
	.A(spi_request_for_Z[0]),
	.B(N_625),
	.C(async_state_Z[0]),
	.D(async_state_Z[1]),
	.Y(N_629)
);
defparam \async_state_ns_0_a3_0[1] .INIT=16'h0002;
// @20:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal_Z),
	.B(status_dms1_newVal_Z),
	.C(component_state_0[5]),
	.D(N_173),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h0080;
// @20:205
  CFG4 un1_component_state_6_0_a2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(config_Z[31]),
	.D(component_state_0[5]),
	.Y(N_267)
);
defparam un1_component_state_6_0_a2.INIT=16'h0D00;
// @20:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(N_265),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(N_265),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(N_265),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(N_265),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(N_265),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(N_265),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(N_265),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(N_265),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(N_265),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(N_265),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(N_265),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(N_265),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(N_265),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(N_265),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(N_265),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(N_265),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(N_265),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(N_265),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(N_265),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(N_265),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(N_265),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(N_265),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(N_265),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h8;
// @20:205
  CFG3 un1_component_state_12_0_o2_0 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(N_676),
	.Y(N_175)
);
defparam un1_component_state_12_0_o2_0.INIT=8'hFD;
// @20:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(N_676),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @20:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un88_paddr_Z),
	.C(component_state_Z[3]),
	.D(N_119_i),
	.Y(un1_dummy_0_sqmuxa_0)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @20:199
  CFG4 \config_RNO[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_0[5]),
	.Y(un1_component_state_4_i)
);
defparam \config_RNO[31] .INIT=16'h8F80;
// @20:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(spi_enable_0_sqmuxa),
	.B(delay_counter_s[6]),
	.C(N_265),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hCFCA;
// @20:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_3[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(N_265),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hAC;
// @20:205
  CFG3 un1_component_state_6_0_2 (
	.A(un1_component_state_6_0_0_0_Z),
	.B(spi_enable_1_sqmuxa),
	.C(N_267),
	.Y(un1_component_state_6_0_2_Z)
);
defparam un1_component_state_6_0_2.INIT=8'hFE;
// @20:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state_Z[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @27:665
  CFG4 un1_next_state_2_sqmuxa_0_a2_0_0_RNIVQOS (
	.A(un1_next_state_2_sqmuxa_1_Z),
	.B(N_676),
	.C(component_state_0[5]),
	.D(un1_next_state_2_sqmuxa_0_a2_0_0_Z),
	.Y(delay_countere)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0_RNIVQOS.INIT=16'hDDD5;
// @4:2101
  CFG3 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_4),
	.B(polling_timeout_counter22lto7_5),
	.C(un1_async_prescaler_count),
	.Y(polling_timeout_counter_0_sqmuxa_Z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=8'h0E;
// @20:440
  CFG2 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_count),
	.B(async_prescaler_count_Z[0]),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=4'h2;
// @20:440
  CFG2 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_5_S_0),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_8_S_0),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_13_S_0),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_15_S_0),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_16_S_0),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_17_S_0),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_s_18_S_0),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=4'h8;
// @20:199
  CFG4 \async_state_ns_0[1]  (
	.A(N_625),
	.B(async_state_Z[1]),
	.C(un1_new_avail_0_sqmuxa_2_1_Z),
	.D(N_629),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF08;
// @20:199
  CFG4 \async_state_ns_0[0]  (
	.A(N_625),
	.B(un1_new_avail_0_sqmuxa_2_1_Z),
	.C(async_state_Z[0]),
	.D(async_state_ns_0_a3_0_0_Z[0]),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'h2520;
// @20:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @20:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @20:205
  CFG4 un1_component_state_8_0_a2_1 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(component_state_Z[0]),
	.D(N_676),
	.Y(N_290)
);
defparam un1_component_state_8_0_a2_1.INIT=16'hF0E0;
// @20:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(spi_request_for_Z[0]),
	.C(N_676),
	.D(N_274),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h0100;
// @20:216
  CFG4 spi_dms2_cs_1_sqmuxa_1_0_a2 (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_dms1_Z),
	.C(component_state_0[5]),
	.D(N_173),
	.Y(spi_dms2_cs_1_sqmuxa_1)
);
defparam spi_dms2_cs_1_sqmuxa_1_0_a2.INIT=16'h0020;
// @20:216
  CFG4 spi_dms2_cs_0_sqmuxa_0_a2 (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_dms1_Z),
	.C(component_state_0[5]),
	.D(N_173),
	.Y(spi_dms2_cs_0_sqmuxa)
);
defparam spi_dms2_cs_0_sqmuxa_0_a2.INIT=16'hF0D0;
// @20:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(component_state_0[5]),
	.D(N_676),
	.Y(spi_dms1_cs_0_sqmuxa_3_Z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @20:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un10_delay_counter_Z),
	.B(N_1195_1),
	.C(drdy_flank_detected_temp_Z),
	.D(config_Z[30]),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h4000;
// @20:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(component_state_0[5]),
	.D(N_676),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @20:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un10_delay_counter_Z),
	.B(N_173),
	.C(drdy_flank_detected_temp_Z),
	.D(component_state_0[5]),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hEF00;
// @20:199
  CFG4 \component_state_ns_0_0[1]  (
	.A(N_165),
	.B(N_1195_1),
	.C(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.D(component_state_ns_0_0_a2_0_0_Z[1]),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0_0[1] .INIT=16'hCE0A;
// @20:199
  CFG3 \component_state_RNO[0]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_699),
	.C(component_state_Z[0]),
	.Y(N_646_i)
);
defparam \component_state_RNO[0] .INIT=8'h32;
// @20:205
  CFG4 un1_component_state_12_0_1 (
	.A(N_274),
	.B(N_175),
	.C(component_state_Z[0]),
	.D(N_165),
	.Y(un1_component_state_12_0_1_Z)
);
defparam un1_component_state_12_0_1.INIT=16'hFFEA;
// @20:205
  CFG4 un1_component_state_8_0_1 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.C(N_290),
	.D(N_165),
	.Y(un1_component_state_8_0_1_Z)
);
defparam un1_component_state_8_0_1.INIT=16'hFFF2;
// @20:199
  CFG4 \component_state_ns_0[0]  (
	.A(N_649),
	.B(component_state_Z[0]),
	.C(component_state_ns_0_1_Z[0]),
	.D(N_699),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0[0] .INIT=16'hF8F0;
// @20:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_Z[3]),
	.B(component_state_ns_0_0_Z[2]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hECCC;
// @20:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(spi_enable_1_sqmuxa),
	.C(next_state_1_sqmuxa_Z),
	.D(N_1195_1),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFEFC;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @20:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state_Z[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_Z[6])
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @20:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(config_Z[30]),
	.B(un14_delay_counter_Z),
	.C(N_1195_1),
	.D(next_state_1_sqmuxa_Z),
	.Y(un1_next_state_1_sqmuxa_Z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hFF80;
// @20:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.C(N_175),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h0200;
// @20:271
  CFG2 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=4'h8;
// @20:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(N_274),
	.B(spi_request_for_Z[0]),
	.C(N_699),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h2000;
// @20:199
  CFG4 spi_enable_RNO (
	.A(un14_delay_counter_Z),
	.B(N_1195_1),
	.C(config_Z[30]),
	.D(component_state_Z[3]),
	.Y(N_1034)
);
defparam spi_enable_RNO.INIT=16'hFF80;
// @20:199
  CFG4 new_avail_RNO (
	.A(N_676),
	.B(new_avail_0_sqmuxa),
	.C(config_Z[31]),
	.D(component_state_0[5]),
	.Y(un1_new_avail_1_sqmuxa_3_i)
);
defparam new_avail_RNO.INIT=16'hFDCC;
// @27:665
  CFG4 apb_spi_finished_1_sqmuxa_0_a2_RNI4QJE2 (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(N_119_i),
	.C(N_174),
	.D(apb_spi_finished_1_sqmuxa),
	.Y(polling_timeout_countere)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_RNI4QJE2.INIT=16'hFFEF;
// @20:199
  CFG4 spi_dms1_cs_en (
	.A(spi_dms1_cs_en_1_Z),
	.B(config_Z[31]),
	.C(N_290),
	.D(spi_dms1_cs_1_sqmuxa_1_Z),
	.Y(spi_dms1_cs_en_0)
);
defparam spi_dms1_cs_en.INIT=16'h080A;
// @20:199
  CFG4 spi_enable_RNO_0 (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un1_component_state_6_0_2_Z),
	.D(un14_paddr_i_0),
	.Y(un1_component_state_6_i)
);
defparam spi_enable_RNO_0.INIT=16'h0703;
// @20:199
  CFG4 next_state_1_sqmuxa_RNI41SG (
	.A(LED_FPGA_LOADED),
	.B(config_Z[30]),
	.C(next_state_1_sqmuxa_Z),
	.D(N_1195_1),
	.Y(un1_reset_n_inv_2_i)
);
defparam next_state_1_sqmuxa_RNI41SG.INIT=16'hA8A0;
// @20:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(N_119_i),
	.C(polling_timeout_counter_0_sqmuxa_Z),
	.D(N_174),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @20:199
  CFG4 spi_temp_cs_RNO (
	.A(un1_component_state_8_0_1_Z),
	.B(config_Z[31]),
	.C(N_189),
	.D(spi_temp_cs_0_sqmuxa_Z),
	.Y(un1_component_state_8_i)
);
defparam spi_temp_cs_RNO.INIT=16'h0405;
// @20:199
  CFG4 spi_dms1_cs_ldmx (
	.A(spi_dms1_cs_0_sqmuxa_3_Z),
	.B(STAMP2_CS_SGR1_c),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_0),
	.Y(spi_dms1_cs_ldmx_0)
);
defparam spi_dms1_cs_ldmx.INIT=16'h05CC;
// @20:199
  CFG4 spi_dms2_cs_RNO (
	.A(un1_component_state_12_0_1_Z),
	.B(config_Z[31]),
	.C(N_189),
	.D(spi_dms2_cs_0_sqmuxa),
	.Y(un1_component_state_12_i)
);
defparam spi_dms2_cs_RNO.INIT=16'h0405;
// @20:119
  spi_master_5_0 spi (
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.enable(enable),
	.STAMP2_MISO_c(STAMP2_MISO_c),
	.STAMP2_SCLK_c(STAMP2_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_0(mosi_1_0),
	.mosi_cl_0(mosi_cl_0),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.spi_busy(spi_busy),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_0 */

module spi_master_5_1 (
  spi_tx_data,
  spi_rx_data,
  enable,
  STAMP3_MISO_c,
  STAMP3_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_1,
  mosi_cl_1,
  LED_FPGA_LOADED_arst,
  spi_busy,
  MSS_FIC_0_CLK
)
;
input [15:0] spi_tx_data ;
output [15:0] spi_rx_data ;
input enable ;
input STAMP3_MISO_c ;
output STAMP3_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_1 ;
output mosi_cl_1 ;
input LED_FPGA_LOADED_arst ;
output spi_busy ;
input MSS_FIC_0_CLK ;
wire enable ;
wire STAMP3_MISO_c ;
wire STAMP3_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_1 ;
wire mosi_cl_1 ;
wire LED_FPGA_LOADED_arst ;
wire spi_busy ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_2;
wire [31:31] count_s_FCO_2;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_2;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_2;
wire [5:5] clk_toggles_s_FCO_2;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_2;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_36 ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa_i ;
wire mosi_1_1_0 ;
wire assert_data_Z ;
wire N_18_i ;
wire sclk_buffer_6 ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1286 ;
wire N_1287 ;
wire N_1288 ;
wire N_1289 ;
wire N_1290 ;
wire N_1291 ;
wire N_1292 ;
wire N_1293 ;
wire N_1294 ;
wire N_1295 ;
wire N_1296 ;
wire N_1297 ;
wire N_1298 ;
wire N_1299 ;
wire N_1300 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_1160_FCO ;
wire count_s_1160_S ;
wire count_s_1160_Y ;
wire clk_toggles_s_1161_FCO ;
wire clk_toggles_s_1161_S ;
wire clk_toggles_s_1161_Y ;
wire un7_count_NE_i ;
wire rx_buffer_0_sqmuxa_1_0_a2_0 ;
wire un7_count_NE_13_Z ;
wire N_32 ;
wire N_31 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire rx_buffer_0_sqmuxa_1_0_a2_0_2_Z ;
wire un10_count_0_a2_3_Z ;
wire count_0_sqmuxa ;
wire un7_count_NE_27_Z ;
wire un10_count_i ;
wire sclk_buffer_0_sqmuxa ;
wire mosi_cl_4_i_0_Z ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire N_6647 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_1),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_1),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP3_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(sclk_buffer_6),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1286),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1287),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1288),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1289),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1290),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1291),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1292),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1293),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1294),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1295),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1296),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1297),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1298),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1299),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1300),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP3_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_1160 (
	.FCO(count_s_1160_FCO),
	.S(count_s_1160_S),
	.Y(count_s_1160_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_1160.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_2[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_1160_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_2[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_2[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_2[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_2[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_2[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_2[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_2[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_2[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_2[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_2[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_2[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_2[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_2[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_2[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_2[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_2[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_2[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_2[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_2[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_2[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_2[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_2[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_2[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_2[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_2[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_2[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_2[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_2[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_2[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_2[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_2[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_1161 (
	.FCO(clk_toggles_s_1161_FCO),
	.S(clk_toggles_s_1161_S),
	.Y(clk_toggles_s_1161_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_1161.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_2[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_1161_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_2[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_2[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_2[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_2[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_2[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @20:119
  CFG4 \state_RNIQHVV[0]  (
	.A(enable),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(N_36)
);
defparam \state_RNIQHVV[0] .INIT=16'hE200;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @9:135
  CFG2 rx_buffer_0_sqmuxa_1_0_a2_0_3 (
	.A(assert_data_Z),
	.B(ss_n_buffer_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_3.INIT=4'h1;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[24]),
	.B(count_Z[25]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
<<<<<<< HEAD
// @24:671
  CFG2 polling_timeout_counterlde_0_o2_0 (
	.A(un28_paddr_i_0),
	.B(apb_spi_finished),
	.Y(N_78)
);
defparam polling_timeout_counterlde_0_o2_0.INIT=4'h7;
// @18:199
  CFG2 \component_state_ns_0_o2_0_o2[2]  (
	.A(un14_paddr_i_0),
	.B(component_state[3]),
	.Y(N_677)
);
defparam \component_state_ns_0_o2_0_o2[2] .INIT=4'h7;
// @18:355
  CFG2 next_state_0_sqmuxa_1_0_a2 (
	.A(un14_paddr_i_0),
	.B(apb_spi_finished),
	.Y(next_state_0_sqmuxa_1)
);
defparam next_state_0_sqmuxa_1_0_a2.INIT=4'h2;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_i_a3_i_0_o2[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_153)
);
defparam \component_state_ns_i_a3_i_0_o2[4] .INIT=4'hB;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
=======
// @9:74
  CFG2 un1_reset_n_inv_2_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(assert_data_Z),
	.Y(N_32)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
defparam un1_reset_n_inv_2_0_o2.INIT=4'hB;
// @9:120
  CFG2 rx_data_0_sqmuxa_i_o2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.Y(N_31)
);
defparam rx_data_0_sqmuxa_i_o2.INIT=4'h7;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1300)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1299)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1298)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1297)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1296)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1295)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1294)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1293)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1292)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1291)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1290)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1289)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1288)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1287)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1286)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[31]),
	.B(count_Z[30]),
	.C(count_Z[29]),
	.D(count_Z[28]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_0_2 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[1]),
	.C(clk_toggles_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_2.INIT=8'h01;
// @9:123
  CFG4 un10_count_0_a2_3 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[3]),
	.C(clk_toggles_Z[2]),
	.D(clk_toggles_Z[1]),
	.Y(un10_count_0_a2_3_Z)
);
defparam un10_count_0_a2_3.INIT=16'h0001;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
<<<<<<< HEAD
// @18:205
  CFG3 un1_component_state_8_i_o2_0 (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_atomic),
	.Y(N_152)
);
defparam un1_component_state_8_i_o2_0.INIT=8'h57;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_1_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_1_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_1_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_1_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_1_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_1_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_1_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_1_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_1_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_1_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_1_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_1_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_1_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_1_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_1_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_1_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI5BM7 (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI5BM7.INIT=4'h8;
// @24:671
  CFG4 busy_RNIAEJB (
	.A(component_state[1]),
	.B(spi_busy),
	.C(component_state[0]),
	.D(component_state[3]),
	.Y(delay_counterlde_0_a2_0_0)
);
defparam busy_RNIAEJB.INIT=16'h001D;
// @18:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_793),
	.Y(un1_spi_rx_data_0_3)
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_794),
	.Y(un1_spi_rx_data_1_5)
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_795),
	.Y(un1_spi_rx_data_0_d0)
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_796),
	.Y(un1_spi_rx_data_1_d0)
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_797),
	.Y(un1_spi_rx_data_1_8)
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_792),
	.Y(un1_spi_rx_data_1_3)
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_798),
	.Y(un1_spi_rx_data_0_8)
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_800),
	.Y(un1_spi_rx_data_5)
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_801),
	.Y(un1_spi_rx_data_1_12)
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_802),
	.Y(un1_spi_rx_data_1_13)
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_1_14)
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_804),
	.Y(un1_spi_rx_data_1_15)
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_799),
	.Y(N_832)
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @18:205
  CFG4 un1_component_state_6_i_a2_1_0 (
	.A(component_state[4]),
	.B(component_state[2]),
	.C(component_state[0]),
	.D(N_153),
	.Y(un1_component_state_6_i_a2_1)
);
defparam un1_component_state_6_i_a2_1_0.INIT=16'h0100;
// @18:199
  CFG3 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=8'h07;
// @18:338
  CFG3 dummy_1_sqmuxa_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(un56_paddr_5),
	.C(MSS_STAMP_PADDR[9]),
	.Y(dummy_1_sqmuxa_1_Z)
);
defparam dummy_1_sqmuxa_1.INIT=8'h40;
// @18:373
  CFG4 un64_paddr_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(un56_paddr_5),
	.D(MSS_STAMP_PADDR[8]),
	.Y(un64_paddr_1_Z)
);
defparam un64_paddr_1.INIT=16'h1000;
// @18:387
  CFG4 un80_m2_e_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(un80_m2_e_1_Z)
);
defparam un80_m2_e_1.INIT=16'h0100;
// @18:366
  CFG3 un56_paddr_2 (
	.A(MSS_STAMP_PADDR[6]),
	.B(un56_paddr_5),
	.C(MSS_STAMP_PADDR[9]),
	.Y(un56_paddr_2_Z)
);
defparam un56_paddr_2.INIT=8'h04;
// @18:366
  CFG4 un56_paddr_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[5]),
	.C(MSS_STAMP_PADDR[7]),
	.D(un56_paddr_2_0_1_0),
	.Y(un56_paddr_1_Z)
);
defparam un56_paddr_1.INIT=16'h1000;
// @18:397
  CFG4 un89_paddr_1_a0_0 (
	.A(MSS_STAMP_PADDR[5]),
	.B(un56_paddr_2_0_1_0),
	.C(MSS_STAMP_PADDR[7]),
	.D(MSS_STAMP_PADDR[8]),
	.Y(un89_paddr_1_a0_0_Z)
);
defparam un89_paddr_1_a0_0.INIT=16'h4000;
// @18:199
  CFG4 \async_state_ns_0_o3_6[0]  (
	.A(delay_counter_7),
	.B(delay_counter_8),
	.C(async_state_ns_0_o3_4_Z[0]),
	.D(async_state_ns_0_o3_0_Z[0]),
	.Y(async_state_ns_0_o3_6_Z[0])
);
defparam \async_state_ns_0_o3_6[0] .INIT=16'hFFFE;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_7),
	.B(async_state_ns_0_o3_0_Z[0]),
	.C(delay_counter_9),
	.D(delay_counter_8),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[26]),
	.B(count_Z[27]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:74
  CFG3 \ss_n_buffer_RNO[0]  (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa_i)
);
defparam \ss_n_buffer_RNO[0] .INIT=8'hB3;
// @9:123
  CFG3 un10_count_0_a2 (
	.A(clk_toggles_Z[0]),
	.B(un10_count_0_a2_3_Z),
	.C(clk_toggles_Z[5]),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=8'h80;
// @9:74
  CFG4 \clk_toggles_lm_0[5]  (
	.A(state_Z[0]),
	.B(clk_toggles_s_Z[5]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[4]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[4]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[3]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[3]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[2]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[2]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[1]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[1]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[0]  (
	.A(state_Z[0]),
	.B(clk_toggles_Z[0]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=16'h0222;
// @9:74
  CFG3 \state_RNIMADK[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIMADK[0] .INIT=8'hC8;
// @9:82
  CFG4 busy_7_0_0 (
	.A(un10_count_i),
	.B(N_31),
	.C(enable),
	.D(state_Z[0]),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'hDDC0;
// @9:82
  CFG4 sclk_buffer_6_iv_0_0 (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP3_SCLK_c),
	.Y(sclk_buffer_6)
);
defparam sclk_buffer_6_iv_0_0.INIT=16'h2788;
// @9:74
  CFG2 rx_data_0_sqmuxa_i_o2_RNI5K1A (
	.A(N_31),
	.B(un10_count_i),
	.Y(N_14_i)
);
defparam rx_data_0_sqmuxa_i_o2_RNI5K1A.INIT=4'h4;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @9:74
  CFG4 mosi_cl_4_i_0 (
	.A(mosi_cl_1),
	.B(N_32),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(mosi_cl_4_i_0_Z)
);
defparam mosi_cl_4_i_0.INIT=16'h45FF;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @9:74
  CFG4 mosi_1_1_0_0_a2 (
	.A(N_32),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.D(N_31),
	.Y(mosi_1_1_0)
);
defparam mosi_1_1_0_0_a2.INIT=16'h0010;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.C(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z),
	.D(clk_toggles_Z[5]),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h10FF;
// @9:74
  CFG4 assert_data_RNO (
	.A(state_Z[0]),
	.B(N_31),
	.C(assert_data_Z),
	.D(enable),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h82C3;
// @9:74
  CFG3 un1_reset_n_inv_2_0_o2_RNIIRRG1 (
	.A(N_36),
	.B(state_Z[0]),
	.C(N_32),
	.Y(un1_reset_n_inv_2_i)
);
defparam un1_reset_n_inv_2_0_o2_RNIIRRG1.INIT=8'h2A;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(N_29),
	.B(rx_buffer_0_sqmuxa_1_0_a2_0),
	.C(N_31),
	.D(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1)
);
<<<<<<< HEAD
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:671
  CFG4 busy_RNIITQH (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_1_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIITQH.INIT=16'h0BFF;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(un56_paddr_2_0),
	.B(dummy_0_sqmuxa),
	.C(dummy_1_sqmuxa_1_Z),
	.D(dummy_1_sqmuxa_0_Z),
	.Y(un1_dummy_0_sqmuxa_1)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hECCC;
// @18:199
  CFG4 un1_component_state_4_i_0 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_1_0),
	.Y(un1_component_state_4_i)
);
defparam un1_component_state_4_i_0.INIT=16'h8F80;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @4:2101
  CFG2 polling_timeout_counter_0_sqmuxa (
	.A(un1_async_prescaler_count),
	.B(polling_timeout_counter22),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG3 \component_state_ns_0_0_a2_0[0]  (
	.A(component_state_1_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(N_278)
);
defparam \component_state_ns_0_0_a2_0[0] .INIT=8'h08;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @24:671
  CFG3 \component_state_ns_0_0_o2_0_RNIF33C[0]  (
	.A(component_state_1_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(N_1049)
);
defparam \component_state_ns_0_0_o2_0_RNIF33C[0] .INIT=8'h37;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2_0_RNI0K2U1[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(N_272),
	.C(N_185),
	.D(N_1389),
	.Y(N_131_i)
=======
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h0800;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(un10_count_i),
	.B(state_Z[0]),
	.C(mosi_cl_4_i_0_Z),
	.D(un7_count_NE_i),
	.Y(N_24_i)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
defparam mosi_cl_RNO.INIT=16'h040C;
// @9:82
  CFG4 un7_count_NE_20_RNI47IB (
	.A(un7_count_NE_20_Z),
	.B(un7_count_NE_21_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNI47IB.INIT=16'h0001;
<<<<<<< HEAD
// @24:671
  CFG2 polling_timeout_counter_0_sqmuxa_RNI1QTE (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.Y(polling_timeout_counterlde_0_0)
);
defparam polling_timeout_counter_0_sqmuxa_RNI1QTE.INIT=4'hE;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(apb_is_atomic),
	.B(component_state[2]),
	.C(N_278),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hF0F4;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state_1_0),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:205
  CFG4 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_202),
	.B(new_avail_0_sqmuxa_Z),
	.C(component_state_1_0),
	.D(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=16'hFFDC;
// @24:671
  CFG4 busy_RNI4IB11 (
	.A(delay_counterlde_0_a2_0_0),
	.B(N_149),
	.C(component_state[4]),
	.D(component_state[2]),
	.Y(delay_countere)
);
defparam busy_RNI4IB11.INIT=16'h333B;
// @18:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_1_0),
	.C(N_202),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @18:216
  CFG4 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_1_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=16'h2000;
// @18:216
  CFG4 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_1_0),
	.Y(spi_dms2_cs_0_sqmuxa_Z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=16'hDF00;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_1z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_1_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @18:199
  CFG3 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(component_state_1_0),
	.Y(N_229)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=8'h20;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @24:671
  CFG4 \component_state_ns_0_o2_0_o2_RNI9K4P1[2]  (
	.A(polling_timeout_counterlde_0_0),
	.B(N_81_i),
	.C(N_677),
	.D(N_78),
	.Y(polling_timeout_countere)
);
defparam \component_state_ns_0_o2_0_o2_RNI9K4P1[2] .INIT=16'hEEEF;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:216
  CFG3 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=8'h80;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_0_tz_Z[1]),
	.B(component_state_ns_0_a3_1_1_Z[1]),
	.C(MSS_STAMP_PENABLE),
	.D(MSS_STAMP_2_PSELx),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hCE0A;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_1_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_1_0),
	.Y(spi_request_for_2_sqmuxa_1z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_1_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_1_0),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(dummy_0_sqmuxa),
	.C(new_avail_0_sqmuxa_Z),
	.D(un1_status_async_cycles_1_sqmuxa_1_0),
	.Y(status_async_cycles_0_sqmuxa_2_1)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNI15EH[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNI15EH[5] .INIT=16'h0F08;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(component_state[3]),
	.B(un1_component_state_6_i_a2_1),
	.C(N_200),
	.D(next_state_0_sqmuxa_1),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'hC040;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(component_state_ns_0_0_0_Z[0]),
	.B(N_280),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_a3_1_0_Z[2]),
	.B(N_699),
	.C(apb_spi_finished_0_sqmuxa),
	.D(N_690),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hFFF8;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(N_153),
	.B(component_state[3]),
	.C(next_state_0_sqmuxa_1),
	.D(N_229),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFFD5;
// @18:199
  CFG4 un64_paddr_RNIJA9R2 (
	.A(un1_reset_n_inv_1_Z),
	.B(un64_paddr_Z),
	.C(un89_paddr_0_Z),
	.D(un80_paddr),
	.Y(un1_reset_n_inv_i)
);
defparam un64_paddr_RNIJA9R2.INIT=16'h5554;
// @18:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(next_state_0_sqmuxa_1),
	.C(component_state[3]),
	.D(un14_delay_counter_Z),
	.Y(un1_next_state_1_sqmuxa_1z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hEAC0;
// @18:199
  CFG3 un14_delay_counter_RNIMP0L (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state[3]),
	.C(un14_delay_counter_Z),
	.Y(N_1034)
);
defparam un14_delay_counter_RNIMP0L.INIT=8'hEC;
// @18:205
  CFG4 un1_component_state_12_i_0 (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa_Z),
	.C(N_104_tz_tz),
	.D(N_291),
	.Y(N_104)
);
defparam un1_component_state_12_i_0.INIT=16'hB000;
// @18:199
  CFG4 spi_tx_data_0_sqmuxa_RNIJSRR (
	.A(component_state[3]),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_Z),
	.D(next_state_0_sqmuxa_1),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam spi_tx_data_0_sqmuxa_RNIJSRR.INIT=16'hC8C0;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_1 */

module STAMP_10_1 (
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_STAMP_UND_TELEMETRY_2_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  mosi_cl_1,
  mosi_1_1,
  STAMP3_SCLK_c,
  STAMP3_MISO_c,
  un56_paddr_5,
  N_292,
  un56_paddr_2_0_0_0,
  un14_paddr_i_0,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
  MSS_STAMP_UND_TELEMETRY_2_PSELx,
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  MSS_STAMP_UND_TELEMETRY_2_PREADY,
  STAMP3_CS_SGR2_c,
  STAMP3_CS_TEMP_c,
  STAMP3_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP3_new_avail,
  MSS_FIC_0_CLK,
  LED_FPGA_LOADED_arst,
  STAMP3_DRDY_SGR1_c,
  STAMP3_DRDY_SGR2_c,
  STAMP3_DRDY_TEMP_c
)
;
input [11:2] MSS_STAMP_UND_TELEMETRY_PADDR ;
output [31:0] MSS_STAMP_UND_TELEMETRY_2_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
output mosi_cl_1 ;
output mosi_1_1 ;
output STAMP3_SCLK_c ;
input STAMP3_MISO_c ;
input un56_paddr_5 ;
input N_292 ;
input un56_paddr_2_0_0_0 ;
input un14_paddr_i_0 ;
input MSS_STAMP_UND_TELEMETRY_PWRITE ;
input MSS_STAMP_UND_TELEMETRY_2_PSELx ;
input MSS_STAMP_UND_TELEMETRY_PENABLE ;
output MSS_STAMP_UND_TELEMETRY_2_PREADY ;
output STAMP3_CS_SGR2_c ;
output STAMP3_CS_TEMP_c ;
output STAMP3_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP3_new_avail ;
input MSS_FIC_0_CLK ;
input LED_FPGA_LOADED_arst ;
input STAMP3_DRDY_SGR1_c ;
input STAMP3_DRDY_SGR2_c ;
input STAMP3_DRDY_TEMP_c ;
wire mosi_cl_1 ;
wire mosi_1_1 ;
wire STAMP3_SCLK_c ;
wire STAMP3_MISO_c ;
wire un56_paddr_5 ;
wire N_292 ;
wire un56_paddr_2_0_0_0 ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire MSS_STAMP_UND_TELEMETRY_2_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire MSS_STAMP_UND_TELEMETRY_2_PREADY ;
wire STAMP3_CS_SGR2_c ;
wire STAMP3_CS_TEMP_c ;
wire STAMP3_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP3_new_avail ;
wire MSS_FIC_0_CLK ;
wire LED_FPGA_LOADED_arst ;
wire STAMP3_DRDY_SGR1_c ;
wire STAMP3_DRDY_SGR2_c ;
wire STAMP3_DRDY_TEMP_c ;
wire [5:5] component_state_1;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [1:0] spi_request_for_ldmx_1;
wire [31:0] config_Z;
wire [12:2] un1_spi_rx_data_1;
wire [13:0] un1_spi_rx_data_0;
wire [31:31] config_8;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_0;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_2;
wire [26:0] delay_counter_cry_Y_2;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_2;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_2;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_2;
wire [7:7] polling_timeout_counter_s_FCO_2;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_2;
wire [30:3] un1_spi_rx_data_2_1_0_co1;
wire [29:7] un1_spi_rx_data_2_1_0_wmux_0_S_1;
wire [30:3] un1_spi_rx_data_2_1_0_y0;
wire [30:3] un1_spi_rx_data_2_1_0_co0;
wire [29:7] un1_spi_rx_data_2_1_0_wmux_S_1;
wire [9:4] un1_spi_rx_data_2_1_0_wmux_0_S_0;
wire [9:4] un1_spi_rx_data_2_1_0_wmux_S_0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co1;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_0_S_0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_y0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co0;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_S_0;
wire [22:3] un1_spi_rx_data_2_1_0_wmux_0_S_2;
wire [22:3] un1_spi_rx_data_2_1_0_wmux_S_2;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_0_S_1;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_S_1;
wire [28:20] un1_spi_rx_data_2_1_0_wmux_0_S_3;
wire [28:20] un1_spi_rx_data_2_1_0_wmux_S_3;
wire [30:10] un1_spi_rx_data_2_1_0_wmux_0_S_4;
wire [30:10] un1_spi_rx_data_2_1_0_wmux_S_4;
wire [0:0] component_state_ns_0_1_1_Z;
wire [0:0] component_state_ns_0_1_Z;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [0:0] async_state_ns_0_a3_0_0_Z;
wire [0:0] component_state_ns_0_o2_1_1_Z;
wire [6:4] PADDR_m;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] component_state_ns_0_o2_1_17_Z;
wire [0:0] component_state_ns_0_o2_1_16_Z;
wire [0:0] component_state_ns_0_o2_1_15_Z;
wire [0:0] component_state_ns_0_o2_1_14_Z;
wire [0:0] component_state_ns_0_o2_1_13_Z;
wire [0:0] async_state_ns_0_o3_19_Z;
wire [0:0] async_state_ns_0_o3_18_Z;
wire [0:0] async_state_ns_0_o3_17_Z;
wire [0:0] async_state_ns_0_o3_16_Z;
wire [0:0] async_state_ns_0_o3_15_Z;
wire [0:0] async_state_ns_0_o3_14_Z;
wire [0:0] async_state_ns_0_o3_20_Z;
wire [31:31] un1_spi_rx_data_i_0_Z;
wire [0:0] component_state_ns_0_o2_1_18_Z;
wire [0:0] async_state_ns_0_o3_20_2_Z;
wire [0:0] component_state_ns_0_o2_1_22_Z;
wire [0:0] async_state_ns_0_o3_25_Z;
wire [2:2] component_state_ns_0_0_Z;
wire [4:4] component_state_ns_i_a3_i_0_0_Z;
wire status_async_cycles_0_sqmuxa_2_1 ;
wire N_217_i ;
wire STAMP3_DRDY_TEMP_c_i ;
wire STAMP3_DRDY_SGR2_c_i ;
wire STAMP3_DRDY_SGR1_c_i ;
wire N_218_i ;
wire VCC ;
wire polling_timeout_countere ;
wire GND ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9_Z ;
wire un1_new_avail_0_sqmuxa_3_1 ;
wire new_avail_0_sqmuxa_1 ;
wire un1_new_avail_1_sqmuxa_3_i ;
wire enable ;
wire N_1034 ;
wire un1_component_state_6_i ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_Z ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_Z ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_Z ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1 ;
wire spi_dms1_cs_ldmx_1 ;
wire N_268_i ;
wire spi_temp_cs_ldmx_Z ;
wire spi_dms2_cs_13_iv_i_Z ;
wire un1_component_state_12_i ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_2 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa_Z ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_1 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_1 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_1 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire un1_next_state_1_sqmuxa_Z ;
wire config_149 ;
wire N_260_i ;
wire N_259_i ;
wire N_258_i ;
wire N_257_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire un1_reset_n_inv_i ;
wire N_823 ;
wire un1_component_state_4_i ;
wire N_837 ;
wire N_836 ;
wire N_831 ;
wire N_825 ;
wire status_async_cycles_14_cry_0_0_Y_2 ;
wire N_146_i ;
wire N_144_i ;
wire N_142_i ;
wire un5_async_prescaler_count_cry_7_S_1 ;
wire un5_async_prescaler_count_cry_6_S_1 ;
wire un5_async_prescaler_count_cry_4_S_1 ;
wire un5_async_prescaler_count_cry_3_S_1 ;
wire un5_async_prescaler_count_cry_2_S_1 ;
wire un5_async_prescaler_count_cry_1_S_1 ;
wire un5_async_prescaler_count_cry_14_S_1 ;
wire un5_async_prescaler_count_cry_12_S_1 ;
wire un5_async_prescaler_count_cry_11_S_1 ;
wire un5_async_prescaler_count_cry_10_S_1 ;
wire un5_async_prescaler_count_cry_9_S_1 ;
wire N_819 ;
wire N_11308_i ;
wire N_818 ;
wire N_817 ;
wire N_816 ;
wire N_814 ;
wire N_812 ;
wire N_811 ;
wire N_810 ;
wire N_809 ;
wire N_808 ;
wire N_807 ;
wire N_806 ;
wire N_805 ;
wire un1_reset_n_inv_1_Z ;
wire un1_spi_rx_data_sn_N_5 ;
wire un89_paddr_1_Z ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_2 ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_2 ;
wire status_async_cycles_0_sqmuxa_1_0_0_Z ;
wire un1_async_prescaler_count ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_2 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_2 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_2 ;
wire status_async_cycles_14_s_6_FCO_2 ;
wire status_async_cycles_14_s_6_Y_2 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_2 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_2 ;
wire un48_paddr_cry_0_Y_2 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_2 ;
wire un48_paddr_cry_1_Y_2 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_2 ;
wire un48_paddr_cry_2_Y_2 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_2 ;
wire un48_paddr_cry_3_Y_2 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_2 ;
wire un48_paddr_cry_4_Y_2 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_2 ;
wire un48_paddr_cry_5_Y_2 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_2 ;
wire un48_paddr_cry_6_Y_2 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_2 ;
wire un48_paddr_cry_7_Y_2 ;
wire polling_timeout_counter_s_1159_FCO ;
wire polling_timeout_counter_s_1159_S ;
wire polling_timeout_counter_s_1159_Y ;
wire un5_async_prescaler_count_s_1_1170_FCO ;
wire un5_async_prescaler_count_s_1_1170_S ;
wire un5_async_prescaler_count_s_1_1170_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_1 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_1 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_1 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_1 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_1 ;
wire un5_async_prescaler_count_cry_5_Y_1 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_1 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_1 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_1 ;
wire un5_async_prescaler_count_cry_8_Y_1 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_1 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_1 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_1 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_1 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_1 ;
wire un5_async_prescaler_count_cry_13_Y_1 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_1 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_1 ;
wire un5_async_prescaler_count_cry_15_Y_1 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_1 ;
wire un5_async_prescaler_count_cry_16_Y_1 ;
wire un5_async_prescaler_count_s_18_FCO_1 ;
wire un5_async_prescaler_count_s_18_S_1 ;
wire un5_async_prescaler_count_s_18_Y_1 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_1 ;
wire un5_async_prescaler_count_cry_17_Y_1 ;
wire N_796 ;
wire N_162 ;
wire N_793 ;
wire N_186 ;
wire N_797 ;
wire N_792 ;
wire N_798 ;
wire N_795 ;
wire N_794 ;
wire N_187 ;
wire N_804 ;
wire N_800 ;
wire N_802 ;
wire N_801 ;
wire N_799 ;
wire N_803 ;
wire spi_busy ;
wire un1_next_state_2_sqmuxa_1_1_Z ;
wire next_state_0_sqmuxa_Z ;
wire N_700 ;
wire N_676 ;
wire N_789 ;
wire N_791 ;
wire N_790 ;
wire un1_async_prescaler_countlto18_1_Z ;
wire status_async_cycles_0_sqmuxa_0_Z ;
wire un1_next_state_2_sqmuxa_0_a2_0_0_Z ;
wire un25_paddr_Z ;
wire N_271 ;
wire un25_async_statelt6 ;
wire N_200_1 ;
wire PREADY_0_sqmuxa ;
wire N_215 ;
wire N_649 ;
wire spi_enable_1_sqmuxa ;
wire N_274 ;
wire apb_spi_finished_0_sqmuxa ;
wire new_avail_0_sqmuxa ;
wire N_119_i ;
wire un1_new_avail_0_sqmuxa_1_i_0 ;
wire un10_delay_counter_Z ;
wire spi_enable_0_sqmuxa ;
wire un1_component_state_6_0_0_0_Z ;
wire un28_paddr_i_0 ;
wire un64_paddr_1_Z ;
wire un56_paddr_1_Z ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire apb_spi_finished_1_sqmuxa ;
wire spi_dms1_cs_en_1 ;
wire N_165 ;
wire next_state_1_sqmuxa_Z ;
wire N_268 ;
wire N_174 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa_Z ;
wire un88_paddr_1_Z ;
wire status_async_cycles_0_sqmuxa_3_Z ;
wire un1_next_state_2_sqmuxa_1_Z ;
wire un30_async_state ;
wire N_262 ;
wire N_237 ;
wire un1_async_prescaler_countlt12 ;
wire un1_component_state_12_0_2_Z ;
wire spi_dms1_cs_en_1_1_Z ;
wire spi_temp_cs_en_1_Z ;
wire un56_paddr_2_0_Z ;
wire un80_paddr ;
wire un72_paddr_Z ;
wire N_625 ;
wire N_265 ;
wire N_699 ;
wire spi_temp_cs_1_sqmuxa_1_Z ;
wire un1_async_prescaler_countlt18 ;
wire spi_tx_data_0_sqmuxa_1_Z ;
wire un89_paddr_2_Z ;
wire N_267 ;
wire N_629 ;
wire spi_dms1_cs_1_sqmuxa_1_Z ;
wire spi_enable_0_sqmuxa_2_Z ;
wire spi_dms1_cs_0_sqmuxa_3_Z ;
wire spi_dms2_cs_0_sqmuxa ;
wire spi_temp_cs_0_sqmuxa_Z ;
wire N_290 ;
wire polling_timeout_counter_0_sqmuxa_Z ;
wire un1_component_state_12_0_3_Z ;
wire spi_dms1_cs_en_1_0 ;
wire spi_temp_cs_en_Z ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_1),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP3_DRDY_TEMP_c),
	.Y(STAMP3_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP3_DRDY_SGR2_c),
	.Y(STAMP3_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP3_DRDY_SGR1_c),
	.Y(STAMP3_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 \component_state_RNI6LU1[5]  (
	.A(component_state_1[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI6LU1[5] .INIT=2'h1;
// @20:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[5]  (
	.Q(component_state_1[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9_Z),
	.EN(un1_new_avail_0_sqmuxa_3_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE new_avail (
	.Q(STAMP3_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(un1_new_avail_1_sqmuxa_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(un1_component_state_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP3_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP3_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP3_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms1_cs (
	.Q(STAMP3_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_1),
	.EN(N_268_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_temp_cs (
	.Q(STAMP3_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_Z),
	.EN(N_268_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms2_cs (
	.Q(STAMP3_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_13_iv_i_Z),
	.EN(un1_component_state_12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE PREADY (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_1[1]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_1[0]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_260_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_259_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_258_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_257_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[2]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_823),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[0]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_837),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_836),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[13]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[10]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_831),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[6]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_825),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_146_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_144_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_142_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
// @20:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_UND_TELEMETRY_2_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_11308_i)
);
  CFG3 un1_reset_n_inv_1_RNIVMB21 (
	.A(un1_reset_n_inv_1_Z),
	.B(un1_spi_rx_data_sn_N_5),
	.C(un89_paddr_1_Z),
	.Y(N_11308_i)
);
defparam un1_reset_n_inv_1_RNIVMB21.INIT=8'hBF;
// @20:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_2),
	.Y(status_async_cycles_14_cry_0_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(un1_status_async_cycles_1_sqmuxa_0[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_2),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_2),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.A(un1_async_prescaler_count),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h48828;
// @20:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_2),
	.B(status_async_cycles_0_sqmuxa_2_1),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h55104;
// @20:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_2[0]),
	.Y(delay_counter_cry_Y_2[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_2[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_2[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_2[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_2[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_2[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_2[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_2[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_2[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_2[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_2[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_2[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_2[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_2[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_2[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_2[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_2[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_2[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_2[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_2[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_2[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_2[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_2[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_2[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_2[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_2[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_2[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_2[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @20:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_2[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @20:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_2),
	.Y(un48_paddr_cry_0_Y_2),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_2),
	.Y(un48_paddr_cry_1_Y_2),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_2),
	.Y(un48_paddr_cry_2_Y_2),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_2),
	.Y(un48_paddr_cry_3_Y_2),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_2),
	.Y(un48_paddr_cry_4_Y_2),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_2),
	.Y(un48_paddr_cry_5_Y_2),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_2),
	.Y(un48_paddr_cry_6_Y_2),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_2),
	.Y(un48_paddr_cry_7_Y_2),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @20:199
  ARI1 polling_timeout_counter_s_1159 (
	.FCO(polling_timeout_counter_s_1159_FCO),
	.S(polling_timeout_counter_s_1159_S),
	.Y(polling_timeout_counter_s_1159_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_1159.INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_2[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_1159_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_2[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_2[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_2[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_2[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_2[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_2[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_2[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_1_1170 (
	.FCO(un5_async_prescaler_count_s_1_1170_FCO),
	.S(un5_async_prescaler_count_s_1_1170_S),
	.Y(un5_async_prescaler_count_s_1_1170_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_1170.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_1),
	.Y(un5_async_prescaler_count_cry_1_Y_1),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_1170_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_1),
	.Y(un5_async_prescaler_count_cry_2_Y_1),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_1),
	.Y(un5_async_prescaler_count_cry_3_Y_1),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_1),
	.Y(un5_async_prescaler_count_cry_4_Y_1),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_1),
	.Y(un5_async_prescaler_count_cry_5_Y_1),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_1),
	.Y(un5_async_prescaler_count_cry_6_Y_1),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_1),
	.Y(un5_async_prescaler_count_cry_7_Y_1),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_1),
	.Y(un5_async_prescaler_count_cry_8_Y_1),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_1),
	.Y(un5_async_prescaler_count_cry_9_Y_1),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_1),
	.Y(un5_async_prescaler_count_cry_10_Y_1),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_1),
	.Y(un5_async_prescaler_count_cry_11_Y_1),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_1),
	.Y(un5_async_prescaler_count_cry_12_Y_1),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_1),
	.Y(un5_async_prescaler_count_cry_13_Y_1),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_1),
	.Y(un5_async_prescaler_count_cry_14_Y_1),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_1),
	.Y(un5_async_prescaler_count_cry_15_Y_1),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_1),
	.Y(un5_async_prescaler_count_cry_16_Y_1),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_1),
	.S(un5_async_prescaler_count_s_18_S_1),
	.Y(un5_async_prescaler_count_s_18_Y_1),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_1),
	.Y(un5_async_prescaler_count_cry_17_Y_1),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[7]),
	.Y(N_796),
	.B(N_162),
	.C(status_async_cycles_Z[4]),
	.D(config_Z[7]),
	.A(un1_spi_rx_data_2_1_0_y0[7]),
	.FCI(un1_spi_rx_data_2_1_0_co0[7])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[7] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[7]),
	.Y(un1_spi_rx_data_2_1_0_y0[7]),
	.B(N_162),
	.C(measurement_dms2_Z[7]),
	.D(dummy_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[7] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[4]),
	.Y(N_793),
	.B(N_162),
	.C(status_async_cycles_Z[1]),
	.D(config_Z[4]),
	.A(un1_spi_rx_data_2_1_0_y0[4]),
	.FCI(un1_spi_rx_data_2_1_0_co0[4])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[4] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[4]),
	.Y(un1_spi_rx_data_2_1_0_y0[4]),
	.B(N_162),
	.C(measurement_dms2_Z[4]),
	.D(dummy_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[4] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_0[24]),
	.Y(N_186),
	.B(N_162),
	.C(measurement_temp_Z[8]),
	.D(config_Z[24]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[24])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[24] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_0[24]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.B(N_162),
	.C(measurement_dms1_Z[8]),
	.D(dummy_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[24] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[25]),
	.Y(N_814),
	.B(N_162),
	.C(measurement_temp_Z[9]),
	.D(config_Z[25]),
	.A(un1_spi_rx_data_2_1_0_y0[25]),
	.FCI(un1_spi_rx_data_2_1_0_co0[25])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[25] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[25]),
	.Y(un1_spi_rx_data_2_1_0_y0[25]),
	.B(N_162),
	.C(measurement_dms1_Z[9]),
	.D(dummy_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[25] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[23]),
	.Y(N_812),
	.B(N_162),
	.C(measurement_temp_Z[7]),
	.D(config_Z[23]),
	.A(un1_spi_rx_data_2_1_0_y0[23]),
	.FCI(un1_spi_rx_data_2_1_0_co0[23])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[23] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[23]),
	.Y(un1_spi_rx_data_2_1_0_y0[23]),
	.B(N_162),
	.C(measurement_dms1_Z[7]),
	.D(dummy_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[23] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[8]),
	.Y(N_797),
	.B(N_162),
	.C(status_async_cycles_Z[5]),
	.D(config_Z[8]),
	.A(un1_spi_rx_data_2_1_0_y0[8]),
	.FCI(un1_spi_rx_data_2_1_0_co0[8])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[8] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[8]),
	.Y(un1_spi_rx_data_2_1_0_y0[8]),
	.B(N_162),
	.C(measurement_dms2_Z[8]),
	.D(dummy_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[8] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[3]),
	.Y(N_792),
	.B(N_162),
	.C(status_async_cycles_Z[0]),
	.D(config_Z[3]),
	.A(un1_spi_rx_data_2_1_0_y0[3]),
	.FCI(un1_spi_rx_data_2_1_0_co0[3])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[3] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[3]),
	.Y(un1_spi_rx_data_2_1_0_y0[3]),
	.B(N_162),
	.C(measurement_dms2_Z[3]),
	.D(dummy_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[3] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[9]),
	.Y(N_798),
	.B(N_162),
	.C(status_async_cycles_Z[6]),
	.D(config_Z[9]),
	.A(un1_spi_rx_data_2_1_0_y0[9]),
	.FCI(un1_spi_rx_data_2_1_0_co0[9])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[9] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[9]),
	.Y(un1_spi_rx_data_2_1_0_y0[9]),
	.B(N_162),
	.C(measurement_dms2_Z[9]),
	.D(dummy_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[9] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[22]),
	.Y(N_811),
	.B(N_162),
	.C(measurement_temp_Z[6]),
	.D(config_Z[22]),
	.A(un1_spi_rx_data_2_1_0_y0[22]),
	.FCI(un1_spi_rx_data_2_1_0_co0[22])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[22] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[22]),
	.Y(un1_spi_rx_data_2_1_0_y0[22]),
	.B(N_162),
	.C(measurement_dms1_Z[6]),
	.D(dummy_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[22] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[6]),
	.Y(N_795),
	.B(N_162),
	.C(status_async_cycles_Z[3]),
	.D(config_Z[6]),
	.A(un1_spi_rx_data_2_1_0_y0[6]),
	.FCI(un1_spi_rx_data_2_1_0_co0[6])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[6] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[6]),
	.Y(un1_spi_rx_data_2_1_0_y0[6]),
	.B(N_162),
	.C(measurement_dms2_Z[6]),
	.D(dummy_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[6] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[5]),
	.Y(N_794),
	.B(N_162),
	.C(status_async_cycles_Z[2]),
	.D(config_Z[5]),
	.A(un1_spi_rx_data_2_1_0_y0[5]),
	.FCI(un1_spi_rx_data_2_1_0_co0[5])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[5] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[5]),
	.Y(un1_spi_rx_data_2_1_0_y0[5]),
	.B(N_162),
	.C(measurement_dms2_Z[5]),
	.D(dummy_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[5] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_1[26]),
	.Y(N_187),
	.B(N_162),
	.C(measurement_temp_Z[10]),
	.D(config_Z[26]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[26])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[26] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_1[26]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.B(N_162),
	.C(measurement_dms1_Z[10]),
	.D(dummy_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[26] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[29]),
	.Y(N_818),
	.B(N_162),
	.C(measurement_temp_Z[13]),
	.D(config_Z[29]),
	.A(un1_spi_rx_data_2_1_0_y0[29]),
	.FCI(un1_spi_rx_data_2_1_0_co0[29])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[29] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[29]),
	.Y(un1_spi_rx_data_2_1_0_y0[29]),
	.B(N_162),
	.C(measurement_dms1_Z[13]),
	.D(dummy_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[29] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[21]),
	.Y(N_810),
	.B(N_162),
	.C(measurement_temp_Z[5]),
	.D(config_Z[21]),
	.A(un1_spi_rx_data_2_1_0_y0[21]),
	.FCI(un1_spi_rx_data_2_1_0_co0[21])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[21] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[21]),
	.Y(un1_spi_rx_data_2_1_0_y0[21]),
	.B(N_162),
	.C(measurement_dms1_Z[5]),
	.D(dummy_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[21] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[28]),
	.Y(N_817),
	.B(N_162),
	.C(measurement_temp_Z[12]),
	.D(config_Z[28]),
	.A(un1_spi_rx_data_2_1_0_y0[28]),
	.FCI(un1_spi_rx_data_2_1_0_co0[28])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[28] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[28]),
	.Y(un1_spi_rx_data_2_1_0_y0[28]),
	.B(N_162),
	.C(measurement_dms1_Z[12]),
	.D(dummy_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[28] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[27]),
	.Y(N_816),
	.B(N_162),
	.C(measurement_temp_Z[11]),
	.D(config_Z[27]),
	.A(un1_spi_rx_data_2_1_0_y0[27]),
	.FCI(un1_spi_rx_data_2_1_0_co0[27])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[27] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[27]),
	.Y(un1_spi_rx_data_2_1_0_y0[27]),
	.B(N_162),
	.C(measurement_dms1_Z[11]),
	.D(dummy_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[27] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[15]),
	.Y(N_804),
	.B(N_162),
	.C(status_dms1_newVal_Z),
	.D(config_Z[15]),
	.A(un1_spi_rx_data_2_1_0_y0[15]),
	.FCI(un1_spi_rx_data_2_1_0_co0[15])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[15] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[15]),
	.Y(un1_spi_rx_data_2_1_0_y0[15]),
	.B(N_162),
	.C(measurement_dms2_Z[15]),
	.D(dummy_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[15] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[30]),
	.Y(N_819),
	.B(N_162),
	.C(measurement_temp_Z[14]),
	.D(config_Z[30]),
	.A(un1_spi_rx_data_2_1_0_y0[30]),
	.FCI(un1_spi_rx_data_2_1_0_co0[30])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[30] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[30]),
	.Y(un1_spi_rx_data_2_1_0_y0[30]),
	.B(N_162),
	.C(measurement_dms1_Z[14]),
	.D(dummy_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[30] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[11]),
	.Y(N_800),
	.B(N_162),
	.C(status_dms2_overwrittenVal_Z),
	.D(config_Z[11]),
	.A(un1_spi_rx_data_2_1_0_y0[11]),
	.FCI(un1_spi_rx_data_2_1_0_co0[11])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[11] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[11]),
	.Y(un1_spi_rx_data_2_1_0_y0[11]),
	.B(N_162),
	.C(measurement_dms2_Z[11]),
	.D(dummy_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[11] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[20]),
	.Y(N_809),
	.B(N_162),
	.C(measurement_temp_Z[4]),
	.D(config_Z[20]),
	.A(un1_spi_rx_data_2_1_0_y0[20]),
	.FCI(un1_spi_rx_data_2_1_0_co0[20])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[20] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[20]),
	.Y(un1_spi_rx_data_2_1_0_y0[20]),
	.B(N_162),
	.C(measurement_dms1_Z[4]),
	.D(dummy_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[20] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[19]),
	.Y(N_808),
	.B(N_162),
	.C(measurement_temp_Z[3]),
	.D(config_Z[19]),
	.A(un1_spi_rx_data_2_1_0_y0[19]),
	.FCI(un1_spi_rx_data_2_1_0_co0[19])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[19] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[19]),
	.Y(un1_spi_rx_data_2_1_0_y0[19]),
	.B(N_162),
	.C(measurement_dms1_Z[3]),
	.D(dummy_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[19] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[17]),
	.Y(N_806),
	.B(N_162),
	.C(measurement_temp_Z[1]),
	.D(config_Z[17]),
	.A(un1_spi_rx_data_2_1_0_y0[17]),
	.FCI(un1_spi_rx_data_2_1_0_co0[17])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[17] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[17]),
	.Y(un1_spi_rx_data_2_1_0_y0[17]),
	.B(N_162),
	.C(measurement_dms1_Z[1]),
	.D(dummy_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[17] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[16]),
	.Y(N_805),
	.B(N_162),
	.C(measurement_temp_Z[0]),
	.D(config_Z[16]),
	.A(un1_spi_rx_data_2_1_0_y0[16]),
	.FCI(un1_spi_rx_data_2_1_0_co0[16])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[16] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[16]),
	.Y(un1_spi_rx_data_2_1_0_y0[16]),
	.B(N_162),
	.C(measurement_dms1_Z[0]),
	.D(dummy_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[16] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[13]),
	.Y(N_802),
	.B(N_162),
	.C(status_temp_newVal_Z),
	.D(config_Z[13]),
	.A(un1_spi_rx_data_2_1_0_y0[13]),
	.FCI(un1_spi_rx_data_2_1_0_co0[13])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[13] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[13]),
	.Y(un1_spi_rx_data_2_1_0_y0[13]),
	.B(N_162),
	.C(measurement_dms2_Z[13]),
	.D(dummy_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[13] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[12]),
	.Y(N_801),
	.B(N_162),
	.C(status_dms1_overwrittenVal_Z),
	.D(config_Z[12]),
	.A(un1_spi_rx_data_2_1_0_y0[12]),
	.FCI(un1_spi_rx_data_2_1_0_co0[12])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[12] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[12]),
	.Y(un1_spi_rx_data_2_1_0_y0[12]),
	.B(N_162),
	.C(measurement_dms2_Z[12]),
	.D(dummy_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[12] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[10]),
	.Y(N_799),
	.B(N_162),
	.C(status_temp_overwrittenVal_Z),
	.D(config_Z[10]),
	.A(un1_spi_rx_data_2_1_0_y0[10]),
	.FCI(un1_spi_rx_data_2_1_0_co0[10])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[10] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[10]),
	.Y(un1_spi_rx_data_2_1_0_y0[10]),
	.B(N_162),
	.C(measurement_dms2_Z[10]),
	.D(dummy_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[10] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[14]),
	.Y(N_803),
	.B(N_162),
	.C(status_dms2_newVal_Z),
	.D(config_Z[14]),
	.A(un1_spi_rx_data_2_1_0_y0[14]),
	.FCI(un1_spi_rx_data_2_1_0_co0[14])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[14] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[14]),
	.Y(un1_spi_rx_data_2_1_0_y0[14]),
	.B(N_162),
	.C(measurement_dms2_Z[14]),
	.D(dummy_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[14] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[18]),
	.Y(N_807),
	.B(N_162),
	.C(measurement_temp_Z[2]),
	.D(config_Z[18]),
	.A(un1_spi_rx_data_2_1_0_y0[18]),
	.FCI(un1_spi_rx_data_2_1_0_co0[18])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[18] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[18]),
	.Y(un1_spi_rx_data_2_1_0_y0[18]),
	.B(N_162),
	.C(measurement_dms1_Z[2]),
	.D(dummy_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[18] .INIT=20'h0FA44;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1_1 (
	.A(component_state_Z[2]),
	.B(spi_busy),
	.C(component_state_Z[1]),
	.D(component_state_Z[4]),
	.Y(un1_next_state_2_sqmuxa_1_1_Z)
);
defparam un1_next_state_2_sqmuxa_1_1.INIT=16'hFFBA;
// @20:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_temp_Z),
	.C(drdy_flank_detected_dms1_Z),
	.D(config_Z[30]),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hFE00;
// @20:199
  CFG4 \component_state_ns_0_1[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_ns_0_1_1_Z[0]),
	.C(apb_is_atomic_Z),
	.D(component_state_Z[2]),
	.Y(component_state_ns_0_1_Z[0])
);
defparam \component_state_ns_0_1[0] .INIT=16'h3733;
// @20:199
  CFG4 \component_state_ns_0_1_1[0]  (
	.A(N_700),
	.B(next_state_0_sqmuxa_Z),
	.C(N_676),
	.D(MSS_STAMP_UND_TELEMETRY_2_PSELx),
	.Y(component_state_ns_0_1_1_Z[0])
);
defparam \component_state_ns_0_1_1[0] .INIT=16'h5F5D;
// @20:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @20:440
  CFG2 un1_async_prescaler_countlto18_1 (
	.A(async_prescaler_count_Z[15]),
	.B(async_prescaler_count_Z[16]),
	.Y(un1_async_prescaler_countlto18_1_Z)
);
defparam un1_async_prescaler_countlto18_1.INIT=4'h7;
// @20:199
  CFG2 \async_state_ns_0_a3_0_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(async_state_Z[1]),
	.Y(async_state_ns_0_a3_0_0_Z[0])
);
defparam \async_state_ns_0_a3_0_0[0] .INIT=4'h1;
// @20:271
  CFG2 status_async_cycles_0_sqmuxa_0 (
	.A(async_state_Z[1]),
	.B(async_state_Z[0]),
	.Y(status_async_cycles_0_sqmuxa_0_Z)
);
defparam status_async_cycles_0_sqmuxa_0.INIT=4'h1;
// @20:205
  CFG2 un1_next_state_2_sqmuxa_0_a2_0_0 (
	.A(component_state_Z[0]),
	.B(spi_busy),
	.Y(un1_next_state_2_sqmuxa_0_a2_0_0_Z)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0.INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_0_o2_1_1[0]  (
	.A(delay_counter_Z[24]),
	.B(delay_counter_Z[25]),
	.Y(component_state_ns_0_o2_1_1_Z[0])
);
defparam \component_state_ns_0_o2_1_1[0] .INIT=4'hE;
// @20:205
  CFG2 spi_temp_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[6])
);
defparam spi_temp_cs_ldmx_RNO.INIT=4'h8;
// @20:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(STAMP3_DRDY_TEMP_c),
	.Y(un25_paddr_Z)
);
defparam un25_paddr.INIT=4'h2;
// @20:380
  CFG2 un1_spi_rx_data_sn_m4 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un1_spi_rx_data_sn_N_5)
);
defparam un1_spi_rx_data_sn_m4.INIT=4'h1;
// @20:199
  CFG2 \un1_spi_rx_data_i_a2_2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2_2[31] .INIT=4'h2;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles_Z[1]),
	.B(status_async_cycles_Z[0]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
// @20:199
  CFG2 \component_state_RNINHAB[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(component_state_Z[3]),
	.Y(N_200_1)
);
defparam \component_state_RNINHAB[3] .INIT=4'h8;
// @20:205
  CFG2 spi_dms1_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[4])
);
defparam spi_dms1_cs_ldmx_RNO.INIT=4'h8;
// @20:415
  CFG2 PREADY_0_sqmuxa_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(PREADY_0_sqmuxa)
);
defparam PREADY_0_sqmuxa_0_a2.INIT=4'h4;
// @20:199
  CFG2 \component_state_ns_0_0_0_a2[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(N_215)
);
defparam \component_state_ns_0_0_0_a2[3] .INIT=4'h8;
// @20:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.B(component_state_1[5]),
	.Y(config_8[31])
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_0_o2_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_649)
);
defparam \component_state_ns_0_o2_0[0] .INIT=4'h7;
// @20:199
  CFG2 \component_state_ns_0_a2[0]  (
	.A(component_state_1[5]),
	.B(component_state_Z[0]),
	.Y(N_700)
);
defparam \component_state_ns_0_a2[0] .INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_1_sqmuxa)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=4'h4;
// @20:205
  CFG2 un1_component_state_9_0_a2_0 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_274)
);
defparam un1_component_state_9_0_a2_0.INIT=4'h8;
// @20:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @20:199
  CFG2 \async_state_ns_0_a3_2[1]  (
	.A(new_avail_0_sqmuxa),
	.B(N_119_i),
	.Y(un1_new_avail_0_sqmuxa_1_i_0)
);
defparam \async_state_ns_0_a3_2[1] .INIT=4'h1;
// @20:233
  CFG2 un10_delay_counter (
	.A(drdy_flank_detected_dms1_Z),
	.B(drdy_flank_detected_dms2_Z),
	.Y(un10_delay_counter_Z)
);
defparam un10_delay_counter.INIT=4'hE;
// @20:199
  CFG2 component_state_tr14 (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_0_sqmuxa)
);
defparam component_state_tr14.INIT=4'h8;
// @20:205
  CFG3 un1_component_state_6_0_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_Z[2]),
	.C(component_state_Z[0]),
	.Y(un1_component_state_6_0_0_0_Z)
);
defparam un1_component_state_6_0_0_0.INIT=8'hFE;
// @20:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @20:373
  CFG4 un64_paddr_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un64_paddr_1_Z)
);
defparam un64_paddr_1.INIT=16'h0100;
// @20:366
  CFG4 un56_paddr_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.Y(un56_paddr_1_Z)
);
defparam un56_paddr_1.INIT=16'h0010;
// @20:355
  CFG4 un28_paddr_1 (
	.A(STAMP3_DRDY_SGR2_c),
	.B(un48_paddr_cry_7_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7F3F;
// @20:199
  CFG4 \component_state_ns_0_o2_1_17[0]  (
	.A(delay_counter_Z[23]),
	.B(delay_counter_Z[22]),
	.C(delay_counter_Z[21]),
	.D(delay_counter_Z[20]),
	.Y(component_state_ns_0_o2_1_17_Z[0])
);
defparam \component_state_ns_0_o2_1_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_16[0]  (
	.A(delay_counter_Z[5]),
	.B(delay_counter_Z[4]),
	.C(delay_counter_Z[3]),
	.D(delay_counter_Z[2]),
	.Y(component_state_ns_0_o2_1_16_Z[0])
);
defparam \component_state_ns_0_o2_1_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_15[0]  (
	.A(delay_counter_Z[12]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(component_state_ns_0_o2_1_15_Z[0])
);
defparam \component_state_ns_0_o2_1_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_14[0]  (
	.A(delay_counter_Z[9]),
	.B(delay_counter_Z[8]),
	.C(delay_counter_Z[7]),
	.D(delay_counter_Z[6]),
	.Y(component_state_ns_0_o2_1_14_Z[0])
);
defparam \component_state_ns_0_o2_1_14[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_13[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[17]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[13]),
	.Y(component_state_ns_0_o2_1_13_Z[0])
);
defparam \component_state_ns_0_o2_1_13[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_19[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[9]),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(async_state_ns_0_o3_19_Z[0])
);
defparam \async_state_ns_0_o3_19[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_18[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[14]),
	.C(delay_counter_Z[13]),
	.D(delay_counter_Z[12]),
	.Y(async_state_ns_0_o3_18_Z[0])
);
defparam \async_state_ns_0_o3_18[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_17[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(async_state_ns_0_o3_17_Z[0])
);
defparam \async_state_ns_0_o3_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_16[0]  (
	.A(delay_counter_Z[24]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_16_Z[0])
);
defparam \async_state_ns_0_o3_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_15[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_15_Z[0])
);
defparam \async_state_ns_0_o3_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_14[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(delay_counter_Z[4]),
	.D(delay_counter_Z[3]),
	.Y(async_state_ns_0_o3_14_Z[0])
);
defparam \async_state_ns_0_o3_14[0] .INIT=16'hFFFE;
// @20:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[3]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @20:199
  CFG3 un1_reset_n_inv_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(component_state_Z[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1_Z)
);
defparam un1_reset_n_inv_1.INIT=8'hBF;
// @20:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_Z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @20:271
  CFG3 apb_spi_finished_1_sqmuxa_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.Y(apb_spi_finished_1_sqmuxa)
);
defparam apb_spi_finished_1_sqmuxa_0_a2.INIT=8'h80;
// @20:199
  CFG4 \async_state_ns_0_o3_20[0]  (
	.A(delay_counter_Z[19]),
	.B(delay_counter_Z[16]),
	.C(delay_counter_Z[15]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_20_Z[0])
);
defparam \async_state_ns_0_o3_20[0] .INIT=16'hFFFE;
  CFG4 apb_is_atomic_RNIQ5BB (
	.A(component_state_Z[1]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[2]),
	.D(component_state_Z[4]),
	.Y(spi_dms1_cs_en_1)
);
defparam apb_is_atomic_RNIQ5BB.INIT=16'h0015;
// @20:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_162)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @20:415
  CFG3 new_avail_0_sqmuxa_0_a2 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(apb_is_reset_Z),
	.Y(new_avail_0_sqmuxa)
);
defparam new_avail_0_sqmuxa_0_a2.INIT=8'h20;
// @20:205
  CFG3 un1_component_state_12_0_o2 (
	.A(component_state_Z[2]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[4]),
	.Y(N_165)
);
defparam un1_component_state_12_0_o2.INIT=8'hF8;
// @20:205
  CFG2 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_1)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=4'hD;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_3 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_3_1)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=4'hD;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_4 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_4_1)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=4'hD;
// @20:205
  CFG2 status_dms2_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms2_newVal_Z),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:205
  CFG2 status_dms1_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms1_newVal_Z),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:205
  CFG2 status_temp_overwrittenVal_9 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_temp_newVal_Z),
	.Y(status_temp_overwrittenVal_9_Z)
);
defparam status_temp_overwrittenVal_9.INIT=4'h8;
// @20:338
  CFG3 next_state_1_sqmuxa (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(next_state_1_sqmuxa_Z)
);
defparam next_state_1_sqmuxa.INIT=8'h40;
// @20:205
  CFG3 un1_component_state_6_0_a2_0 (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(N_268)
);
defparam un1_component_state_6_0_a2_0.INIT=8'h8C;
// @27:693
  CFG4 un28_paddr_RNI486U (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_174)
);
defparam un28_paddr_RNI486U.INIT=16'h7FFF;
// @20:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(apb_spi_finished_1_sqmuxa),
	.Y(un1_apb_spi_finished_1)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @20:199
  CFG2 \spi_tx_data_RNO[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.B(component_state_1[5]),
	.Y(N_1103_i)
);
defparam \spi_tx_data_RNO[5] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.B(component_state_1[5]),
	.Y(N_1104_i)
);
defparam \spi_tx_data_RNO[4] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.B(component_state_1[5]),
	.Y(N_1105_i)
);
defparam \spi_tx_data_RNO[3] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.B(component_state_1[5]),
	.Y(N_1106_i)
);
defparam \spi_tx_data_RNO[2] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(component_state_1[5]),
	.Y(N_1107_i)
);
defparam \spi_tx_data_RNO[1] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.B(component_state_1[5]),
	.Y(N_102_i)
);
defparam \spi_tx_data_RNO[0] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.B(component_state_1[5]),
	.Y(N_260_i)
);
defparam \spi_tx_data_RNO[15] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.B(component_state_1[5]),
	.Y(N_259_i)
);
defparam \spi_tx_data_RNO[14] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.B(component_state_1[5]),
	.Y(N_258_i)
);
defparam \spi_tx_data_RNO[13] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.B(component_state_1[5]),
	.Y(N_257_i)
);
defparam \spi_tx_data_RNO[12] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.B(component_state_1[5]),
	.Y(N_91_i)
);
defparam \spi_tx_data_RNO[11] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.B(component_state_1[5]),
	.Y(N_92_i)
);
defparam \spi_tx_data_RNO[10] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.B(component_state_1[5]),
	.Y(N_93_i)
);
defparam \spi_tx_data_RNO[9] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.B(component_state_1[5]),
	.Y(N_94_i)
);
defparam \spi_tx_data_RNO[8] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.B(component_state_1[5]),
	.Y(N_95_i)
);
defparam \spi_tx_data_RNO[7] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.B(component_state_1[5]),
	.Y(N_96_i)
);
defparam \spi_tx_data_RNO[6] .INIT=4'hE;
// @20:199
  CFG2 \config_RNIUQ74[31]  (
	.A(component_state_1[5]),
	.B(config_Z[31]),
	.Y(N_119_i)
);
defparam \config_RNIUQ74[31] .INIT=4'h8;
// @20:199
  CFG4 \spi_request_for_ldmx[0]  (
	.A(component_state_Z[3]),
	.B(spi_request_for_Z[0]),
	.C(spi_dms2_cs_1_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(spi_request_for_ldmx_1[0])
);
defparam \spi_request_for_ldmx[0] .INIT=16'hFACC;
// @20:199
  CFG4 \spi_request_for_ldmx[1]  (
	.A(LED_FPGA_LOADED),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(spi_request_for_Z[1]),
	.D(component_state_Z[3]),
	.Y(spi_request_for_ldmx_1[1])
);
defparam \spi_request_for_ldmx[1] .INIT=16'hFAD8;
// @20:199
  CFG3 \un1_spi_rx_data[13]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_802),
	.C(spi_rx_data[13]),
	.Y(un1_spi_rx_data_0[13])
);
defparam \un1_spi_rx_data[13] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[12]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_801),
	.C(spi_rx_data[12]),
	.Y(un1_spi_rx_data_1[12])
);
defparam \un1_spi_rx_data[12] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[11]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_800),
	.C(spi_rx_data[11]),
	.Y(un1_spi_rx_data_1[11])
);
defparam \un1_spi_rx_data[11] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[10]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_799),
	.C(spi_rx_data[10]),
	.Y(un1_spi_rx_data_0[10])
);
defparam \un1_spi_rx_data[10] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[8]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_797),
	.C(spi_rx_data[8]),
	.Y(un1_spi_rx_data_1[8])
);
defparam \un1_spi_rx_data[8] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[7]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_796),
	.C(spi_rx_data[7]),
	.Y(un1_spi_rx_data_1[7])
);
defparam \un1_spi_rx_data[7] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[6]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_795),
	.C(spi_rx_data[6]),
	.Y(un1_spi_rx_data_1[6])
);
defparam \un1_spi_rx_data[6] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[5]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_794),
	.C(spi_rx_data[5]),
	.Y(un1_spi_rx_data_0[5])
);
defparam \un1_spi_rx_data[5] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[4]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_793),
	.C(spi_rx_data[4]),
	.Y(un1_spi_rx_data_0[4])
);
defparam \un1_spi_rx_data[4] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[15]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_804),
	.C(spi_rx_data[15]),
	.Y(N_837)
);
defparam \un1_spi_rx_data[15] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[3]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_792),
	.C(spi_rx_data[3]),
	.Y(N_825)
);
defparam \un1_spi_rx_data[3] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[9]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_798),
	.C(spi_rx_data[9]),
	.Y(N_831)
);
defparam \un1_spi_rx_data[9] .INIT=8'hE4;
// @20:199
  CFG3 \un1_spi_rx_data[14]  (
	.A(un1_spi_rx_data_sn_N_5),
	.B(N_803),
	.C(spi_rx_data[14]),
	.Y(N_836)
);
defparam \un1_spi_rx_data[14] .INIT=8'hE4;
// @20:199
  CFG4 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.C(measurement_temp_Z[15]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=16'h1311;
// @20:397
  CFG4 un88_paddr_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un88_paddr_1_Z)
);
defparam un88_paddr_1.INIT=16'h4000;
// @20:271
  CFG4 status_async_cycles_0_sqmuxa_3 (
	.A(component_state_Z[0]),
	.B(status_async_cycles_0_sqmuxa_0_Z),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(status_async_cycles_0_sqmuxa_3_Z)
);
defparam status_async_cycles_0_sqmuxa_3.INIT=16'h0008;
// @20:199
  CFG4 \component_state_ns_0_o2_1_18[0]  (
	.A(delay_counter_Z[26]),
	.B(delay_counter_Z[27]),
	.C(component_state_ns_0_o2_1_13_Z[0]),
	.D(component_state_ns_0_o2_1_1_Z[0]),
	.Y(component_state_ns_0_o2_1_18_Z[0])
);
defparam \component_state_ns_0_o2_1_18[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_20_2[0]  (
	.A(delay_counter_Z[8]),
	.B(delay_counter_Z[7]),
	.C(component_state_Z[0]),
	.D(async_state_ns_0_o3_14_Z[0]),
	.Y(async_state_ns_0_o3_20_2_Z[0])
);
defparam \async_state_ns_0_o3_20_2[0] .INIT=16'hFFEF;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1 (
	.A(component_state_Z[0]),
	.B(spi_busy),
	.C(un1_next_state_2_sqmuxa_1_1_Z),
	.D(component_state_Z[3]),
	.Y(un1_next_state_2_sqmuxa_1_Z)
);
defparam un1_next_state_2_sqmuxa_1.INIT=16'hFFF8;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles_Z[3]),
	.B(status_async_cycles_Z[2]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
// @20:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1_Z[15]),
	.B(dummy_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_162),
	.Y(N_262)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @20:199
  CFG2 \component_state_ns_0_0_a2[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(N_165),
	.Y(N_237)
);
defparam \component_state_ns_0_0_a2[1] .INIT=4'h4;
// @20:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0_a2 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_0_a2.INIT=16'h8A0A;
// @20:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP3_DRDY_SGR1_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP3_DRDY_SGR2_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP3_DRDY_TEMP_c),
	.B(N_119_i),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 apb_spi_finished_RNI766R (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(N_268_i)
);
defparam apb_spi_finished_RNI766R.INIT=8'h73;
// @20:199
  CFG3 spi_dms2_cs_13_iv_i (
	.A(spi_dms2_cs_1_sqmuxa_1),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(component_state_Z[3]),
	.Y(spi_dms2_cs_13_iv_i_Z)
);
defparam spi_dms2_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG2 \PRDATA_RNO[26]  (
	.A(N_187),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_144_i)
);
defparam \PRDATA_RNO[26] .INIT=4'h2;
// @20:199
  CFG2 \PRDATA_RNO[24]  (
	.A(N_186),
	.B(un1_spi_rx_data_sn_N_5),
	.Y(N_142_i)
);
defparam \PRDATA_RNO[24] .INIT=4'h2;
// @20:205
  CFG4 un1_component_state_12_0_2 (
	.A(N_274),
	.B(N_215),
	.C(component_state_Z[1]),
	.D(N_165),
	.Y(un1_component_state_12_0_2_Z)
);
defparam un1_component_state_12_0_2.INIT=16'hFFFE;
// @20:199
  CFG3 spi_dms1_cs_en_1_1 (
	.A(spi_dms1_cs_en_1),
	.B(N_274),
	.C(N_215),
	.Y(spi_dms1_cs_en_1_1_Z)
);
defparam spi_dms1_cs_en_1_1.INIT=8'h02;
// @20:199
  CFG4 spi_temp_cs_en_1 (
	.A(spi_request_for_Z[1]),
	.B(component_state_Z[0]),
	.C(spi_dms1_cs_en_1),
	.D(N_215),
	.Y(spi_temp_cs_en_1_Z)
);
defparam spi_temp_cs_en_1.INIT=16'h00B0;
// @20:446
  CFG4 status_async_cycles_0_sqmuxa_1_0_0 (
	.A(un25_async_statelt6),
	.B(un25_async_statelto6_3),
	.C(status_async_cycles_Z[2]),
	.D(async_state_Z[1]),
	.Y(status_async_cycles_0_sqmuxa_1_0_0_Z)
);
defparam status_async_cycles_0_sqmuxa_1_0_0.INIT=16'hFE00;
// @20:199
  CFG4 \component_state_ns_0_o2_1_22[0]  (
	.A(component_state_ns_0_o2_1_17_Z[0]),
	.B(component_state_ns_0_o2_1_16_Z[0]),
	.C(component_state_ns_0_o2_1_15_Z[0]),
	.D(component_state_ns_0_o2_1_14_Z[0]),
	.Y(component_state_ns_0_o2_1_22_Z[0])
);
defparam \component_state_ns_0_o2_1_22[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_25[0]  (
	.A(async_state_ns_0_o3_17_Z[0]),
	.B(async_state_ns_0_o3_18_Z[0]),
	.C(async_state_ns_0_o3_20_Z[0]),
	.D(async_state_ns_0_o3_19_Z[0]),
	.Y(async_state_ns_0_o3_25_Z[0])
);
defparam \async_state_ns_0_o3_25[0] .INIT=16'hFFFE;
// @20:355
  CFG4 un28_paddr (
	.A(un28_paddr_1_Z),
	.B(STAMP3_DRDY_SGR1_c),
	.C(un25_paddr_Z),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFBFA;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_1[5]),
	.C(PREADY_0_sqmuxa),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_2)
);
defparam un1_PREADY_0_sqmuxa_2_0_0.INIT=16'hFFFE;
// @20:366
  CFG4 un56_paddr_2_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(un56_paddr_2_0_0_0),
	.Y(un56_paddr_2_0_Z)
);
defparam un56_paddr_2_0.INIT=16'h0100;
// @20:199
  CFG2 \component_state_ns_0_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(N_215),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0_0[3] .INIT=4'hE;
// @20:387
  CFG4 un80_paddr_0_a2 (
	.A(N_271),
	.B(N_292),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2.INIT=16'h0008;
// @20:380
  CFG4 un72_paddr (
	.A(un56_paddr_5),
	.B(un56_paddr_2_0_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un72_paddr_Z)
);
defparam un72_paddr.INIT=16'h8000;
// @20:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(async_state_ns_0_o3_15_Z[0]),
	.B(async_state_ns_0_o3_16_Z[0]),
	.C(async_state_ns_0_o3_25_Z[0]),
	.D(async_state_ns_0_o3_20_2_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @20:199
  CFG3 \component_state_ns_0_o2_1[0]  (
	.A(async_state_ns_0_o3_20_Z[0]),
	.B(component_state_ns_0_o2_1_18_Z[0]),
	.C(component_state_ns_0_o2_1_22_Z[0]),
	.Y(N_676)
);
defparam \component_state_ns_0_o2_1[0] .INIT=8'hFE;
// @20:199
  CFG3 \un1_spi_rx_data[2]  (
	.A(N_791),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[2]),
	.Y(un1_spi_rx_data_1[2])
);
defparam \un1_spi_rx_data[2] .INIT=8'hE2;
// @20:199
  CFG3 \un1_spi_rx_data[0]  (
	.A(N_789),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[0]),
	.Y(un1_spi_rx_data_0[0])
);
defparam \un1_spi_rx_data[0] .INIT=8'hE2;
// @20:199
  CFG3 \un1_spi_rx_data[1]  (
	.A(N_790),
	.B(un1_spi_rx_data_sn_N_5),
	.C(spi_rx_data[1]),
	.Y(N_823)
);
defparam \un1_spi_rx_data[1] .INIT=8'hE2;
// @20:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_1[5]),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @20:397
  CFG4 un89_paddr_1 (
	.A(un88_paddr_1_Z),
	.B(un56_paddr_1_Z),
	.C(N_292),
	.D(un56_paddr_2_0_Z),
	.Y(un89_paddr_1_Z)
);
defparam un89_paddr_1.INIT=16'hECA0;
// @27:693
  CFG3 \component_state_ns_0_o2_1_RNI79JI[0]  (
	.A(component_state_1[5]),
	.B(N_676),
	.C(component_state_Z[0]),
	.Y(N_265)
);
defparam \component_state_ns_0_o2_1_RNI79JI[0] .INIT=8'hC8;
// @20:199
  CFG4 \component_state_ns_i_a2[5]  (
	.A(component_state_ns_0_o2_1_18_Z[0]),
	.B(component_state_ns_0_o2_1_22_Z[0]),
	.C(spi_busy),
	.D(async_state_ns_0_o3_20_Z[0]),
	.Y(N_699)
);
defparam \component_state_ns_i_a2[5] .INIT=16'h0001;
// @20:218
  CFG4 spi_temp_cs_1_sqmuxa_1 (
	.A(component_state_ns_0_o2_1_18_Z[0]),
	.B(component_state_ns_0_o2_1_22_Z[0]),
	.C(config_Z[30]),
	.D(async_state_ns_0_o3_20_Z[0]),
	.Y(spi_temp_cs_1_sqmuxa_1_Z)
);
defparam spi_temp_cs_1_sqmuxa_1.INIT=16'h0010;
// @20:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @20:218
  CFG4 spi_tx_data_0_sqmuxa_1 (
	.A(async_state_ns_0_o3_20_Z[0]),
	.B(component_state_1[5]),
	.C(component_state_ns_0_o2_1_22_Z[0]),
	.D(component_state_ns_0_o2_1_18_Z[0]),
	.Y(spi_tx_data_0_sqmuxa_1_Z)
);
defparam spi_tx_data_0_sqmuxa_1.INIT=16'h0004;
// @20:199
  CFG4 \PRDATA_RNO[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(config_Z[31]),
	.C(N_262),
	.D(N_271),
	.Y(N_146_i)
);
defparam \PRDATA_RNO[31] .INIT=16'h0405;
// @20:397
  CFG4 un89_paddr_2 (
	.A(N_292),
	.B(un80_paddr),
	.C(un64_paddr_1_Z),
	.D(un72_paddr_Z),
	.Y(un89_paddr_2_Z)
);
defparam un89_paddr_2.INIT=16'hFFEC;
// @20:205
  CFG4 un1_component_state_6_0_a2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(config_Z[31]),
	.D(component_state_1[5]),
	.Y(N_267)
);
defparam un1_component_state_6_0_a2.INIT=16'h0D00;
// @20:199
  CFG4 \async_state_ns_0_a3_0[1]  (
	.A(spi_request_for_Z[0]),
	.B(N_625),
	.C(async_state_Z[0]),
	.D(async_state_Z[1]),
	.Y(N_629)
);
defparam \async_state_ns_0_a3_0[1] .INIT=16'h0002;
// @20:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms1_newVal_Z),
	.B(status_dms2_newVal_Z),
	.C(spi_temp_cs_1_sqmuxa_1_Z),
	.D(component_state_1[5]),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @20:440
  CFG4 un1_async_prescaler_countlto18 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[17]),
	.C(un1_async_prescaler_countlto18_1_Z),
	.D(un1_async_prescaler_countlt18),
	.Y(un1_async_prescaler_count)
);
defparam un1_async_prescaler_countlto18.INIT=16'hFFF7;
// @20:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(N_265),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(N_265),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(N_265),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(N_265),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(N_265),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(N_265),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(N_265),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(N_265),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(N_265),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(N_265),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(N_265),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(N_265),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(N_265),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(N_265),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(N_265),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(N_265),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(N_265),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(N_265),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(N_265),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(N_265),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(N_265),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(N_265),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(N_265),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h8;
// @20:199
  CFG4 \config_RNO[31]  (
	.A(N_200_1),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_1[5]),
	.Y(un1_component_state_4_i)
);
defparam \config_RNO[31] .INIT=16'h8F88;
// @20:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(un88_paddr_1_Z),
	.B(N_292),
	.C(N_119_i),
	.D(N_200_1),
	.Y(un1_dummy_0_sqmuxa_1)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hF8F0;
// @20:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(N_676),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @20:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(spi_enable_0_sqmuxa),
	.B(delay_counter_s[6]),
	.C(N_265),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hCFCA;
// @20:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_2[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(N_265),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hAC;
// @20:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state_Z[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @20:199
  CFG3 \component_state_ns_i_a3_i_0_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(spi_tx_data_0_sqmuxa_1_Z),
	.C(spi_enable_1_sqmuxa),
	.Y(component_state_ns_i_a3_i_0_0_Z[4])
);
defparam \component_state_ns_i_a3_i_0_0[4] .INIT=8'hF8;
// @27:693
  CFG4 un1_next_state_2_sqmuxa_0_a2_0_0_RNI36I01 (
	.A(un1_next_state_2_sqmuxa_1_Z),
	.B(N_676),
	.C(component_state_1[5]),
	.D(un1_next_state_2_sqmuxa_0_a2_0_0_Z),
	.Y(delay_countere)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0_RNI36I01.INIT=16'hDDD5;
// @20:440
  CFG2 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_count),
	.B(async_prescaler_count_Z[0]),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=4'h2;
// @20:440
  CFG2 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_5_S_1),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_8_S_1),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_13_S_1),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_15_S_1),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_16_S_1),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_17_S_1),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_s_18_S_1),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=4'h8;
// @20:199
  CFG4 \component_state_ns_0_0[1]  (
	.A(next_state_0_sqmuxa_Z),
	.B(spi_tx_data_0_sqmuxa_1_Z),
	.C(N_237),
	.D(MSS_STAMP_UND_TELEMETRY_2_PSELx),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0_0[1] .INIT=16'hF4F0;
// @20:199
  CFG4 \async_state_ns_0[1]  (
	.A(N_625),
	.B(async_state_Z[1]),
	.C(un1_new_avail_0_sqmuxa_1_i_0),
	.D(N_629),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF80;
// @20:199
  CFG4 \async_state_ns_0[0]  (
	.A(N_625),
	.B(un1_new_avail_0_sqmuxa_1_i_0),
	.C(async_state_Z[0]),
	.D(async_state_ns_0_a3_0_0_Z[0]),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'h8580;
// @20:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(component_state_1[5]),
	.D(N_676),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @20:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(drdy_flank_detected_temp_Z),
	.B(config_Z[30]),
	.C(un10_delay_counter_Z),
	.D(spi_tx_data_0_sqmuxa_1_Z),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h0800;
// @20:216
  CFG4 spi_enable_0_sqmuxa_2 (
	.A(drdy_flank_detected_temp_Z),
	.B(config_Z[30]),
	.C(un10_delay_counter_Z),
	.D(spi_tx_data_0_sqmuxa_1_Z),
	.Y(spi_enable_0_sqmuxa_2_Z)
);
defparam spi_enable_0_sqmuxa_2.INIT=16'hC800;
// @20:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(component_state_1[5]),
	.D(N_676),
	.Y(spi_dms1_cs_0_sqmuxa_3_Z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @20:216
  CFG4 spi_dms2_cs_0_sqmuxa_0_a2 (
	.A(component_state_1[5]),
	.B(spi_temp_cs_1_sqmuxa_1_Z),
	.C(drdy_flank_detected_dms2_Z),
	.D(drdy_flank_detected_dms1_Z),
	.Y(spi_dms2_cs_0_sqmuxa)
);
defparam spi_dms2_cs_0_sqmuxa_0_a2.INIT=16'hAA2A;
// @20:216
  CFG4 spi_dms2_cs_1_sqmuxa_1_0_a2 (
	.A(component_state_1[5]),
	.B(spi_temp_cs_1_sqmuxa_1_Z),
	.C(drdy_flank_detected_dms2_Z),
	.D(drdy_flank_detected_dms1_Z),
	.Y(spi_dms2_cs_1_sqmuxa_1)
);
defparam spi_dms2_cs_1_sqmuxa_1_0_a2.INIT=16'h0080;
// @20:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(drdy_flank_detected_temp_Z),
	.B(component_state_1[5]),
	.C(un10_delay_counter_Z),
	.D(spi_temp_cs_1_sqmuxa_1_Z),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hC4CC;
// @20:205
  CFG4 un1_component_state_8_0_a2_1 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(component_state_Z[0]),
	.D(N_676),
	.Y(N_290)
);
defparam un1_component_state_8_0_a2_1.INIT=16'hF0E0;
// @20:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(spi_request_for_Z[0]),
	.C(N_676),
	.D(N_274),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h0100;
// @20:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @20:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @4:2101
  CFG3 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_4),
	.B(polling_timeout_counter22lto7_5),
	.C(un1_async_prescaler_count),
	.Y(polling_timeout_counter_0_sqmuxa_Z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=8'h0E;
// @20:199
  CFG3 \component_state_RNO[0]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_699),
	.C(component_state_Z[0]),
	.Y(N_646_i)
);
defparam \component_state_RNO[0] .INIT=8'h32;
// @20:205
  CFG4 un1_component_state_12_0_3 (
	.A(N_699),
	.B(un1_component_state_12_0_2_Z),
	.C(spi_request_for_Z[0]),
	.D(component_state_Z[0]),
	.Y(un1_component_state_12_0_3_Z)
);
defparam un1_component_state_12_0_3.INIT=16'hDFCC;
// @20:199
  CFG4 \component_state_ns_0[0]  (
	.A(N_649),
	.B(component_state_Z[0]),
	.C(component_state_ns_0_1_Z[0]),
	.D(N_699),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0[0] .INIT=16'hF8F0;
// @20:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_Z[3]),
	.B(component_state_ns_0_0_Z[2]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hECCC;
// @20:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(component_state_ns_i_a3_i_0_0_Z[4]),
	.D(un14_paddr_i_0),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hF4F0;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @20:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(spi_enable_0_sqmuxa_2_Z),
	.D(un14_paddr_i_0),
	.Y(un1_next_state_1_sqmuxa_Z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hF4F0;
// @20:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state_Z[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_0[6])
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @20:199
  CFG2 spi_enable_RNO (
	.A(spi_enable_0_sqmuxa_2_Z),
	.B(component_state_Z[3]),
	.Y(N_1034)
);
defparam spi_enable_RNO.INIT=4'hE;
// @20:271
  CFG2 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=4'h8;
// @20:271
  CFG2 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=4'h8;
// @20:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(N_274),
	.B(spi_request_for_Z[0]),
	.C(N_699),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h2000;
// @20:199
  CFG4 new_avail_RNO (
	.A(N_676),
	.B(new_avail_0_sqmuxa),
	.C(config_Z[31]),
	.D(component_state_1[5]),
	.Y(un1_new_avail_1_sqmuxa_3_i)
);
defparam new_avail_RNO.INIT=16'hFDCC;
// @27:693
  CFG4 apb_spi_finished_1_sqmuxa_0_a2_RNIB75J1 (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(N_119_i),
	.C(N_174),
	.D(apb_spi_finished_1_sqmuxa),
	.Y(polling_timeout_countere)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_RNIB75J1.INIT=16'hFFEF;
// @20:199
  CFG4 spi_dms1_cs_en (
	.A(N_290),
	.B(spi_dms1_cs_en_1_1_Z),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1_Z),
	.Y(spi_dms1_cs_en_1_0)
);
defparam spi_dms1_cs_en.INIT=16'h4044;
// @20:199
  CFG4 spi_temp_cs_en (
	.A(N_290),
	.B(spi_temp_cs_en_1_Z),
	.C(config_Z[31]),
	.D(spi_temp_cs_0_sqmuxa_Z),
	.Y(spi_temp_cs_en_Z)
);
defparam spi_temp_cs_en.INIT=16'h4044;
// @20:199
  CFG3 un89_paddr_2_RNIENDS (
	.A(un1_reset_n_inv_1_Z),
	.B(un89_paddr_1_Z),
	.C(un89_paddr_2_Z),
	.Y(un1_reset_n_inv_i)
);
defparam un89_paddr_2_RNIENDS.INIT=8'h54;
// @20:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_3_Z),
	.B(N_676),
	.C(un1_status_async_cycles_1_sqmuxa_0[6]),
	.D(un1_new_avail_0_sqmuxa_1_i_0),
	.Y(status_async_cycles_0_sqmuxa_2_1)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h020F;
// @20:199
  CFG4 spi_enable_RNO_0 (
	.A(spi_enable_1_sqmuxa),
	.B(un1_component_state_6_0_0_0_Z),
	.C(N_268),
	.D(N_267),
	.Y(un1_component_state_6_i)
);
defparam spi_enable_RNO_0.INIT=16'h0001;
// @20:199
  CFG4 next_state_1_sqmuxa_RNIIU1O (
	.A(config_Z[30]),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_1_Z),
	.D(next_state_1_sqmuxa_Z),
	.Y(un1_reset_n_inv_2_i)
);
defparam next_state_1_sqmuxa_RNIIU1O.INIT=16'hCC80;
// @20:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(N_119_i),
	.C(polling_timeout_counter_0_sqmuxa_Z),
	.D(N_174),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @20:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP3_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_Z),
	.Y(spi_temp_cs_ldmx_Z)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @20:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP3_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3_Z),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_1_0),
	.Y(spi_dms1_cs_ldmx_1)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @20:199
  CFG4 spi_dms2_cs_RNO (
	.A(un1_component_state_12_0_3_Z),
	.B(N_268),
	.C(config_Z[31]),
	.D(spi_dms2_cs_0_sqmuxa),
	.Y(un1_component_state_12_i)
);
defparam spi_dms2_cs_RNO.INIT=16'h1011;
// @20:119
  spi_master_5_1 spi (
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.enable(enable),
	.STAMP3_MISO_c(STAMP3_MISO_c),
	.STAMP3_SCLK_c(STAMP3_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_1(mosi_1_1),
	.mosi_cl_1(mosi_cl_1),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.spi_busy(spi_busy),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_1 */

module spi_master_5_2 (
  spi_tx_data,
  spi_rx_data,
  enable,
  STAMP4_MISO_c,
  STAMP4_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_2,
  mosi_cl_2,
  LED_FPGA_LOADED_arst,
  spi_busy,
  MSS_FIC_0_CLK
)
;
input [15:0] spi_tx_data ;
output [15:0] spi_rx_data ;
input enable ;
input STAMP4_MISO_c ;
output STAMP4_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_2 ;
output mosi_cl_2 ;
input LED_FPGA_LOADED_arst ;
output spi_busy ;
input MSS_FIC_0_CLK ;
wire enable ;
wire STAMP4_MISO_c ;
wire STAMP4_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_2 ;
wire mosi_cl_2 ;
wire LED_FPGA_LOADED_arst ;
wire spi_busy ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_1;
wire [31:31] count_s_FCO_1;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_1;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_1;
wire [5:5] clk_toggles_s_FCO_1;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_1;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_36 ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa_i ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire sclk_buffer_6 ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1286 ;
wire N_1287 ;
wire N_1288 ;
wire N_1289 ;
wire N_1290 ;
wire N_1291 ;
wire N_1292 ;
wire N_1293 ;
wire N_1294 ;
wire N_1295 ;
wire N_1296 ;
wire N_1297 ;
wire N_1298 ;
wire N_1299 ;
wire N_1300 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_1157_FCO ;
wire count_s_1157_S ;
wire count_s_1157_Y ;
wire clk_toggles_s_1158_FCO ;
wire clk_toggles_s_1158_S ;
wire clk_toggles_s_1158_Y ;
wire un7_count_NE_i ;
wire rx_buffer_0_sqmuxa_1_0_a2_0 ;
wire un7_count_NE_13_Z ;
wire N_32 ;
wire N_31 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire rx_buffer_0_sqmuxa_1_0_a2_0_2_Z ;
wire un10_count_0_a2_3_Z ;
wire count_0_sqmuxa ;
wire un7_count_NE_27_Z ;
wire un10_count_i ;
wire sclk_buffer_0_sqmuxa ;
wire mosi_cl_4_i_0_Z ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire N_6648 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_2),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_2),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP4_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(sclk_buffer_6),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1286),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1287),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1288),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1289),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1290),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1291),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1292),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1293),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1294),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1295),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1296),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1297),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1298),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1299),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1300),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP4_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_1157 (
	.FCO(count_s_1157_FCO),
	.S(count_s_1157_S),
	.Y(count_s_1157_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_1157.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_1[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_1157_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_1[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_1[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_1[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_1[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_1[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_1[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_1[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_1[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_1[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_1[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_1[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_1[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_1[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_1[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_1[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_1[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_1[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_1[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_1[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_1[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_1[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_1[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_1[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_1[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_1[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_1[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_1[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_1[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_1[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_1[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_1[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_1158 (
	.FCO(clk_toggles_s_1158_FCO),
	.S(clk_toggles_s_1158_S),
	.Y(clk_toggles_s_1158_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_1158.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_1[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_1158_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_1[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_1[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_1[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_1[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_1[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @20:119
  CFG4 \state_RNI0QVE2[0]  (
	.A(enable),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(N_36)
);
defparam \state_RNI0QVE2[0] .INIT=16'hE200;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @9:135
  CFG2 rx_buffer_0_sqmuxa_1_0_a2_0_3 (
	.A(assert_data_Z),
	.B(ss_n_buffer_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_3.INIT=4'h1;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[24]),
	.B(count_Z[25]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
<<<<<<< HEAD
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @24:699
  CFG2 delay_counterlde_0_a2_0_0 (
	.A(component_state[2]),
	.B(component_state[4]),
	.Y(delay_counterlde_0_a2_0)
);
defparam delay_counterlde_0_a2_0_0.INIT=4'h1;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_2_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_2_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_0_o2_0_o2[2]  (
	.A(un14_paddr_i_0),
	.B(component_state[3]),
	.Y(N_677)
);
defparam \component_state_ns_0_o2_0_o2[2] .INIT=4'h7;
// @24:699
  CFG2 polling_timeout_counterlde_0_o2_0 (
	.A(un28_paddr_i_0),
	.B(apb_spi_finished),
	.Y(N_78)
);
defparam polling_timeout_counterlde_0_o2_0.INIT=4'h7;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @9:74
  CFG2 un1_reset_n_inv_2_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(assert_data_Z),
	.Y(N_32)
);
defparam un1_reset_n_inv_2_0_o2.INIT=4'hB;
// @9:120
  CFG2 rx_data_0_sqmuxa_i_o2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.Y(N_31)
);
defparam rx_data_0_sqmuxa_i_o2.INIT=4'h7;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1300)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1299)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1298)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1297)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1296)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1295)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1294)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1293)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1292)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1291)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1290)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1289)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1288)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1287)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1286)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[31]),
	.B(count_Z[30]),
	.C(count_Z[29]),
	.D(count_Z[28]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_0_2 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[1]),
	.C(clk_toggles_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_2.INIT=8'h01;
// @9:123
  CFG4 un10_count_0_a2_3 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[3]),
	.C(clk_toggles_Z[2]),
	.D(clk_toggles_Z[1]),
	.Y(un10_count_0_a2_3_Z)
);
defparam un10_count_0_a2_3.INIT=16'h0001;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
<<<<<<< HEAD
// @18:205
  CFG3 un1_component_state_8_i_o2_0 (
	.A(component_state[2]),
	.B(MSS_STAMP_PENABLE),
	.C(apb_is_atomic),
	.Y(N_152)
);
defparam un1_component_state_8_i_o2_0.INIT=8'h57;
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_2_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_2_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_2_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_2_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_2_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_2_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNIFTS6 (
	.A(spi_request_for_2_sqmuxa_Z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNIFTS6.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_2_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_2_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_2_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_2_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_2_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_2_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_2_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_2_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_2_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_2_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI776B (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI776B.INIT=4'h8;
// @24:699
  CFG4 busy_RNIEGQB (
	.A(component_state[1]),
	.B(spi_busy),
	.C(component_state[0]),
	.D(component_state[3]),
	.Y(delay_counterlde_0_a2_0_0_Z)
);
defparam busy_RNIEGQB.INIT=16'h001D;
// @18:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_793),
	.Y(un1_spi_rx_data_1_0)
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_795),
	.Y(un1_spi_rx_data_0[6])
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_796),
	.Y(un1_spi_rx_data_0[7])
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_797),
	.Y(un1_spi_rx_data_2_8)
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_792),
	.Y(un1_spi_rx_data_2_3)
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_798),
	.Y(un1_spi_rx_data_1_5)
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_799),
	.Y(un1_spi_rx_data_1_6)
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_802),
	.Y(un1_spi_rx_data_2_13)
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_2_14)
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_804),
	.Y(un1_spi_rx_data_2_15)
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_794),
	.Y(N_827)
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_801),
	.Y(N_834)
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_800),
	.Y(N_833)
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @18:199
  CFG3 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=8'h07;
// @18:373
  CFG4 un64_paddr_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(un56_paddr_5),
	.D(MSS_STAMP_PADDR[8]),
	.Y(un64_paddr_1_Z)
);
defparam un64_paddr_1.INIT=16'h1000;
// @18:387
  CFG4 un80_m2_e_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(un80_m2_e_1_Z)
);
defparam un80_m2_e_1.INIT=16'h0100;
// @18:366
  CFG3 un56_paddr_2 (
	.A(MSS_STAMP_PADDR[6]),
	.B(un56_paddr_5),
	.C(MSS_STAMP_PADDR[9]),
	.Y(un56_paddr_2_Z)
);
defparam un56_paddr_2.INIT=8'h04;
// @18:366
  CFG4 un56_paddr_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[5]),
	.C(MSS_STAMP_PADDR[7]),
	.D(un56_paddr_2_0_1_0),
	.Y(un56_paddr_1_Z)
);
defparam un56_paddr_1.INIT=16'h1000;
// @18:397
  CFG4 un89_paddr_1_a0_0 (
	.A(MSS_STAMP_PADDR[5]),
	.B(un56_paddr_2_0_1_0),
	.C(MSS_STAMP_PADDR[7]),
	.D(MSS_STAMP_PADDR[8]),
	.Y(un89_paddr_1_a0_0_Z)
);
defparam un89_paddr_1_a0_0.INIT=16'h4000;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[26]),
	.B(count_Z[27]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:74
  CFG3 \ss_n_buffer_RNO[0]  (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa_i)
);
defparam \ss_n_buffer_RNO[0] .INIT=8'hB3;
// @9:123
  CFG3 un10_count_0_a2 (
	.A(clk_toggles_Z[0]),
	.B(un10_count_0_a2_3_Z),
	.C(clk_toggles_Z[5]),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=8'h80;
// @9:74
  CFG4 \clk_toggles_lm_0[5]  (
	.A(state_Z[0]),
	.B(clk_toggles_s_Z[5]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[4]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[4]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[3]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[3]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[2]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[2]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[1]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[1]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[0]  (
	.A(state_Z[0]),
	.B(clk_toggles_Z[0]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=16'h0222;
// @9:74
  CFG3 \state_RNIO2JR[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIO2JR[0] .INIT=8'hC8;
// @9:82
  CFG4 busy_7_0_0 (
	.A(un10_count_i),
	.B(N_31),
	.C(enable),
	.D(state_Z[0]),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'hDDC0;
// @9:82
  CFG4 sclk_buffer_6_iv_0_0 (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP4_SCLK_c),
	.Y(sclk_buffer_6)
);
defparam sclk_buffer_6_iv_0_0.INIT=16'h2788;
// @9:74
  CFG2 rx_data_0_sqmuxa_i_o2_RNI726M (
	.A(N_31),
	.B(un10_count_i),
	.Y(N_14_i)
);
defparam rx_data_0_sqmuxa_i_o2_RNI726M.INIT=4'h4;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @9:74
  CFG4 mosi_cl_4_i_0 (
	.A(mosi_cl_2),
	.B(N_32),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(mosi_cl_4_i_0_Z)
);
defparam mosi_cl_4_i_0.INIT=16'h45FF;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @9:74
  CFG4 mosi_1_1_0_0_a2 (
	.A(N_32),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.D(N_31),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=16'h0010;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.C(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z),
	.D(clk_toggles_Z[5]),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h10FF;
// @9:74
  CFG4 assert_data_RNO (
	.A(state_Z[0]),
	.B(N_31),
	.C(assert_data_Z),
	.D(enable),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h82C3;
// @9:74
  CFG3 un1_reset_n_inv_2_0_o2_RNIQBA83 (
	.A(N_36),
	.B(state_Z[0]),
	.C(N_32),
	.Y(un1_reset_n_inv_2_i)
);
defparam un1_reset_n_inv_2_0_o2_RNIQBA83.INIT=8'h2A;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(N_29),
	.B(rx_buffer_0_sqmuxa_1_0_a2_0),
	.C(N_31),
	.D(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1)
);
<<<<<<< HEAD
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:699
  CFG4 busy_RNIMFAN (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_2_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIMFAN.INIT=16'h0BFF;
// @24:699
  CFG3 \component_state_ns_0_0_o2_0_RNIICEC[0]  (
	.A(component_state_2_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNIICEC_0)
);
defparam \component_state_ns_0_0_o2_0_RNIICEC[0] .INIT=8'h37;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @4:2101
  CFG2 polling_timeout_counter_0_sqmuxa (
	.A(un1_async_prescaler_count),
	.B(polling_timeout_counter22),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=4'h4;
// @18:205
  CFG3 un1_dummy_0_sqmuxa (
	.A(un56_paddr_2_0),
	.B(dummy_1_sqmuxa_2_Z),
	.C(dummy_0_sqmuxa),
	.Y(un1_dummy_0_sqmuxa_2)
);
defparam un1_dummy_0_sqmuxa.INIT=8'hF8;
// @18:199
  CFG4 un1_component_state_4_i_0 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_2_0),
	.Y(un1_component_state_4_i)
);
defparam un1_component_state_4_i_0.INIT=16'h8F80;
// @18:199
  CFG3 \component_state_ns_i_a2_0_a2[5]  (
	.A(component_state_ns_0_0_o2_0_4_Z[0]),
	.B(spi_busy),
	.C(async_state_ns_0_o3_6_Z[0]),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=8'h01;
// @18:205
  CFG3 un1_new_avail_1_sqmuxa_3_i_a2 (
	.A(component_state_2_0),
	.B(async_state_ns_0_o3_6_Z[0]),
	.C(component_state_ns_0_0_o2_0_4_Z[0]),
	.Y(N_299)
);
defparam un1_new_avail_1_sqmuxa_3_i_a2.INIT=8'h02;
// @18:199
  CFG2 \component_state_ns_0_0_a2_0[0]  (
	.A(N_202),
	.B(N_281),
	.Y(N_278)
);
defparam \component_state_ns_0_0_a2_0[0] .INIT=4'h8;
// @18:199
  CFG4 \un1_spi_rx_data_i_a2_0_RNI39LL1[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(N_272),
	.C(N_185),
	.D(N_1389),
	.Y(N_131_i)
=======
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h0800;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(un10_count_i),
	.B(state_Z[0]),
	.C(mosi_cl_4_i_0_Z),
	.D(un7_count_NE_i),
	.Y(N_24_i)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
defparam mosi_cl_RNO.INIT=16'h040C;
// @9:82
  CFG4 un7_count_NE_20_RNI8NCJ1 (
	.A(un7_count_NE_20_Z),
	.B(un7_count_NE_21_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNI8NCJ1.INIT=16'h0001;
<<<<<<< HEAD
// @24:699
  CFG2 polling_timeout_counter_0_sqmuxa_RNI3NDE (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.Y(polling_timeout_counterlde_0_0)
);
defparam polling_timeout_counter_0_sqmuxa_RNI3NDE.INIT=4'hE;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(apb_is_atomic),
	.B(component_state[2]),
	.C(N_278),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hF0F4;
// @18:205
  CFG4 un1_component_state_6_i_o2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(config_Z[31]),
	.D(component_state_2_0),
	.Y(N_200)
);
defparam un1_component_state_6_i_o2.INIT=16'hF2FF;
// @18:199
  CFG4 \component_state_ns_0_a3_1[2]  (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_691)
);
defparam \component_state_ns_0_a3_1[2] .INIT=16'h8000;
// @18:205
  CFG3 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_299),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=8'hFE;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @24:699
  CFG3 busy_RNIECP31 (
	.A(delay_counterlde_0_a2_0_0_Z),
	.B(N_149),
	.C(delay_counterlde_0_a2_0),
	.Y(delay_countere)
);
defparam busy_RNIECP31.INIT=8'hB3;
// @18:271
  CFG4 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(async_state_ns_0_o3_6_Z[0]),
	.B(component_state_ns_0_0_o2_0_4_Z[0]),
	.C(spi_busy),
	.D(component_state[0]),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=16'h0100;
// @18:216
  CFG4 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_2_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=16'h2000;
// @18:216
  CFG4 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_2_0),
	.Y(spi_dms2_cs_0_sqmuxa_Z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_0_0_1[0]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_281),
	.C(MSS_STAMP_3_PSELx),
	.D(component_state_ns_0_0_0_Z[0]),
	.Y(component_state_ns_0_0_1_Z[0])
);
defparam \component_state_ns_0_0_1[0] .INIT=16'hFF04;
// @18:205
  CFG4 un1_component_state_6_i_a2_2 (
	.A(component_state[0]),
	.B(delay_counterlde_0_a2_0),
	.C(N_153),
	.D(N_200),
	.Y(un1_component_state_6_i_a2_2_Z)
);
defparam un1_component_state_6_i_a2_2.INIT=16'h4000;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @24:699
  CFG4 \component_state_ns_0_o2_0_o2_RNI4JR62[2]  (
	.A(polling_timeout_counterlde_0_0),
	.B(N_81_i),
	.C(N_677),
	.D(N_78),
	.Y(polling_timeout_countere)
);
defparam \component_state_ns_0_o2_0_o2_RNI4JR62[2] .INIT=16'hEEEF;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_0_tz_Z[1]),
	.B(component_state_ns_0_a3_1_1_Z[1]),
	.C(MSS_STAMP_PENABLE),
	.D(MSS_STAMP_3_PSELx),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hCE0A;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.D(un1_status_async_cycles_1_sqmuxa_2_0),
	.Y(status_async_cycles_0_sqmuxa_2_2)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_2_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:238
  CFG3 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_299),
	.C(config_Z[30]),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=8'h80;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_2_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_2_0),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNI5O0R[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNI5O0R[5] .INIT=16'h0F08;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un1_component_state_6_i_a2_2_Z),
	.D(un14_paddr_i_0),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'h7030;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(component_state_ns_0_0_1_Z[0]),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hF7F0;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_a3_0_1_Z[2]),
	.B(N_677),
	.C(N_691),
	.D(apb_spi_finished_0_sqmuxa),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hFFF2;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_153),
	.C(N_87),
	.D(N_299),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFBF3;
// @18:199
  CFG4 un64_paddr_RNIM03D2 (
	.A(un1_reset_n_inv_1_Z),
	.B(un64_paddr_Z),
	.C(un89_paddr_0_Z),
	.D(un80_paddr),
	.Y(un1_reset_n_inv_i)
);
defparam un64_paddr_RNIM03D2.INIT=16'h5554;
// @18:199
  CFG4 un14_delay_counter_RNIN74R (
	.A(un14_delay_counter_Z),
	.B(N_299),
	.C(config_Z[30]),
	.D(component_state[3]),
	.Y(un14_delay_counter_RNIN74R_1z)
);
defparam un14_delay_counter_RNIN74R.INIT=16'hFF80;
// @18:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(un14_delay_counter_Z),
	.B(config_Z[30]),
	.C(N_87),
	.D(N_299),
	.Y(un1_next_state_1_sqmuxa_1z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hF8F0;
// @18:205
  CFG4 un1_component_state_12_i_0 (
	.A(config_Z[31]),
	.B(N_104_tz_tz),
	.C(spi_dms2_cs_0_sqmuxa_Z),
	.D(N_291),
	.Y(N_104)
);
defparam un1_component_state_12_i_0.INIT=16'h8C00;
// @18:199
  CFG4 next_state_1_sqmuxa_0_a2_RNI0B1T (
	.A(N_299),
	.B(N_87),
	.C(config_Z[30]),
	.D(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_RNI0B1T.INIT=16'hEC00;
// @18:199
  CFG2 un1_next_state_1_sqmuxa_RNIM9F4 (
	.A(un1_next_state_1_sqmuxa_1z),
	.B(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_4_i)
);
defparam un1_next_state_1_sqmuxa_RNIM9F4.INIT=4'h8;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_2 */

module STAMP_10_2 (
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_STAMP_UND_TELEMETRY_3_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  mosi_cl_2,
  mosi_1_2,
  STAMP4_SCLK_c,
  STAMP4_MISO_c,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
  un14_paddr_i_0,
  N_292,
  MSS_STAMP_UND_TELEMETRY_3_PSELx,
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  MSS_STAMP_UND_TELEMETRY_3_PREADY,
  STAMP4_CS_SGR2_c,
  STAMP4_CS_TEMP_c,
  STAMP4_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP4_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP4_DRDY_SGR1_c,
  STAMP4_DRDY_SGR2_c,
  STAMP4_DRDY_TEMP_c
)
;
input [11:4] MSS_STAMP_UND_TELEMETRY_PADDR ;
output [31:0] MSS_STAMP_UND_TELEMETRY_3_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
output mosi_cl_2 ;
output mosi_1_2 ;
output STAMP4_SCLK_c ;
input STAMP4_MISO_c ;
input MSS_STAMP_UND_TELEMETRY_PWRITE ;
input un14_paddr_i_0 ;
input N_292 ;
input MSS_STAMP_UND_TELEMETRY_3_PSELx ;
input MSS_STAMP_UND_TELEMETRY_PENABLE ;
output MSS_STAMP_UND_TELEMETRY_3_PREADY ;
output STAMP4_CS_SGR2_c ;
output STAMP4_CS_TEMP_c ;
output STAMP4_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP4_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP4_DRDY_SGR1_c ;
input STAMP4_DRDY_SGR2_c ;
input STAMP4_DRDY_TEMP_c ;
wire mosi_cl_2 ;
wire mosi_1_2 ;
wire STAMP4_SCLK_c ;
wire STAMP4_MISO_c ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire un14_paddr_i_0 ;
wire N_292 ;
wire MSS_STAMP_UND_TELEMETRY_3_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire MSS_STAMP_UND_TELEMETRY_3_PREADY ;
wire STAMP4_CS_SGR2_c ;
wire STAMP4_CS_TEMP_c ;
wire STAMP4_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP4_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP4_DRDY_SGR1_c ;
wire STAMP4_DRDY_SGR2_c ;
wire STAMP4_DRDY_TEMP_c ;
wire [5:5] component_state_2;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [1:0] spi_request_for_ldmx_2;
wire [31:0] config_Z;
wire [2:2] un1_spi_rx_data_2_Z;
wire [13:0] un1_spi_rx_data_1;
wire [31:31] config_8;
wire [14:3] un1_spi_rx_data_0;
wire [11:7] un1_spi_rx_data_2;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_1;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_1;
wire [26:0] delay_counter_cry_Y_1;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_1;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_1;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_1;
wire [7:7] polling_timeout_counter_s_FCO_1;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_1;
wire [30:3] un1_spi_rx_data_2_1_0_co1;
wire [30:4] un1_spi_rx_data_2_1_0_wmux_0_S;
wire [30:3] un1_spi_rx_data_2_1_0_y0;
wire [30:3] un1_spi_rx_data_2_1_0_co0;
wire [30:4] un1_spi_rx_data_2_1_0_wmux_S;
wire [28:3] un1_spi_rx_data_2_1_0_wmux_0_S_0;
wire [28:3] un1_spi_rx_data_2_1_0_wmux_S_0;
wire [22:6] un1_spi_rx_data_2_1_0_wmux_0_S_1;
wire [22:6] un1_spi_rx_data_2_1_0_wmux_S_1;
wire [18:10] un1_spi_rx_data_2_1_0_wmux_0_S_2;
wire [18:10] un1_spi_rx_data_2_1_0_wmux_S_2;
wire [23:11] un1_spi_rx_data_2_1_0_wmux_0_S_3;
wire [23:11] un1_spi_rx_data_2_1_0_wmux_S_3;
wire [29:9] un1_spi_rx_data_2_1_0_wmux_0_S_4;
wire [29:9] un1_spi_rx_data_2_1_0_wmux_S_4;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co1;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_0_S_2;
wire [26:24] un1_spi_rx_data_i_m2_1_0_y0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co0;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_S_2;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_0_S_3;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_S_3;
wire [0:0] component_state_ns_0_1_1_Z;
wire [0:0] component_state_ns_0_1_Z;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [0:0] async_state_ns_0_a3_0_0_Z;
wire [0:0] async_state_ns_0_o3_12_Z;
wire [0:0] async_state_ns_0_o3_8_Z;
wire [0:0] async_state_ns_0_o3_4_Z;
wire [6:4] PADDR_m;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] component_state_ns_0_o2_1_17_Z;
wire [0:0] component_state_ns_0_o2_1_16_Z;
wire [0:0] component_state_ns_0_o2_1_15_Z;
wire [0:0] component_state_ns_0_o2_1_14_Z;
wire [0:0] component_state_ns_0_o2_1_13_Z;
wire [0:0] component_state_ns_0_o2_1_12_Z;
wire [0:0] async_state_ns_0_o3_18_Z;
wire [0:0] async_state_ns_0_o3_16_Z;
wire [0:0] async_state_ns_0_o3_14_Z;
wire [0:0] async_state_ns_0_o3_20_Z;
wire [31:31] un1_spi_rx_data_i_0_Z;
wire [0:0] async_state_ns_0_o3_23_Z;
wire [0:0] async_state_ns_0_o3_22_Z;
wire [0:0] async_state_ns_0_o3_21_Z;
wire [0:0] async_state_ns_0_o3_20_2_Z;
wire [0:0] component_state_ns_0_o2_1_22_Z;
wire [2:2] component_state_ns_0_0_Z;
wire status_async_cycles_0_sqmuxa_2_2 ;
wire N_217_i ;
wire STAMP4_DRDY_TEMP_c_i ;
wire STAMP4_DRDY_SGR2_c_i ;
wire STAMP4_DRDY_SGR1_c_i ;
wire un1_reset_n_inv_1_RNI57FH2_Z ;
wire N_6561_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire un89_paddr_0_RNI01SM3_Z ;
wire GND ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9_Z ;
wire un1_new_avail_0_sqmuxa_3_2 ;
wire new_avail_0_sqmuxa_1 ;
wire un1_new_avail_1_sqmuxa_3_i ;
wire enable ;
wire N_1034 ;
wire un1_component_state_6_i ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_Z ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_Z ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_Z ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_1 ;
wire spi_dms1_cs_ldmx_2 ;
wire N_268_i ;
wire spi_temp_cs_ldmx_0 ;
wire spi_dms2_cs_13_iv_i_Z ;
wire un1_component_state_12_i ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_3 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa_Z ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_2 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_2 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_2 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire un1_next_state_1_sqmuxa_Z ;
wire config_149 ;
wire N_260_i ;
wire N_259_i ;
wire N_258_i ;
wire N_257_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire un1_component_state_4_i ;
wire N_837 ;
wire N_834 ;
wire N_828 ;
wire status_async_cycles_14_cry_0_0_Y_1 ;
wire N_146_i ;
wire N_144_i ;
wire N_142_i ;
wire un5_async_prescaler_count_cry_7_S_2 ;
wire un5_async_prescaler_count_cry_6_S_2 ;
wire un5_async_prescaler_count_cry_4_S_2 ;
wire un5_async_prescaler_count_cry_3_S_2 ;
wire un5_async_prescaler_count_cry_2_S_2 ;
wire un5_async_prescaler_count_cry_1_S_2 ;
wire un5_async_prescaler_count_cry_14_S_2 ;
wire un5_async_prescaler_count_cry_12_S_2 ;
wire un5_async_prescaler_count_cry_11_S_2 ;
wire un5_async_prescaler_count_cry_10_S_2 ;
wire un5_async_prescaler_count_cry_9_S_2 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_1 ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_1 ;
wire status_async_cycles_0_sqmuxa_1_0_0_Z ;
wire un1_async_prescaler_count ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_1 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_1 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_1 ;
wire status_async_cycles_14_s_6_FCO_1 ;
wire status_async_cycles_14_s_6_Y_1 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_1 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_1 ;
wire un48_paddr_cry_0_Y_1 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_1 ;
wire un48_paddr_cry_1_Y_1 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_1 ;
wire un48_paddr_cry_2_Y_1 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_1 ;
wire un48_paddr_cry_3_Y_1 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_1 ;
wire un48_paddr_cry_4_Y_1 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_1 ;
wire un48_paddr_cry_5_Y_1 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_1 ;
wire un48_paddr_cry_6_Y_1 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_1 ;
wire un48_paddr_cry_7_Y_1 ;
wire polling_timeout_counter_s_1156_FCO ;
wire polling_timeout_counter_s_1156_S ;
wire polling_timeout_counter_s_1156_Y ;
wire un5_async_prescaler_count_s_1_1171_FCO ;
wire un5_async_prescaler_count_s_1_1171_S ;
wire un5_async_prescaler_count_s_1_1171_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_2 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_2 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_2 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_2 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_2 ;
wire un5_async_prescaler_count_cry_5_Y_2 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_2 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_2 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_2 ;
wire un5_async_prescaler_count_cry_8_Y_2 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_2 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_2 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_2 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_2 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_2 ;
wire un5_async_prescaler_count_cry_13_Y_2 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_2 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_2 ;
wire un5_async_prescaler_count_cry_15_Y_2 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_2 ;
wire un5_async_prescaler_count_cry_16_Y_2 ;
wire un5_async_prescaler_count_s_18_FCO_2 ;
wire un5_async_prescaler_count_s_18_S_2 ;
wire un5_async_prescaler_count_s_18_Y_2 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_2 ;
wire un5_async_prescaler_count_cry_17_Y_2 ;
wire N_794 ;
wire N_162 ;
wire N_793 ;
wire N_796 ;
wire N_797 ;
wire N_792 ;
wire N_801 ;
wire N_795 ;
wire N_804 ;
wire N_802 ;
wire N_800 ;
wire N_803 ;
wire N_799 ;
wire N_798 ;
wire N_186 ;
wire N_187 ;
wire next_state_0_sqmuxa_Z ;
wire un14_delay_counter_Z ;
wire spi_busy ;
wire un1_next_state_2_sqmuxa_1_1_Z ;
wire N_700 ;
wire N_676 ;
wire un89_paddr_0_1_Z ;
wire un89_paddr_0_Z ;
wire N_791 ;
wire N_789 ;
wire N_790 ;
wire un88_paddr_0_Z ;
wire un1_async_prescaler_countlto18_1_Z ;
wire status_async_cycles_0_sqmuxa_0_Z ;
wire un1_next_state_2_sqmuxa_0_a2_0_0_Z ;
wire un25_paddr_Z ;
wire un25_async_statelt6 ;
wire N_274 ;
wire N_271 ;
wire N_215 ;
wire next_state_0_sqmuxa_1 ;
wire un10_delay_counter_Z ;
wire PREADY_0_sqmuxa ;
wire apb_spi_finished_0_sqmuxa ;
wire spi_enable_0_sqmuxa ;
wire new_avail_0_sqmuxa ;
wire N_119_i ;
wire un1_new_avail_0_sqmuxa_1_i_0 ;
wire N_649 ;
wire spi_enable_1_sqmuxa ;
wire un1_component_state_6_0_0_0_Z ;
wire un28_paddr_i_0 ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire un1_reset_n_inv_1_Z ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire apb_spi_finished_1_sqmuxa ;
wire spi_dms1_cs_en_1 ;
wire N_268 ;
wire N_174 ;
wire N_165 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa_Z ;
wire PRDATA_1 ;
wire status_async_cycles_0_sqmuxa_3_Z ;
wire un30_async_state ;
wire un1_next_state_2_sqmuxa_1_Z ;
wire N_262 ;
wire un1_async_prescaler_countlt12 ;
wire un1_component_state_12_0_2_Z ;
wire spi_dms1_cs_en_1_1_Z ;
wire spi_temp_cs_en_1_Z ;
wire N_625 ;
wire un80_paddr ;
wire un88_paddr_Z ;
wire un1_async_prescaler_countlt18 ;
wire N_265 ;
wire N_173 ;
wire N_699 ;
wire N_629 ;
wire N_238 ;
wire N_267 ;
wire spi_tx_data_0_sqmuxa_Z ;
wire N_1195 ;
wire polling_timeout_counter_0_sqmuxa_Z ;
wire N_290 ;
wire spi_dms2_cs_0_sqmuxa ;
wire spi_temp_cs_0_sqmuxa_Z ;
wire spi_dms1_cs_1_sqmuxa_1_Z ;
wire spi_dms1_cs_0_sqmuxa_3_Z ;
wire un1_component_state_12_0_3_Z ;
wire spi_dms1_cs_en_2 ;
wire spi_temp_cs_en_0 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_2),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP4_DRDY_TEMP_c),
	.Y(STAMP4_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP4_DRDY_SGR2_c),
	.Y(STAMP4_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP4_DRDY_SGR1_c),
	.Y(STAMP4_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 un1_reset_n_inv_1_RNI57FH2_0 (
	.A(un1_reset_n_inv_1_RNI57FH2_Z),
	.Y(N_6561_i)
);
defparam un1_reset_n_inv_1_RNI57FH2_0.INIT=2'h1;
  CFG1 \component_state_RNI78A[5]  (
	.A(component_state_2[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI78A[5] .INIT=2'h1;
// @20:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
// @20:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un89_paddr_0_RNI01SM3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6561_i)
);
  CFG2 un89_paddr_0_RNI01SM3 (
	.A(un1_reset_n_inv_i),
	.B(un1_reset_n_inv_1_RNI57FH2_Z),
	.Y(un89_paddr_0_RNI01SM3_Z)
);
defparam un89_paddr_0_RNI01SM3.INIT=4'hE;
// @20:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[5]  (
	.Q(component_state_2[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9_Z),
	.EN(un1_new_avail_0_sqmuxa_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE new_avail (
	.Q(STAMP4_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(un1_new_avail_1_sqmuxa_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(un1_component_state_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP4_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP4_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP4_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_1),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms1_cs (
	.Q(STAMP4_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_2),
	.EN(N_268_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_temp_cs (
	.Q(STAMP4_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_0),
	.EN(N_268_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms2_cs (
	.Q(STAMP4_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_13_iv_i_Z),
	.EN(un1_component_state_12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE PREADY (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_2[1]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_2[0]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_2),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_260_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_259_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_258_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_257_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2_Z[2]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[1]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[0]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_837),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[14]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[13]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_834),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[10]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_828),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[3]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_146_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_144_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_UND_TELEMETRY_3_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_142_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_1),
	.Y(status_async_cycles_14_cry_0_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(un1_status_async_cycles_1_sqmuxa_1[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_1),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_1),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.A(un1_async_prescaler_count),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h48828;
// @20:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_1),
	.B(status_async_cycles_0_sqmuxa_2_2),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h55104;
// @20:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_1[0]),
	.Y(delay_counter_cry_Y_1[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_1[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_1[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_1[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_1[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_1[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_1[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_1[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_1[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_1[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_1[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_1[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_1[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_1[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_1[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_1[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_1[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_1[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_1[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_1[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_1[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_1[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_1[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_1[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_1[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_1[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_1[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_1[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @20:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_1[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @20:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_1),
	.Y(un48_paddr_cry_0_Y_1),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_1),
	.Y(un48_paddr_cry_1_Y_1),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_1),
	.Y(un48_paddr_cry_2_Y_1),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_1),
	.Y(un48_paddr_cry_3_Y_1),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_1),
	.Y(un48_paddr_cry_4_Y_1),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_1),
	.Y(un48_paddr_cry_5_Y_1),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_1),
	.Y(un48_paddr_cry_6_Y_1),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_1),
	.Y(un48_paddr_cry_7_Y_1),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @20:199
  ARI1 polling_timeout_counter_s_1156 (
	.FCO(polling_timeout_counter_s_1156_FCO),
	.S(polling_timeout_counter_s_1156_S),
	.Y(polling_timeout_counter_s_1156_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_1156.INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_1[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_1156_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_1[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_1[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_1[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_1[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_1[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_1[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_1[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_1_1171 (
	.FCO(un5_async_prescaler_count_s_1_1171_FCO),
	.S(un5_async_prescaler_count_s_1_1171_S),
	.Y(un5_async_prescaler_count_s_1_1171_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_1171.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_2),
	.Y(un5_async_prescaler_count_cry_1_Y_2),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_1171_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_2),
	.Y(un5_async_prescaler_count_cry_2_Y_2),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_2),
	.Y(un5_async_prescaler_count_cry_3_Y_2),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_2),
	.Y(un5_async_prescaler_count_cry_4_Y_2),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_2),
	.Y(un5_async_prescaler_count_cry_5_Y_2),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_2),
	.Y(un5_async_prescaler_count_cry_6_Y_2),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_2),
	.Y(un5_async_prescaler_count_cry_7_Y_2),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_2),
	.Y(un5_async_prescaler_count_cry_8_Y_2),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_2),
	.Y(un5_async_prescaler_count_cry_9_Y_2),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_2),
	.Y(un5_async_prescaler_count_cry_10_Y_2),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_2),
	.Y(un5_async_prescaler_count_cry_11_Y_2),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_2),
	.Y(un5_async_prescaler_count_cry_12_Y_2),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_2),
	.Y(un5_async_prescaler_count_cry_13_Y_2),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_2),
	.Y(un5_async_prescaler_count_cry_14_Y_2),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_2),
	.Y(un5_async_prescaler_count_cry_15_Y_2),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_2),
	.Y(un5_async_prescaler_count_cry_16_Y_2),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_2),
	.S(un5_async_prescaler_count_s_18_S_2),
	.Y(un5_async_prescaler_count_s_18_Y_2),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_2),
	.Y(un5_async_prescaler_count_cry_17_Y_2),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[5]),
	.Y(N_794),
	.B(N_162),
	.C(status_async_cycles_Z[2]),
	.D(config_Z[5]),
	.A(un1_spi_rx_data_2_1_0_y0[5]),
	.FCI(un1_spi_rx_data_2_1_0_co0[5])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[5] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[5]),
	.Y(un1_spi_rx_data_2_1_0_y0[5]),
	.B(N_162),
	.C(measurement_dms2_Z[5]),
	.D(dummy_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[5] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[4]),
	.Y(N_793),
	.B(N_162),
	.C(status_async_cycles_Z[1]),
	.D(config_Z[4]),
	.A(un1_spi_rx_data_2_1_0_y0[4]),
	.FCI(un1_spi_rx_data_2_1_0_co0[4])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[4] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[4]),
	.Y(un1_spi_rx_data_2_1_0_y0[4]),
	.B(N_162),
	.C(measurement_dms2_Z[4]),
	.D(dummy_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[4] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[7]),
	.Y(N_796),
	.B(N_162),
	.C(status_async_cycles_Z[4]),
	.D(config_Z[7]),
	.A(un1_spi_rx_data_2_1_0_y0[7]),
	.FCI(un1_spi_rx_data_2_1_0_co0[7])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[7] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[7]),
	.Y(un1_spi_rx_data_2_1_0_y0[7]),
	.B(N_162),
	.C(measurement_dms2_Z[7]),
	.D(dummy_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[7] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[27]),
	.Y(N_816),
	.B(N_162),
	.C(measurement_temp_Z[11]),
	.D(config_Z[27]),
	.A(un1_spi_rx_data_2_1_0_y0[27]),
	.FCI(un1_spi_rx_data_2_1_0_co0[27])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[27] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[27]),
	.Y(un1_spi_rx_data_2_1_0_y0[27]),
	.B(N_162),
	.C(measurement_dms1_Z[11]),
	.D(dummy_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[27] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[25]),
	.Y(N_814),
	.B(N_162),
	.C(measurement_temp_Z[9]),
	.D(config_Z[25]),
	.A(un1_spi_rx_data_2_1_0_y0[25]),
	.FCI(un1_spi_rx_data_2_1_0_co0[25])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[25] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[25]),
	.Y(un1_spi_rx_data_2_1_0_y0[25]),
	.B(N_162),
	.C(measurement_dms1_Z[9]),
	.D(dummy_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[25] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[19]),
	.Y(N_808),
	.B(N_162),
	.C(measurement_temp_Z[3]),
	.D(config_Z[19]),
	.A(un1_spi_rx_data_2_1_0_y0[19]),
	.FCI(un1_spi_rx_data_2_1_0_co0[19])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[19] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[19]),
	.Y(un1_spi_rx_data_2_1_0_y0[19]),
	.B(N_162),
	.C(measurement_dms1_Z[3]),
	.D(dummy_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[19] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[8]),
	.Y(N_797),
	.B(N_162),
	.C(status_async_cycles_Z[5]),
	.D(config_Z[8]),
	.A(un1_spi_rx_data_2_1_0_y0[8]),
	.FCI(un1_spi_rx_data_2_1_0_co0[8])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[8] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[8]),
	.Y(un1_spi_rx_data_2_1_0_y0[8]),
	.B(N_162),
	.C(measurement_dms2_Z[8]),
	.D(dummy_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[8] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[3]),
	.Y(N_792),
	.B(N_162),
	.C(status_async_cycles_Z[0]),
	.D(config_Z[3]),
	.A(un1_spi_rx_data_2_1_0_y0[3]),
	.FCI(un1_spi_rx_data_2_1_0_co0[3])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[3] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[3]),
	.Y(un1_spi_rx_data_2_1_0_y0[3]),
	.B(N_162),
	.C(measurement_dms2_Z[3]),
	.D(dummy_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[3] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[12]),
	.Y(N_801),
	.B(N_162),
	.C(status_dms1_overwrittenVal_Z),
	.D(config_Z[12]),
	.A(un1_spi_rx_data_2_1_0_y0[12]),
	.FCI(un1_spi_rx_data_2_1_0_co0[12])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[12] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[12]),
	.Y(un1_spi_rx_data_2_1_0_y0[12]),
	.B(N_162),
	.C(measurement_dms2_Z[12]),
	.D(dummy_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[12] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[28]),
	.Y(N_817),
	.B(N_162),
	.C(measurement_temp_Z[12]),
	.D(config_Z[28]),
	.A(un1_spi_rx_data_2_1_0_y0[28]),
	.FCI(un1_spi_rx_data_2_1_0_co0[28])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[28] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[28]),
	.Y(un1_spi_rx_data_2_1_0_y0[28]),
	.B(N_162),
	.C(measurement_dms1_Z[12]),
	.D(dummy_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[28] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[30]),
	.Y(N_819),
	.B(N_162),
	.C(measurement_temp_Z[14]),
	.D(config_Z[30]),
	.A(un1_spi_rx_data_2_1_0_y0[30]),
	.FCI(un1_spi_rx_data_2_1_0_co0[30])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[30] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[30]),
	.Y(un1_spi_rx_data_2_1_0_y0[30]),
	.B(N_162),
	.C(measurement_dms1_Z[14]),
	.D(dummy_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[30] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[22]),
	.Y(N_811),
	.B(N_162),
	.C(measurement_temp_Z[6]),
	.D(config_Z[22]),
	.A(un1_spi_rx_data_2_1_0_y0[22]),
	.FCI(un1_spi_rx_data_2_1_0_co0[22])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[22] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[22]),
	.Y(un1_spi_rx_data_2_1_0_y0[22]),
	.B(N_162),
	.C(measurement_dms1_Z[6]),
	.D(dummy_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[22] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[6]),
	.Y(N_795),
	.B(N_162),
	.C(status_async_cycles_Z[3]),
	.D(config_Z[6]),
	.A(un1_spi_rx_data_2_1_0_y0[6]),
	.FCI(un1_spi_rx_data_2_1_0_co0[6])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[6] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[6]),
	.Y(un1_spi_rx_data_2_1_0_y0[6]),
	.B(N_162),
	.C(measurement_dms2_Z[6]),
	.D(dummy_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[6] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[21]),
	.Y(N_810),
	.B(N_162),
	.C(measurement_temp_Z[5]),
	.D(config_Z[21]),
	.A(un1_spi_rx_data_2_1_0_y0[21]),
	.FCI(un1_spi_rx_data_2_1_0_co0[21])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[21] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[21]),
	.Y(un1_spi_rx_data_2_1_0_y0[21]),
	.B(N_162),
	.C(measurement_dms1_Z[5]),
	.D(dummy_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[21] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[20]),
	.Y(N_809),
	.B(N_162),
	.C(measurement_temp_Z[4]),
	.D(config_Z[20]),
	.A(un1_spi_rx_data_2_1_0_y0[20]),
	.FCI(un1_spi_rx_data_2_1_0_co0[20])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[20] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[20]),
	.Y(un1_spi_rx_data_2_1_0_y0[20]),
	.B(N_162),
	.C(measurement_dms1_Z[4]),
	.D(dummy_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[20] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[18]),
	.Y(N_807),
	.B(N_162),
	.C(measurement_temp_Z[2]),
	.D(config_Z[18]),
	.A(un1_spi_rx_data_2_1_0_y0[18]),
	.FCI(un1_spi_rx_data_2_1_0_co0[18])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[18] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[18]),
	.Y(un1_spi_rx_data_2_1_0_y0[18]),
	.B(N_162),
	.C(measurement_dms1_Z[2]),
	.D(dummy_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[18] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[17]),
	.Y(N_806),
	.B(N_162),
	.C(measurement_temp_Z[1]),
	.D(config_Z[17]),
	.A(un1_spi_rx_data_2_1_0_y0[17]),
	.FCI(un1_spi_rx_data_2_1_0_co0[17])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[17] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[17]),
	.Y(un1_spi_rx_data_2_1_0_y0[17]),
	.B(N_162),
	.C(measurement_dms1_Z[1]),
	.D(dummy_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[17] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[15]),
	.Y(N_804),
	.B(N_162),
	.C(status_dms1_newVal_Z),
	.D(config_Z[15]),
	.A(un1_spi_rx_data_2_1_0_y0[15]),
	.FCI(un1_spi_rx_data_2_1_0_co0[15])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[15] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[15]),
	.Y(un1_spi_rx_data_2_1_0_y0[15]),
	.B(N_162),
	.C(measurement_dms2_Z[15]),
	.D(dummy_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[15] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[16]),
	.Y(N_805),
	.B(N_162),
	.C(measurement_temp_Z[0]),
	.D(config_Z[16]),
	.A(un1_spi_rx_data_2_1_0_y0[16]),
	.FCI(un1_spi_rx_data_2_1_0_co0[16])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[16] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[16]),
	.Y(un1_spi_rx_data_2_1_0_y0[16]),
	.B(N_162),
	.C(measurement_dms1_Z[0]),
	.D(dummy_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[16] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[13]),
	.Y(N_802),
	.B(N_162),
	.C(status_temp_newVal_Z),
	.D(config_Z[13]),
	.A(un1_spi_rx_data_2_1_0_y0[13]),
	.FCI(un1_spi_rx_data_2_1_0_co0[13])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[13] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[13]),
	.Y(un1_spi_rx_data_2_1_0_y0[13]),
	.B(N_162),
	.C(measurement_dms2_Z[13]),
	.D(dummy_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[13] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[11]),
	.Y(N_800),
	.B(N_162),
	.C(status_dms2_overwrittenVal_Z),
	.D(config_Z[11]),
	.A(un1_spi_rx_data_2_1_0_y0[11]),
	.FCI(un1_spi_rx_data_2_1_0_co0[11])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[11] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[11]),
	.Y(un1_spi_rx_data_2_1_0_y0[11]),
	.B(N_162),
	.C(measurement_dms2_Z[11]),
	.D(dummy_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[11] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[14]),
	.Y(N_803),
	.B(N_162),
	.C(status_dms2_newVal_Z),
	.D(config_Z[14]),
	.A(un1_spi_rx_data_2_1_0_y0[14]),
	.FCI(un1_spi_rx_data_2_1_0_co0[14])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[14] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[14]),
	.Y(un1_spi_rx_data_2_1_0_y0[14]),
	.B(N_162),
	.C(measurement_dms2_Z[14]),
	.D(dummy_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[14] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[10]),
	.Y(N_799),
	.B(N_162),
	.C(status_temp_overwrittenVal_Z),
	.D(config_Z[10]),
	.A(un1_spi_rx_data_2_1_0_y0[10]),
	.FCI(un1_spi_rx_data_2_1_0_co0[10])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[10] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[10]),
	.Y(un1_spi_rx_data_2_1_0_y0[10]),
	.B(N_162),
	.C(measurement_dms2_Z[10]),
	.D(dummy_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[10] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[9]),
	.Y(N_798),
	.B(N_162),
	.C(status_async_cycles_Z[6]),
	.D(config_Z[9]),
	.A(un1_spi_rx_data_2_1_0_y0[9]),
	.FCI(un1_spi_rx_data_2_1_0_co0[9])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[9] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[9]),
	.Y(un1_spi_rx_data_2_1_0_y0[9]),
	.B(N_162),
	.C(measurement_dms2_Z[9]),
	.D(dummy_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[9] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[29]),
	.Y(N_818),
	.B(N_162),
	.C(measurement_temp_Z[13]),
	.D(config_Z[29]),
	.A(un1_spi_rx_data_2_1_0_y0[29]),
	.FCI(un1_spi_rx_data_2_1_0_co0[29])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[29] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[29]),
	.Y(un1_spi_rx_data_2_1_0_y0[29]),
	.B(N_162),
	.C(measurement_dms1_Z[13]),
	.D(dummy_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[29] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[23]),
	.Y(N_812),
	.B(N_162),
	.C(measurement_temp_Z[7]),
	.D(config_Z[23]),
	.A(un1_spi_rx_data_2_1_0_y0[23]),
	.FCI(un1_spi_rx_data_2_1_0_co0[23])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[23] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[23]),
	.Y(un1_spi_rx_data_2_1_0_y0[23]),
	.B(N_162),
	.C(measurement_dms1_Z[7]),
	.D(dummy_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[23] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_2[24]),
	.Y(N_186),
	.B(N_162),
	.C(measurement_temp_Z[8]),
	.D(config_Z[24]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[24])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[24] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_2[24]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.B(N_162),
	.C(measurement_dms1_Z[8]),
	.D(dummy_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[24] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_3[26]),
	.Y(N_187),
	.B(N_162),
	.C(measurement_temp_Z[10]),
	.D(config_Z[26]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[26])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[26] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_3[26]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.B(N_162),
	.C(measurement_dms1_Z[10]),
	.D(dummy_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[26] .INIT=20'h0FA44;
// @20:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_temp_Z),
	.C(drdy_flank_detected_dms1_Z),
	.D(config_Z[30]),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hFE00;
// @20:238
  CFG3 un14_delay_counter (
	.A(drdy_flank_detected_temp_Z),
	.B(drdy_flank_detected_dms2_Z),
	.C(drdy_flank_detected_dms1_Z),
	.Y(un14_delay_counter_Z)
);
defparam un14_delay_counter.INIT=8'hFE;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1_1 (
	.A(component_state_Z[2]),
	.B(spi_busy),
	.C(component_state_Z[1]),
	.D(component_state_Z[4]),
	.Y(un1_next_state_2_sqmuxa_1_1_Z)
);
defparam un1_next_state_2_sqmuxa_1_1.INIT=16'hFFBA;
// @20:199
  CFG4 \component_state_ns_0_1[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_ns_0_1_1_Z[0]),
	.C(apb_is_atomic_Z),
	.D(component_state_Z[2]),
	.Y(component_state_ns_0_1_Z[0])
);
defparam \component_state_ns_0_1[0] .INIT=16'h3733;
// @20:199
  CFG4 \component_state_ns_0_1_1[0]  (
	.A(N_700),
	.B(next_state_0_sqmuxa_Z),
	.C(N_676),
	.D(MSS_STAMP_UND_TELEMETRY_3_PSELx),
	.Y(component_state_ns_0_1_1_Z[0])
);
defparam \component_state_ns_0_1_1[0] .INIT=16'h5F5D;
// @20:397
  CFG4 un89_paddr_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un89_paddr_0_1_Z),
	.Y(un89_paddr_0_Z)
);
defparam un89_paddr_0.INIT=16'h0010;
// @20:397
  CFG2 un89_paddr_0_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un89_paddr_0_1_Z)
);
defparam un89_paddr_0_1.INIT=4'h1;
// @20:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @20:397
  CFG2 un88_paddr_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un88_paddr_0_Z)
);
defparam un88_paddr_0.INIT=4'h8;
// @20:440
  CFG2 un1_async_prescaler_countlto18_1 (
	.A(async_prescaler_count_Z[15]),
	.B(async_prescaler_count_Z[16]),
	.Y(un1_async_prescaler_countlto18_1_Z)
);
defparam un1_async_prescaler_countlto18_1.INIT=4'h7;
// @20:199
  CFG2 \async_state_ns_0_a3_0_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(async_state_Z[1]),
	.Y(async_state_ns_0_a3_0_0_Z[0])
);
defparam \async_state_ns_0_a3_0_0[0] .INIT=4'h1;
// @20:271
  CFG2 status_async_cycles_0_sqmuxa_0 (
	.A(async_state_Z[1]),
	.B(async_state_Z[0]),
	.Y(status_async_cycles_0_sqmuxa_0_Z)
);
defparam status_async_cycles_0_sqmuxa_0.INIT=4'h1;
// @20:205
  CFG2 un1_next_state_2_sqmuxa_0_a2_0_0 (
	.A(component_state_Z[0]),
	.B(spi_busy),
	.Y(un1_next_state_2_sqmuxa_0_a2_0_0_Z)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0.INIT=4'h2;
// @20:199
  CFG2 \async_state_ns_0_o3_12[0]  (
	.A(spi_busy),
	.B(spi_request_for_Z[1]),
	.Y(async_state_ns_0_o3_12_Z[0])
);
defparam \async_state_ns_0_o3_12[0] .INIT=4'hE;
// @20:199
  CFG2 \async_state_ns_0_o3_8[0]  (
	.A(delay_counter_Z[10]),
	.B(delay_counter_Z[11]),
	.Y(async_state_ns_0_o3_8_Z[0])
);
defparam \async_state_ns_0_o3_8[0] .INIT=4'hE;
// @20:199
  CFG2 \async_state_ns_0_o3_4[0]  (
	.A(delay_counter_Z[2]),
	.B(delay_counter_Z[27]),
	.Y(async_state_ns_0_o3_4_Z[0])
);
defparam \async_state_ns_0_o3_4[0] .INIT=4'hE;
// @20:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(STAMP4_DRDY_TEMP_c),
	.Y(un25_paddr_Z)
);
defparam un25_paddr.INIT=4'h2;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles_Z[1]),
	.B(status_async_cycles_Z[0]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
// @20:205
  CFG2 un1_component_state_9_0_a2_0 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_274)
);
defparam un1_component_state_9_0_a2_0.INIT=4'h8;
// @20:199
  CFG2 \un1_spi_rx_data_i_a2_2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2_2[31] .INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_0_0_0_a2[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(N_215)
);
defparam \component_state_ns_0_0_0_a2[3] .INIT=4'h8;
// @20:355
  CFG2 next_state_0_sqmuxa_1_0_a2 (
	.A(un14_paddr_i_0),
	.B(apb_spi_finished_Z),
	.Y(next_state_0_sqmuxa_1)
);
defparam next_state_0_sqmuxa_1_0_a2.INIT=4'h2;
// @20:233
  CFG2 un10_delay_counter (
	.A(drdy_flank_detected_dms1_Z),
	.B(drdy_flank_detected_dms2_Z),
	.Y(un10_delay_counter_Z)
);
defparam un10_delay_counter.INIT=4'hE;
// @20:415
  CFG2 PREADY_0_sqmuxa_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(PREADY_0_sqmuxa)
);
defparam PREADY_0_sqmuxa_0_a2.INIT=4'h4;
// @20:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @20:199
  CFG2 component_state_tr14 (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_0_sqmuxa)
);
defparam component_state_tr14.INIT=4'h8;
// @20:199
  CFG2 \async_state_ns_0_a3_2[1]  (
	.A(new_avail_0_sqmuxa),
	.B(N_119_i),
	.Y(un1_new_avail_0_sqmuxa_1_i_0)
);
defparam \async_state_ns_0_a3_2[1] .INIT=4'h1;
// @20:205
  CFG2 spi_dms1_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[4])
);
defparam spi_dms1_cs_ldmx_RNO.INIT=4'h8;
// @20:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.B(component_state_2[5]),
	.Y(config_8[31])
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @20:205
  CFG2 spi_temp_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[6])
);
defparam spi_temp_cs_ldmx_RNO.INIT=4'h8;
// @20:199
  CFG2 \component_state_ns_0_o2_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_649)
);
defparam \component_state_ns_0_o2_0[0] .INIT=4'h7;
// @20:199
  CFG2 \component_state_ns_0_a2[0]  (
	.A(component_state_2[5]),
	.B(component_state_Z[0]),
	.Y(N_700)
);
defparam \component_state_ns_0_a2[0] .INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_1_sqmuxa)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=4'h4;
// @20:205
  CFG3 un1_component_state_6_0_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_Z[2]),
	.C(component_state_Z[0]),
	.Y(un1_component_state_6_0_0_0_Z)
);
defparam un1_component_state_6_0_0_0.INIT=8'hFE;
// @20:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @20:355
  CFG4 un28_paddr_1 (
	.A(STAMP4_DRDY_SGR2_c),
	.B(un48_paddr_cry_7_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7F3F;
// @20:199
  CFG4 \component_state_ns_0_o2_1_17[0]  (
	.A(delay_counter_Z[9]),
	.B(delay_counter_Z[8]),
	.C(delay_counter_Z[7]),
	.D(delay_counter_Z[6]),
	.Y(component_state_ns_0_o2_1_17_Z[0])
);
defparam \component_state_ns_0_o2_1_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_16[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[17]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[13]),
	.Y(component_state_ns_0_o2_1_16_Z[0])
);
defparam \component_state_ns_0_o2_1_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_15[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[24]),
	.Y(component_state_ns_0_o2_1_15_Z[0])
);
defparam \component_state_ns_0_o2_1_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_14[0]  (
	.A(delay_counter_Z[23]),
	.B(delay_counter_Z[22]),
	.C(delay_counter_Z[21]),
	.D(delay_counter_Z[20]),
	.Y(component_state_ns_0_o2_1_14_Z[0])
);
defparam \component_state_ns_0_o2_1_14[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_13[0]  (
	.A(delay_counter_Z[12]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(component_state_ns_0_o2_1_13_Z[0])
);
defparam \component_state_ns_0_o2_1_13[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_12[0]  (
	.A(delay_counter_Z[5]),
	.B(delay_counter_Z[4]),
	.C(delay_counter_Z[3]),
	.D(delay_counter_Z[2]),
	.Y(component_state_ns_0_o2_1_12_Z[0])
);
defparam \component_state_ns_0_o2_1_12[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_18[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[18]),
	.C(delay_counter_Z[17]),
	.D(delay_counter_Z[0]),
	.Y(async_state_ns_0_o3_18_Z[0])
);
defparam \async_state_ns_0_o3_18[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_16[0]  (
	.A(delay_counter_Z[24]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_16_Z[0])
);
defparam \async_state_ns_0_o3_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_14[0]  (
	.A(delay_counter_Z[9]),
	.B(delay_counter_Z[8]),
	.C(delay_counter_Z[7]),
	.D(delay_counter_Z[4]),
	.Y(async_state_ns_0_o3_14_Z[0])
);
defparam \async_state_ns_0_o3_14[0] .INIT=16'hFFFE;
// @20:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[3]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[3]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @20:199
  CFG3 un1_reset_n_inv_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(component_state_Z[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1_Z)
);
defparam un1_reset_n_inv_1.INIT=8'hBF;
// @20:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_Z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @20:271
  CFG3 apb_spi_finished_1_sqmuxa_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.Y(apb_spi_finished_1_sqmuxa)
);
defparam apb_spi_finished_1_sqmuxa_0_a2.INIT=8'h80;
// @20:199
  CFG4 \async_state_ns_0_o3_20[0]  (
	.A(delay_counter_Z[19]),
	.B(delay_counter_Z[16]),
	.C(delay_counter_Z[15]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_20_Z[0])
);
defparam \async_state_ns_0_o3_20[0] .INIT=16'hFFFE;
  CFG4 apb_is_atomic_RNIUC95 (
	.A(component_state_Z[1]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[2]),
	.D(component_state_Z[4]),
	.Y(spi_dms1_cs_en_1)
);
defparam apb_is_atomic_RNIUC95.INIT=16'h0015;
// @20:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(apb_spi_finished_1_sqmuxa),
	.Y(un1_apb_spi_finished_1_f0_1)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @20:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_162)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @20:205
  CFG2 status_dms2_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms2_newVal_Z),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:205
  CFG3 un1_component_state_6_0_a2_0 (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(N_268)
);
defparam un1_component_state_6_0_a2_0.INIT=8'h8C;
// @27:721
  CFG4 un28_paddr_RNI7NHV (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_174)
);
defparam un28_paddr_RNI7NHV.INIT=16'h7FFF;
// @20:205
  CFG3 un1_component_state_12_0_o2 (
	.A(component_state_Z[2]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[4]),
	.Y(N_165)
);
defparam un1_component_state_12_0_o2.INIT=8'hF8;
// @20:415
  CFG3 new_avail_0_sqmuxa_0_a2 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(apb_is_reset_Z),
	.Y(new_avail_0_sqmuxa)
);
defparam new_avail_0_sqmuxa_0_a2.INIT=8'h20;
// @20:205
  CFG2 status_temp_overwrittenVal_9 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_temp_newVal_Z),
	.Y(status_temp_overwrittenVal_9_Z)
);
defparam status_temp_overwrittenVal_9.INIT=4'h8;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_4 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_4_2)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=4'hD;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_3 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_3_2)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=4'hD;
// @20:205
  CFG2 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_2)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=4'hD;
// @20:205
  CFG2 status_dms1_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms1_newVal_Z),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:199
  CFG2 \spi_tx_data_RNO[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.B(component_state_2[5]),
	.Y(N_1103_i)
);
defparam \spi_tx_data_RNO[5] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.B(component_state_2[5]),
	.Y(N_1104_i)
);
defparam \spi_tx_data_RNO[4] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.B(component_state_2[5]),
	.Y(N_1105_i)
);
defparam \spi_tx_data_RNO[3] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.B(component_state_2[5]),
	.Y(N_1106_i)
);
defparam \spi_tx_data_RNO[2] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(component_state_2[5]),
	.Y(N_1107_i)
);
defparam \spi_tx_data_RNO[1] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.B(component_state_2[5]),
	.Y(N_102_i)
);
defparam \spi_tx_data_RNO[0] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.B(component_state_2[5]),
	.Y(N_260_i)
);
defparam \spi_tx_data_RNO[15] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.B(component_state_2[5]),
	.Y(N_259_i)
);
defparam \spi_tx_data_RNO[14] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.B(component_state_2[5]),
	.Y(N_258_i)
);
defparam \spi_tx_data_RNO[13] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.B(component_state_2[5]),
	.Y(N_257_i)
);
defparam \spi_tx_data_RNO[12] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.B(component_state_2[5]),
	.Y(N_91_i)
);
defparam \spi_tx_data_RNO[11] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.B(component_state_2[5]),
	.Y(N_92_i)
);
defparam \spi_tx_data_RNO[10] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.B(component_state_2[5]),
	.Y(N_93_i)
);
defparam \spi_tx_data_RNO[9] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.B(component_state_2[5]),
	.Y(N_94_i)
);
defparam \spi_tx_data_RNO[8] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.B(component_state_2[5]),
	.Y(N_95_i)
);
defparam \spi_tx_data_RNO[7] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.B(component_state_2[5]),
	.Y(N_96_i)
);
defparam \spi_tx_data_RNO[6] .INIT=4'hE;
// @20:199
  CFG2 \config_RNI0PA9[31]  (
	.A(component_state_2[5]),
	.B(config_Z[31]),
	.Y(N_119_i)
);
defparam \config_RNI0PA9[31] .INIT=4'h8;
// @20:199
  CFG4 \spi_request_for_ldmx[0]  (
	.A(component_state_Z[3]),
	.B(spi_request_for_Z[0]),
	.C(spi_dms2_cs_1_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(spi_request_for_ldmx_2[0])
);
defparam \spi_request_for_ldmx[0] .INIT=16'hFACC;
// @20:199
  CFG4 \spi_request_for_ldmx[1]  (
	.A(LED_FPGA_LOADED),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(spi_request_for_Z[1]),
	.D(component_state_Z[3]),
	.Y(spi_request_for_ldmx_2[1])
);
defparam \spi_request_for_ldmx[1] .INIT=16'hFAD8;
// @20:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_0[14])
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_802),
	.Y(un1_spi_rx_data_1[13])
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_800),
	.Y(un1_spi_rx_data_2[11])
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_799),
	.Y(un1_spi_rx_data_1[10])
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_798),
	.Y(un1_spi_rx_data_1[9])
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_792),
	.Y(un1_spi_rx_data_0[3])
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_797),
	.Y(un1_spi_rx_data_2[8])
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_796),
	.Y(un1_spi_rx_data_2[7])
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_794),
	.Y(un1_spi_rx_data_1[5])
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_793),
	.Y(un1_spi_rx_data_1[4])
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_801),
	.Y(N_834)
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_795),
	.Y(N_828)
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_804),
	.Y(N_837)
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
  CFG3 un1_reset_n_inv_1_RNICBBQ (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(un1_reset_n_inv_1_Z),
	.Y(PRDATA_1)
);
defparam un1_reset_n_inv_1_RNICBBQ.INIT=8'h04;
// @20:199
  CFG4 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.C(measurement_temp_Z[15]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=16'h1311;
// @20:271
  CFG4 status_async_cycles_0_sqmuxa_3 (
	.A(component_state_Z[0]),
	.B(status_async_cycles_0_sqmuxa_0_Z),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(status_async_cycles_0_sqmuxa_3_Z)
);
defparam status_async_cycles_0_sqmuxa_3.INIT=16'h0008;
// @20:199
  CFG4 \async_state_ns_0_o3_23[0]  (
	.A(delay_counter_Z[14]),
	.B(delay_counter_Z[6]),
	.C(async_state_ns_0_o3_20_Z[0]),
	.D(async_state_ns_0_o3_12_Z[0]),
	.Y(async_state_ns_0_o3_23_Z[0])
);
defparam \async_state_ns_0_o3_23[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_22[0]  (
	.A(delay_counter_Z[12]),
	.B(delay_counter_Z[13]),
	.C(async_state_ns_0_o3_18_Z[0]),
	.D(async_state_ns_0_o3_8_Z[0]),
	.Y(async_state_ns_0_o3_22_Z[0])
);
defparam \async_state_ns_0_o3_22[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_21[0]  (
	.A(delay_counter_Z[25]),
	.B(delay_counter_Z[26]),
	.C(async_state_ns_0_o3_16_Z[0]),
	.D(async_state_ns_0_o3_4_Z[0]),
	.Y(async_state_ns_0_o3_21_Z[0])
);
defparam \async_state_ns_0_o3_21[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_20_2[0]  (
	.A(delay_counter_Z[5]),
	.B(delay_counter_Z[3]),
	.C(component_state_Z[0]),
	.D(async_state_ns_0_o3_14_Z[0]),
	.Y(async_state_ns_0_o3_20_2_Z[0])
);
defparam \async_state_ns_0_o3_20_2[0] .INIT=16'hFFEF;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles_Z[2]),
	.B(status_async_cycles_Z[1]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1 (
	.A(component_state_Z[0]),
	.B(spi_busy),
	.C(un1_next_state_2_sqmuxa_1_1_Z),
	.D(component_state_Z[3]),
	.Y(un1_next_state_2_sqmuxa_1_Z)
);
defparam un1_next_state_2_sqmuxa_1.INIT=16'hFFF8;
// @20:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1_Z[15]),
	.B(dummy_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_162),
	.Y(N_262)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0_a2 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_0_a2.INIT=16'h8A0A;
// @20:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @20:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP4_DRDY_SGR1_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP4_DRDY_SGR2_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP4_DRDY_TEMP_c),
	.B(N_119_i),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 apb_spi_finished_RNI9AQL (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(N_268_i)
);
defparam apb_spi_finished_RNI9AQL.INIT=8'h73;
// @20:199
  CFG3 spi_dms2_cs_13_iv_i (
	.A(spi_dms2_cs_1_sqmuxa_1),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(component_state_Z[3]),
	.Y(spi_dms2_cs_13_iv_i_Z)
);
defparam spi_dms2_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG3 \PRDATA_RNO[26]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(N_187),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_144_i)
);
defparam \PRDATA_RNO[26] .INIT=8'hC8;
// @20:199
  CFG3 \PRDATA_RNO[24]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(N_186),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_142_i)
);
defparam \PRDATA_RNO[24] .INIT=8'hC8;
// @20:205
  CFG4 un1_component_state_12_0_2 (
	.A(N_274),
	.B(N_215),
	.C(component_state_Z[1]),
	.D(N_165),
	.Y(un1_component_state_12_0_2_Z)
);
defparam un1_component_state_12_0_2.INIT=16'hFFFE;
// @20:199
  CFG3 spi_dms1_cs_en_1_1 (
	.A(spi_dms1_cs_en_1),
	.B(N_274),
	.C(N_215),
	.Y(spi_dms1_cs_en_1_1_Z)
);
defparam spi_dms1_cs_en_1_1.INIT=8'h02;
// @20:199
  CFG4 spi_temp_cs_en_1 (
	.A(spi_request_for_Z[1]),
	.B(component_state_Z[0]),
	.C(spi_dms1_cs_en_1),
	.D(N_215),
	.Y(spi_temp_cs_en_1_Z)
);
defparam spi_temp_cs_en_1.INIT=16'h00B0;
// @20:446
  CFG4 status_async_cycles_0_sqmuxa_1_0_0 (
	.A(un25_async_statelt6),
	.B(un25_async_statelto6_3),
	.C(status_async_cycles_Z[2]),
	.D(async_state_Z[1]),
	.Y(status_async_cycles_0_sqmuxa_1_0_0_Z)
);
defparam status_async_cycles_0_sqmuxa_1_0_0.INIT=16'hFE00;
// @20:199
  CFG4 \component_state_ns_0_o2_1_22[0]  (
	.A(component_state_ns_0_o2_1_17_Z[0]),
	.B(component_state_ns_0_o2_1_16_Z[0]),
	.C(component_state_ns_0_o2_1_15_Z[0]),
	.D(component_state_ns_0_o2_1_14_Z[0]),
	.Y(component_state_ns_0_o2_1_22_Z[0])
);
defparam \component_state_ns_0_o2_1_22[0] .INIT=16'hFFFE;
// @20:355
  CFG4 un28_paddr (
	.A(un28_paddr_1_Z),
	.B(STAMP4_DRDY_SGR1_c),
	.C(un25_paddr_Z),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFBFA;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_2[5]),
	.C(PREADY_0_sqmuxa),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_3)
);
defparam un1_PREADY_0_sqmuxa_2_0_0.INIT=16'hFFFE;
// @20:199
  CFG2 \component_state_ns_0_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(N_215),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0_0[3] .INIT=4'hE;
  CFG4 un1_reset_n_inv_1_RNI57FH2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(PRDATA_1),
	.Y(un1_reset_n_inv_1_RNI57FH2_Z)
);
defparam un1_reset_n_inv_1_RNI57FH2.INIT=16'h1000;
// @20:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(async_state_ns_0_o3_20_2_Z[0]),
	.B(async_state_ns_0_o3_23_Z[0]),
	.C(async_state_ns_0_o3_22_Z[0]),
	.D(async_state_ns_0_o3_21_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @20:387
  CFG4 un80_paddr_0_a2 (
	.A(N_271),
	.B(N_292),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2.INIT=16'h0008;
// @20:397
  CFG4 un88_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un88_paddr_0_Z),
	.Y(un88_paddr_Z)
);
defparam un88_paddr.INIT=16'h2000;
// @20:199
  CFG4 \component_state_ns_0_o2_1[0]  (
	.A(async_state_ns_0_o3_20_Z[0]),
	.B(component_state_ns_0_o2_1_22_Z[0]),
	.C(component_state_ns_0_o2_1_13_Z[0]),
	.D(component_state_ns_0_o2_1_12_Z[0]),
	.Y(N_676)
);
defparam \component_state_ns_0_o2_1[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \un1_spi_rx_data[2]  (
	.A(spi_rx_data[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_791),
	.Y(un1_spi_rx_data_2_Z[2])
);
defparam \un1_spi_rx_data[2] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[1]  (
	.A(spi_rx_data[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_790),
	.Y(un1_spi_rx_data_1[1])
);
defparam \un1_spi_rx_data[1] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[0]  (
	.A(spi_rx_data[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_789),
	.Y(un1_spi_rx_data_1[0])
);
defparam \un1_spi_rx_data[0] .INIT=16'hFE02;
// @20:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_2[5]),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @20:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @27:721
  CFG3 \component_state_ns_0_o2_1_RNIAC12[0]  (
	.A(component_state_2[5]),
	.B(N_676),
	.C(component_state_Z[0]),
	.Y(N_265)
);
defparam \component_state_ns_0_o2_1_RNIAC12[0] .INIT=8'hC8;
// @20:216
  CFG2 new_avail_0_sqmuxa_1_0_o2 (
	.A(N_676),
	.B(config_Z[30]),
	.Y(N_173)
);
defparam new_avail_0_sqmuxa_1_0_o2.INIT=4'hB;
// @20:199
  CFG2 \component_state_ns_i_a2[5]  (
	.A(N_676),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2[5] .INIT=4'h1;
// @20:199
  CFG4 \PRDATA_RNO[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(config_Z[31]),
	.C(N_262),
	.D(N_271),
	.Y(N_146_i)
);
defparam \PRDATA_RNO[31] .INIT=16'h0405;
// @20:199
  CFG4 \async_state_ns_0_a3_0[1]  (
	.A(spi_request_for_Z[0]),
	.B(N_625),
	.C(async_state_Z[0]),
	.D(async_state_Z[1]),
	.Y(N_629)
);
defparam \async_state_ns_0_a3_0[1] .INIT=16'h0002;
// @20:440
  CFG4 un1_async_prescaler_countlto18 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[17]),
	.C(un1_async_prescaler_countlto18_1_Z),
	.D(un1_async_prescaler_countlt18),
	.Y(un1_async_prescaler_count)
);
defparam un1_async_prescaler_countlto18.INIT=16'hFFF7;
// @20:199
  CFG4 \component_state_ns_0_0_a2_0[1]  (
	.A(component_state_2[5]),
	.B(next_state_0_sqmuxa_Z),
	.C(N_676),
	.D(MSS_STAMP_UND_TELEMETRY_3_PSELx),
	.Y(N_238)
);
defparam \component_state_ns_0_0_a2_0[1] .INIT=16'h0200;
// @20:205
  CFG4 un1_component_state_6_0_a2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(config_Z[31]),
	.D(component_state_2[5]),
	.Y(N_267)
);
defparam un1_component_state_6_0_a2.INIT=16'h0D00;
// @20:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal_Z),
	.B(status_dms1_newVal_Z),
	.C(component_state_2[5]),
	.D(N_173),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h0080;
// @20:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(N_265),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(N_265),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(N_265),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(N_265),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(N_265),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(N_265),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(N_265),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(N_265),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(N_265),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(N_265),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(N_265),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(N_265),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(N_265),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(N_265),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(N_265),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(N_265),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(N_265),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(N_265),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(N_265),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(N_265),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(N_265),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(N_265),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(N_265),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h8;
// @20:199
  CFG4 \config_RNO[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_2[5]),
	.Y(un1_component_state_4_i)
);
defparam \config_RNO[31] .INIT=16'h8F80;
// @20:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un88_paddr_Z),
	.C(component_state_Z[3]),
	.D(N_119_i),
	.Y(un1_dummy_0_sqmuxa_2)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @20:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_2[5]),
	.C(N_676),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @20:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(N_676),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @20:199
  CFG3 \component_state_ns_i_a3_i_0_a2_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(component_state_2[5]),
	.Y(N_1195)
);
defparam \component_state_ns_i_a3_i_0_a2_0[4] .INIT=8'h20;
// @20:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(spi_enable_0_sqmuxa),
	.B(delay_counter_s[6]),
	.C(N_265),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hCFCA;
// @20:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_1[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(N_265),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hAC;
// @20:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state_Z[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @27:721
  CFG4 un1_next_state_2_sqmuxa_0_a2_0_0_RNI7HBK (
	.A(un1_next_state_2_sqmuxa_1_Z),
	.B(N_676),
	.C(component_state_2[5]),
	.D(un1_next_state_2_sqmuxa_0_a2_0_0_Z),
	.Y(delay_countere)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0_RNI7HBK.INIT=16'hDDD5;
// @4:2101
  CFG3 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_4),
	.B(polling_timeout_counter22lto7_5),
	.C(un1_async_prescaler_count),
	.Y(polling_timeout_counter_0_sqmuxa_Z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=8'h0E;
// @20:199
  CFG4 \async_state_ns_0[0]  (
	.A(N_625),
	.B(un1_new_avail_0_sqmuxa_1_i_0),
	.C(async_state_Z[0]),
	.D(async_state_ns_0_a3_0_0_Z[0]),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'h8580;
// @20:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(spi_request_for_Z[0]),
	.C(N_676),
	.D(N_274),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h0100;
// @20:205
  CFG4 un1_component_state_8_0_a2_1 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(component_state_Z[0]),
	.D(N_676),
	.Y(N_290)
);
defparam un1_component_state_8_0_a2_1.INIT=16'hF0E0;
// @20:216
  CFG4 spi_dms2_cs_0_sqmuxa_0_a2 (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_dms1_Z),
	.C(component_state_2[5]),
	.D(N_173),
	.Y(spi_dms2_cs_0_sqmuxa)
);
defparam spi_dms2_cs_0_sqmuxa_0_a2.INIT=16'hF0D0;
// @20:216
  CFG4 spi_dms2_cs_1_sqmuxa_1_0_a2 (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_dms1_Z),
	.C(component_state_2[5]),
	.D(N_173),
	.Y(spi_dms2_cs_1_sqmuxa_1)
);
defparam spi_dms2_cs_1_sqmuxa_1_0_a2.INIT=16'h0020;
// @20:238
  CFG3 spi_request_for_2_sqmuxa (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(drdy_flank_detected_temp_Z),
	.C(un10_delay_counter_Z),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=8'h08;
// @20:199
  CFG4 \async_state_ns_0[1]  (
	.A(N_625),
	.B(async_state_Z[1]),
	.C(un1_new_avail_0_sqmuxa_1_i_0),
	.D(N_629),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF80;
// @20:440
  CFG2 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_s_18_S_2),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_17_S_2),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_16_S_2),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_15_S_2),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_13_S_2),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_8_S_2),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_5_S_2),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_count),
	.B(async_prescaler_count_Z[0]),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=4'h2;
// @20:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un10_delay_counter_Z),
	.B(N_173),
	.C(drdy_flank_detected_temp_Z),
	.D(component_state_2[5]),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hEF00;
// @20:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(N_676),
	.D(component_state_2[5]),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF700;
// @20:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(N_676),
	.D(component_state_2[5]),
	.Y(spi_dms1_cs_0_sqmuxa_3_Z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0800;
// @20:199
  CFG3 \component_state_ns_0_0[1]  (
	.A(N_238),
	.B(N_165),
	.C(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0_0[1] .INIT=8'hAE;
// @20:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @20:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @20:199
  CFG3 \component_state_RNO[0]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_699),
	.C(component_state_Z[0]),
	.Y(N_646_i)
);
defparam \component_state_RNO[0] .INIT=8'h32;
// @20:205
  CFG4 un1_component_state_12_0_3 (
	.A(N_699),
	.B(un1_component_state_12_0_2_Z),
	.C(spi_request_for_Z[0]),
	.D(component_state_Z[0]),
	.Y(un1_component_state_12_0_3_Z)
);
defparam un1_component_state_12_0_3.INIT=16'hDFCC;
// @20:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_Z[3]),
	.B(component_state_ns_0_0_Z[2]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hECCC;
// @20:199
  CFG4 \component_state_ns_0[0]  (
	.A(N_649),
	.B(component_state_Z[0]),
	.C(component_state_ns_0_1_Z[0]),
	.D(N_699),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0[0] .INIT=16'hF8F0;
// @20:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(component_state_Z[3]),
	.B(spi_enable_1_sqmuxa),
	.C(N_1195),
	.D(next_state_0_sqmuxa_1),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFEFC;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @20:199
  CFG4 un89_paddr_0_RNIRPC51 (
	.A(un88_paddr_Z),
	.B(un80_paddr),
	.C(un1_reset_n_inv_1_Z),
	.D(un89_paddr_0_Z),
	.Y(un1_reset_n_inv_i)
);
defparam un89_paddr_0_RNIRPC51.INIT=16'h0F0E;
// @20:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(N_274),
	.B(spi_request_for_Z[0]),
	.C(N_699),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h2000;
// @20:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(next_state_0_sqmuxa_1),
	.C(component_state_Z[3]),
	.D(un14_delay_counter_Z),
	.Y(un1_next_state_1_sqmuxa_Z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hEAC0;
// @20:199
  CFG3 spi_enable_RNO (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state_Z[3]),
	.C(un14_delay_counter_Z),
	.Y(N_1034)
);
defparam spi_enable_RNO.INIT=8'hEC;
// @20:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state_Z[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_1[6])
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @20:271
  CFG2 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=4'h8;
// @20:271
  CFG2 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=4'h8;
// @20:199
  CFG4 new_avail_RNO (
	.A(N_676),
	.B(new_avail_0_sqmuxa),
	.C(config_Z[31]),
	.D(component_state_2[5]),
	.Y(un1_new_avail_1_sqmuxa_3_i)
);
defparam new_avail_RNO.INIT=16'hFDCC;
// @27:721
  CFG4 apb_spi_finished_1_sqmuxa_0_a2_RNIIKMN1 (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(N_119_i),
	.C(N_174),
	.D(apb_spi_finished_1_sqmuxa),
	.Y(polling_timeout_countere)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_RNIIKMN1.INIT=16'hFFEF;
// @20:199
  CFG4 spi_dms1_cs_en (
	.A(N_290),
	.B(spi_dms1_cs_en_1_1_Z),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1_Z),
	.Y(spi_dms1_cs_en_2)
);
defparam spi_dms1_cs_en.INIT=16'h4044;
// @20:199
  CFG4 spi_temp_cs_en (
	.A(N_290),
	.B(config_Z[31]),
	.C(spi_temp_cs_en_1_Z),
	.D(spi_temp_cs_0_sqmuxa_Z),
	.Y(spi_temp_cs_en_0)
);
defparam spi_temp_cs_en.INIT=16'h4050;
// @20:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_3_Z),
	.B(N_676),
	.C(un1_status_async_cycles_1_sqmuxa_1[6]),
	.D(un1_new_avail_0_sqmuxa_1_i_0),
	.Y(status_async_cycles_0_sqmuxa_2_2)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h020F;
// @20:199
  CFG4 spi_enable_RNO_0 (
	.A(spi_enable_1_sqmuxa),
	.B(un1_component_state_6_0_0_0_Z),
	.C(N_268),
	.D(N_267),
	.Y(un1_component_state_6_i)
);
defparam spi_enable_RNO_0.INIT=16'h0001;
// @20:199
  CFG4 next_state_0_sqmuxa_1_0_a2_RNI282K (
	.A(component_state_Z[3]),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_Z),
	.D(next_state_0_sqmuxa_1),
	.Y(un1_reset_n_inv_2_i)
);
defparam next_state_0_sqmuxa_1_0_a2_RNI282K.INIT=16'hC8C0;
// @20:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(N_119_i),
	.C(polling_timeout_counter_0_sqmuxa_Z),
	.D(N_174),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @20:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP4_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_0),
	.Y(spi_temp_cs_ldmx_0)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @20:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP4_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3_Z),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_2),
	.Y(spi_dms1_cs_ldmx_2)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @20:199
  CFG4 spi_dms2_cs_RNO (
	.A(un1_component_state_12_0_3_Z),
	.B(N_268),
	.C(config_Z[31]),
	.D(spi_dms2_cs_0_sqmuxa),
	.Y(un1_component_state_12_i)
);
defparam spi_dms2_cs_RNO.INIT=16'h1011;
// @20:119
  spi_master_5_2 spi (
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.enable(enable),
	.STAMP4_MISO_c(STAMP4_MISO_c),
	.STAMP4_SCLK_c(STAMP4_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_2(mosi_1_2),
	.mosi_cl_2(mosi_cl_2),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.spi_busy(spi_busy),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_2 */

module spi_master_5_3 (
  component_state_0,
  spi_tx_data,
  spi_rx_data,
  delay_countere,
  N_676,
  delay_counterlde_0,
  enable,
  STAMP5_MISO_c,
  STAMP5_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_3,
  mosi_cl_3,
  LED_FPGA_LOADED_arst,
  spi_busy,
  MSS_FIC_0_CLK
)
;
input component_state_0 ;
input [15:0] spi_tx_data ;
output [15:0] spi_rx_data ;
output delay_countere ;
input N_676 ;
input delay_counterlde_0 ;
input enable ;
input STAMP5_MISO_c ;
output STAMP5_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_3 ;
output mosi_cl_3 ;
input LED_FPGA_LOADED_arst ;
output spi_busy ;
input MSS_FIC_0_CLK ;
wire component_state_0 ;
wire delay_countere ;
wire N_676 ;
wire delay_counterlde_0 ;
wire enable ;
wire STAMP5_MISO_c ;
wire STAMP5_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_3 ;
wire mosi_cl_3 ;
wire LED_FPGA_LOADED_arst ;
wire spi_busy ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y_0;
wire [31:31] count_s_FCO_0;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y_0;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y_0;
wire [5:5] clk_toggles_s_FCO_0;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y_0;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_36 ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa_i ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire sclk_buffer_6 ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1286 ;
wire N_1287 ;
wire N_1288 ;
wire N_1289 ;
wire N_1290 ;
wire N_1291 ;
wire N_1292 ;
wire N_1293 ;
wire N_1294 ;
wire N_1295 ;
wire N_1296 ;
wire N_1297 ;
wire N_1298 ;
wire N_1299 ;
wire N_1300 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_1154_FCO ;
wire count_s_1154_S ;
wire count_s_1154_Y ;
wire clk_toggles_s_1155_FCO ;
wire clk_toggles_s_1155_S ;
wire clk_toggles_s_1155_Y ;
wire un7_count_NE_i ;
wire rx_buffer_0_sqmuxa_1_0_a2_0 ;
wire un7_count_NE_13_Z ;
wire N_32 ;
wire N_31 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire un10_count_0_a2_3_Z ;
wire rx_buffer_0_sqmuxa_1_0_a2_0_2_Z ;
wire count_0_sqmuxa ;
wire un7_count_NE_27_Z ;
wire un10_count_i ;
wire sclk_buffer_0_sqmuxa ;
wire mosi_cl_4_i_0_Z ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire N_6649 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_3),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_3),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP5_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(sclk_buffer_6),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1286),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1287),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1288),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1289),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1290),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1291),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1292),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1293),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1294),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1295),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1296),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1297),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1298),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1299),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1300),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP5_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_1154 (
	.FCO(count_s_1154_FCO),
	.S(count_s_1154_S),
	.Y(count_s_1154_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_1154.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y_0[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_1154_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y_0[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y_0[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y_0[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y_0[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y_0[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y_0[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y_0[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y_0[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y_0[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y_0[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y_0[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y_0[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y_0[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y_0[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y_0[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y_0[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y_0[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y_0[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y_0[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y_0[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y_0[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y_0[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y_0[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y_0[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y_0[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y_0[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y_0[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y_0[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO_0[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y_0[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y_0[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_1155 (
	.FCO(clk_toggles_s_1155_FCO),
	.S(clk_toggles_s_1155_S),
	.Y(clk_toggles_s_1155_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_1155.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y_0[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_1155_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y_0[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y_0[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO_0[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y_0[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y_0[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @20:119
  CFG4 \state_RNI620E1[0]  (
	.A(enable),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(N_36)
);
defparam \state_RNI620E1[0] .INIT=16'hE200;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @9:135
  CFG2 rx_buffer_0_sqmuxa_1_0_a2_0_3 (
	.A(assert_data_Z),
	.B(ss_n_buffer_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_3.INIT=4'h1;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[24]),
	.B(count_Z[25]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
<<<<<<< HEAD
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_3_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_3_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_0_o2_0_o2[2]  (
	.A(un14_paddr_i_0),
	.B(component_state[3]),
	.Y(N_677)
);
defparam \component_state_ns_0_o2_0_o2[2] .INIT=4'h7;
// @24:727
  CFG2 polling_timeout_counterlde_0_o2_0 (
	.A(un28_paddr_i_0),
	.B(apb_spi_finished),
	.Y(N_78)
);
defparam polling_timeout_counterlde_0_o2_0.INIT=4'h7;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_i_a3_i_0_o2[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_153)
);
defparam \component_state_ns_i_a3_i_0_o2[4] .INIT=4'hB;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2.INIT=4'h7;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @9:74
  CFG2 un1_reset_n_inv_2_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(assert_data_Z),
	.Y(N_32)
);
defparam un1_reset_n_inv_2_0_o2.INIT=4'hB;
// @9:120
  CFG2 rx_data_0_sqmuxa_i_o2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.Y(N_31)
);
defparam rx_data_0_sqmuxa_i_o2.INIT=4'h7;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1300)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1299)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1298)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1297)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1296)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1295)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1294)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1293)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1292)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1291)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1290)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1289)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1288)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1287)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1286)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[31]),
	.B(count_Z[30]),
	.C(count_Z[29]),
	.D(count_Z[28]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @9:123
  CFG4 un10_count_0_a2_3 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[3]),
	.C(clk_toggles_Z[2]),
	.D(clk_toggles_Z[1]),
	.Y(un10_count_0_a2_3_Z)
);
defparam un10_count_0_a2_3.INIT=16'h0001;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_0_2 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[1]),
	.C(clk_toggles_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_2.INIT=8'h01;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
<<<<<<< HEAD
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_3_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_3_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_3_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_3_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_3_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_3_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNIHDVN (
	.A(spi_request_for_2_sqmuxa_Z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNIHDVN.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_3_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_3_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_3_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_3_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_3_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_3_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_3_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_3_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_3_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_3_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNI93ME (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNI93ME.INIT=4'h8;
// @24:727
  CFG4 busy_RNIII1C1 (
	.A(spi_busy),
	.B(component_state[1]),
	.C(component_state[0]),
	.D(component_state[3]),
	.Y(delay_counterlde_0_a2_0_0)
);
defparam busy_RNIII1C1.INIT=16'h001B;
// @18:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_793),
	.Y(un1_spi_rx_data_2_0)
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_794),
	.Y(un1_spi_rx_data_2_1)
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_795),
	.Y(un1_spi_rx_data_1_5)
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_796),
	.Y(un1_spi_rx_data_1_6)
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_797),
	.Y(un1_spi_rx_data_3_8)
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_792),
	.Y(un1_spi_rx_data_3_3)
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_798),
	.Y(un1_spi_rx_data_2_5)
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_799),
	.Y(un1_spi_rx_data_2_6)
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_800),
	.Y(un1_spi_rx_data_0_0)
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_801),
	.Y(un1_spi_rx_data_2_8)
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_3_14)
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_804),
	.Y(un1_spi_rx_data_3_15)
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_802),
	.Y(N_835)
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
  CFG3 un1_reset_n_inv_1_RNI753M (
	.A(MSS_STAMP_PADDR[9]),
	.B(un1_reset_n_inv_1_Z),
	.C(MSS_STAMP_PADDR[8]),
	.Y(PRDATA_m1_e_0)
);
defparam un1_reset_n_inv_1_RNI753M.INIT=8'h01;
// @18:205
  CFG4 un1_component_state_6_i_a2_1_0 (
	.A(component_state[4]),
	.B(component_state[2]),
	.C(component_state[0]),
	.D(N_153),
	.Y(un1_component_state_6_i_a2_1)
);
defparam un1_component_state_6_i_a2_1_0.INIT=16'h0100;
// @18:199
  CFG4 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_PADDR[8]),
	.B(MSS_STAMP_PADDR[9]),
	.C(measurement_temp[15]),
	.D(MSS_STAMP_PADDR[7]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=16'h1311;
// @18:338
  CFG3 dummy_1_sqmuxa_1_0 (
	.A(MSS_STAMP_PADDR[4]),
	.B(un56_paddr_5),
	.C(MSS_STAMP_PADDR[9]),
	.Y(dummy_1_sqmuxa_1)
);
defparam dummy_1_sqmuxa_1_0.INIT=8'h40;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[26]),
	.B(count_Z[27]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:74
  CFG3 \ss_n_buffer_RNO[0]  (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa_i)
);
defparam \ss_n_buffer_RNO[0] .INIT=8'hB3;
// @9:123
  CFG3 un10_count_0_a2 (
	.A(clk_toggles_Z[0]),
	.B(un10_count_0_a2_3_Z),
	.C(clk_toggles_Z[5]),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=8'h80;
// @9:74
  CFG4 \clk_toggles_lm_0[5]  (
	.A(state_Z[0]),
	.B(clk_toggles_s_Z[5]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[4]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[4]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[3]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[3]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[2]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[2]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[1]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[1]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[0]  (
	.A(state_Z[0]),
	.B(clk_toggles_Z[0]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=16'h0222;
// @9:74
  CFG3 \state_RNIQQOI[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNIQQOI[0] .INIT=8'hC8;
// @9:82
  CFG4 busy_7_0_0 (
	.A(un10_count_i),
	.B(N_31),
	.C(enable),
	.D(state_Z[0]),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'hDDC0;
// @9:82
  CFG4 sclk_buffer_6_iv_0_0 (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP5_SCLK_c),
	.Y(sclk_buffer_6)
);
defparam sclk_buffer_6_iv_0_0.INIT=16'h2788;
// @9:74
  CFG2 rx_data_0_sqmuxa_i_o2_RNI9GAI (
	.A(N_31),
	.B(un10_count_i),
	.Y(N_14_i)
);
defparam rx_data_0_sqmuxa_i_o2_RNI9GAI.INIT=4'h4;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @9:74
  CFG4 mosi_cl_4_i_0 (
	.A(mosi_cl_3),
	.B(N_32),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(mosi_cl_4_i_0_Z)
);
defparam mosi_cl_4_i_0.INIT=16'h45FF;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @9:74
  CFG4 mosi_1_1_0_0_a2 (
	.A(N_32),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.D(N_31),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=16'h0010;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.C(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z),
	.D(clk_toggles_Z[5]),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h10FF;
// @9:74
  CFG4 assert_data_RNO (
	.A(state_Z[0]),
	.B(N_31),
	.C(assert_data_Z),
	.D(enable),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h82C3;
// @9:74
  CFG3 un1_reset_n_inv_2_0_o2_RNI2SOV1 (
	.A(N_36),
	.B(state_Z[0]),
	.C(N_32),
	.Y(un1_reset_n_inv_2_i)
);
defparam un1_reset_n_inv_2_0_o2_RNI2SOV1.INIT=8'h2A;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(N_29),
	.B(rx_buffer_0_sqmuxa_1_0_a2_0),
	.C(N_31),
	.D(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1)
);
<<<<<<< HEAD
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:727
  CFG3 \component_state_ns_0_0_o2_0_RNILLPC1[0]  (
	.A(component_state_3_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNILLPC1_0)
);
defparam \component_state_ns_0_0_o2_0_RNILLPC1[0] .INIT=8'h37;
// @4:2101
  CFG2 polling_timeout_counter_0_sqmuxa (
	.A(un1_async_prescaler_count),
	.B(polling_timeout_counter22),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG3 \component_state_ns_0_0_a2_0[0]  (
	.A(component_state_3_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(N_278)
);
defparam \component_state_ns_0_0_a2_0[0] .INIT=8'h08;
// @24:727
  CFG4 busy_RNIQ1QC1 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_3_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIQ1QC1.INIT=16'h0BFF;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @18:199
  CFG4 un80_paddr_0_a2_RNIP07L1 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_3_0),
	.Y(un1_component_state_4_i)
);
defparam un80_paddr_0_a2_RNIP07L1.INIT=16'h8F80;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:205
  CFG2 un1_new_avail_1_sqmuxa_3_i_a2 (
	.A(N_202),
	.B(component_state_3_0),
	.Y(N_299)
);
defparam un1_new_avail_1_sqmuxa_3_i_a2.INIT=4'h4;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(un56_paddr_2_0),
	.B(dummy_0_sqmuxa),
	.C(dummy_1_sqmuxa_1),
	.D(dummy_1_sqmuxa_0_Z),
	.Y(un1_dummy_0_sqmuxa_3)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hECCC;
// @18:199
  CFG4 \un1_spi_rx_data_1_RNI72EH1[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(N_273),
	.C(N_1389),
	.D(N_185),
	.Y(N_131_i)
=======
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h0800;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(un10_count_i),
	.B(state_Z[0]),
	.C(mosi_cl_4_i_0_Z),
	.D(un7_count_NE_i),
	.Y(N_24_i)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
defparam mosi_cl_RNO.INIT=16'h040C;
// @9:82
  CFG4 un7_count_NE_20_RNIC77R (
	.A(un7_count_NE_20_Z),
	.B(un7_count_NE_21_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNIC77R.INIT=16'h0001;
<<<<<<< HEAD
// @24:727
  CFG2 polling_timeout_counter_0_sqmuxa_RNI5KTD (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.Y(polling_timeout_counterlde_0_0)
);
defparam polling_timeout_counter_0_sqmuxa_RNI5KTD.INIT=4'hE;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(apb_is_atomic),
	.B(component_state[2]),
	.C(N_278),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hF0F4;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:205
  CFG3 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_299),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=8'hFE;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @24:727
  CFG4 busy_RNIO67M3 (
	.A(delay_counterlde_0_a2_0_0),
	.B(N_149),
	.C(component_state[4]),
	.D(component_state[2]),
	.Y(delay_countere)
);
defparam busy_RNIO67M3.INIT=16'h333B;
// @18:216
  CFG4 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_3_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=16'h2000;
// @18:216
  CFG4 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_3_0),
	.Y(spi_dms2_cs_0_sqmuxa_Z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=16'hDF00;
// @18:205
  CFG4 un1_component_state_6_i_a2_2 (
	.A(un1_component_state_6_i_o2_0_Z),
	.B(next_state_0_sqmuxa_Z),
	.C(un1_component_state_6_i_a2_1),
	.D(N_202),
	.Y(un1_component_state_6_i_a2_2_Z)
);
defparam un1_component_state_6_i_a2_2.INIT=16'hA0E0;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @24:727
  CFG4 \component_state_ns_0_o2_0_o2_RNIN83C1[2]  (
	.A(polling_timeout_counterlde_0_0),
	.B(N_81_i),
	.C(N_677),
	.D(N_78),
	.Y(polling_timeout_countere)
);
defparam \component_state_ns_0_o2_0_o2_RNIN83C1[2] .INIT=16'hEEEF;
// @18:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(config_Z[30]),
	.D(N_299),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_0_tz_Z[1]),
	.B(component_state_ns_0_a3_1_1_Z[1]),
	.C(MSS_STAMP_PENABLE),
	.D(MSS_STAMP_4_PSELx),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hCE0A;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.D(un1_status_async_cycles_1_sqmuxa_3_0),
	.Y(status_async_cycles_0_sqmuxa_2_3)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_3_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:238
  CFG3 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_299),
	.C(config_Z[30]),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=8'h80;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_3_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_3_0),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNI9BJ41[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNI9BJ41[5] .INIT=16'h0F08;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un1_component_state_6_i_a2_2_Z),
	.D(un14_paddr_i_0),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'h7030;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(component_state_ns_0_0_0_Z[0]),
	.B(N_280),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_a3_1_0_Z[2]),
	.B(N_699),
	.C(apb_spi_finished_0_sqmuxa),
	.D(N_690),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hFFF8;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_153),
	.C(N_87),
	.D(N_299),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFBF3;
// @18:199
  CFG4 un89_paddr_3_0_0_tz_RNIC4CJ (
	.A(un56_paddr_2_0),
	.B(un1_reset_n_inv_1_Z),
	.C(un80_paddr),
	.D(un89_paddr_3_0_0_tz_Z),
	.Y(un1_reset_n_inv_i)
);
defparam un89_paddr_3_0_0_tz_RNIC4CJ.INIT=16'h3230;
// @18:199
  CFG4 un14_delay_counter_RNIRUM41 (
	.A(un14_delay_counter_Z),
	.B(N_299),
	.C(config_Z[30]),
	.D(component_state[3]),
	.Y(un14_delay_counter_RNIRUM41_1z)
);
defparam un14_delay_counter_RNIRUM41.INIT=16'hFF80;
// @18:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(un14_delay_counter_Z),
	.B(config_Z[30]),
	.C(N_87),
	.D(N_299),
	.Y(un1_next_state_1_sqmuxa_1z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hF8F0;
// @18:205
  CFG4 un1_component_state_12_i_0 (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa_Z),
	.C(N_104_tz_tz),
	.D(N_291),
	.Y(N_104)
);
defparam un1_component_state_12_i_0.INIT=16'hB000;
// @18:199
  CFG4 next_state_1_sqmuxa_0_a2_RNI3L1O (
	.A(N_299),
	.B(N_87),
	.C(config_Z[30]),
	.D(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_RNI3L1O.INIT=16'hEC00;
// @18:199
  CFG2 un1_next_state_1_sqmuxa_RNIN5AC (
	.A(un1_next_state_1_sqmuxa_1z),
	.B(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_4_i)
);
defparam un1_next_state_1_sqmuxa_RNIN5AC.INIT=4'h8;
=======
// @27:749
  CFG4 busy_RNI5C991 (
	.A(component_state_0),
	.B(spi_busy),
	.C(delay_counterlde_0),
	.D(N_676),
	.Y(delay_countere)
);
defparam busy_RNI5C991.INIT=16'hF2F0;
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_3 */

module STAMP_10_3 (
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_STAMP_UND_TELEMETRY_4_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  mosi_cl_3,
  mosi_1_3,
  STAMP5_SCLK_c,
  STAMP5_MISO_c,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
  un14_paddr_i_0,
  N_292,
  MSS_STAMP_UND_TELEMETRY_4_PSELx,
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  MSS_STAMP_UND_TELEMETRY_4_PREADY,
  STAMP5_CS_SGR2_c,
  STAMP5_CS_TEMP_c,
  STAMP5_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP5_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP5_DRDY_SGR1_c,
  STAMP5_DRDY_SGR2_c,
  STAMP5_DRDY_TEMP_c
)
;
input [11:4] MSS_STAMP_UND_TELEMETRY_PADDR ;
output [31:0] MSS_STAMP_UND_TELEMETRY_4_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
output mosi_cl_3 ;
output mosi_1_3 ;
output STAMP5_SCLK_c ;
input STAMP5_MISO_c ;
input MSS_STAMP_UND_TELEMETRY_PWRITE ;
input un14_paddr_i_0 ;
input N_292 ;
input MSS_STAMP_UND_TELEMETRY_4_PSELx ;
input MSS_STAMP_UND_TELEMETRY_PENABLE ;
output MSS_STAMP_UND_TELEMETRY_4_PREADY ;
output STAMP5_CS_SGR2_c ;
output STAMP5_CS_TEMP_c ;
output STAMP5_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP5_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP5_DRDY_SGR1_c ;
input STAMP5_DRDY_SGR2_c ;
input STAMP5_DRDY_TEMP_c ;
wire mosi_cl_3 ;
wire mosi_1_3 ;
wire STAMP5_SCLK_c ;
wire STAMP5_MISO_c ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire un14_paddr_i_0 ;
wire N_292 ;
wire MSS_STAMP_UND_TELEMETRY_4_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire MSS_STAMP_UND_TELEMETRY_4_PREADY ;
wire STAMP5_CS_SGR2_c ;
wire STAMP5_CS_TEMP_c ;
wire STAMP5_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP5_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP5_DRDY_SGR1_c ;
wire STAMP5_DRDY_SGR2_c ;
wire STAMP5_DRDY_TEMP_c ;
wire [5:5] component_state_3;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [1:0] spi_request_for_ldmx_3;
wire [31:0] config_Z;
wire [11:2] un1_spi_rx_data_3;
wire [1:1] un1_spi_rx_data_2_Z;
wire [31:31] config_8;
wire [15:15] un1_spi_rx_data_0;
wire [14:14] un1_spi_rx_data_1;
wire [13:4] un1_spi_rx_data_2;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S_0;
wire [26:0] delay_counter_cry_Y_0;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO_0;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y_0;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y_0;
wire [7:7] polling_timeout_counter_s_FCO_0;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y_0;
wire [30:3] un1_spi_rx_data_2_1_0_co1;
wire [20:11] un1_spi_rx_data_2_1_0_wmux_0_S;
wire [30:3] un1_spi_rx_data_2_1_0_y0;
wire [30:3] un1_spi_rx_data_2_1_0_co0;
wire [20:11] un1_spi_rx_data_2_1_0_wmux_S;
wire [16:16] un1_spi_rx_data_2_1_0_wmux_0_S_0;
wire [16:16] un1_spi_rx_data_2_1_0_wmux_S_0;
wire [30:18] un1_spi_rx_data_2_1_0_wmux_0_S_1;
wire [30:18] un1_spi_rx_data_2_1_0_wmux_S_1;
wire [27:9] un1_spi_rx_data_2_1_0_wmux_0_S_2;
wire [27:9] un1_spi_rx_data_2_1_0_wmux_S_2;
wire [25:3] un1_spi_rx_data_2_1_0_wmux_0_S_4;
wire [25:3] un1_spi_rx_data_2_1_0_wmux_S_4;
wire [29:5] un1_spi_rx_data_2_1_0_wmux_0_S_3;
wire [29:5] un1_spi_rx_data_2_1_0_wmux_S_3;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co1;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_0_S_2;
wire [26:24] un1_spi_rx_data_i_m2_1_0_y0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co0;
wire [26:26] un1_spi_rx_data_i_m2_1_0_wmux_S_2;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_0_S_4;
wire [24:24] un1_spi_rx_data_i_m2_1_0_wmux_S_4;
wire [0:0] component_state_ns_0_1_1_Z;
wire [0:0] component_state_ns_0_1_Z;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [0:0] async_state_ns_0_a3_0_0_Z;
wire [4:4] PADDR_m;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] component_state_ns_0_o2_1_17_Z;
wire [0:0] component_state_ns_0_o2_1_16_Z;
wire [0:0] component_state_ns_0_o2_1_15_Z;
wire [0:0] component_state_ns_0_o2_1_14_Z;
wire [0:0] component_state_ns_0_o2_1_13_Z;
wire [0:0] component_state_ns_0_o2_1_12_Z;
wire [0:0] async_state_ns_0_o3_19_Z;
wire [0:0] async_state_ns_0_o3_18_Z;
wire [0:0] async_state_ns_0_o3_17_Z;
wire [0:0] async_state_ns_0_o3_16_Z;
wire [0:0] async_state_ns_0_o3_15_Z;
wire [0:0] async_state_ns_0_o3_14_Z;
wire [0:0] async_state_ns_0_o3_20_Z;
wire [31:31] un1_spi_rx_data_i_0_Z;
wire [0:0] async_state_ns_0_o3_20_2_Z;
wire [0:0] component_state_ns_0_o2_1_22_Z;
wire [0:0] async_state_ns_0_o3_25_Z;
wire [2:2] component_state_ns_0_0_Z;
wire status_async_cycles_0_sqmuxa_2_3 ;
wire N_217_i ;
wire STAMP5_DRDY_TEMP_c_i ;
wire STAMP5_DRDY_SGR2_c_i ;
wire STAMP5_DRDY_SGR1_c_i ;
wire un1_reset_n_inv_1_RNI6P8M2_Z ;
wire N_6587_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire un89_paddr_0_RNI5DDR3_Z ;
wire GND ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9_Z ;
wire un1_new_avail_0_sqmuxa_3_3 ;
wire new_avail_0_sqmuxa_1 ;
wire un1_new_avail_1_sqmuxa_3_i ;
wire enable ;
wire spi_enable_RNO_Z ;
wire un1_component_state_6_i ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_Z ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_Z ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_Z ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1 ;
wire spi_dms1_cs_ldmx_3 ;
wire N_189_i ;
wire spi_temp_cs_13_iv_i_Z ;
wire un1_component_state_8_i ;
wire spi_dms2_cs_13_iv_i_Z ;
wire un1_component_state_12_i ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_4 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa_Z ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_3 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_3 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_3 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire un1_next_state_1_sqmuxa_Z ;
wire config_149 ;
wire N_260_i ;
wire N_259_i ;
wire N_258_i ;
wire N_257_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire N_822 ;
wire un1_component_state_4_i ;
wire N_834 ;
wire N_832 ;
wire N_831 ;
wire N_830 ;
wire N_829 ;
wire N_828 ;
wire N_825 ;
wire status_async_cycles_14_cry_0_0_Y_0 ;
wire N_146_i ;
wire N_144_i ;
wire N_142_i ;
wire un5_async_prescaler_count_cry_7_S_3 ;
wire un5_async_prescaler_count_cry_6_S_3 ;
wire un5_async_prescaler_count_cry_4_S_3 ;
wire un5_async_prescaler_count_cry_3_S_3 ;
wire un5_async_prescaler_count_cry_2_S_3 ;
wire un5_async_prescaler_count_cry_1_S_3 ;
wire un5_async_prescaler_count_cry_14_S_3 ;
wire un5_async_prescaler_count_cry_12_S_3 ;
wire un5_async_prescaler_count_cry_11_S_3 ;
wire un5_async_prescaler_count_cry_10_S_3 ;
wire un5_async_prescaler_count_cry_9_S_3 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S_0 ;
wire status_async_cycles_0_sqmuxa_1_Z ;
wire status_async_cycles_1_sqmuxa_Z ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y_0 ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y_0 ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y_0 ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y_0 ;
wire status_async_cycles_14_s_6_FCO_0 ;
wire status_async_cycles_14_s_6_Y_0 ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y_0 ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S_0 ;
wire un48_paddr_cry_0_Y_0 ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S_0 ;
wire un48_paddr_cry_1_Y_0 ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S_0 ;
wire un48_paddr_cry_2_Y_0 ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S_0 ;
wire un48_paddr_cry_3_Y_0 ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S_0 ;
wire un48_paddr_cry_4_Y_0 ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S_0 ;
wire un48_paddr_cry_5_Y_0 ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S_0 ;
wire un48_paddr_cry_6_Y_0 ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S_0 ;
wire un48_paddr_cry_7_Y_0 ;
wire polling_timeout_counter_s_1153_FCO ;
wire polling_timeout_counter_s_1153_S ;
wire polling_timeout_counter_s_1153_Y ;
wire un5_async_prescaler_count_s_1_1172_FCO ;
wire un5_async_prescaler_count_s_1_1172_S ;
wire un5_async_prescaler_count_s_1_1172_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_3 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_3 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_3 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_3 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_3 ;
wire un5_async_prescaler_count_cry_5_Y_3 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_3 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_3 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_3 ;
wire un5_async_prescaler_count_cry_8_Y_3 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_3 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_3 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_3 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_3 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_3 ;
wire un5_async_prescaler_count_cry_13_Y_3 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_3 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_3 ;
wire un5_async_prescaler_count_cry_15_Y_3 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_3 ;
wire un5_async_prescaler_count_cry_16_Y_3 ;
wire un5_async_prescaler_count_s_18_FCO_3 ;
wire un5_async_prescaler_count_s_18_S_3 ;
wire un5_async_prescaler_count_s_18_Y_3 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_3 ;
wire un5_async_prescaler_count_cry_17_Y_3 ;
wire N_803 ;
wire N_162 ;
wire N_802 ;
wire N_804 ;
wire N_800 ;
wire N_798 ;
wire N_793 ;
wire N_792 ;
wire N_799 ;
wire N_187 ;
wire N_794 ;
wire N_801 ;
wire N_795 ;
wire N_796 ;
wire N_797 ;
wire N_186 ;
wire spi_busy ;
wire un1_next_state_2_sqmuxa_1_1_Z ;
wire next_state_0_sqmuxa_Z ;
wire N_700 ;
wire N_676 ;
wire un89_paddr_0_1_Z ;
wire un89_paddr_0_Z ;
wire N_789 ;
wire N_790 ;
wire N_791 ;
wire un88_paddr_0_Z ;
wire un25_paddr_Z ;
wire N_271 ;
wire next_state_0_sqmuxa_1 ;
wire apb_spi_finished_0_sqmuxa ;
wire N_649 ;
wire N_274 ;
wire PREADY_0_sqmuxa ;
wire spi_enable_1_sqmuxa ;
wire spi_enable_0_sqmuxa ;
wire new_avail_0_sqmuxa ;
wire N_119_i ;
wire un1_new_avail_0_sqmuxa_1_i_0 ;
wire un28_paddr_i_0 ;
wire un1_async_prescaler_countlto18_2_Z ;
wire un28_paddr_1_Z ;
wire status_async_cycles_0_sqmuxa_2_0_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire un1_next_state_2_sqmuxa_1_0_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire un1_reset_n_inv_1_Z ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire apb_spi_finished_1_sqmuxa ;
wire un1_component_state_8_0_o2_0_0_Z ;
wire N_174 ;
wire N_165 ;
wire un14_delay_counter_Z ;
wire un15_delay_counter_Z ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa_Z ;
wire un1_component_state_6_0_1_Z ;
wire spi_dms1_cs_en_1_Z ;
wire PRDATA_1 ;
wire un30_async_state ;
wire un25_async_state ;
wire un1_async_prescaler_countlt12 ;
wire N_262 ;
wire N_189 ;
wire un80_paddr ;
wire un88_paddr_Z ;
wire N_625 ;
wire status_async_cycles_0_sqmuxa_Z ;
wire N_699 ;
wire N_265 ;
wire spi_temp_cs_1_sqmuxa_1_Z ;
wire un1_async_prescaler_countlt18 ;
wire delay_counterlde_0 ;
wire N_629 ;
wire N_267 ;
wire N_238 ;
wire spi_tx_data_0_sqmuxa_Z ;
wire N_1195 ;
wire N_175 ;
wire polling_timeout_counter_0_sqmuxa_Z ;
wire spi_dms1_cs_1_sqmuxa_1_Z ;
wire spi_dms1_cs_0_sqmuxa_3_Z ;
wire spi_dms2_cs_0_sqmuxa ;
wire N_290 ;
wire spi_temp_cs_0_sqmuxa_Z ;
wire un1_component_state_12_0_1_Z ;
wire un1_component_state_8_0_1_Z ;
wire spi_dms1_cs_en_3 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_3),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP5_DRDY_TEMP_c),
	.Y(STAMP5_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP5_DRDY_SGR2_c),
	.Y(STAMP5_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP5_DRDY_SGR1_c),
	.Y(STAMP5_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 un1_reset_n_inv_1_RNI6P8M2_0 (
	.A(un1_reset_n_inv_1_RNI6P8M2_Z),
	.Y(N_6587_i)
);
defparam un1_reset_n_inv_1_RNI6P8M2_0.INIT=2'h1;
  CFG1 \component_state_RNI8RLE[5]  (
	.A(component_state_3[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI8RLE[5] .INIT=2'h1;
// @20:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
// @20:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un89_paddr_0_RNI5DDR3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6587_i)
);
  CFG2 un89_paddr_0_RNI5DDR3 (
	.A(un1_reset_n_inv_i),
	.B(un1_reset_n_inv_1_RNI6P8M2_Z),
	.Y(un89_paddr_0_RNI5DDR3_Z)
);
defparam un89_paddr_0_RNI5DDR3.INIT=4'hE;
// @20:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[5]  (
	.Q(component_state_3[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9_Z),
	.EN(un1_new_avail_0_sqmuxa_3_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE new_avail (
	.Q(STAMP5_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(un1_new_avail_1_sqmuxa_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_enable_RNO_Z),
	.EN(un1_component_state_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP5_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP5_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP5_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms1_cs (
	.Q(STAMP5_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_3),
	.EN(N_189_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_temp_cs (
	.Q(STAMP5_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_13_iv_i_Z),
	.EN(un1_component_state_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms2_cs (
	.Q(STAMP5_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_13_iv_i_Z),
	.EN(un1_component_state_12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE PREADY (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_3[1]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_3[0]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_3),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_260_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_259_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_258_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_257_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[2]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2_Z[1]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_822),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_0[15]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[14]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[13]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_834),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_832),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_831),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_830),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_829),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_828),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_825),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_146_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_144_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_UND_TELEMETRY_4_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_142_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S_0),
	.Y(status_async_cycles_14_cry_0_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(status_async_cycles_1_sqmuxa_Z),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h50154;
// @20:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO_0),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y_0),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1_Z),
	.A(VCC),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h42800;
// @20:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y_0),
	.B(status_async_cycles_0_sqmuxa_2_3),
	.C(status_async_cycles_0_sqmuxa_1_Z),
	.D(GND),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h51144;
// @20:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S_0[0]),
	.Y(delay_counter_cry_Y_0[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y_0[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y_0[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y_0[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y_0[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y_0[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y_0[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y_0[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y_0[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y_0[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y_0[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y_0[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y_0[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y_0[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y_0[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y_0[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y_0[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y_0[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y_0[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y_0[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y_0[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y_0[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y_0[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y_0[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y_0[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y_0[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO_0[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y_0[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @20:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y_0[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @20:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S_0),
	.Y(un48_paddr_cry_0_Y_0),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S_0),
	.Y(un48_paddr_cry_1_Y_0),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S_0),
	.Y(un48_paddr_cry_2_Y_0),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S_0),
	.Y(un48_paddr_cry_3_Y_0),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S_0),
	.Y(un48_paddr_cry_4_Y_0),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S_0),
	.Y(un48_paddr_cry_5_Y_0),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S_0),
	.Y(un48_paddr_cry_6_Y_0),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S_0),
	.Y(un48_paddr_cry_7_Y_0),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @20:199
  ARI1 polling_timeout_counter_s_1153 (
	.FCO(polling_timeout_counter_s_1153_FCO),
	.S(polling_timeout_counter_s_1153_S),
	.Y(polling_timeout_counter_s_1153_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_1153.INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y_0[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_1153_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y_0[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y_0[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y_0[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y_0[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO_0[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y_0[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y_0[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_1_1172 (
	.FCO(un5_async_prescaler_count_s_1_1172_FCO),
	.S(un5_async_prescaler_count_s_1_1172_S),
	.Y(un5_async_prescaler_count_s_1_1172_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_1172.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_3),
	.Y(un5_async_prescaler_count_cry_1_Y_3),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_1172_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_3),
	.Y(un5_async_prescaler_count_cry_2_Y_3),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_3),
	.Y(un5_async_prescaler_count_cry_3_Y_3),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_3),
	.Y(un5_async_prescaler_count_cry_4_Y_3),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_3),
	.Y(un5_async_prescaler_count_cry_5_Y_3),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_3),
	.Y(un5_async_prescaler_count_cry_6_Y_3),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_3),
	.Y(un5_async_prescaler_count_cry_7_Y_3),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_3),
	.Y(un5_async_prescaler_count_cry_8_Y_3),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_3),
	.Y(un5_async_prescaler_count_cry_9_Y_3),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_3),
	.Y(un5_async_prescaler_count_cry_10_Y_3),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_3),
	.Y(un5_async_prescaler_count_cry_11_Y_3),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_3),
	.Y(un5_async_prescaler_count_cry_12_Y_3),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_3),
	.Y(un5_async_prescaler_count_cry_13_Y_3),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_3),
	.Y(un5_async_prescaler_count_cry_14_Y_3),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_3),
	.Y(un5_async_prescaler_count_cry_15_Y_3),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_3),
	.Y(un5_async_prescaler_count_cry_16_Y_3),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_3),
	.S(un5_async_prescaler_count_s_18_S_3),
	.Y(un5_async_prescaler_count_s_18_Y_3),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_3),
	.Y(un5_async_prescaler_count_cry_17_Y_3),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[14]),
	.Y(N_803),
	.B(N_162),
	.C(status_dms2_newVal_Z),
	.D(config_Z[14]),
	.A(un1_spi_rx_data_2_1_0_y0[14]),
	.FCI(un1_spi_rx_data_2_1_0_co0[14])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[14] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[14]),
	.Y(un1_spi_rx_data_2_1_0_y0[14]),
	.B(N_162),
	.C(measurement_dms2_Z[14]),
	.D(dummy_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[14] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[20]),
	.Y(N_809),
	.B(N_162),
	.C(measurement_temp_Z[4]),
	.D(config_Z[20]),
	.A(un1_spi_rx_data_2_1_0_y0[20]),
	.FCI(un1_spi_rx_data_2_1_0_co0[20])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[20] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[20]),
	.Y(un1_spi_rx_data_2_1_0_y0[20]),
	.B(N_162),
	.C(measurement_dms1_Z[4]),
	.D(dummy_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[20] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[16]),
	.Y(N_805),
	.B(N_162),
	.C(measurement_temp_Z[0]),
	.D(config_Z[16]),
	.A(un1_spi_rx_data_2_1_0_y0[16]),
	.FCI(un1_spi_rx_data_2_1_0_co0[16])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[16] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[16]),
	.Y(un1_spi_rx_data_2_1_0_y0[16]),
	.B(N_162),
	.C(measurement_dms1_Z[0]),
	.D(dummy_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[16] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[13]),
	.Y(N_802),
	.B(N_162),
	.C(status_temp_newVal_Z),
	.D(config_Z[13]),
	.A(un1_spi_rx_data_2_1_0_y0[13]),
	.FCI(un1_spi_rx_data_2_1_0_co0[13])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[13] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[13]),
	.Y(un1_spi_rx_data_2_1_0_y0[13]),
	.B(N_162),
	.C(measurement_dms2_Z[13]),
	.D(dummy_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[13] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[18]),
	.Y(N_807),
	.B(N_162),
	.C(measurement_temp_Z[2]),
	.D(config_Z[18]),
	.A(un1_spi_rx_data_2_1_0_y0[18]),
	.FCI(un1_spi_rx_data_2_1_0_co0[18])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[18] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[18]),
	.Y(un1_spi_rx_data_2_1_0_y0[18]),
	.B(N_162),
	.C(measurement_dms1_Z[2]),
	.D(dummy_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[18] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[15]),
	.Y(N_804),
	.B(N_162),
	.C(status_dms1_newVal_Z),
	.D(config_Z[15]),
	.A(un1_spi_rx_data_2_1_0_y0[15]),
	.FCI(un1_spi_rx_data_2_1_0_co0[15])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[15] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[15]),
	.Y(un1_spi_rx_data_2_1_0_y0[15]),
	.B(N_162),
	.C(measurement_dms2_Z[15]),
	.D(dummy_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[15] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[11]),
	.Y(N_800),
	.B(N_162),
	.C(status_dms2_overwrittenVal_Z),
	.D(config_Z[11]),
	.A(un1_spi_rx_data_2_1_0_y0[11]),
	.FCI(un1_spi_rx_data_2_1_0_co0[11])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[11] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[11]),
	.Y(un1_spi_rx_data_2_1_0_y0[11]),
	.B(N_162),
	.C(measurement_dms2_Z[11]),
	.D(dummy_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[11] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[30]),
	.Y(N_819),
	.B(N_162),
	.C(measurement_temp_Z[14]),
	.D(config_Z[30]),
	.A(un1_spi_rx_data_2_1_0_y0[30]),
	.FCI(un1_spi_rx_data_2_1_0_co0[30])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[30] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[30]),
	.Y(un1_spi_rx_data_2_1_0_y0[30]),
	.B(N_162),
	.C(measurement_dms1_Z[14]),
	.D(dummy_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[30] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[28]),
	.Y(N_817),
	.B(N_162),
	.C(measurement_temp_Z[12]),
	.D(config_Z[28]),
	.A(un1_spi_rx_data_2_1_0_y0[28]),
	.FCI(un1_spi_rx_data_2_1_0_co0[28])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[28] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[28]),
	.Y(un1_spi_rx_data_2_1_0_y0[28]),
	.B(N_162),
	.C(measurement_dms1_Z[12]),
	.D(dummy_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[28] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[9]),
	.Y(N_798),
	.B(N_162),
	.C(status_async_cycles_Z[6]),
	.D(config_Z[9]),
	.A(un1_spi_rx_data_2_1_0_y0[9]),
	.FCI(un1_spi_rx_data_2_1_0_co0[9])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[9] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[9]),
	.Y(un1_spi_rx_data_2_1_0_y0[9]),
	.B(N_162),
	.C(measurement_dms2_Z[9]),
	.D(dummy_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[9] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[27]),
	.Y(N_816),
	.B(N_162),
	.C(measurement_temp_Z[11]),
	.D(config_Z[27]),
	.A(un1_spi_rx_data_2_1_0_y0[27]),
	.FCI(un1_spi_rx_data_2_1_0_co0[27])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[27] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[27]),
	.Y(un1_spi_rx_data_2_1_0_y0[27]),
	.B(N_162),
	.C(measurement_dms1_Z[11]),
	.D(dummy_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[27] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[4]),
	.Y(N_793),
	.B(N_162),
	.C(status_async_cycles_Z[1]),
	.D(config_Z[4]),
	.A(un1_spi_rx_data_2_1_0_y0[4]),
	.FCI(un1_spi_rx_data_2_1_0_co0[4])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[4] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[4]),
	.Y(un1_spi_rx_data_2_1_0_y0[4]),
	.B(N_162),
	.C(measurement_dms2_Z[4]),
	.D(dummy_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[4] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[29]),
	.Y(N_818),
	.B(N_162),
	.C(measurement_temp_Z[13]),
	.D(config_Z[29]),
	.A(un1_spi_rx_data_2_1_0_y0[29]),
	.FCI(un1_spi_rx_data_2_1_0_co0[29])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[29] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[29]),
	.Y(un1_spi_rx_data_2_1_0_y0[29]),
	.B(N_162),
	.C(measurement_dms1_Z[13]),
	.D(dummy_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[29] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[23]),
	.Y(N_812),
	.B(N_162),
	.C(measurement_temp_Z[7]),
	.D(config_Z[23]),
	.A(un1_spi_rx_data_2_1_0_y0[23]),
	.FCI(un1_spi_rx_data_2_1_0_co0[23])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[23] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[23]),
	.Y(un1_spi_rx_data_2_1_0_y0[23]),
	.B(N_162),
	.C(measurement_dms1_Z[7]),
	.D(dummy_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[23] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[21]),
	.Y(N_810),
	.B(N_162),
	.C(measurement_temp_Z[5]),
	.D(config_Z[21]),
	.A(un1_spi_rx_data_2_1_0_y0[21]),
	.FCI(un1_spi_rx_data_2_1_0_co0[21])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[21] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[21]),
	.Y(un1_spi_rx_data_2_1_0_y0[21]),
	.B(N_162),
	.C(measurement_dms1_Z[5]),
	.D(dummy_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[21] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[19]),
	.Y(N_808),
	.B(N_162),
	.C(measurement_temp_Z[3]),
	.D(config_Z[19]),
	.A(un1_spi_rx_data_2_1_0_y0[19]),
	.FCI(un1_spi_rx_data_2_1_0_co0[19])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[19] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[19]),
	.Y(un1_spi_rx_data_2_1_0_y0[19]),
	.B(N_162),
	.C(measurement_dms1_Z[3]),
	.D(dummy_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[19] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[3]),
	.Y(N_792),
	.B(N_162),
	.C(status_async_cycles_Z[0]),
	.D(config_Z[3]),
	.A(un1_spi_rx_data_2_1_0_y0[3]),
	.FCI(un1_spi_rx_data_2_1_0_co0[3])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[3] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[3]),
	.Y(un1_spi_rx_data_2_1_0_y0[3]),
	.B(N_162),
	.C(measurement_dms2_Z[3]),
	.D(dummy_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[3] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[10]),
	.Y(N_799),
	.B(N_162),
	.C(status_temp_overwrittenVal_Z),
	.D(config_Z[10]),
	.A(un1_spi_rx_data_2_1_0_y0[10]),
	.FCI(un1_spi_rx_data_2_1_0_co0[10])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[10] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[10]),
	.Y(un1_spi_rx_data_2_1_0_y0[10]),
	.B(N_162),
	.C(measurement_dms2_Z[10]),
	.D(dummy_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[10] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_2[26]),
	.Y(N_187),
	.B(N_162),
	.C(measurement_temp_Z[10]),
	.D(config_Z[26]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[26])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[26] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_2[26]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.B(N_162),
	.C(measurement_dms1_Z[10]),
	.D(dummy_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[26] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[17]),
	.Y(N_806),
	.B(N_162),
	.C(measurement_temp_Z[1]),
	.D(config_Z[17]),
	.A(un1_spi_rx_data_2_1_0_y0[17]),
	.FCI(un1_spi_rx_data_2_1_0_co0[17])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[17] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[17]),
	.Y(un1_spi_rx_data_2_1_0_y0[17]),
	.B(N_162),
	.C(measurement_dms1_Z[1]),
	.D(dummy_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[17] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[5]),
	.Y(N_794),
	.B(N_162),
	.C(status_async_cycles_Z[2]),
	.D(config_Z[5]),
	.A(un1_spi_rx_data_2_1_0_y0[5]),
	.FCI(un1_spi_rx_data_2_1_0_co0[5])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[5] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[5]),
	.Y(un1_spi_rx_data_2_1_0_y0[5]),
	.B(N_162),
	.C(measurement_dms2_Z[5]),
	.D(dummy_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[5] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[12]),
	.Y(N_801),
	.B(N_162),
	.C(status_dms1_overwrittenVal_Z),
	.D(config_Z[12]),
	.A(un1_spi_rx_data_2_1_0_y0[12]),
	.FCI(un1_spi_rx_data_2_1_0_co0[12])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[12] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[12]),
	.Y(un1_spi_rx_data_2_1_0_y0[12]),
	.B(N_162),
	.C(measurement_dms2_Z[12]),
	.D(dummy_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[12] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[6]),
	.Y(N_795),
	.B(N_162),
	.C(status_async_cycles_Z[3]),
	.D(config_Z[6]),
	.A(un1_spi_rx_data_2_1_0_y0[6]),
	.FCI(un1_spi_rx_data_2_1_0_co0[6])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[6] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[6]),
	.Y(un1_spi_rx_data_2_1_0_y0[6]),
	.B(N_162),
	.C(measurement_dms2_Z[6]),
	.D(dummy_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[6] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[7]),
	.Y(N_796),
	.B(N_162),
	.C(status_async_cycles_Z[4]),
	.D(config_Z[7]),
	.A(un1_spi_rx_data_2_1_0_y0[7]),
	.FCI(un1_spi_rx_data_2_1_0_co0[7])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[7] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[7]),
	.Y(un1_spi_rx_data_2_1_0_y0[7]),
	.B(N_162),
	.C(measurement_dms2_Z[7]),
	.D(dummy_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[7] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[8]),
	.Y(N_797),
	.B(N_162),
	.C(status_async_cycles_Z[5]),
	.D(config_Z[8]),
	.A(un1_spi_rx_data_2_1_0_y0[8]),
	.FCI(un1_spi_rx_data_2_1_0_co0[8])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[8] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[8]),
	.Y(un1_spi_rx_data_2_1_0_y0[8]),
	.B(N_162),
	.C(measurement_dms2_Z[8]),
	.D(dummy_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[8] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[22]),
	.Y(N_811),
	.B(N_162),
	.C(measurement_temp_Z[6]),
	.D(config_Z[22]),
	.A(un1_spi_rx_data_2_1_0_y0[22]),
	.FCI(un1_spi_rx_data_2_1_0_co0[22])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[22] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[22]),
	.Y(un1_spi_rx_data_2_1_0_y0[22]),
	.B(N_162),
	.C(measurement_dms1_Z[6]),
	.D(dummy_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[22] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[25]),
	.Y(N_814),
	.B(N_162),
	.C(measurement_temp_Z[9]),
	.D(config_Z[25]),
	.A(un1_spi_rx_data_2_1_0_y0[25]),
	.FCI(un1_spi_rx_data_2_1_0_co0[25])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[25] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[25]),
	.Y(un1_spi_rx_data_2_1_0_y0[25]),
	.B(N_162),
	.C(measurement_dms1_Z[9]),
	.D(dummy_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[25] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S_4[24]),
	.Y(N_186),
	.B(N_162),
	.C(measurement_temp_Z[8]),
	.D(config_Z[24]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[24])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[24] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S_4[24]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.B(N_162),
	.C(measurement_dms1_Z[8]),
	.D(dummy_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[24] .INIT=20'h0FA44;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1_1 (
	.A(component_state_Z[2]),
	.B(spi_busy),
	.C(component_state_Z[1]),
	.D(component_state_Z[4]),
	.Y(un1_next_state_2_sqmuxa_1_1_Z)
);
defparam un1_next_state_2_sqmuxa_1_1.INIT=16'hFFBA;
// @20:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(drdy_flank_detected_temp_Z),
	.D(drdy_flank_detected_dms2_Z),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hCCC8;
// @20:199
  CFG4 \component_state_ns_0_1[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_ns_0_1_1_Z[0]),
	.C(apb_is_atomic_Z),
	.D(component_state_Z[2]),
	.Y(component_state_ns_0_1_Z[0])
);
defparam \component_state_ns_0_1[0] .INIT=16'h3733;
// @20:199
  CFG4 \component_state_ns_0_1_1[0]  (
	.A(N_700),
	.B(next_state_0_sqmuxa_Z),
	.C(N_676),
	.D(MSS_STAMP_UND_TELEMETRY_4_PSELx),
	.Y(component_state_ns_0_1_1_Z[0])
);
defparam \component_state_ns_0_1_1[0] .INIT=16'h5F5D;
// @20:397
  CFG4 un89_paddr_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un89_paddr_0_1_Z),
	.Y(un89_paddr_0_Z)
);
defparam un89_paddr_0.INIT=16'h0010;
// @20:397
  CFG2 un89_paddr_0_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un89_paddr_0_1_Z)
);
defparam un89_paddr_0_1.INIT=4'h1;
// @20:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @20:397
  CFG2 un88_paddr_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un88_paddr_0_Z)
);
defparam un88_paddr_0.INIT=4'h8;
// @20:199
  CFG2 \async_state_ns_0_a3_0_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(async_state_Z[1]),
	.Y(async_state_ns_0_a3_0_0_Z[0])
);
defparam \async_state_ns_0_a3_0_0[0] .INIT=4'h1;
// @20:205
  CFG2 spi_dms1_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[4])
);
defparam spi_dms1_cs_ldmx_RNO.INIT=4'h8;
// @20:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(STAMP5_DRDY_TEMP_c),
	.Y(un25_paddr_Z)
);
defparam un25_paddr.INIT=4'h2;
// @20:199
  CFG2 \un1_spi_rx_data_i_a2_2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2_2[31] .INIT=4'h2;
// @20:355
  CFG2 next_state_0_sqmuxa_1_0_a2 (
	.A(un14_paddr_i_0),
	.B(apb_spi_finished_Z),
	.Y(next_state_0_sqmuxa_1)
);
defparam next_state_0_sqmuxa_1_0_a2.INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @20:199
  CFG2 \component_state_ns_0_a2[0]  (
	.A(component_state_3[5]),
	.B(component_state_Z[0]),
	.Y(N_700)
);
defparam \component_state_ns_0_a2[0] .INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_0_o2_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_649)
);
defparam \component_state_ns_0_o2_0[0] .INIT=4'h7;
// @20:205
  CFG2 un1_component_state_9_0_a2_0 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_274)
);
defparam un1_component_state_9_0_a2_0.INIT=4'h8;
// @20:415
  CFG2 PREADY_0_sqmuxa_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(PREADY_0_sqmuxa)
);
defparam PREADY_0_sqmuxa_0_a2.INIT=4'h4;
// @20:199
  CFG2 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_1_sqmuxa)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=4'h4;
// @20:199
  CFG2 component_state_tr14 (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_0_sqmuxa)
);
defparam component_state_tr14.INIT=4'h8;
// @20:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.B(component_state_3[5]),
	.Y(config_8[31])
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @20:199
  CFG2 \async_state_ns_0_a3_2[1]  (
	.A(new_avail_0_sqmuxa),
	.B(N_119_i),
	.Y(un1_new_avail_0_sqmuxa_1_i_0)
);
defparam \async_state_ns_0_a3_2[1] .INIT=4'h1;
// @20:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @20:440
  CFG4 un1_async_prescaler_countlto18_2 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[17]),
	.C(async_prescaler_count_Z[16]),
	.D(async_prescaler_count_Z[15]),
	.Y(un1_async_prescaler_countlto18_2_Z)
);
defparam un1_async_prescaler_countlto18_2.INIT=16'h7FFF;
// @20:355
  CFG4 un28_paddr_1 (
	.A(STAMP5_DRDY_SGR2_c),
	.B(un48_paddr_cry_7_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7F3F;
// @20:271
  CFG3 status_async_cycles_0_sqmuxa_2_0 (
	.A(async_state_Z[0]),
	.B(async_state_Z[1]),
	.C(component_state_Z[0]),
	.Y(status_async_cycles_0_sqmuxa_2_0_Z)
);
defparam status_async_cycles_0_sqmuxa_2_0.INIT=8'h10;
// @20:199
  CFG4 \component_state_ns_0_o2_1_17[0]  (
	.A(delay_counter_Z[9]),
	.B(delay_counter_Z[8]),
	.C(delay_counter_Z[7]),
	.D(delay_counter_Z[6]),
	.Y(component_state_ns_0_o2_1_17_Z[0])
);
defparam \component_state_ns_0_o2_1_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_16[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[24]),
	.Y(component_state_ns_0_o2_1_16_Z[0])
);
defparam \component_state_ns_0_o2_1_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_15[0]  (
	.A(delay_counter_Z[23]),
	.B(delay_counter_Z[22]),
	.C(delay_counter_Z[21]),
	.D(delay_counter_Z[20]),
	.Y(component_state_ns_0_o2_1_15_Z[0])
);
defparam \component_state_ns_0_o2_1_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_14[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[17]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[13]),
	.Y(component_state_ns_0_o2_1_14_Z[0])
);
defparam \component_state_ns_0_o2_1_14[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_13[0]  (
	.A(delay_counter_Z[5]),
	.B(delay_counter_Z[4]),
	.C(delay_counter_Z[3]),
	.D(delay_counter_Z[2]),
	.Y(component_state_ns_0_o2_1_13_Z[0])
);
defparam \component_state_ns_0_o2_1_13[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_12[0]  (
	.A(delay_counter_Z[12]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(component_state_ns_0_o2_1_12_Z[0])
);
defparam \component_state_ns_0_o2_1_12[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_19[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(async_state_ns_0_o3_19_Z[0])
);
defparam \async_state_ns_0_o3_19[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_18[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_18_Z[0])
);
defparam \async_state_ns_0_o3_18[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_17[0]  (
	.A(delay_counter_Z[24]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_17_Z[0])
);
defparam \async_state_ns_0_o3_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_16[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(async_state_ns_0_o3_16_Z[0])
);
defparam \async_state_ns_0_o3_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_15[0]  (
	.A(delay_counter_Z[17]),
	.B(delay_counter_Z[14]),
	.C(delay_counter_Z[13]),
	.D(delay_counter_Z[12]),
	.Y(async_state_ns_0_o3_15_Z[0])
);
defparam \async_state_ns_0_o3_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_14[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[9]),
	.C(delay_counter_Z[8]),
	.D(delay_counter_Z[7]),
	.Y(async_state_ns_0_o3_14_Z[0])
);
defparam \async_state_ns_0_o3_14[0] .INIT=16'hFFFE;
// @20:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[3]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[3]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @20:205
  CFG3 un1_next_state_2_sqmuxa_1_0 (
	.A(component_state_Z[3]),
	.B(spi_busy),
	.C(component_state_Z[0]),
	.Y(un1_next_state_2_sqmuxa_1_0_Z)
);
defparam un1_next_state_2_sqmuxa_1_0.INIT=8'hEA;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @20:199
  CFG3 un1_reset_n_inv_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(component_state_Z[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1_Z)
);
defparam un1_reset_n_inv_1.INIT=8'hBF;
// @20:271
  CFG3 apb_spi_finished_1_sqmuxa_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.Y(apb_spi_finished_1_sqmuxa)
);
defparam apb_spi_finished_1_sqmuxa_0_a2.INIT=8'h80;
// @20:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_Z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @20:199
  CFG4 \async_state_ns_0_o3_20[0]  (
	.A(delay_counter_Z[19]),
	.B(delay_counter_Z[16]),
	.C(delay_counter_Z[15]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_20_Z[0])
);
defparam \async_state_ns_0_o3_20[0] .INIT=16'hFFFE;
// @20:205
  CFG3 un1_component_state_8_0_o2_0_0 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(component_state_Z[1]),
	.Y(un1_component_state_8_0_o2_0_0_Z)
);
defparam un1_component_state_8_0_o2_0_0.INIT=8'hF8;
// @20:205
  CFG2 status_temp_overwrittenVal_9 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_temp_newVal_Z),
	.Y(status_temp_overwrittenVal_9_Z)
);
defparam status_temp_overwrittenVal_9.INIT=4'h8;
// @20:205
  CFG2 status_dms1_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms1_newVal_Z),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_162)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @27:749
  CFG4 un28_paddr_RNIA6T01 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_174)
);
defparam un28_paddr_RNIA6T01.INIT=16'h7FFF;
// @20:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(apb_spi_finished_1_sqmuxa),
	.Y(un1_apb_spi_finished_1)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @20:205
  CFG3 un1_component_state_12_0_o2 (
	.A(component_state_Z[2]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[4]),
	.Y(N_165)
);
defparam un1_component_state_12_0_o2.INIT=8'hF8;
// @20:415
  CFG3 new_avail_0_sqmuxa_0_a2 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(apb_is_reset_Z),
	.Y(new_avail_0_sqmuxa)
);
defparam new_avail_0_sqmuxa_0_a2.INIT=8'h20;
// @20:238
  CFG3 un14_delay_counter (
	.A(drdy_flank_detected_temp_Z),
	.B(drdy_flank_detected_dms2_Z),
	.C(drdy_flank_detected_dms1_Z),
	.Y(un14_delay_counter_Z)
);
defparam un14_delay_counter.INIT=8'hFE;
// @20:238
  CFG3 un15_delay_counter (
	.A(drdy_flank_detected_temp_Z),
	.B(drdy_flank_detected_dms2_Z),
	.C(drdy_flank_detected_dms1_Z),
	.Y(un15_delay_counter_Z)
);
defparam un15_delay_counter.INIT=8'h02;
// @20:205
  CFG2 status_dms2_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms2_newVal_Z),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_4 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_4_3)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=4'hD;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_3 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_3_3)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=4'hD;
// @20:205
  CFG2 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_3)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=4'hD;
// @20:199
  CFG2 \spi_tx_data_RNO[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.B(component_state_3[5]),
	.Y(N_1103_i)
);
defparam \spi_tx_data_RNO[5] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.B(component_state_3[5]),
	.Y(N_1104_i)
);
defparam \spi_tx_data_RNO[4] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.B(component_state_3[5]),
	.Y(N_1105_i)
);
defparam \spi_tx_data_RNO[3] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.B(component_state_3[5]),
	.Y(N_1106_i)
);
defparam \spi_tx_data_RNO[2] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(component_state_3[5]),
	.Y(N_1107_i)
);
defparam \spi_tx_data_RNO[1] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.B(component_state_3[5]),
	.Y(N_102_i)
);
defparam \spi_tx_data_RNO[0] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.B(component_state_3[5]),
	.Y(N_260_i)
);
defparam \spi_tx_data_RNO[15] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.B(component_state_3[5]),
	.Y(N_259_i)
);
defparam \spi_tx_data_RNO[14] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.B(component_state_3[5]),
	.Y(N_258_i)
);
defparam \spi_tx_data_RNO[13] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.B(component_state_3[5]),
	.Y(N_257_i)
);
defparam \spi_tx_data_RNO[12] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.B(component_state_3[5]),
	.Y(N_91_i)
);
defparam \spi_tx_data_RNO[11] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.B(component_state_3[5]),
	.Y(N_92_i)
);
defparam \spi_tx_data_RNO[10] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.B(component_state_3[5]),
	.Y(N_93_i)
);
defparam \spi_tx_data_RNO[9] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.B(component_state_3[5]),
	.Y(N_94_i)
);
defparam \spi_tx_data_RNO[8] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.B(component_state_3[5]),
	.Y(N_95_i)
);
defparam \spi_tx_data_RNO[7] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.B(component_state_3[5]),
	.Y(N_96_i)
);
defparam \spi_tx_data_RNO[6] .INIT=4'hE;
// @20:199
  CFG2 \config_RNI2NDU[31]  (
	.A(component_state_3[5]),
	.B(config_Z[31]),
	.Y(N_119_i)
);
defparam \config_RNI2NDU[31] .INIT=4'h8;
// @20:199
  CFG4 \spi_request_for_ldmx[0]  (
	.A(component_state_Z[3]),
	.B(spi_request_for_Z[0]),
	.C(spi_dms2_cs_1_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(spi_request_for_ldmx_3[0])
);
defparam \spi_request_for_ldmx[0] .INIT=16'hFACC;
// @20:199
  CFG4 \spi_request_for_ldmx[1]  (
	.A(LED_FPGA_LOADED),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(spi_request_for_Z[1]),
	.D(component_state_Z[3]),
	.Y(spi_request_for_ldmx_3[1])
);
defparam \spi_request_for_ldmx[1] .INIT=16'hFAD8;
// @20:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_804),
	.Y(un1_spi_rx_data_0[15])
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_1[14])
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_802),
	.Y(un1_spi_rx_data_2[13])
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_800),
	.Y(un1_spi_rx_data_3[11])
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_794),
	.Y(un1_spi_rx_data_2[5])
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_793),
	.Y(un1_spi_rx_data_2[4])
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_795),
	.Y(N_828)
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_796),
	.Y(N_829)
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_797),
	.Y(N_830)
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_792),
	.Y(N_825)
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_798),
	.Y(N_831)
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_799),
	.Y(N_832)
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_801),
	.Y(N_834)
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @20:205
  CFG4 un1_component_state_6_0_1 (
	.A(component_state_Z[0]),
	.B(spi_enable_1_sqmuxa),
	.C(component_state_Z[4]),
	.D(component_state_Z[2]),
	.Y(un1_component_state_6_0_1_Z)
);
defparam un1_component_state_6_0_1.INIT=16'hFFFE;
// @20:199
  CFG4 spi_dms1_cs_en_1 (
	.A(component_state_Z[4]),
	.B(apb_is_atomic_Z),
	.C(N_274),
	.D(component_state_Z[2]),
	.Y(spi_dms1_cs_en_1_Z)
);
defparam spi_dms1_cs_en_1.INIT=16'h0105;
  CFG3 un1_reset_n_inv_1_RNIDT4V (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(un1_reset_n_inv_1_Z),
	.Y(PRDATA_1)
);
defparam un1_reset_n_inv_1_RNIDT4V.INIT=8'h04;
// @20:199
  CFG4 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.C(measurement_temp_Z[15]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=16'h1311;
// @20:199
  CFG4 \async_state_ns_0_o3_20_2[0]  (
	.A(delay_counter_Z[4]),
	.B(delay_counter_Z[3]),
	.C(component_state_Z[0]),
	.D(async_state_ns_0_o3_14_Z[0]),
	.Y(async_state_ns_0_o3_20_2_Z[0])
);
defparam \async_state_ns_0_o3_20_2[0] .INIT=16'hFFEF;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles_Z[2]),
	.B(status_async_cycles_Z[1]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6  (
	.A(status_async_cycles_Z[2]),
	.B(status_async_cycles_Z[0]),
	.C(un25_async_statelto6_3),
	.D(status_async_cycles_Z[1]),
	.Y(un25_async_state)
);
defparam \op_gt.un25_async_statelto6 .INIT=16'hFEFA;
// @20:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0_a2 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_0_a2.INIT=16'h8A0A;
// @20:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1_Z[15]),
	.B(dummy_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_162),
	.Y(N_262)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @20:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP5_DRDY_SGR1_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP5_DRDY_SGR2_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP5_DRDY_TEMP_c),
	.B(N_119_i),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 spi_temp_cs_13_iv_i (
	.A(spi_request_for_2_sqmuxa_Z),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(component_state_Z[3]),
	.Y(spi_temp_cs_13_iv_i_Z)
);
defparam spi_temp_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG3 spi_dms2_cs_13_iv_i (
	.A(spi_dms2_cs_1_sqmuxa_1),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(component_state_Z[3]),
	.Y(spi_dms2_cs_13_iv_i_Z)
);
defparam spi_dms2_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG3 \PRDATA_RNO[26]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(N_187),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_144_i)
);
defparam \PRDATA_RNO[26] .INIT=8'hC8;
// @20:199
  CFG3 \PRDATA_RNO[24]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(N_186),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_142_i)
);
defparam \PRDATA_RNO[24] .INIT=8'hC8;
// @20:199
  CFG4 \component_state_ns_0_o2_1_22[0]  (
	.A(component_state_ns_0_o2_1_17_Z[0]),
	.B(component_state_ns_0_o2_1_16_Z[0]),
	.C(component_state_ns_0_o2_1_15_Z[0]),
	.D(component_state_ns_0_o2_1_14_Z[0]),
	.Y(component_state_ns_0_o2_1_22_Z[0])
);
defparam \component_state_ns_0_o2_1_22[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_25[0]  (
	.A(async_state_ns_0_o3_18_Z[0]),
	.B(async_state_ns_0_o3_20_Z[0]),
	.C(async_state_ns_0_o3_19_Z[0]),
	.D(async_state_ns_0_o3_17_Z[0]),
	.Y(async_state_ns_0_o3_25_Z[0])
);
defparam \async_state_ns_0_o3_25[0] .INIT=16'hFFFE;
// @20:355
  CFG4 un28_paddr (
	.A(un28_paddr_1_Z),
	.B(STAMP5_DRDY_SGR1_c),
	.C(un25_paddr_Z),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFBFA;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_3[5]),
	.C(PREADY_0_sqmuxa),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_4)
);
defparam un1_PREADY_0_sqmuxa_2_0_0.INIT=16'hFFFE;
// @20:199
  CFG3 \component_state_ns_0_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(component_state_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0_0[3] .INIT=8'hEA;
// @20:205
  CFG4 un1_component_state_8_0_o2 (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un1_component_state_8_0_o2_0_0_Z),
	.D(un14_paddr_i_0),
	.Y(N_189)
);
defparam un1_component_state_8_0_o2.INIT=16'hF8FC;
  CFG4 un1_reset_n_inv_1_RNI6P8M2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(PRDATA_1),
	.Y(un1_reset_n_inv_1_RNI6P8M2_Z)
);
defparam un1_reset_n_inv_1_RNI6P8M2.INIT=16'h1000;
// @20:199
  CFG4 \component_state_ns_0_o2_1[0]  (
	.A(async_state_ns_0_o3_20_Z[0]),
	.B(component_state_ns_0_o2_1_22_Z[0]),
	.C(component_state_ns_0_o2_1_13_Z[0]),
	.D(component_state_ns_0_o2_1_12_Z[0]),
	.Y(N_676)
);
defparam \component_state_ns_0_o2_1[0] .INIT=16'hFFFE;
// @20:387
  CFG4 un80_paddr_0_a2 (
	.A(N_271),
	.B(N_292),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2.INIT=16'h0008;
// @20:397
  CFG4 un88_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un88_paddr_0_Z),
	.Y(un88_paddr_Z)
);
defparam un88_paddr.INIT=16'h2000;
// @20:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(async_state_ns_0_o3_15_Z[0]),
	.B(async_state_ns_0_o3_16_Z[0]),
	.C(async_state_ns_0_o3_25_Z[0]),
	.D(async_state_ns_0_o3_20_2_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \un1_spi_rx_data[2]  (
	.A(spi_rx_data[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_791),
	.Y(un1_spi_rx_data_3[2])
);
defparam \un1_spi_rx_data[2] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[1]  (
	.A(spi_rx_data[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_790),
	.Y(un1_spi_rx_data_2_Z[1])
);
defparam \un1_spi_rx_data[1] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[0]  (
	.A(spi_rx_data[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_789),
	.Y(N_822)
);
defparam \un1_spi_rx_data[0] .INIT=16'hFE02;
// @20:199
  CFG4 spi_dms1_cs_RNO (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un1_component_state_8_0_o2_0_0_Z),
	.D(un14_paddr_i_0),
	.Y(N_189_i)
);
defparam spi_dms1_cs_RNO.INIT=16'h0703;
// @20:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_3[5]),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @20:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(status_async_cycles_0_sqmuxa_2_0_Z),
	.B(N_676),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0002;
// @20:199
  CFG2 \component_state_ns_i_a2[5]  (
	.A(N_676),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2[5] .INIT=4'h1;
// @27:749
  CFG3 \component_state_RNIDFF11[0]  (
	.A(component_state_3[5]),
	.B(N_676),
	.C(component_state_Z[0]),
	.Y(N_265)
);
defparam \component_state_RNIDFF11[0] .INIT=8'hC8;
// @20:218
  CFG2 spi_temp_cs_1_sqmuxa_1 (
	.A(N_676),
	.B(config_Z[30]),
	.Y(spi_temp_cs_1_sqmuxa_1_Z)
);
defparam spi_temp_cs_1_sqmuxa_1.INIT=4'h4;
// @20:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @20:199
  CFG4 \PRDATA_RNO[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(config_Z[31]),
	.C(N_262),
	.D(N_271),
	.Y(N_146_i)
);
defparam \PRDATA_RNO[31] .INIT=16'h0405;
// @27:749
  CFG4 un1_next_state_2_sqmuxa_1_0_RNIRBFM (
	.A(un1_next_state_2_sqmuxa_1_1_Z),
	.B(component_state_3[5]),
	.C(N_676),
	.D(un1_next_state_2_sqmuxa_1_0_Z),
	.Y(delay_counterlde_0)
);
defparam un1_next_state_2_sqmuxa_1_0_RNIRBFM.INIT=16'hC0D5;
// @20:199
  CFG4 \async_state_ns_0_a3_0[1]  (
	.A(spi_request_for_Z[0]),
	.B(N_625),
	.C(async_state_Z[0]),
	.D(async_state_Z[1]),
	.Y(N_629)
);
defparam \async_state_ns_0_a3_0[1] .INIT=16'h0002;
// @20:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms1_newVal_Z),
	.B(status_dms2_newVal_Z),
	.C(spi_temp_cs_1_sqmuxa_1_Z),
	.D(component_state_3[5]),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @20:205
  CFG4 un1_component_state_6_0_a2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(config_Z[31]),
	.D(component_state_3[5]),
	.Y(N_267)
);
defparam un1_component_state_6_0_a2.INIT=16'h0D00;
// @20:199
  CFG4 \component_state_ns_0_0_a2_0[1]  (
	.A(component_state_3[5]),
	.B(next_state_0_sqmuxa_Z),
	.C(N_676),
	.D(MSS_STAMP_UND_TELEMETRY_4_PSELx),
	.Y(N_238)
);
defparam \component_state_ns_0_0_a2_0[1] .INIT=16'h0200;
// @20:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(N_265),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(N_265),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(N_265),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(N_265),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(N_265),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(N_265),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(N_265),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(N_265),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(N_265),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(N_265),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(N_265),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(N_265),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(N_265),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(N_265),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(N_265),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(N_265),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(N_265),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(N_265),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(N_265),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(N_265),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(N_265),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(N_265),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(N_265),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h8;
// @20:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_3[5]),
	.C(N_676),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @20:199
  CFG3 \component_state_ns_i_a3_i_0_a2_0[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(component_state_3[5]),
	.Y(N_1195)
);
defparam \component_state_ns_i_a3_i_0_a2_0[4] .INIT=8'h20;
// @20:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(N_676),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @20:205
  CFG3 un1_component_state_12_0_o2_0 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(N_676),
	.Y(N_175)
);
defparam un1_component_state_12_0_o2_0.INIT=8'hFD;
// @20:199
  CFG4 \config_RNO[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_3[5]),
	.Y(un1_component_state_4_i)
);
defparam \config_RNO[31] .INIT=16'h8F80;
// @20:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un88_paddr_Z),
	.C(component_state_Z[3]),
	.D(N_119_i),
	.Y(un1_dummy_0_sqmuxa_3)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @20:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(spi_enable_0_sqmuxa),
	.B(delay_counter_s[6]),
	.C(N_265),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hCFCA;
// @20:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y_0[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(N_265),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hAC;
// @20:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state_Z[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @20:446
  CFG4 status_async_cycles_0_sqmuxa_1 (
	.A(un25_async_state),
	.B(async_state_Z[1]),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2_Z),
	.Y(status_async_cycles_0_sqmuxa_1_Z)
);
defparam status_async_cycles_0_sqmuxa_1.INIT=16'h0008;
// @20:446
  CFG4 status_async_cycles_1_sqmuxa (
	.A(un30_async_state),
	.B(async_state_Z[0]),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2_Z),
	.Y(status_async_cycles_1_sqmuxa_Z)
);
defparam status_async_cycles_1_sqmuxa.INIT=16'h0008;
// @4:2101
  CFG4 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_5),
	.B(polling_timeout_counter22lto7_4),
	.C(un1_async_prescaler_countlt18),
	.D(un1_async_prescaler_countlto18_2_Z),
	.Y(polling_timeout_counter_0_sqmuxa_Z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=16'h000E;
// @20:199
  CFG4 \async_state_ns_0[1]  (
	.A(N_625),
	.B(async_state_Z[1]),
	.C(un1_new_avail_0_sqmuxa_1_i_0),
	.D(N_629),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF80;
// @20:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(component_state_3[5]),
	.D(N_676),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @20:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(component_state_3[5]),
	.D(N_676),
	.Y(spi_dms1_cs_0_sqmuxa_3_Z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @20:216
  CFG4 spi_dms2_cs_0_sqmuxa_0_a2 (
	.A(component_state_3[5]),
	.B(spi_temp_cs_1_sqmuxa_1_Z),
	.C(drdy_flank_detected_dms2_Z),
	.D(drdy_flank_detected_dms1_Z),
	.Y(spi_dms2_cs_0_sqmuxa)
);
defparam spi_dms2_cs_0_sqmuxa_0_a2.INIT=16'hAA2A;
// @20:216
  CFG4 spi_dms2_cs_1_sqmuxa_1_0_a2 (
	.A(component_state_3[5]),
	.B(spi_temp_cs_1_sqmuxa_1_Z),
	.C(drdy_flank_detected_dms2_Z),
	.D(drdy_flank_detected_dms1_Z),
	.Y(spi_dms2_cs_1_sqmuxa_1)
);
defparam spi_dms2_cs_1_sqmuxa_1_0_a2.INIT=16'h0080;
// @20:205
  CFG4 un1_component_state_8_0_a2_1 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(component_state_Z[0]),
	.D(N_676),
	.Y(N_290)
);
defparam un1_component_state_8_0_a2_1.INIT=16'hF0E0;
// @20:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(spi_request_for_Z[0]),
	.C(N_676),
	.D(N_274),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h0100;
// @20:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @20:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @20:199
  CFG3 \component_state_ns_0_0[1]  (
	.A(N_238),
	.B(N_165),
	.C(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0_0[1] .INIT=8'hAE;
// @20:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_676),
	.C(config_Z[30]),
	.D(component_state_3[5]),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h2000;
// @20:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_676),
	.C(config_Z[30]),
	.D(component_state_3[5]),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @20:199
  CFG4 \async_state_ns_0[0]  (
	.A(N_625),
	.B(un1_new_avail_0_sqmuxa_1_i_0),
	.C(async_state_Z[0]),
	.D(async_state_ns_0_a3_0_0_Z[0]),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'h8580;
// @20:440
  CFG3 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_s_18_S_3),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_17_S_3),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_16_S_3),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_15_S_3),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_13_S_3),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_8_S_3),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_countlt18),
	.B(un5_async_prescaler_count_cry_5_S_3),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=8'hC8;
// @20:440
  CFG3 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_countlt18),
	.B(async_prescaler_count_Z[0]),
	.C(un1_async_prescaler_countlto18_2_Z),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=8'h32;
// @20:199
  CFG3 \component_state_RNO[0]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_699),
	.C(component_state_Z[0]),
	.Y(N_646_i)
);
defparam \component_state_RNO[0] .INIT=8'h32;
// @20:205
  CFG4 un1_component_state_12_0_1 (
	.A(N_274),
	.B(N_175),
	.C(component_state_Z[0]),
	.D(N_165),
	.Y(un1_component_state_12_0_1_Z)
);
defparam un1_component_state_12_0_1.INIT=16'hFFEA;
// @20:205
  CFG4 un1_component_state_8_0_1 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.C(N_290),
	.D(N_165),
	.Y(un1_component_state_8_0_1_Z)
);
defparam un1_component_state_8_0_1.INIT=16'hFFF2;
// @20:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_Z[3]),
	.B(component_state_ns_0_0_Z[2]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hECCC;
// @20:199
  CFG4 \component_state_ns_0[0]  (
	.A(N_649),
	.B(component_state_Z[0]),
	.C(component_state_ns_0_1_Z[0]),
	.D(N_699),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0[0] .INIT=16'hF8F0;
// @20:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(component_state_Z[3]),
	.B(spi_enable_1_sqmuxa),
	.C(N_1195),
	.D(next_state_0_sqmuxa_1),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFEFC;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @20:199
  CFG4 un89_paddr_0_RNIVJ451 (
	.A(un88_paddr_Z),
	.B(un80_paddr),
	.C(un1_reset_n_inv_1_Z),
	.D(un89_paddr_0_Z),
	.Y(un1_reset_n_inv_i)
);
defparam un89_paddr_0_RNIVJ451.INIT=16'h0F0E;
// @20:199
  CFG3 spi_enable_RNO (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state_Z[3]),
	.C(un14_delay_counter_Z),
	.Y(spi_enable_RNO_Z)
);
defparam spi_enable_RNO.INIT=8'hEC;
// @20:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(next_state_0_sqmuxa_1),
	.C(component_state_Z[3]),
	.D(un14_delay_counter_Z),
	.Y(un1_next_state_1_sqmuxa_Z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hEAC0;
// @20:271
  CFG2 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=4'h8;
// @20:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.C(N_175),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h0200;
// @20:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(N_274),
	.B(spi_request_for_Z[0]),
	.C(N_699),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h2000;
// @20:199
  CFG4 new_avail_RNO (
	.A(N_676),
	.B(new_avail_0_sqmuxa),
	.C(config_Z[31]),
	.D(component_state_3[5]),
	.Y(un1_new_avail_1_sqmuxa_3_i)
);
defparam new_avail_RNO.INIT=16'hFDCC;
// @27:749
  CFG4 apb_spi_finished_1_sqmuxa_0_a2_RNIP18C2 (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(N_119_i),
	.C(N_174),
	.D(apb_spi_finished_1_sqmuxa),
	.Y(polling_timeout_countere)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_RNIP18C2.INIT=16'hFFEF;
// @20:199
  CFG4 spi_dms1_cs_en (
	.A(spi_dms1_cs_en_1_Z),
	.B(config_Z[31]),
	.C(N_290),
	.D(spi_dms1_cs_1_sqmuxa_1_Z),
	.Y(spi_dms1_cs_en_3)
);
defparam spi_dms1_cs_en.INIT=16'h080A;
// @20:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(status_async_cycles_1_sqmuxa_Z),
	.C(un1_new_avail_0_sqmuxa_1_i_0),
	.D(status_async_cycles_0_sqmuxa_1_Z),
	.Y(status_async_cycles_0_sqmuxa_2_3)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h0023;
// @20:199
  CFG4 spi_enable_RNO_0 (
	.A(component_state_Z[3]),
	.B(un1_component_state_6_0_1_Z),
	.C(N_267),
	.D(next_state_0_sqmuxa_1),
	.Y(un1_component_state_6_i)
);
defparam spi_enable_RNO_0.INIT=16'h0301;
// @20:199
  CFG4 spi_tx_data_0_sqmuxa_RNI5B0J (
	.A(component_state_Z[3]),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_Z),
	.D(next_state_0_sqmuxa_1),
	.Y(un1_reset_n_inv_2_i)
);
defparam spi_tx_data_0_sqmuxa_RNI5B0J.INIT=16'hC8C0;
// @20:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(N_119_i),
	.C(polling_timeout_counter_0_sqmuxa_Z),
	.D(N_174),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @20:199
  CFG4 spi_temp_cs_RNO (
	.A(un1_component_state_8_0_1_Z),
	.B(N_189),
	.C(config_Z[31]),
	.D(spi_temp_cs_0_sqmuxa_Z),
	.Y(un1_component_state_8_i)
);
defparam spi_temp_cs_RNO.INIT=16'h1011;
// @20:199
  CFG4 spi_dms1_cs_ldmx (
	.A(spi_dms1_cs_0_sqmuxa_3_Z),
	.B(STAMP5_CS_SGR1_c),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_3),
	.Y(spi_dms1_cs_ldmx_3)
);
defparam spi_dms1_cs_ldmx.INIT=16'h05CC;
// @20:199
  CFG4 spi_dms2_cs_RNO (
	.A(un1_component_state_12_0_1_Z),
	.B(config_Z[31]),
	.C(N_189),
	.D(spi_dms2_cs_0_sqmuxa),
	.Y(un1_component_state_12_i)
);
defparam spi_dms2_cs_RNO.INIT=16'h0405;
// @20:119
  spi_master_5_3 spi (
	.component_state_0(component_state_Z[0]),
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.delay_countere(delay_countere),
	.N_676(N_676),
	.delay_counterlde_0(delay_counterlde_0),
	.enable(enable),
	.STAMP5_MISO_c(STAMP5_MISO_c),
	.STAMP5_SCLK_c(STAMP5_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_3(mosi_1_3),
	.mosi_cl_3(mosi_cl_3),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.spi_busy(spi_busy),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_3 */

module spi_master_5_4 (
  spi_tx_data,
  spi_rx_data,
  enable,
  STAMP6_MISO_c,
  STAMP6_SCLK_c,
  LED_FPGA_LOADED,
  mosi_1_4,
  mosi_cl_4,
  LED_FPGA_LOADED_arst,
  spi_busy,
  MSS_FIC_0_CLK
)
;
input [15:0] spi_tx_data ;
output [15:0] spi_rx_data ;
input enable ;
input STAMP6_MISO_c ;
output STAMP6_SCLK_c ;
input LED_FPGA_LOADED ;
output mosi_1_4 ;
output mosi_cl_4 ;
input LED_FPGA_LOADED_arst ;
output spi_busy ;
input MSS_FIC_0_CLK ;
wire enable ;
wire STAMP6_MISO_c ;
wire STAMP6_SCLK_c ;
wire LED_FPGA_LOADED ;
wire mosi_1_4 ;
wire mosi_cl_4 ;
wire LED_FPGA_LOADED_arst ;
wire spi_busy ;
wire MSS_FIC_0_CLK ;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_lm;
wire [0:0] state_Z;
wire [0:0] ss_n_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y;
wire [31:31] count_s_FCO;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y;
wire [4:1] clk_toggles_cry_Z;
wire [4:1] clk_toggles_s;
wire [4:1] clk_toggles_cry_Y;
wire [5:5] clk_toggles_s_FCO;
wire [5:5] clk_toggles_s_Z;
wire [5:5] clk_toggles_s_Y;
wire VCC ;
wire N_4_i ;
wire GND ;
wire N_36 ;
wire busy_7 ;
wire N_24_i ;
wire ss_n_buffer_1_sqmuxa_i ;
wire mosi_1_1 ;
wire assert_data_Z ;
wire N_18_i ;
wire sclk_buffer_6 ;
wire N_14_i ;
wire N_333 ;
wire un1_reset_n_inv_2_i ;
wire N_1286 ;
wire N_1287 ;
wire N_1288 ;
wire N_1289 ;
wire N_1290 ;
wire N_1291 ;
wire N_1292 ;
wire N_1293 ;
wire N_1294 ;
wire N_1295 ;
wire N_1296 ;
wire N_1297 ;
wire N_1298 ;
wire N_1299 ;
wire N_1300 ;
wire rx_buffer_0_sqmuxa_1 ;
wire count_s_1151_FCO ;
wire count_s_1151_S ;
wire count_s_1151_Y ;
wire clk_toggles_s_1152_FCO ;
wire clk_toggles_s_1152_S ;
wire clk_toggles_s_1152_Y ;
wire un7_count_NE_i ;
wire rx_buffer_0_sqmuxa_1_0_a2_0 ;
wire un7_count_NE_13_Z ;
wire N_32 ;
wire N_31 ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire rx_buffer_0_sqmuxa_1_0_a2_0_2_Z ;
wire un10_count_0_a2_3_Z ;
wire count_0_sqmuxa ;
wire un7_count_NE_27_Z ;
wire un10_count_i ;
wire sclk_buffer_0_sqmuxa ;
wire mosi_cl_4_i_0_Z ;
wire un7_count_NE_28_Z ;
wire N_29 ;
wire N_6650 ;
wire N_68 ;
// @9:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[5]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[4]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[3]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[2]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[1]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(clk_toggles_lm[0]),
	.EN(N_36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_cl (
	.Q(mosi_cl_4),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ss_n_buffer_1_sqmuxa_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE mosi_1 (
	.Q(mosi_1_4),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_18_i),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE sclk_buffer (
	.Q(STAMP6_SCLK_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(sclk_buffer_6),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_333),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1286),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1287),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1288),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1289),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1290),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1291),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1292),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1293),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1294),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1295),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1296),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1297),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1298),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1299),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1300),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP6_MISO_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:74
  ARI1 count_s_1151 (
	.FCO(count_s_1151_FCO),
	.S(count_s_1151_S),
	.Y(count_s_1151_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_1151.INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_1151_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @9:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @9:74
  ARI1 clk_toggles_s_1152 (
	.FCO(clk_toggles_s_1152_FCO),
	.S(clk_toggles_s_1152_S),
	.Y(clk_toggles_s_1152_Y),
	.B(clk_toggles_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_toggles_s_1152.INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[1]  (
	.FCO(clk_toggles_cry_Z[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_cry_Y[1]),
	.B(clk_toggles_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_s_1152_FCO)
);
defparam \clk_toggles_cry[1] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[2]  (
	.FCO(clk_toggles_cry_Z[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_cry_Y[2]),
	.B(clk_toggles_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[1])
);
defparam \clk_toggles_cry[2] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[3]  (
	.FCO(clk_toggles_cry_Z[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_cry_Y[3]),
	.B(clk_toggles_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[2])
);
defparam \clk_toggles_cry[3] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_s[5]  (
	.FCO(clk_toggles_s_FCO[5]),
	.S(clk_toggles_s_Z[5]),
	.Y(clk_toggles_s_Y[5]),
	.B(clk_toggles_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[4])
);
defparam \clk_toggles_s[5] .INIT=20'h4AA00;
// @9:74
  ARI1 \clk_toggles_cry[4]  (
	.FCO(clk_toggles_cry_Z[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_cry_Y[4]),
	.B(clk_toggles_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_Z[3])
);
defparam \clk_toggles_cry[4] .INIT=20'h4AA00;
// @20:119
  CFG4 \state_RNICA0T[0]  (
	.A(enable),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(N_36)
);
defparam \state_RNICA0T[0] .INIT=16'hE200;
// @9:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @9:135
  CFG2 rx_buffer_0_sqmuxa_1_0_a2_0_3 (
	.A(assert_data_Z),
	.B(ss_n_buffer_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_3.INIT=4'h1;
// @9:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[24]),
	.B(count_Z[25]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
<<<<<<< HEAD
// @9:123
  CFG2 un10_count_0_a2_0 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.Y(un10_count_0_a2_0_Z)
);
defparam un10_count_0_a2_0.INIT=4'h1;
// @9:123
  CFG2 un10_count_0_a2_1 (
	.A(clk_toggles_Z[1]),
	.B(clk_toggles_Z[4]),
	.Y(un10_count_0_a2_1_Z)
);
defparam un10_count_0_a2_1.INIT=4'h1;
// @18:271
  CFG2 apb_spi_finished_1_sqmuxa_0_a2_i_o2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.Y(N_649)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_i_o2.INIT=4'h7;
// @18:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_PWDATA_31),
	.B(component_state_4_0),
	.Y(config_8_0)
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @18:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_0_o2_0_o2[2]  (
	.A(un14_paddr_i_0),
	.B(component_state[3]),
	.Y(N_677)
);
defparam \component_state_ns_0_o2_0_o2[2] .INIT=4'h7;
// @24:755
  CFG2 polling_timeout_counterlde_0_o2_0 (
	.A(un28_paddr_i_0),
	.B(apb_spi_finished),
	.Y(N_78)
);
defparam polling_timeout_counterlde_0_o2_0.INIT=4'h7;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles[0]),
	.B(status_async_cycles[1]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
// @18:415
  CFG2 PREADY_0_sqmuxa (
	.A(MSS_STAMP_PENABLE),
	.B(component_state[2]),
	.Y(PREADY_0_sqmuxa_Z)
);
defparam PREADY_0_sqmuxa.INIT=4'h4;
// @18:207
  CFG2 dummy_0_sqmuxa_0_a2 (
	.A(component_state_4_0),
	.B(config_Z[31]),
	.Y(dummy_0_sqmuxa)
);
defparam dummy_0_sqmuxa_0_a2.INIT=4'h8;
// @18:199
  CFG2 \component_state_ns_i_a3_i_0_o2[4]  (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_153)
);
defparam \component_state_ns_i_a3_i_0_o2[4] .INIT=4'hB;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(N_333)
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @9:74
  CFG2 un1_reset_n_inv_2_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(assert_data_Z),
	.Y(N_32)
);
defparam un1_reset_n_inv_2_0_o2.INIT=4'hB;
// @9:120
  CFG2 rx_data_0_sqmuxa_i_o2 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.Y(N_31)
);
defparam rx_data_0_sqmuxa_i_o2.INIT=4'h7;
// @9:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(N_1300)
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_1299)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_1298)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_1297)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(N_1296)
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_1295)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_1294)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(N_1293)
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_1292)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_1291)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_1290)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(N_1289)
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(N_1288)
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(N_1287)
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @9:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(N_1286)
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @9:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[23]),
	.B(count_Z[22]),
	.C(count_Z[21]),
	.D(count_Z[20]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[31]),
	.B(count_Z[30]),
	.C(count_Z[29]),
	.D(count_Z[28]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[3]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'h7FFF;
// @9:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[7]),
	.B(count_Z[6]),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[11]),
	.B(count_Z[10]),
	.C(count_Z[9]),
	.D(count_Z[8]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[15]),
	.B(count_Z[14]),
	.C(count_Z[13]),
	.D(count_Z[12]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @9:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[19]),
	.B(count_Z[18]),
	.C(count_Z[17]),
	.D(count_Z[16]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @9:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_0_2 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[1]),
	.C(clk_toggles_Z[0]),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_0_2.INIT=8'h01;
// @9:123
  CFG4 un10_count_0_a2_3 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[3]),
	.C(clk_toggles_Z[2]),
	.D(clk_toggles_Z[1]),
	.Y(un10_count_0_a2_3_Z)
);
defparam un10_count_0_a2_3.INIT=16'h0001;
// @9:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @9:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @9:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @9:120
  CFG3 count_0_sqmuxa_0_a2 (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(count_0_sqmuxa)
);
defparam count_0_sqmuxa_0_a2.INIT=8'h40;
<<<<<<< HEAD
// @18:199
  CFG2 N_1103_i (
	.A(MSS_STAMP_PWDATA_5),
	.B(component_state_4_0),
	.Y(N_1103_i_1z)
);
defparam N_1103_i.INIT=4'hE;
// @18:199
  CFG2 N_1104_i (
	.A(MSS_STAMP_PWDATA_4),
	.B(component_state_4_0),
	.Y(N_1104_i_1z)
);
defparam N_1104_i.INIT=4'hE;
// @18:199
  CFG2 N_1105_i (
	.A(MSS_STAMP_PWDATA_3),
	.B(component_state_4_0),
	.Y(N_1105_i_1z)
);
defparam N_1105_i.INIT=4'hE;
// @18:199
  CFG2 N_1106_i (
	.A(MSS_STAMP_PWDATA_2),
	.B(component_state_4_0),
	.Y(N_1106_i_1z)
);
defparam N_1106_i.INIT=4'hE;
// @18:199
  CFG2 N_1107_i (
	.A(MSS_STAMP_PWDATA_1),
	.B(component_state_4_0),
	.Y(N_1107_i_1z)
);
defparam N_1107_i.INIT=4'hE;
// @18:199
  CFG2 N_102_i (
	.A(MSS_STAMP_PWDATA_0),
	.B(component_state_4_0),
	.Y(N_102_i_1z)
);
defparam N_102_i.INIT=4'hE;
// @18:199
  CFG2 spi_request_for_2_sqmuxa_RNIJT1P (
	.A(spi_request_for_2_sqmuxa_Z),
	.B(component_state[3]),
	.Y(N_708_i)
);
defparam spi_request_for_2_sqmuxa_RNIJT1P.INIT=4'hE;
// @18:199
  CFG2 N_269_i (
	.A(MSS_STAMP_PWDATA_15),
	.B(component_state_4_0),
	.Y(N_269_i_1z)
);
defparam N_269_i.INIT=4'hE;
// @18:199
  CFG2 N_268_i (
	.A(MSS_STAMP_PWDATA_14),
	.B(component_state_4_0),
	.Y(N_268_i_1z)
);
defparam N_268_i.INIT=4'hE;
// @18:199
  CFG2 N_267_i (
	.A(MSS_STAMP_PWDATA_13),
	.B(component_state_4_0),
	.Y(N_267_i_1z)
);
defparam N_267_i.INIT=4'hE;
// @18:199
  CFG2 N_266_i (
	.A(MSS_STAMP_PWDATA_12),
	.B(component_state_4_0),
	.Y(N_266_i_1z)
);
defparam N_266_i.INIT=4'hE;
// @18:199
  CFG2 N_91_i (
	.A(MSS_STAMP_PWDATA_11),
	.B(component_state_4_0),
	.Y(N_91_i_1z)
);
defparam N_91_i.INIT=4'hE;
// @18:199
  CFG2 N_92_i (
	.A(MSS_STAMP_PWDATA_10),
	.B(component_state_4_0),
	.Y(N_92_i_1z)
);
defparam N_92_i.INIT=4'hE;
// @18:199
  CFG2 N_93_i (
	.A(MSS_STAMP_PWDATA_9),
	.B(component_state_4_0),
	.Y(N_93_i_1z)
);
defparam N_93_i.INIT=4'hE;
// @18:199
  CFG2 N_94_i (
	.A(MSS_STAMP_PWDATA_8),
	.B(component_state_4_0),
	.Y(N_94_i_1z)
);
defparam N_94_i.INIT=4'hE;
// @18:199
  CFG2 N_95_i (
	.A(MSS_STAMP_PWDATA_7),
	.B(component_state_4_0),
	.Y(N_95_i_1z)
);
defparam N_95_i.INIT=4'hE;
// @18:199
  CFG2 N_96_i (
	.A(MSS_STAMP_PWDATA_6),
	.B(component_state_4_0),
	.Y(N_96_i_1z)
);
defparam N_96_i.INIT=4'hE;
// @18:205
  CFG2 busy_RNIBV5I (
	.A(spi_busy),
	.B(component_state[1]),
	.Y(N_197_i)
);
defparam busy_RNIBV5I.INIT=4'h8;
// @24:755
  CFG4 busy_RNIMK8C1 (
	.A(spi_busy),
	.B(component_state[1]),
	.C(component_state[0]),
	.D(component_state[3]),
	.Y(delay_counterlde_0_a2_0_0)
);
defparam busy_RNIMK8C1.INIT=16'h001B;
// @18:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_793),
	.Y(un1_spi_rx_data_3_0)
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_794),
	.Y(un1_spi_rx_data_3_1)
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_795),
	.Y(un1_spi_rx_data_2_5)
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_796),
	.Y(un1_spi_rx_data_2_6)
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_797),
	.Y(un1_spi_rx_data_4_8)
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_792),
	.Y(un1_spi_rx_data_4_3)
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_798),
	.Y(un1_spi_rx_data_3_5)
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_799),
	.Y(un1_spi_rx_data_3_6)
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_800),
	.Y(un1_spi_rx_data_1_0)
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_801),
	.Y(un1_spi_rx_data_3_8)
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_802),
	.Y(un1_spi_rx_data_3_9)
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_4_14)
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @18:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_PADDR[8]),
	.C(MSS_STAMP_PADDR[9]),
	.D(N_804),
	.Y(un1_spi_rx_data_4_15)
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
// @18:205
  CFG4 un1_component_state_6_i_a2_1_0 (
	.A(component_state[4]),
	.B(component_state[2]),
	.C(component_state[0]),
	.D(N_153),
	.Y(un1_component_state_6_i_a2_1)
);
defparam un1_component_state_6_i_a2_1_0.INIT=16'h0100;
// @18:199
  CFG3 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_PADDR[9]),
	.B(config_Z[31]),
	.C(MSS_STAMP_PADDR[8]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=8'h07;
// @18:373
  CFG4 un64_paddr_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(un56_paddr_5),
	.D(MSS_STAMP_PADDR[8]),
	.Y(un64_paddr_1_Z)
);
defparam un64_paddr_1.INIT=16'h1000;
// @18:338
  CFG3 dummy_1_sqmuxa_1_0 (
	.A(MSS_STAMP_PADDR[4]),
	.B(un56_paddr_5),
	.C(MSS_STAMP_PADDR[9]),
	.Y(dummy_1_sqmuxa_1)
);
defparam dummy_1_sqmuxa_1_0.INIT=8'h40;
// @18:387
  CFG4 un80_m2_e_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[7]),
	.C(MSS_STAMP_PADDR[8]),
	.D(MSS_STAMP_PADDR[9]),
	.Y(un80_m2_e_1_Z)
);
defparam un80_m2_e_1.INIT=16'h0100;
// @18:366
  CFG3 un56_paddr_2 (
	.A(MSS_STAMP_PADDR[6]),
	.B(un56_paddr_5),
	.C(MSS_STAMP_PADDR[9]),
	.Y(un56_paddr_2_Z)
);
defparam un56_paddr_2.INIT=8'h04;
// @18:366
  CFG4 un56_paddr_1 (
	.A(MSS_STAMP_PADDR[4]),
	.B(MSS_STAMP_PADDR[5]),
	.C(MSS_STAMP_PADDR[7]),
	.D(un56_paddr_2_0_1_0),
	.Y(un56_paddr_1_Z)
);
defparam un56_paddr_1.INIT=16'h1000;
// @18:397
  CFG4 un89_paddr_1_a0_0 (
	.A(MSS_STAMP_PADDR[5]),
	.B(un56_paddr_2_0_1_0),
	.C(MSS_STAMP_PADDR[7]),
	.D(MSS_STAMP_PADDR[8]),
	.Y(un89_paddr_1_a0_0_Z)
);
defparam un89_paddr_1_a0_0.INIT=16'h4000;
// @18:199
  CFG4 \component_state_ns_0_0_o2_0_2[0]  (
	.A(delay_counter_18),
	.B(delay_counter_9),
	.C(delay_counter_0),
	.D(N_172),
	.Y(component_state_ns_0_0_o2_0_2_Z[0])
);
defparam \component_state_ns_0_0_o2_0_2[0] .INIT=16'hFFFE;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
// @9:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[26]),
	.B(count_Z[27]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @9:74
  CFG3 \ss_n_buffer_RNO[0]  (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(ss_n_buffer_1_sqmuxa_i)
);
defparam \ss_n_buffer_RNO[0] .INIT=8'hB3;
// @9:123
  CFG3 un10_count_0_a2 (
	.A(clk_toggles_Z[0]),
	.B(un10_count_0_a2_3_Z),
	.C(clk_toggles_Z[5]),
	.Y(un10_count_i)
);
defparam un10_count_0_a2.INIT=8'h80;
// @9:74
  CFG4 \clk_toggles_lm_0[5]  (
	.A(state_Z[0]),
	.B(clk_toggles_s_Z[5]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[5])
);
defparam \clk_toggles_lm_0[5] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[4]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[4]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[4])
);
defparam \clk_toggles_lm_0[4] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[3]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[3]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[3])
);
defparam \clk_toggles_lm_0[3] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[2]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[2]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[2])
);
defparam \clk_toggles_lm_0[2] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[1]  (
	.A(state_Z[0]),
	.B(clk_toggles_s[1]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[1])
);
defparam \clk_toggles_lm_0[1] .INIT=16'h0888;
// @9:74
  CFG4 \clk_toggles_lm_0[0]  (
	.A(state_Z[0]),
	.B(clk_toggles_Z[0]),
	.C(un7_count_NE_i),
	.D(un10_count_i),
	.Y(clk_toggles_lm[0])
);
defparam \clk_toggles_lm_0[0] .INIT=16'h0222;
// @9:74
  CFG3 \state_RNISIUP[0]  (
	.A(state_Z[0]),
	.B(LED_FPGA_LOADED),
	.C(enable),
	.Y(N_4_i)
);
defparam \state_RNISIUP[0] .INIT=8'hC8;
// @9:82
  CFG4 busy_7_0_0 (
	.A(un10_count_i),
	.B(N_31),
	.C(enable),
	.D(state_Z[0]),
	.Y(busy_7)
);
defparam busy_7_0_0.INIT=16'hDDC0;
// @9:82
  CFG4 sclk_buffer_6_iv_0_0 (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(STAMP6_SCLK_c),
	.Y(sclk_buffer_6)
);
defparam sclk_buffer_6_iv_0_0.INIT=16'h2788;
// @9:74
  CFG2 rx_data_0_sqmuxa_i_o2_RNIBUEU (
	.A(N_31),
	.B(un10_count_i),
	.Y(N_14_i)
);
defparam rx_data_0_sqmuxa_i_o2_RNIBUEU.INIT=4'h4;
// @9:74
  CFG4 \count_lm_0[3]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[3]),
	.D(state_Z[0]),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[2]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[2]),
	.D(state_Z[0]),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=16'hD8CC;
// @9:74
  CFG4 \count_lm_0[1]  (
	.A(un7_count_NE_i),
	.B(count_0_sqmuxa),
	.C(count_s[1]),
	.D(state_Z[0]),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=16'hD8CC;
// @9:74
  CFG4 mosi_cl_4_i_0 (
	.A(mosi_cl_4),
	.B(N_32),
	.C(un7_count_NE_i),
	.D(LED_FPGA_LOADED),
	.Y(mosi_cl_4_i_0_Z)
);
defparam mosi_cl_4_i_0.INIT=16'h45FF;
// @9:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @9:74
  CFG4 mosi_1_1_0_0_a2 (
	.A(N_32),
	.B(un10_count_i),
	.C(LED_FPGA_LOADED),
	.D(N_31),
	.Y(mosi_1_1)
);
defparam mosi_1_1_0_0_a2.INIT=16'h0010;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_o2 (
	.A(clk_toggles_Z[2]),
	.B(clk_toggles_Z[3]),
	.C(rx_buffer_0_sqmuxa_1_0_a2_0_2_Z),
	.D(clk_toggles_Z[5]),
	.Y(N_29)
);
defparam rx_buffer_0_sqmuxa_1_0_o2.INIT=16'h10FF;
// @9:74
  CFG4 assert_data_RNO (
	.A(state_Z[0]),
	.B(N_31),
	.C(assert_data_Z),
	.D(enable),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h82C3;
// @9:74
  CFG3 un1_reset_n_inv_2_0_o2_RNIAC7N1 (
	.A(N_36),
	.B(state_Z[0]),
	.C(N_32),
	.Y(un1_reset_n_inv_2_i)
);
defparam un1_reset_n_inv_2_0_o2_RNIAC7N1.INIT=8'h2A;
// @9:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2 (
	.A(N_29),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2.INIT=8'h08;
// @9:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2 (
	.A(N_29),
	.B(rx_buffer_0_sqmuxa_1_0_a2_0),
	.C(N_31),
	.D(LED_FPGA_LOADED),
	.Y(rx_buffer_0_sqmuxa_1)
);
<<<<<<< HEAD
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h8000;
// @18:271
  CFG4 status_async_cycles_0_sqmuxa (
	.A(spi_busy),
	.B(component_state[0]),
	.C(status_async_cycles_0_sqmuxa_1),
	.D(N_202),
	.Y(status_async_cycles_0_sqmuxa_Z)
);
defparam status_async_cycles_0_sqmuxa.INIT=16'h0040;
// @24:755
  CFG4 busy_RNIUJ921 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(component_state_4_0),
	.D(N_202),
	.Y(N_149)
);
defparam busy_RNIUJ921.INIT=16'h0BFF;
// @24:755
  CFG3 \component_state_ns_0_0_o2_0_RNIOU4T[0]  (
	.A(component_state_4_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(component_state_ns_0_0_o2_0_RNIOU4T_0)
);
defparam \component_state_ns_0_0_o2_0_RNIOU4T[0] .INIT=8'h37;
// @18:199
  CFG2 \async_state_ns_0_a3_0_1[0]  (
	.A(N_625),
	.B(async_state[0]),
	.Y(N_627_1)
);
defparam \async_state_ns_0_a3_0_1[0] .INIT=4'h1;
// @4:2101
  CFG2 polling_timeout_counter_0_sqmuxa (
	.A(un1_async_prescaler_count),
	.B(polling_timeout_counter22),
	.Y(polling_timeout_counter_0_sqmuxa_1z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=4'h4;
// @18:199
  CFG3 \component_state_ns_0_0_a2_0[0]  (
	.A(component_state_4_0),
	.B(N_202),
	.C(component_state[0]),
	.Y(N_278)
);
defparam \component_state_ns_0_0_a2_0[0] .INIT=8'h08;
// @18:199
  CFG4 un1_component_state_4_i_0 (
	.A(MSS_STAMP_PWRITE),
	.B(un80_paddr),
	.C(component_state[3]),
	.D(component_state_4_0),
	.Y(un1_component_state_4_i)
);
defparam un1_component_state_4_i_0.INIT=16'h8F80;
// @18:199
  CFG2 \component_state_ns_i_a2_0_a2[5]  (
	.A(N_202),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2_0_a2[5] .INIT=4'h1;
// @18:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(un56_paddr_2_0),
	.B(dummy_0_sqmuxa),
	.C(dummy_1_sqmuxa_1),
	.D(dummy_1_sqmuxa_0_Z),
	.Y(un1_dummy_0_sqmuxa_4)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hECCC;
// @18:199
  CFG4 \un1_spi_rx_data_1_RNI9JQK1[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(N_272),
	.C(N_185),
	.D(N_1389),
	.Y(N_131_i)
=======
defparam rx_buffer_0_sqmuxa_1_0_a2.INIT=16'h0800;
// @9:74
  CFG4 mosi_cl_RNO (
	.A(un10_count_i),
	.B(state_Z[0]),
	.C(mosi_cl_4_i_0_Z),
	.D(un7_count_NE_i),
	.Y(N_24_i)
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
);
defparam mosi_cl_RNO.INIT=16'h040C;
// @9:82
  CFG4 un7_count_NE_20_RNIGN13 (
	.A(un7_count_NE_20_Z),
	.B(un7_count_NE_21_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNIGN13.INIT=16'h0001;
<<<<<<< HEAD
// @24:755
  CFG2 polling_timeout_counter_0_sqmuxa_RNI7HDD (
	.A(polling_timeout_counter_0_sqmuxa_1z),
	.B(dummy_0_sqmuxa),
	.Y(polling_timeout_counterlde_0_0)
);
defparam polling_timeout_counter_0_sqmuxa_RNI7HDD.INIT=4'hE;
// @18:199
  CFG4 \component_state_ns_0_0_0[0]  (
	.A(apb_is_atomic),
	.B(component_state[2]),
	.C(N_278),
	.D(MSS_STAMP_PENABLE),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=16'hF0F4;
// @18:205
  CFG4 un1_new_avail_1_sqmuxa_3_i_0 (
	.A(N_202),
	.B(new_avail_0_sqmuxa_Z),
	.C(component_state_4_0),
	.D(dummy_0_sqmuxa),
	.Y(N_107)
);
defparam un1_new_avail_1_sqmuxa_3_i_0.INIT=16'hFFDC;
// @18:199
  CFG4 \async_state_ns_0_a3[0]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[0]),
	.D(dummy_0_sqmuxa),
	.Y(N_626)
);
defparam \async_state_ns_0_a3[0] .INIT=16'h0020;
// @18:199
  CFG4 \async_state_ns_0_a3[1]  (
	.A(N_625),
	.B(new_avail_0_sqmuxa_Z),
	.C(async_state[1]),
	.D(dummy_0_sqmuxa),
	.Y(N_628)
);
defparam \async_state_ns_0_a3[1] .INIT=16'h0020;
// @24:755
  CFG4 busy_RNI21L83 (
	.A(delay_counterlde_0_a2_0_0),
	.B(N_149),
	.C(component_state[4]),
	.D(component_state[2]),
	.Y(delay_countere)
);
defparam busy_RNI21L83.INIT=16'h333B;
// @18:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state[0]),
	.C(N_202),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @18:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_1z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_4_0)
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @18:199
  CFG3 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(next_state_0_sqmuxa_Z),
	.B(N_202),
	.C(component_state_4_0),
	.Y(N_229)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=8'h20;
// @18:218
  CFG3 spi_tx_data_0_sqmuxa (
	.A(config_Z[30]),
	.B(component_state_4_0),
	.C(N_202),
	.Y(spi_tx_data_0_sqmuxa_Z)
);
defparam spi_tx_data_0_sqmuxa.INIT=8'h08;
// @18:216
  CFG4 spi_dms2_cs_1_sqmuxa_1 (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_4_0),
	.Y(spi_dms2_cs_1_sqmuxa_1_1z)
);
defparam spi_dms2_cs_1_sqmuxa_1.INIT=16'h2000;
// @18:216
  CFG4 spi_dms2_cs_0_sqmuxa (
	.A(spi_dms2_cs_1_sqmuxa_0_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_4_0),
	.Y(spi_dms2_cs_0_sqmuxa_Z)
);
defparam spi_dms2_cs_0_sqmuxa.INIT=16'hDF00;
// @18:205
  CFG4 un1_component_state_6_i_a2_2 (
	.A(un1_component_state_6_i_o2_0_Z),
	.B(next_state_0_sqmuxa_Z),
	.C(un1_component_state_6_i_a2_1),
	.D(N_202),
	.Y(un1_component_state_6_i_a2_2_Z)
);
defparam un1_component_state_6_i_a2_2.INIT=16'hA0E0;
// @18:216
  CFG3 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal),
	.B(status_dms1_newVal),
	.C(spi_tx_data_0_sqmuxa_Z),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=8'h80;
// @18:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h4000;
// @18:271
  CFG4 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @18:271
  CFG4 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(spi_request_for[0]),
	.B(spi_request_for[1]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=16'h1000;
// @24:755
  CFG4 \component_state_ns_0_o2_0_o2_RNIUIIL1[2]  (
	.A(polling_timeout_counterlde_0_0),
	.B(N_81_i),
	.C(N_677),
	.D(N_78),
	.Y(polling_timeout_countere)
);
defparam \component_state_ns_0_o2_0_o2_RNIUIIL1[2] .INIT=16'hEEEF;
// @18:205
  CFG4 un1_component_state_12_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_104_tz_tz)
);
defparam un1_component_state_12_i_0_tz_tz.INIT=16'h4F0F;
// @18:205
  CFG4 un1_component_state_8_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1195_tz_tz)
);
defparam un1_component_state_8_i_0_tz_tz.INIT=16'h2F0F;
// @18:205
  CFG4 un1_component_state_9_i_0_tz_tz (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(N_1196_tz_tz)
);
defparam un1_component_state_9_i_0_tz_tz.INIT=16'h1F0F;
// @18:199
  CFG4 \component_state_ns_0[1]  (
	.A(component_state_ns_0_0_tz_Z[1]),
	.B(component_state_ns_0_a3_1_1_Z[1]),
	.C(MSS_STAMP_PENABLE),
	.D(MSS_STAMP_5_PSELx),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0[1] .INIT=16'hCE0A;
// @18:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h2000;
// @18:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @18:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for[1]),
	.B(spi_request_for[0]),
	.C(component_state[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @18:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_Z),
	.B(new_avail_0_sqmuxa_Z),
	.C(dummy_0_sqmuxa),
	.D(un1_status_async_cycles_1_sqmuxa_4_0),
	.Y(status_async_cycles_0_sqmuxa_2_4)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h00FE;
// @18:199
  CFG4 \async_state_ns_0[0]  (
	.A(spi_request_for[0]),
	.B(async_state[1]),
	.C(N_626),
	.D(N_627_1),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'hF1F0;
// @18:199
  CFG4 \async_state_ns_0[1]  (
	.A(async_state[1]),
	.B(spi_request_for[0]),
	.C(N_627_1),
	.D(N_628),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF40;
// @18:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_4_0),
	.D(N_202),
	.Y(spi_dms1_cs_0_sqmuxa_3_1z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @18:238
  CFG2 spi_request_for_2_sqmuxa (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(un15_delay_counter_Z),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=4'h8;
// @18:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1),
	.B(config_Z[30]),
	.C(component_state_4_0),
	.D(N_202),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @18:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un15_delay_counter_Z),
	.B(N_202),
	.C(config_Z[30]),
	.D(component_state_4_0),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hDF00;
// @18:199
  CFG4 \component_state_ns_i_a2_0_a2_RNIDU5E1[5]  (
	.A(spi_busy),
	.B(component_state[1]),
	.C(N_699),
	.D(component_state[0]),
	.Y(N_646_i)
);
defparam \component_state_ns_i_a2_0_a2_RNIDU5E1[5] .INIT=16'h0F08;
// @18:205
  CFG4 un1_component_state_6_i_a2 (
	.A(apb_spi_finished),
	.B(component_state[3]),
	.C(un1_component_state_6_i_a2_2_Z),
	.D(un14_paddr_i_0),
	.Y(N_275)
);
defparam un1_component_state_6_i_a2.INIT=16'h7030;
// @18:199
  CFG4 \component_state_ns_0_0[0]  (
	.A(component_state_ns_0_0_0_Z[0]),
	.B(N_280),
	.C(N_649),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFEEE;
// @18:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(N_153),
	.B(next_state_1_sqmuxa_0_a2_0_Z),
	.C(N_229),
	.D(un14_paddr_i_0),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFDF5;
// @18:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_ns_0_a3_1_0_Z[2]),
	.B(N_699),
	.C(apb_spi_finished_0_sqmuxa),
	.D(N_690),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hFFF8;
// @18:199
  CFG4 un64_paddr_RNISCMG2 (
	.A(un1_reset_n_inv_1_Z),
	.B(un64_paddr_Z),
	.C(un89_paddr_0_Z),
	.D(un80_paddr),
	.Y(un1_reset_n_inv_i)
);
defparam un64_paddr_RNISCMG2.INIT=16'h5554;
// @18:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(next_state_1_sqmuxa_0_a2_0_Z),
	.B(un14_delay_counter_Z),
	.C(un14_paddr_i_0),
	.D(spi_tx_data_0_sqmuxa_Z),
	.Y(un1_next_state_1_sqmuxa_1z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hECA0;
// @18:199
  CFG3 un14_delay_counter_RNIV23P (
	.A(spi_tx_data_0_sqmuxa_Z),
	.B(component_state[3]),
	.C(un14_delay_counter_Z),
	.Y(N_1034)
);
defparam un14_delay_counter_RNIV23P.INIT=8'hEC;
// @18:205
  CFG4 un1_component_state_12_i_0 (
	.A(config_Z[31]),
	.B(spi_dms2_cs_0_sqmuxa_Z),
	.C(N_104_tz_tz),
	.D(N_291),
	.Y(N_104)
);
defparam un1_component_state_12_i_0.INIT=16'hB000;
// @18:199
  CFG4 next_state_1_sqmuxa_0_a2_0_RNI509J (
	.A(LED_FPGA_LOADED),
	.B(next_state_1_sqmuxa_0_a2_0_Z),
	.C(un14_paddr_i_0),
	.D(spi_tx_data_0_sqmuxa_Z),
	.Y(un1_reset_n_inv_2_i_0)
);
defparam next_state_1_sqmuxa_0_a2_0_RNI509J.INIT=16'hAA80;
// @18:199
  CFG2 un1_next_state_1_sqmuxa_RNIO154 (
	.A(un1_next_state_1_sqmuxa_1z),
	.B(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_4_i)
);
defparam un1_next_state_1_sqmuxa_RNIO154.INIT=4'h8;
=======
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master_5_4 */

module STAMP_10_4 (
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_STAMP_UND_TELEMETRY_5_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  mosi_cl_4,
  mosi_1_4,
  STAMP6_SCLK_c,
  STAMP6_MISO_c,
  MSS_STAMP_UND_TELEMETRY_5_PSELx,
  un14_paddr_i_0,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  N_292,
  MSS_STAMP_UND_TELEMETRY_5_PREADY,
  STAMP6_CS_SGR2_c,
  STAMP6_CS_TEMP_c,
  STAMP6_CS_SGR1_c,
  LED_FPGA_LOADED,
  STAMP6_new_avail,
  LED_FPGA_LOADED_arst,
  MSS_FIC_0_CLK,
  STAMP6_DRDY_TEMP_c,
  STAMP6_DRDY_SGR2_c,
  STAMP6_DRDY_SGR1_c
)
;
input [11:4] MSS_STAMP_UND_TELEMETRY_PADDR ;
output [31:0] MSS_STAMP_UND_TELEMETRY_5_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
output mosi_cl_4 ;
output mosi_1_4 ;
output STAMP6_SCLK_c ;
input STAMP6_MISO_c ;
input MSS_STAMP_UND_TELEMETRY_5_PSELx ;
input un14_paddr_i_0 ;
input MSS_STAMP_UND_TELEMETRY_PWRITE ;
input MSS_STAMP_UND_TELEMETRY_PENABLE ;
input N_292 ;
output MSS_STAMP_UND_TELEMETRY_5_PREADY ;
output STAMP6_CS_SGR2_c ;
output STAMP6_CS_TEMP_c ;
output STAMP6_CS_SGR1_c ;
input LED_FPGA_LOADED ;
output STAMP6_new_avail ;
input LED_FPGA_LOADED_arst ;
input MSS_FIC_0_CLK ;
input STAMP6_DRDY_TEMP_c ;
input STAMP6_DRDY_SGR2_c ;
input STAMP6_DRDY_SGR1_c ;
wire mosi_cl_4 ;
wire mosi_1_4 ;
wire STAMP6_SCLK_c ;
wire STAMP6_MISO_c ;
wire MSS_STAMP_UND_TELEMETRY_5_PSELx ;
wire un14_paddr_i_0 ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire N_292 ;
wire MSS_STAMP_UND_TELEMETRY_5_PREADY ;
wire STAMP6_CS_SGR2_c ;
wire STAMP6_CS_TEMP_c ;
wire STAMP6_CS_SGR1_c ;
wire LED_FPGA_LOADED ;
wire STAMP6_new_avail ;
wire LED_FPGA_LOADED_arst ;
wire MSS_FIC_0_CLK ;
wire STAMP6_DRDY_TEMP_c ;
wire STAMP6_DRDY_SGR2_c ;
wire STAMP6_DRDY_SGR1_c ;
wire [5:5] component_state_4;
wire [7:0] polling_timeout_counter_Z;
wire [7:0] polling_timeout_counter_lm;
wire [27:0] delay_counter_Z;
wire [27:0] delay_counter_lm;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [1:0] async_state_Z;
wire [1:0] async_state_ns;
wire [15:0] measurement_temp_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_dms1_Z;
wire [31:0] dummy_Z;
wire [15:0] spi_tx_data_Z;
wire [1:0] spi_request_for_Z;
wire [1:0] spi_request_for_ldmx_4;
wire [31:0] config_Z;
wire [11:2] un1_spi_rx_data_4;
wire [13:1] un1_spi_rx_data_3;
wire [0:0] un1_spi_rx_data_2_Z;
wire [31:31] config_8;
wire [15:3] un1_spi_rx_data_1;
wire [14:9] un1_spi_rx_data_2;
wire [6:0] status_async_cycles_Z;
wire [18:0] async_prescaler_count_Z;
wire [18:0] async_prescaler_count_5_Z;
wire [6:1] status_async_cycles_14;
wire [6:6] un1_status_async_cycles_1_sqmuxa_2;
wire [26:0] delay_counter_cry_Z;
wire [0:0] delay_counter_cry_S;
wire [26:0] delay_counter_cry_Y;
wire [26:1] delay_counter_s;
wire [27:27] delay_counter_s_FCO;
wire [27:27] delay_counter_s_Z;
wire [27:27] delay_counter_s_Y;
wire [6:1] polling_timeout_counter_cry_Z;
wire [6:1] polling_timeout_counter_s;
wire [6:1] polling_timeout_counter_cry_Y;
wire [7:7] polling_timeout_counter_s_FCO;
wire [7:7] polling_timeout_counter_s_Z;
wire [7:7] polling_timeout_counter_s_Y;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co1;
wire [26:24] un1_spi_rx_data_i_m2_1_0_wmux_0_S;
wire [26:24] un1_spi_rx_data_i_m2_1_0_y0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_co0;
wire [26:24] un1_spi_rx_data_i_m2_1_0_wmux_S;
wire [30:3] un1_spi_rx_data_2_1_0_co1;
wire [29:6] un1_spi_rx_data_2_1_0_wmux_0_S;
wire [30:3] un1_spi_rx_data_2_1_0_y0;
wire [30:3] un1_spi_rx_data_2_1_0_co0;
wire [29:6] un1_spi_rx_data_2_1_0_wmux_S;
wire [30:10] un1_spi_rx_data_2_1_0_wmux_0_S_0;
wire [30:10] un1_spi_rx_data_2_1_0_wmux_S_0;
wire [25:3] un1_spi_rx_data_2_1_0_wmux_0_S_3;
wire [25:3] un1_spi_rx_data_2_1_0_wmux_S_3;
wire [28:7] un1_spi_rx_data_2_1_0_wmux_0_S_2;
wire [28:7] un1_spi_rx_data_2_1_0_wmux_S_2;
wire [5:5] un1_spi_rx_data_2_1_0_wmux_0_S_1;
wire [5:5] un1_spi_rx_data_2_1_0_wmux_S_1;
wire [27:27] un1_spi_rx_data_2_1_0_wmux_0_S_4;
wire [27:27] un1_spi_rx_data_2_1_0_wmux_S_4;
wire [2:0] un1_spi_rx_data_2_1_0_Z;
wire [0:0] async_state_ns_0_a3_0_0_Z;
wire [6:4] PADDR_m;
wire [2:2] component_state_ns_0_a3_0_1_Z;
wire [0:0] component_state_ns_0_o2_1_17_Z;
wire [0:0] component_state_ns_0_o2_1_16_Z;
wire [0:0] component_state_ns_0_o2_1_15_Z;
wire [0:0] component_state_ns_0_o2_1_14_Z;
wire [0:0] component_state_ns_0_o2_1_13_Z;
wire [0:0] component_state_ns_0_o2_1_12_Z;
wire [0:0] async_state_ns_0_o3_19_Z;
wire [0:0] async_state_ns_0_o3_18_Z;
wire [0:0] async_state_ns_0_o3_17_Z;
wire [0:0] async_state_ns_0_o3_16_Z;
wire [0:0] async_state_ns_0_o3_15_Z;
wire [0:0] async_state_ns_0_o3_14_Z;
wire [0:0] async_state_ns_0_o3_20_Z;
wire [31:31] un1_spi_rx_data_i_0_Z;
wire [0:0] async_state_ns_0_o3_20_2_Z;
wire [0:0] component_state_ns_0_o2_1_22_Z;
wire [0:0] async_state_ns_0_o3_25_Z;
wire [1:1] component_state_ns_0_0_a2_0_0_Z;
wire [2:2] component_state_ns_0_0_Z;
wire [0:0] component_state_ns_0_1_Z;
wire status_async_cycles_0_sqmuxa_2_4 ;
wire N_217_i ;
wire STAMP6_DRDY_SGR1_c_i ;
wire STAMP6_DRDY_SGR2_c_i ;
wire STAMP6_DRDY_TEMP_c_i ;
wire un1_reset_n_inv_1_RNI7B2B2_Z ;
wire N_6613_i ;
wire N_218_i ;
wire VCC ;
wire N_807 ;
wire un89_paddr_0_RNIAPUF3_Z ;
wire GND ;
wire N_808 ;
wire N_809 ;
wire N_810 ;
wire N_811 ;
wire N_812 ;
wire N_814 ;
wire N_816 ;
wire N_817 ;
wire N_818 ;
wire N_819 ;
wire N_805 ;
wire N_806 ;
wire un1_reset_n_inv_i ;
wire polling_timeout_countere ;
wire delay_countere ;
wire N_646_i ;
wire N_12 ;
wire status_temp_overwrittenVal_Z ;
wire status_temp_overwrittenVal_9_Z ;
wire un1_new_avail_0_sqmuxa_3_4 ;
wire new_avail_0_sqmuxa_1 ;
wire un1_new_avail_1_sqmuxa_3_i ;
wire enable ;
wire N_1034 ;
wire un1_component_state_6_i ;
wire drdy_flank_detected_dms1_Z ;
wire drdy_flank_detected_dms1_1_sqmuxa_1_i_Z ;
wire drdy_flank_detected_dms2_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_2_i_Z ;
wire drdy_flank_detected_temp_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_2_i_Z ;
wire apb_spi_finished_Z ;
wire un1_apb_spi_finished_1_f0_2 ;
wire spi_dms1_cs_ldmx_4 ;
wire N_268_i ;
wire spi_temp_cs_ldmx_1 ;
wire spi_dms2_cs_13_iv_i_Z ;
wire un1_component_state_12_i ;
wire PREADY_0_sqmuxa_1 ;
wire un1_PREADY_0_sqmuxa_2_0_5 ;
wire apb_is_atomic_Z ;
wire apb_is_atomic_0_sqmuxa_Z ;
wire apb_is_reset_Z ;
wire status_dms1_newVal_Z ;
wire drdy_flank_detected_dms1_0_sqmuxa_1 ;
wire un1_drdy_flank_detected_dms1_0_sqmuxa_1_4 ;
wire status_dms1_overwrittenVal_Z ;
wire status_dms1_overwrittenVal_9 ;
wire status_dms2_newVal_Z ;
wire drdy_flank_detected_dms2_1_sqmuxa_1 ;
wire un1_new_avail_0_sqmuxa_4_4 ;
wire status_dms2_overwrittenVal_Z ;
wire status_dms2_overwrittenVal_9 ;
wire status_temp_newVal_Z ;
wire drdy_flank_detected_temp_1_sqmuxa_1 ;
wire measurement_temp_1_sqmuxa ;
wire measurement_dms2_1_sqmuxa ;
wire measurement_dms1_0_sqmuxa_1 ;
wire un1_dummy_0_sqmuxa_4 ;
wire N_1103_i ;
wire un1_reset_n_inv_2_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_102_i ;
wire un1_next_state_1_sqmuxa_Z ;
wire config_149 ;
wire N_260_i ;
wire N_259_i ;
wire N_258_i ;
wire N_257_i ;
wire N_91_i ;
wire N_92_i ;
wire N_93_i ;
wire N_94_i ;
wire N_95_i ;
wire N_96_i ;
wire un1_component_state_4_i ;
wire N_828 ;
wire status_async_cycles_14_cry_0_0_Y ;
wire N_146_i ;
wire N_144_i ;
wire N_142_i ;
wire un5_async_prescaler_count_cry_7_S_4 ;
wire un5_async_prescaler_count_cry_6_S_4 ;
wire un5_async_prescaler_count_cry_4_S_4 ;
wire un5_async_prescaler_count_cry_3_S_4 ;
wire un5_async_prescaler_count_cry_2_S_4 ;
wire un5_async_prescaler_count_cry_1_S_4 ;
wire un5_async_prescaler_count_cry_14_S_4 ;
wire un5_async_prescaler_count_cry_12_S_4 ;
wire un5_async_prescaler_count_cry_11_S_4 ;
wire un5_async_prescaler_count_cry_10_S_4 ;
wire un5_async_prescaler_count_cry_9_S_4 ;
wire status_async_cycles_14_cry_0 ;
wire status_async_cycles_14_cry_0_0_S ;
wire status_async_cycles_14_cry_1 ;
wire status_async_cycles_14_cry_1_0_Y ;
wire status_async_cycles_0_sqmuxa_1_0_0_Z ;
wire un1_async_prescaler_count ;
wire status_async_cycles_14_cry_2 ;
wire status_async_cycles_14_cry_2_0_Y ;
wire status_async_cycles_14_cry_3 ;
wire status_async_cycles_14_cry_3_0_Y ;
wire status_async_cycles_14_cry_4 ;
wire status_async_cycles_14_cry_4_0_Y ;
wire status_async_cycles_14_s_6_FCO ;
wire status_async_cycles_14_s_6_Y ;
wire status_async_cycles_14_cry_5 ;
wire status_async_cycles_14_cry_5_0_Y ;
wire un48_paddr_cry_0_Z ;
wire un48_paddr_cry_0_S ;
wire un48_paddr_cry_0_Y ;
wire un48_paddr_cry_1_Z ;
wire un48_paddr_cry_1_S ;
wire un48_paddr_cry_1_Y ;
wire un48_paddr_cry_2_Z ;
wire un48_paddr_cry_2_S ;
wire un48_paddr_cry_2_Y ;
wire un48_paddr_cry_3_Z ;
wire un48_paddr_cry_3_S ;
wire un48_paddr_cry_3_Y ;
wire un48_paddr_cry_4_Z ;
wire un48_paddr_cry_4_S ;
wire un48_paddr_cry_4_Y ;
wire un48_paddr_cry_5_Z ;
wire un48_paddr_cry_5_S ;
wire un48_paddr_cry_5_Y ;
wire un48_paddr_cry_6_Z ;
wire un48_paddr_cry_6_S ;
wire un48_paddr_cry_6_Y ;
wire un48_paddr_cry_7_Z ;
wire un48_paddr_cry_7_S ;
wire un48_paddr_cry_7_Y ;
wire polling_timeout_counter_s_1150_FCO ;
wire polling_timeout_counter_s_1150_S ;
wire polling_timeout_counter_s_1150_Y ;
wire un5_async_prescaler_count_s_1_1173_FCO ;
wire un5_async_prescaler_count_s_1_1173_S ;
wire un5_async_prescaler_count_s_1_1173_Y ;
wire un5_async_prescaler_count_cry_1_Z ;
wire un5_async_prescaler_count_cry_1_Y_4 ;
wire un5_async_prescaler_count_cry_2_Z ;
wire un5_async_prescaler_count_cry_2_Y_4 ;
wire un5_async_prescaler_count_cry_3_Z ;
wire un5_async_prescaler_count_cry_3_Y_4 ;
wire un5_async_prescaler_count_cry_4_Z ;
wire un5_async_prescaler_count_cry_4_Y_4 ;
wire un5_async_prescaler_count_cry_5_Z ;
wire un5_async_prescaler_count_cry_5_S_4 ;
wire un5_async_prescaler_count_cry_5_Y_4 ;
wire un5_async_prescaler_count_cry_6_Z ;
wire un5_async_prescaler_count_cry_6_Y_4 ;
wire un5_async_prescaler_count_cry_7_Z ;
wire un5_async_prescaler_count_cry_7_Y_4 ;
wire un5_async_prescaler_count_cry_8_Z ;
wire un5_async_prescaler_count_cry_8_S_4 ;
wire un5_async_prescaler_count_cry_8_Y_4 ;
wire un5_async_prescaler_count_cry_9_Z ;
wire un5_async_prescaler_count_cry_9_Y_4 ;
wire un5_async_prescaler_count_cry_10_Z ;
wire un5_async_prescaler_count_cry_10_Y_4 ;
wire un5_async_prescaler_count_cry_11_Z ;
wire un5_async_prescaler_count_cry_11_Y_4 ;
wire un5_async_prescaler_count_cry_12_Z ;
wire un5_async_prescaler_count_cry_12_Y_4 ;
wire un5_async_prescaler_count_cry_13_Z ;
wire un5_async_prescaler_count_cry_13_S_4 ;
wire un5_async_prescaler_count_cry_13_Y_4 ;
wire un5_async_prescaler_count_cry_14_Z ;
wire un5_async_prescaler_count_cry_14_Y_4 ;
wire un5_async_prescaler_count_cry_15_Z ;
wire un5_async_prescaler_count_cry_15_S_4 ;
wire un5_async_prescaler_count_cry_15_Y_4 ;
wire un5_async_prescaler_count_cry_16_Z ;
wire un5_async_prescaler_count_cry_16_S_4 ;
wire un5_async_prescaler_count_cry_16_Y_4 ;
wire un5_async_prescaler_count_s_18_FCO_4 ;
wire un5_async_prescaler_count_s_18_S_4 ;
wire un5_async_prescaler_count_s_18_Y_4 ;
wire un5_async_prescaler_count_cry_17_Z ;
wire un5_async_prescaler_count_cry_17_S_4 ;
wire un5_async_prescaler_count_cry_17_Y_4 ;
wire N_186 ;
wire N_162 ;
wire N_804 ;
wire N_803 ;
wire N_187 ;
wire N_795 ;
wire N_793 ;
wire N_802 ;
wire N_797 ;
wire N_794 ;
wire N_796 ;
wire N_801 ;
wire N_800 ;
wire N_799 ;
wire N_798 ;
wire N_792 ;
wire next_state_0_sqmuxa_Z ;
wire un89_paddr_0_1_Z ;
wire un89_paddr_0_Z ;
wire N_790 ;
wire N_789 ;
wire N_791 ;
wire un88_paddr_0_Z ;
wire un1_async_prescaler_countlto18_1_Z ;
wire status_async_cycles_0_sqmuxa_0_Z ;
wire spi_busy ;
wire un1_next_state_2_sqmuxa_0_a2_0_0_Z ;
wire un25_async_statelt6 ;
wire N_649 ;
wire apb_spi_finished_0_sqmuxa ;
wire N_271 ;
wire spi_enable_1_sqmuxa ;
wire N_700 ;
wire un10_delay_counter_Z ;
wire spi_enable_0_sqmuxa ;
wire N_215 ;
wire N_274 ;
wire PREADY_0_sqmuxa ;
wire new_avail_0_sqmuxa ;
wire N_119_i ;
wire un1_new_avail_0_sqmuxa_1_i_0 ;
wire un25_paddr_Z ;
wire un1_component_state_6_0_0_0_Z ;
wire un28_paddr_i_0 ;
wire un28_paddr_1_Z ;
wire un1_async_prescaler_countlto12_2_Z ;
wire un25_async_statelto6_3 ;
wire un30_async_statelto6_3 ;
wire un1_next_state_2_sqmuxa_1_0_Z ;
wire polling_timeout_counter22lto7_5 ;
wire polling_timeout_counter22lto7_4 ;
wire un1_reset_n_inv_1_Z ;
wire apb_spi_finished_0_sqmuxa_1 ;
wire apb_spi_finished_1_sqmuxa ;
wire N_684 ;
wire spi_dms1_cs_en_1 ;
wire next_state_1_sqmuxa_Z ;
wire N_174 ;
wire N_268 ;
wire N_165 ;
wire spi_dms2_cs_1_sqmuxa_1 ;
wire spi_request_for_2_sqmuxa_Z ;
wire PRDATA_1 ;
wire status_async_cycles_0_sqmuxa_3_Z ;
wire un30_async_state ;
wire un1_next_state_2_sqmuxa_1_Z ;
wire un1_async_prescaler_countlt12 ;
wire N_262 ;
wire un1_component_state_12_0_2_Z ;
wire spi_dms1_cs_en_1_1_Z ;
wire spi_temp_cs_en_1_Z ;
wire N_625 ;
wire un80_paddr ;
wire un88_paddr_Z ;
wire N_676 ;
wire un1_async_prescaler_countlt18 ;
wire N_265 ;
wire N_173 ;
wire N_699 ;
wire spi_tx_data_0_sqmuxa_1_Z ;
wire N_629 ;
wire N_683 ;
wire N_267 ;
wire polling_timeout_counter_0_sqmuxa_Z ;
wire spi_temp_cs_0_sqmuxa_Z ;
wire spi_dms1_cs_1_sqmuxa_1_Z ;
wire spi_enable_0_sqmuxa_2_Z ;
wire spi_dms1_cs_0_sqmuxa_3_Z ;
wire spi_dms2_cs_0_sqmuxa ;
wire N_290 ;
wire un1_component_state_12_0_3_Z ;
wire spi_dms1_cs_en_4 ;
wire spi_temp_cs_en_1_0 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 status_async_cycles_14_s_6_RNO (
	.A(status_async_cycles_0_sqmuxa_2_4),
	.Y(N_217_i)
);
defparam status_async_cycles_14_s_6_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms1_RNO (
	.A(STAMP6_DRDY_SGR1_c),
	.Y(STAMP6_DRDY_SGR1_c_i)
);
defparam drdy_flank_detected_dms1_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_dms2_RNO (
	.A(STAMP6_DRDY_SGR2_c),
	.Y(STAMP6_DRDY_SGR2_c_i)
);
defparam drdy_flank_detected_dms2_RNO.INIT=2'h1;
  CFG1 drdy_flank_detected_temp_RNO (
	.A(STAMP6_DRDY_TEMP_c),
	.Y(STAMP6_DRDY_TEMP_c_i)
);
defparam drdy_flank_detected_temp_RNO.INIT=2'h1;
  CFG1 un1_reset_n_inv_1_RNI7B2B2_0 (
	.A(un1_reset_n_inv_1_RNI7B2B2_Z),
	.Y(N_6613_i)
);
defparam un1_reset_n_inv_1_RNI7B2B2_0.INIT=2'h1;
  CFG1 \component_state_RNI9E1D[5]  (
	.A(component_state_4[5]),
	.Y(N_218_i)
);
defparam \component_state_RNI9E1D[5] .INIT=2'h1;
// @20:199
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_807),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_808),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_809),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_810),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_811),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_812),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_814),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_816),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_817),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_818),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_819),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_805),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
// @20:199
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_806),
	.EN(un89_paddr_0_RNIAPUF3_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_6613_i)
);
  CFG2 un89_paddr_0_RNIAPUF3 (
	.A(un1_reset_n_inv_i),
	.B(un1_reset_n_inv_1_RNI7B2B2_Z),
	.Y(un89_paddr_0_RNIAPUF3_Z)
);
defparam un89_paddr_0_RNIAPUF3.INIT=4'hE;
// @20:199
  SLE \polling_timeout_counter[7]  (
	.Q(polling_timeout_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[7]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[6]  (
	.Q(polling_timeout_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[6]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[5]  (
	.Q(polling_timeout_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[5]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[4]  (
	.Q(polling_timeout_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[4]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[3]  (
	.Q(polling_timeout_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[3]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[2]  (
	.Q(polling_timeout_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[2]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[1]  (
	.Q(polling_timeout_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[1]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \polling_timeout_counter[0]  (
	.Q(polling_timeout_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(polling_timeout_counter_lm[0]),
	.EN(polling_timeout_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[27]  (
	.Q(delay_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[27]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[26]  (
	.Q(delay_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[26]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[25]  (
	.Q(delay_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[25]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[24]  (
	.Q(delay_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[24]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[23]  (
	.Q(delay_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[23]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[22]  (
	.Q(delay_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[22]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[21]  (
	.Q(delay_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[21]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[20]  (
	.Q(delay_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[20]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[19]  (
	.Q(delay_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[19]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[18]  (
	.Q(delay_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[18]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[17]  (
	.Q(delay_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[17]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[16]  (
	.Q(delay_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[16]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[15]  (
	.Q(delay_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[15]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[14]  (
	.Q(delay_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[14]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[13]  (
	.Q(delay_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[13]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[12]  (
	.Q(delay_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[12]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[11]  (
	.Q(delay_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[11]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[10]  (
	.Q(delay_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[10]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[9]  (
	.Q(delay_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[9]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[8]  (
	.Q(delay_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[8]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[7]  (
	.Q(delay_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[7]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[6]  (
	.Q(delay_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[6]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[5]  (
	.Q(delay_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[5]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[4]  (
	.Q(delay_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[4]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[3]  (
	.Q(delay_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[3]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[2]  (
	.Q(delay_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[2]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[1]  (
	.Q(delay_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[1]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \delay_counter[0]  (
	.Q(delay_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(delay_counter_lm[0]),
	.EN(delay_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_646_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \component_state[5]  (
	.Q(component_state_4[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_temp_overwrittenVal_9_Z),
	.EN(un1_new_avail_0_sqmuxa_3_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE new_avail (
	.Q(STAMP6_new_avail),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(un1_new_avail_1_sqmuxa_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1034),
	.EN(un1_component_state_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms1 (
	.Q(drdy_flank_detected_dms1_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP6_DRDY_SGR1_c_i),
	.EN(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_dms2 (
	.Q(drdy_flank_detected_dms2_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP6_DRDY_SGR2_c_i),
	.EN(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE drdy_flank_detected_temp (
	.Q(drdy_flank_detected_temp_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(STAMP6_DRDY_TEMP_c_i),
	.EN(drdy_flank_detected_temp_1_sqmuxa_2_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_apb_spi_finished_1_f0_2),
	.EN(LED_FPGA_LOADED),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms1_cs (
	.Q(STAMP6_CS_SGR1_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms1_cs_ldmx_4),
	.EN(N_268_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_temp_cs (
	.Q(STAMP6_CS_TEMP_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_temp_cs_ldmx_1),
	.EN(N_268_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE spi_dms2_cs (
	.Q(STAMP6_CS_SGR2_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_dms2_cs_13_iv_i_Z),
	.EN(un1_component_state_12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE PREADY (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PREADY_0_sqmuxa_1),
	.EN(un1_PREADY_0_sqmuxa_2_0_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[11]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[10]),
	.EN(apb_is_atomic_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms1_0_sqmuxa_1),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms1_overwrittenVal_9),
	.EN(un1_drdy_flank_detected_dms1_0_sqmuxa_1_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_dms2_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_4_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_dms2_overwrittenVal_9),
	.EN(un1_new_avail_0_sqmuxa_4_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(drdy_flank_detected_temp_1_sqmuxa_1),
	.EN(un1_new_avail_0_sqmuxa_3_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_temp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(measurement_dms1_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1103_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1104_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1105_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1106_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1107_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_102_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_4[1]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(spi_request_for_ldmx_4[0]),
	.EN(un1_next_state_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(un1_dummy_0_sqmuxa_4),
	.LAT(GND),
	.SD(GND),
	.SLn(N_218_i)
);
// @20:199
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_260_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_259_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_258_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_257_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_91_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_92_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_93_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_94_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_95_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_96_i),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_4[2]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[1]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2_Z[0]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_8[31]),
	.EN(un1_component_state_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(config_149),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[15]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[14]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[13]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[12]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_4[11]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[10]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_2[9]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[8]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[7]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_828),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[5]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_3[4]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(un1_spi_rx_data_1[3]),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_146_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_144_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_UND_TELEMETRY_5_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(N_142_i),
	.EN(un1_reset_n_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[8]  (
	.Q(async_prescaler_count_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[7]  (
	.Q(async_prescaler_count_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_7_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[6]  (
	.Q(async_prescaler_count_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_6_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[5]  (
	.Q(async_prescaler_count_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[4]  (
	.Q(async_prescaler_count_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_4_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[3]  (
	.Q(async_prescaler_count_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[2]  (
	.Q(async_prescaler_count_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_2_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[1]  (
	.Q(async_prescaler_count_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[0]  (
	.Q(async_prescaler_count_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[6]  (
	.Q(status_async_cycles_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[5]  (
	.Q(status_async_cycles_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[4]  (
	.Q(status_async_cycles_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[3]  (
	.Q(status_async_cycles_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_async_cycles_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[18]  (
	.Q(async_prescaler_count_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[17]  (
	.Q(async_prescaler_count_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[16]  (
	.Q(async_prescaler_count_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[15]  (
	.Q(async_prescaler_count_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[14]  (
	.Q(async_prescaler_count_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_14_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[13]  (
	.Q(async_prescaler_count_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(async_prescaler_count_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[12]  (
	.Q(async_prescaler_count_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_12_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[11]  (
	.Q(async_prescaler_count_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_11_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[10]  (
	.Q(async_prescaler_count_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_10_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:199
  SLE \async_prescaler_count[9]  (
	.Q(async_prescaler_count_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(un5_async_prescaler_count_cry_9_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:440
  ARI1 status_async_cycles_14_cry_0_0 (
	.FCO(status_async_cycles_14_cry_0),
	.S(status_async_cycles_14_cry_0_0_S),
	.Y(status_async_cycles_14_cry_0_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(un1_status_async_cycles_1_sqmuxa_2[6]),
	.D(GND),
	.A(status_async_cycles_Z[0]),
	.FCI(GND)
);
defparam status_async_cycles_14_cry_0_0.INIT=20'h51144;
// @20:440
  ARI1 status_async_cycles_14_cry_1_0 (
	.FCO(status_async_cycles_14_cry_1),
	.S(status_async_cycles_14[1]),
	.Y(status_async_cycles_14_cry_1_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[1]),
	.FCI(status_async_cycles_14_cry_0)
);
defparam status_async_cycles_14_cry_1_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_2_0 (
	.FCO(status_async_cycles_14_cry_2),
	.S(status_async_cycles_14[2]),
	.Y(status_async_cycles_14_cry_2_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[2]),
	.FCI(status_async_cycles_14_cry_1)
);
defparam status_async_cycles_14_cry_2_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_3_0 (
	.FCO(status_async_cycles_14_cry_3),
	.S(status_async_cycles_14[3]),
	.Y(status_async_cycles_14_cry_3_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[3]),
	.FCI(status_async_cycles_14_cry_2)
);
defparam status_async_cycles_14_cry_3_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_cry_4_0 (
	.FCO(status_async_cycles_14_cry_4),
	.S(status_async_cycles_14[4]),
	.Y(status_async_cycles_14_cry_4_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[4]),
	.FCI(status_async_cycles_14_cry_3)
);
defparam status_async_cycles_14_cry_4_0.INIT=20'h55104;
// @20:440
  ARI1 status_async_cycles_14_s_6 (
	.FCO(status_async_cycles_14_s_6_FCO),
	.S(status_async_cycles_14[6]),
	.Y(status_async_cycles_14_s_6_Y),
	.B(N_217_i),
	.C(status_async_cycles_Z[6]),
	.D(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.A(un1_async_prescaler_count),
	.FCI(status_async_cycles_14_cry_5)
);
defparam status_async_cycles_14_s_6.INIT=20'h48828;
// @20:440
  ARI1 status_async_cycles_14_cry_5_0 (
	.FCO(status_async_cycles_14_cry_5),
	.S(status_async_cycles_14[5]),
	.Y(status_async_cycles_14_cry_5_0_Y),
	.B(status_async_cycles_0_sqmuxa_2_4),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.A(status_async_cycles_Z[5]),
	.FCI(status_async_cycles_14_cry_4)
);
defparam status_async_cycles_14_cry_5_0.INIT=20'h55104;
// @20:199
  ARI1 \delay_counter_cry[0]  (
	.FCO(delay_counter_cry_Z[0]),
	.S(delay_counter_cry_S[0]),
	.Y(delay_counter_cry_Y[0]),
	.B(delay_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \delay_counter_cry[0] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[1]  (
	.FCO(delay_counter_cry_Z[1]),
	.S(delay_counter_s[1]),
	.Y(delay_counter_cry_Y[1]),
	.B(delay_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[0])
);
defparam \delay_counter_cry[1] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[2]  (
	.FCO(delay_counter_cry_Z[2]),
	.S(delay_counter_s[2]),
	.Y(delay_counter_cry_Y[2]),
	.B(delay_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[1])
);
defparam \delay_counter_cry[2] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[3]  (
	.FCO(delay_counter_cry_Z[3]),
	.S(delay_counter_s[3]),
	.Y(delay_counter_cry_Y[3]),
	.B(delay_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[2])
);
defparam \delay_counter_cry[3] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[4]  (
	.FCO(delay_counter_cry_Z[4]),
	.S(delay_counter_s[4]),
	.Y(delay_counter_cry_Y[4]),
	.B(delay_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[3])
);
defparam \delay_counter_cry[4] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[5]  (
	.FCO(delay_counter_cry_Z[5]),
	.S(delay_counter_s[5]),
	.Y(delay_counter_cry_Y[5]),
	.B(delay_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[4])
);
defparam \delay_counter_cry[5] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[6]  (
	.FCO(delay_counter_cry_Z[6]),
	.S(delay_counter_s[6]),
	.Y(delay_counter_cry_Y[6]),
	.B(delay_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[5])
);
defparam \delay_counter_cry[6] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[7]  (
	.FCO(delay_counter_cry_Z[7]),
	.S(delay_counter_s[7]),
	.Y(delay_counter_cry_Y[7]),
	.B(delay_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[6])
);
defparam \delay_counter_cry[7] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[8]  (
	.FCO(delay_counter_cry_Z[8]),
	.S(delay_counter_s[8]),
	.Y(delay_counter_cry_Y[8]),
	.B(delay_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[7])
);
defparam \delay_counter_cry[8] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[9]  (
	.FCO(delay_counter_cry_Z[9]),
	.S(delay_counter_s[9]),
	.Y(delay_counter_cry_Y[9]),
	.B(delay_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[8])
);
defparam \delay_counter_cry[9] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[10]  (
	.FCO(delay_counter_cry_Z[10]),
	.S(delay_counter_s[10]),
	.Y(delay_counter_cry_Y[10]),
	.B(delay_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[9])
);
defparam \delay_counter_cry[10] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[11]  (
	.FCO(delay_counter_cry_Z[11]),
	.S(delay_counter_s[11]),
	.Y(delay_counter_cry_Y[11]),
	.B(delay_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[10])
);
defparam \delay_counter_cry[11] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[12]  (
	.FCO(delay_counter_cry_Z[12]),
	.S(delay_counter_s[12]),
	.Y(delay_counter_cry_Y[12]),
	.B(delay_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[11])
);
defparam \delay_counter_cry[12] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[13]  (
	.FCO(delay_counter_cry_Z[13]),
	.S(delay_counter_s[13]),
	.Y(delay_counter_cry_Y[13]),
	.B(delay_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[12])
);
defparam \delay_counter_cry[13] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[14]  (
	.FCO(delay_counter_cry_Z[14]),
	.S(delay_counter_s[14]),
	.Y(delay_counter_cry_Y[14]),
	.B(delay_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[13])
);
defparam \delay_counter_cry[14] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[15]  (
	.FCO(delay_counter_cry_Z[15]),
	.S(delay_counter_s[15]),
	.Y(delay_counter_cry_Y[15]),
	.B(delay_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[14])
);
defparam \delay_counter_cry[15] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[16]  (
	.FCO(delay_counter_cry_Z[16]),
	.S(delay_counter_s[16]),
	.Y(delay_counter_cry_Y[16]),
	.B(delay_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[15])
);
defparam \delay_counter_cry[16] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[17]  (
	.FCO(delay_counter_cry_Z[17]),
	.S(delay_counter_s[17]),
	.Y(delay_counter_cry_Y[17]),
	.B(delay_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[16])
);
defparam \delay_counter_cry[17] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[18]  (
	.FCO(delay_counter_cry_Z[18]),
	.S(delay_counter_s[18]),
	.Y(delay_counter_cry_Y[18]),
	.B(delay_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[17])
);
defparam \delay_counter_cry[18] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[19]  (
	.FCO(delay_counter_cry_Z[19]),
	.S(delay_counter_s[19]),
	.Y(delay_counter_cry_Y[19]),
	.B(delay_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[18])
);
defparam \delay_counter_cry[19] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[20]  (
	.FCO(delay_counter_cry_Z[20]),
	.S(delay_counter_s[20]),
	.Y(delay_counter_cry_Y[20]),
	.B(delay_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[19])
);
defparam \delay_counter_cry[20] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[21]  (
	.FCO(delay_counter_cry_Z[21]),
	.S(delay_counter_s[21]),
	.Y(delay_counter_cry_Y[21]),
	.B(delay_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[20])
);
defparam \delay_counter_cry[21] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[22]  (
	.FCO(delay_counter_cry_Z[22]),
	.S(delay_counter_s[22]),
	.Y(delay_counter_cry_Y[22]),
	.B(delay_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[21])
);
defparam \delay_counter_cry[22] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[23]  (
	.FCO(delay_counter_cry_Z[23]),
	.S(delay_counter_s[23]),
	.Y(delay_counter_cry_Y[23]),
	.B(delay_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[22])
);
defparam \delay_counter_cry[23] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[24]  (
	.FCO(delay_counter_cry_Z[24]),
	.S(delay_counter_s[24]),
	.Y(delay_counter_cry_Y[24]),
	.B(delay_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[23])
);
defparam \delay_counter_cry[24] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_cry[25]  (
	.FCO(delay_counter_cry_Z[25]),
	.S(delay_counter_s[25]),
	.Y(delay_counter_cry_Y[25]),
	.B(delay_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[24])
);
defparam \delay_counter_cry[25] .INIT=20'h65500;
// @20:199
  ARI1 \delay_counter_s[27]  (
	.FCO(delay_counter_s_FCO[27]),
	.S(delay_counter_s_Z[27]),
	.Y(delay_counter_s_Y[27]),
	.B(delay_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[26])
);
defparam \delay_counter_s[27] .INIT=20'h45500;
// @20:199
  ARI1 \delay_counter_cry[26]  (
	.FCO(delay_counter_cry_Z[26]),
	.S(delay_counter_s[26]),
	.Y(delay_counter_cry_Y[26]),
	.B(delay_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(delay_counter_cry_Z[25])
);
defparam \delay_counter_cry[26] .INIT=20'h65500;
// @20:356
  ARI1 un48_paddr_cry_0 (
	.FCO(un48_paddr_cry_0_Z),
	.S(un48_paddr_cry_0_S),
	.Y(un48_paddr_cry_0_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(config_Z[22]),
	.FCI(GND)
);
defparam un48_paddr_cry_0.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_1 (
	.FCO(un48_paddr_cry_1_Z),
	.S(un48_paddr_cry_1_S),
	.Y(un48_paddr_cry_1_Y),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(config_Z[23]),
	.FCI(un48_paddr_cry_0_Z)
);
defparam un48_paddr_cry_1.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_2 (
	.FCO(un48_paddr_cry_2_Z),
	.S(un48_paddr_cry_2_S),
	.Y(un48_paddr_cry_2_Y),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(config_Z[24]),
	.FCI(un48_paddr_cry_1_Z)
);
defparam un48_paddr_cry_2.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_3 (
	.FCO(un48_paddr_cry_3_Z),
	.S(un48_paddr_cry_3_S),
	.Y(un48_paddr_cry_3_Y),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(config_Z[25]),
	.FCI(un48_paddr_cry_2_Z)
);
defparam un48_paddr_cry_3.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_4 (
	.FCO(un48_paddr_cry_4_Z),
	.S(un48_paddr_cry_4_S),
	.Y(un48_paddr_cry_4_Y),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(config_Z[26]),
	.FCI(un48_paddr_cry_3_Z)
);
defparam un48_paddr_cry_4.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_5 (
	.FCO(un48_paddr_cry_5_Z),
	.S(un48_paddr_cry_5_S),
	.Y(un48_paddr_cry_5_Y),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(config_Z[27]),
	.FCI(un48_paddr_cry_4_Z)
);
defparam un48_paddr_cry_5.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_6 (
	.FCO(un48_paddr_cry_6_Z),
	.S(un48_paddr_cry_6_S),
	.Y(un48_paddr_cry_6_Y),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(config_Z[28]),
	.FCI(un48_paddr_cry_5_Z)
);
defparam un48_paddr_cry_6.INIT=20'h5AA55;
// @20:356
  ARI1 un48_paddr_cry_7 (
	.FCO(un48_paddr_cry_7_Z),
	.S(un48_paddr_cry_7_S),
	.Y(un48_paddr_cry_7_Y),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(config_Z[29]),
	.FCI(un48_paddr_cry_6_Z)
);
defparam un48_paddr_cry_7.INIT=20'h5AA55;
// @20:199
  ARI1 polling_timeout_counter_s_1150 (
	.FCO(polling_timeout_counter_s_1150_FCO),
	.S(polling_timeout_counter_s_1150_S),
	.Y(polling_timeout_counter_s_1150_Y),
	.B(polling_timeout_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam polling_timeout_counter_s_1150.INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[1]  (
	.FCO(polling_timeout_counter_cry_Z[1]),
	.S(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_cry_Y[1]),
	.B(polling_timeout_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_s_1150_FCO)
);
defparam \polling_timeout_counter_cry[1] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[2]  (
	.FCO(polling_timeout_counter_cry_Z[2]),
	.S(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_cry_Y[2]),
	.B(polling_timeout_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[1])
);
defparam \polling_timeout_counter_cry[2] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[3]  (
	.FCO(polling_timeout_counter_cry_Z[3]),
	.S(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_cry_Y[3]),
	.B(polling_timeout_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[2])
);
defparam \polling_timeout_counter_cry[3] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[4]  (
	.FCO(polling_timeout_counter_cry_Z[4]),
	.S(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_cry_Y[4]),
	.B(polling_timeout_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[3])
);
defparam \polling_timeout_counter_cry[4] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[5]  (
	.FCO(polling_timeout_counter_cry_Z[5]),
	.S(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_cry_Y[5]),
	.B(polling_timeout_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[4])
);
defparam \polling_timeout_counter_cry[5] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_s[7]  (
	.FCO(polling_timeout_counter_s_FCO[7]),
	.S(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_s_Y[7]),
	.B(polling_timeout_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[6])
);
defparam \polling_timeout_counter_s[7] .INIT=20'h4AA00;
// @20:199
  ARI1 \polling_timeout_counter_cry[6]  (
	.FCO(polling_timeout_counter_cry_Z[6]),
	.S(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_cry_Y[6]),
	.B(polling_timeout_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(polling_timeout_counter_cry_Z[5])
);
defparam \polling_timeout_counter_cry[6] .INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_1_1173 (
	.FCO(un5_async_prescaler_count_s_1_1173_FCO),
	.S(un5_async_prescaler_count_s_1_1173_S),
	.Y(un5_async_prescaler_count_s_1_1173_Y),
	.B(async_prescaler_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_async_prescaler_count_s_1_1173.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_1 (
	.FCO(un5_async_prescaler_count_cry_1_Z),
	.S(un5_async_prescaler_count_cry_1_S_4),
	.Y(un5_async_prescaler_count_cry_1_Y_4),
	.B(async_prescaler_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_s_1_1173_FCO)
);
defparam un5_async_prescaler_count_cry_1.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_2 (
	.FCO(un5_async_prescaler_count_cry_2_Z),
	.S(un5_async_prescaler_count_cry_2_S_4),
	.Y(un5_async_prescaler_count_cry_2_Y_4),
	.B(async_prescaler_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_1_Z)
);
defparam un5_async_prescaler_count_cry_2.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_3 (
	.FCO(un5_async_prescaler_count_cry_3_Z),
	.S(un5_async_prescaler_count_cry_3_S_4),
	.Y(un5_async_prescaler_count_cry_3_Y_4),
	.B(async_prescaler_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_2_Z)
);
defparam un5_async_prescaler_count_cry_3.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_4 (
	.FCO(un5_async_prescaler_count_cry_4_Z),
	.S(un5_async_prescaler_count_cry_4_S_4),
	.Y(un5_async_prescaler_count_cry_4_Y_4),
	.B(async_prescaler_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_3_Z)
);
defparam un5_async_prescaler_count_cry_4.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_5 (
	.FCO(un5_async_prescaler_count_cry_5_Z),
	.S(un5_async_prescaler_count_cry_5_S_4),
	.Y(un5_async_prescaler_count_cry_5_Y_4),
	.B(async_prescaler_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_4_Z)
);
defparam un5_async_prescaler_count_cry_5.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_6 (
	.FCO(un5_async_prescaler_count_cry_6_Z),
	.S(un5_async_prescaler_count_cry_6_S_4),
	.Y(un5_async_prescaler_count_cry_6_Y_4),
	.B(async_prescaler_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_5_Z)
);
defparam un5_async_prescaler_count_cry_6.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_7 (
	.FCO(un5_async_prescaler_count_cry_7_Z),
	.S(un5_async_prescaler_count_cry_7_S_4),
	.Y(un5_async_prescaler_count_cry_7_Y_4),
	.B(async_prescaler_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_6_Z)
);
defparam un5_async_prescaler_count_cry_7.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_8 (
	.FCO(un5_async_prescaler_count_cry_8_Z),
	.S(un5_async_prescaler_count_cry_8_S_4),
	.Y(un5_async_prescaler_count_cry_8_Y_4),
	.B(async_prescaler_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_7_Z)
);
defparam un5_async_prescaler_count_cry_8.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_9 (
	.FCO(un5_async_prescaler_count_cry_9_Z),
	.S(un5_async_prescaler_count_cry_9_S_4),
	.Y(un5_async_prescaler_count_cry_9_Y_4),
	.B(async_prescaler_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_8_Z)
);
defparam un5_async_prescaler_count_cry_9.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_10 (
	.FCO(un5_async_prescaler_count_cry_10_Z),
	.S(un5_async_prescaler_count_cry_10_S_4),
	.Y(un5_async_prescaler_count_cry_10_Y_4),
	.B(async_prescaler_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_9_Z)
);
defparam un5_async_prescaler_count_cry_10.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_11 (
	.FCO(un5_async_prescaler_count_cry_11_Z),
	.S(un5_async_prescaler_count_cry_11_S_4),
	.Y(un5_async_prescaler_count_cry_11_Y_4),
	.B(async_prescaler_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_10_Z)
);
defparam un5_async_prescaler_count_cry_11.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_12 (
	.FCO(un5_async_prescaler_count_cry_12_Z),
	.S(un5_async_prescaler_count_cry_12_S_4),
	.Y(un5_async_prescaler_count_cry_12_Y_4),
	.B(async_prescaler_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_11_Z)
);
defparam un5_async_prescaler_count_cry_12.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_13 (
	.FCO(un5_async_prescaler_count_cry_13_Z),
	.S(un5_async_prescaler_count_cry_13_S_4),
	.Y(un5_async_prescaler_count_cry_13_Y_4),
	.B(async_prescaler_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_12_Z)
);
defparam un5_async_prescaler_count_cry_13.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_14 (
	.FCO(un5_async_prescaler_count_cry_14_Z),
	.S(un5_async_prescaler_count_cry_14_S_4),
	.Y(un5_async_prescaler_count_cry_14_Y_4),
	.B(async_prescaler_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_13_Z)
);
defparam un5_async_prescaler_count_cry_14.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_15 (
	.FCO(un5_async_prescaler_count_cry_15_Z),
	.S(un5_async_prescaler_count_cry_15_S_4),
	.Y(un5_async_prescaler_count_cry_15_Y_4),
	.B(async_prescaler_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_14_Z)
);
defparam un5_async_prescaler_count_cry_15.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_16 (
	.FCO(un5_async_prescaler_count_cry_16_Z),
	.S(un5_async_prescaler_count_cry_16_S_4),
	.Y(un5_async_prescaler_count_cry_16_Y_4),
	.B(async_prescaler_count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_15_Z)
);
defparam un5_async_prescaler_count_cry_16.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_s_18 (
	.FCO(un5_async_prescaler_count_s_18_FCO_4),
	.S(un5_async_prescaler_count_s_18_S_4),
	.Y(un5_async_prescaler_count_s_18_Y_4),
	.B(async_prescaler_count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_17_Z)
);
defparam un5_async_prescaler_count_s_18.INIT=20'h4AA00;
// @20:439
  ARI1 un5_async_prescaler_count_cry_17 (
	.FCO(un5_async_prescaler_count_cry_17_Z),
	.S(un5_async_prescaler_count_cry_17_S_4),
	.Y(un5_async_prescaler_count_cry_17_Y_4),
	.B(async_prescaler_count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_async_prescaler_count_cry_16_Z)
);
defparam un5_async_prescaler_count_cry_17.INIT=20'h4AA00;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S[24]),
	.Y(N_186),
	.B(N_162),
	.C(measurement_temp_Z[8]),
	.D(config_Z[24]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[24])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[24] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[24]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[24]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S[24]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[24]),
	.B(N_162),
	.C(measurement_dms1_Z[8]),
	.D(dummy_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[24] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[17]),
	.Y(N_806),
	.B(N_162),
	.C(measurement_temp_Z[1]),
	.D(config_Z[17]),
	.A(un1_spi_rx_data_2_1_0_y0[17]),
	.FCI(un1_spi_rx_data_2_1_0_co0[17])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[17] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[17]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[17]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[17]),
	.Y(un1_spi_rx_data_2_1_0_y0[17]),
	.B(N_162),
	.C(measurement_dms1_Z[1]),
	.D(dummy_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[17] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[15]),
	.Y(N_804),
	.B(N_162),
	.C(status_dms1_newVal_Z),
	.D(config_Z[15]),
	.A(un1_spi_rx_data_2_1_0_y0[15]),
	.FCI(un1_spi_rx_data_2_1_0_co0[15])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[15] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[15]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[15]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[15]),
	.Y(un1_spi_rx_data_2_1_0_y0[15]),
	.B(N_162),
	.C(measurement_dms2_Z[15]),
	.D(dummy_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[15] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[14]),
	.Y(N_803),
	.B(N_162),
	.C(status_dms2_newVal_Z),
	.D(config_Z[14]),
	.A(un1_spi_rx_data_2_1_0_y0[14]),
	.FCI(un1_spi_rx_data_2_1_0_co0[14])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[14] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[14]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[14]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[14]),
	.Y(un1_spi_rx_data_2_1_0_y0[14]),
	.B(N_162),
	.C(measurement_dms2_Z[14]),
	.D(dummy_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[14] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[18]),
	.Y(N_807),
	.B(N_162),
	.C(measurement_temp_Z[2]),
	.D(config_Z[18]),
	.A(un1_spi_rx_data_2_1_0_y0[18]),
	.FCI(un1_spi_rx_data_2_1_0_co0[18])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[18] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[18]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[18]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[18]),
	.Y(un1_spi_rx_data_2_1_0_y0[18]),
	.B(N_162),
	.C(measurement_dms1_Z[2]),
	.D(dummy_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[18] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux_0[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co1[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_0_S[26]),
	.Y(N_187),
	.B(N_162),
	.C(measurement_temp_Z[10]),
	.D(config_Z[26]),
	.A(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.FCI(un1_spi_rx_data_i_m2_1_0_co0[26])
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux_0[26] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_i_m2_1_0_wmux[26]  (
	.FCO(un1_spi_rx_data_i_m2_1_0_co0[26]),
	.S(un1_spi_rx_data_i_m2_1_0_wmux_S[26]),
	.Y(un1_spi_rx_data_i_m2_1_0_y0[26]),
	.B(N_162),
	.C(measurement_dms1_Z[10]),
	.D(dummy_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_i_m2_1_0_wmux[26] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[16]),
	.Y(N_805),
	.B(N_162),
	.C(measurement_temp_Z[0]),
	.D(config_Z[16]),
	.A(un1_spi_rx_data_2_1_0_y0[16]),
	.FCI(un1_spi_rx_data_2_1_0_co0[16])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[16] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[16]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[16]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[16]),
	.Y(un1_spi_rx_data_2_1_0_y0[16]),
	.B(N_162),
	.C(measurement_dms1_Z[0]),
	.D(dummy_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[16] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[6]),
	.Y(N_795),
	.B(N_162),
	.C(status_async_cycles_Z[3]),
	.D(config_Z[6]),
	.A(un1_spi_rx_data_2_1_0_y0[6]),
	.FCI(un1_spi_rx_data_2_1_0_co0[6])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[6] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[6]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[6]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[6]),
	.Y(un1_spi_rx_data_2_1_0_y0[6]),
	.B(N_162),
	.C(measurement_dms2_Z[6]),
	.D(dummy_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[6] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S[29]),
	.Y(N_818),
	.B(N_162),
	.C(measurement_temp_Z[13]),
	.D(config_Z[29]),
	.A(un1_spi_rx_data_2_1_0_y0[29]),
	.FCI(un1_spi_rx_data_2_1_0_co0[29])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[29] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[29]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[29]),
	.S(un1_spi_rx_data_2_1_0_wmux_S[29]),
	.Y(un1_spi_rx_data_2_1_0_y0[29]),
	.B(N_162),
	.C(measurement_dms1_Z[13]),
	.D(dummy_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[29] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[23]),
	.Y(N_812),
	.B(N_162),
	.C(measurement_temp_Z[7]),
	.D(config_Z[23]),
	.A(un1_spi_rx_data_2_1_0_y0[23]),
	.FCI(un1_spi_rx_data_2_1_0_co0[23])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[23] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[23]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[23]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[23]),
	.Y(un1_spi_rx_data_2_1_0_y0[23]),
	.B(N_162),
	.C(measurement_dms1_Z[7]),
	.D(dummy_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[23] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[19]),
	.Y(N_808),
	.B(N_162),
	.C(measurement_temp_Z[3]),
	.D(config_Z[19]),
	.A(un1_spi_rx_data_2_1_0_y0[19]),
	.FCI(un1_spi_rx_data_2_1_0_co0[19])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[19] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[19]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[19]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[19]),
	.Y(un1_spi_rx_data_2_1_0_y0[19]),
	.B(N_162),
	.C(measurement_dms1_Z[3]),
	.D(dummy_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[19] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[20]),
	.Y(N_809),
	.B(N_162),
	.C(measurement_temp_Z[4]),
	.D(config_Z[20]),
	.A(un1_spi_rx_data_2_1_0_y0[20]),
	.FCI(un1_spi_rx_data_2_1_0_co0[20])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[20] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[20]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[20]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[20]),
	.Y(un1_spi_rx_data_2_1_0_y0[20]),
	.B(N_162),
	.C(measurement_dms1_Z[4]),
	.D(dummy_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[20] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[4]),
	.Y(N_793),
	.B(N_162),
	.C(status_async_cycles_Z[1]),
	.D(config_Z[4]),
	.A(un1_spi_rx_data_2_1_0_y0[4]),
	.FCI(un1_spi_rx_data_2_1_0_co0[4])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[4] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[4]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[4]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[4]),
	.Y(un1_spi_rx_data_2_1_0_y0[4]),
	.B(N_162),
	.C(measurement_dms2_Z[4]),
	.D(dummy_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[4] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[21]),
	.Y(N_810),
	.B(N_162),
	.C(measurement_temp_Z[5]),
	.D(config_Z[21]),
	.A(un1_spi_rx_data_2_1_0_y0[21]),
	.FCI(un1_spi_rx_data_2_1_0_co0[21])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[21] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[21]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[21]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[21]),
	.Y(un1_spi_rx_data_2_1_0_y0[21]),
	.B(N_162),
	.C(measurement_dms1_Z[5]),
	.D(dummy_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[21] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[13]),
	.Y(N_802),
	.B(N_162),
	.C(status_temp_newVal_Z),
	.D(config_Z[13]),
	.A(un1_spi_rx_data_2_1_0_y0[13]),
	.FCI(un1_spi_rx_data_2_1_0_co0[13])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[13] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[13]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[13]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[13]),
	.Y(un1_spi_rx_data_2_1_0_y0[13]),
	.B(N_162),
	.C(measurement_dms2_Z[13]),
	.D(dummy_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[13] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[30]),
	.Y(N_819),
	.B(N_162),
	.C(measurement_temp_Z[14]),
	.D(config_Z[30]),
	.A(un1_spi_rx_data_2_1_0_y0[30]),
	.FCI(un1_spi_rx_data_2_1_0_co0[30])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[30] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[30]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[30]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[30]),
	.Y(un1_spi_rx_data_2_1_0_y0[30]),
	.B(N_162),
	.C(measurement_dms1_Z[14]),
	.D(dummy_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[30] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[8]),
	.Y(N_797),
	.B(N_162),
	.C(status_async_cycles_Z[5]),
	.D(config_Z[8]),
	.A(un1_spi_rx_data_2_1_0_y0[8]),
	.FCI(un1_spi_rx_data_2_1_0_co0[8])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[8] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[8]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[8]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[8]),
	.Y(un1_spi_rx_data_2_1_0_y0[8]),
	.B(N_162),
	.C(measurement_dms2_Z[8]),
	.D(dummy_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[8] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_1[5]),
	.Y(N_794),
	.B(N_162),
	.C(status_async_cycles_Z[2]),
	.D(config_Z[5]),
	.A(un1_spi_rx_data_2_1_0_y0[5]),
	.FCI(un1_spi_rx_data_2_1_0_co0[5])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[5] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[5]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[5]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_1[5]),
	.Y(un1_spi_rx_data_2_1_0_y0[5]),
	.B(N_162),
	.C(measurement_dms2_Z[5]),
	.D(dummy_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[5] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[28]),
	.Y(N_817),
	.B(N_162),
	.C(measurement_temp_Z[12]),
	.D(config_Z[28]),
	.A(un1_spi_rx_data_2_1_0_y0[28]),
	.FCI(un1_spi_rx_data_2_1_0_co0[28])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[28] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[28]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[28]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[28]),
	.Y(un1_spi_rx_data_2_1_0_y0[28]),
	.B(N_162),
	.C(measurement_dms1_Z[12]),
	.D(dummy_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[28] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[25]),
	.Y(N_814),
	.B(N_162),
	.C(measurement_temp_Z[9]),
	.D(config_Z[25]),
	.A(un1_spi_rx_data_2_1_0_y0[25]),
	.FCI(un1_spi_rx_data_2_1_0_co0[25])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[25] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[25]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[25]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[25]),
	.Y(un1_spi_rx_data_2_1_0_y0[25]),
	.B(N_162),
	.C(measurement_dms1_Z[9]),
	.D(dummy_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[25] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[7]),
	.Y(N_796),
	.B(N_162),
	.C(status_async_cycles_Z[4]),
	.D(config_Z[7]),
	.A(un1_spi_rx_data_2_1_0_y0[7]),
	.FCI(un1_spi_rx_data_2_1_0_co0[7])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[7] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[7]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[7]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[7]),
	.Y(un1_spi_rx_data_2_1_0_y0[7]),
	.B(N_162),
	.C(measurement_dms2_Z[7]),
	.D(dummy_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[7] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[12]),
	.Y(N_801),
	.B(N_162),
	.C(status_dms1_overwrittenVal_Z),
	.D(config_Z[12]),
	.A(un1_spi_rx_data_2_1_0_y0[12]),
	.FCI(un1_spi_rx_data_2_1_0_co0[12])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[12] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[12]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[12]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[12]),
	.Y(un1_spi_rx_data_2_1_0_y0[12]),
	.B(N_162),
	.C(measurement_dms2_Z[12]),
	.D(dummy_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[12] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_2[11]),
	.Y(N_800),
	.B(N_162),
	.C(status_dms2_overwrittenVal_Z),
	.D(config_Z[11]),
	.A(un1_spi_rx_data_2_1_0_y0[11]),
	.FCI(un1_spi_rx_data_2_1_0_co0[11])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[11] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[11]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[11]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_2[11]),
	.Y(un1_spi_rx_data_2_1_0_y0[11]),
	.B(N_162),
	.C(measurement_dms2_Z[11]),
	.D(dummy_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[11] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_0[10]),
	.Y(N_799),
	.B(N_162),
	.C(status_temp_overwrittenVal_Z),
	.D(config_Z[10]),
	.A(un1_spi_rx_data_2_1_0_y0[10]),
	.FCI(un1_spi_rx_data_2_1_0_co0[10])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[10] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[10]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[10]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_0[10]),
	.Y(un1_spi_rx_data_2_1_0_y0[10]),
	.B(N_162),
	.C(measurement_dms2_Z[10]),
	.D(dummy_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[10] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[9]),
	.Y(N_798),
	.B(N_162),
	.C(status_async_cycles_Z[6]),
	.D(config_Z[9]),
	.A(un1_spi_rx_data_2_1_0_y0[9]),
	.FCI(un1_spi_rx_data_2_1_0_co0[9])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[9] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[9]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[9]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[9]),
	.Y(un1_spi_rx_data_2_1_0_y0[9]),
	.B(N_162),
	.C(measurement_dms2_Z[9]),
	.D(dummy_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[9] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[3]),
	.Y(N_792),
	.B(N_162),
	.C(status_async_cycles_Z[0]),
	.D(config_Z[3]),
	.A(un1_spi_rx_data_2_1_0_y0[3]),
	.FCI(un1_spi_rx_data_2_1_0_co0[3])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[3] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[3]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[3]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[3]),
	.Y(un1_spi_rx_data_2_1_0_y0[3]),
	.B(N_162),
	.C(measurement_dms2_Z[3]),
	.D(dummy_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[3] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_4[27]),
	.Y(N_816),
	.B(N_162),
	.C(measurement_temp_Z[11]),
	.D(config_Z[27]),
	.A(un1_spi_rx_data_2_1_0_y0[27]),
	.FCI(un1_spi_rx_data_2_1_0_co0[27])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[27] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[27]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[27]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_4[27]),
	.Y(un1_spi_rx_data_2_1_0_y0[27]),
	.B(N_162),
	.C(measurement_dms1_Z[11]),
	.D(dummy_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[27] .INIT=20'h0FA44;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux_0[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co1[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_0_S_3[22]),
	.Y(N_811),
	.B(N_162),
	.C(measurement_temp_Z[6]),
	.D(config_Z[22]),
	.A(un1_spi_rx_data_2_1_0_y0[22]),
	.FCI(un1_spi_rx_data_2_1_0_co0[22])
);
defparam \un1_spi_rx_data_2_1_0_wmux_0[22] .INIT=20'h0F588;
// @20:199
  ARI1 \un1_spi_rx_data_2_1_0_wmux[22]  (
	.FCO(un1_spi_rx_data_2_1_0_co0[22]),
	.S(un1_spi_rx_data_2_1_0_wmux_S_3[22]),
	.Y(un1_spi_rx_data_2_1_0_y0[22]),
	.B(N_162),
	.C(measurement_dms1_Z[6]),
	.D(dummy_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.FCI(VCC)
);
defparam \un1_spi_rx_data_2_1_0_wmux[22] .INIT=20'h0FA44;
// @20:228
  CFG4 next_state_0_sqmuxa (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_temp_Z),
	.C(drdy_flank_detected_dms1_Z),
	.D(config_Z[30]),
	.Y(next_state_0_sqmuxa_Z)
);
defparam next_state_0_sqmuxa.INIT=16'hFE00;
// @20:397
  CFG4 un89_paddr_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un89_paddr_0_1_Z),
	.Y(un89_paddr_0_Z)
);
defparam un89_paddr_0.INIT=16'h0010;
// @20:397
  CFG2 un89_paddr_0_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un89_paddr_0_1_Z)
);
defparam un89_paddr_0_1.INIT=4'h1;
// @20:199
  CFG4 \un1_spi_rx_data_2[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[1]),
	.C(un1_spi_rx_data_2_1_0_Z[1]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_790)
);
defparam \un1_spi_rx_data_2[1] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[1]  (
	.A(config_Z[1]),
	.B(measurement_dms2_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[1])
);
defparam \un1_spi_rx_data_2_1_0[1] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[0]),
	.C(un1_spi_rx_data_2_1_0_Z[0]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_789)
);
defparam \un1_spi_rx_data_2[0] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[0]  (
	.A(config_Z[0]),
	.B(measurement_dms2_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[0])
);
defparam \un1_spi_rx_data_2_1_0[0] .INIT=16'h5553;
// @20:199
  CFG4 \un1_spi_rx_data_2[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(dummy_Z[2]),
	.C(un1_spi_rx_data_2_1_0_Z[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_791)
);
defparam \un1_spi_rx_data_2[2] .INIT=16'h8D0F;
// @20:199
  CFG4 \un1_spi_rx_data_2_1_0[2]  (
	.A(config_Z[2]),
	.B(measurement_dms2_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_2_1_0_Z[2])
);
defparam \un1_spi_rx_data_2_1_0[2] .INIT=16'h5553;
// @20:397
  CFG2 un88_paddr_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un88_paddr_0_Z)
);
defparam un88_paddr_0.INIT=4'h8;
// @20:440
  CFG2 un1_async_prescaler_countlto18_1 (
	.A(async_prescaler_count_Z[15]),
	.B(async_prescaler_count_Z[17]),
	.Y(un1_async_prescaler_countlto18_1_Z)
);
defparam un1_async_prescaler_countlto18_1.INIT=4'h7;
// @20:199
  CFG2 \async_state_ns_0_a3_0_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(async_state_Z[1]),
	.Y(async_state_ns_0_a3_0_0_Z[0])
);
defparam \async_state_ns_0_a3_0_0[0] .INIT=4'h1;
// @20:271
  CFG2 status_async_cycles_0_sqmuxa_0 (
	.A(async_state_Z[1]),
	.B(async_state_Z[0]),
	.Y(status_async_cycles_0_sqmuxa_0_Z)
);
defparam status_async_cycles_0_sqmuxa_0.INIT=4'h1;
// @20:205
  CFG2 un1_next_state_2_sqmuxa_0_a2_0_0 (
	.A(component_state_Z[0]),
	.B(spi_busy),
	.Y(un1_next_state_2_sqmuxa_0_a2_0_0_Z)
);
defparam un1_next_state_2_sqmuxa_0_a2_0_0.INIT=4'h2;
// @4:2131
  CFG2 \op_gt.un25_async_statelto1  (
	.A(status_async_cycles_Z[1]),
	.B(status_async_cycles_Z[0]),
	.Y(un25_async_statelt6)
);
defparam \op_gt.un25_async_statelto1 .INIT=4'h8;
// @20:199
  CFG2 \component_state_ns_0_o2_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_649)
);
defparam \component_state_ns_0_o2_0[0] .INIT=4'h7;
// @20:199
  CFG2 \component_state_ns_0_a3[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.Y(apb_spi_finished_0_sqmuxa)
);
defparam \component_state_ns_0_a3[2] .INIT=4'h8;
// @20:199
  CFG2 \un1_spi_rx_data_i_a2_2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_271)
);
defparam \un1_spi_rx_data_i_a2_2[31] .INIT=4'h2;
// @20:199
  CFG2 \component_state_ns_i_a3_i_0_a2[4]  (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_1_sqmuxa)
);
defparam \component_state_ns_i_a3_i_0_a2[4] .INIT=4'h4;
// @20:199
  CFG2 \component_state_ns_0_a2[0]  (
	.A(component_state_4[5]),
	.B(component_state_Z[0]),
	.Y(N_700)
);
defparam \component_state_ns_0_a2[0] .INIT=4'h2;
// @20:205
  CFG2 spi_dms1_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[4])
);
defparam spi_dms1_cs_ldmx_RNO.INIT=4'h8;
// @20:205
  CFG2 \config_8_0_a2[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.B(component_state_4[5]),
	.Y(config_8[31])
);
defparam \config_8_0_a2[31] .INIT=4'h2;
// @20:205
  CFG2 spi_temp_cs_ldmx_RNO (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(component_state_Z[3]),
	.Y(PADDR_m[6])
);
defparam spi_temp_cs_ldmx_RNO.INIT=4'h8;
// @20:233
  CFG2 un10_delay_counter (
	.A(drdy_flank_detected_dms1_Z),
	.B(drdy_flank_detected_dms2_Z),
	.Y(un10_delay_counter_Z)
);
defparam un10_delay_counter.INIT=4'hE;
// @20:199
  CFG2 component_state_tr14 (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(spi_enable_0_sqmuxa)
);
defparam component_state_tr14.INIT=4'h8;
// @20:199
  CFG2 \component_state_ns_0_0_0_a2[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(N_215)
);
defparam \component_state_ns_0_0_0_a2[3] .INIT=4'h8;
// @20:205
  CFG2 un1_component_state_9_0_a2_0 (
	.A(component_state_Z[0]),
	.B(spi_request_for_Z[1]),
	.Y(N_274)
);
defparam un1_component_state_9_0_a2_0.INIT=4'h8;
// @20:415
  CFG2 PREADY_0_sqmuxa_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[2]),
	.Y(PREADY_0_sqmuxa)
);
defparam PREADY_0_sqmuxa_0_a2.INIT=4'h4;
// @20:199
  CFG2 \async_state_ns_0_a3_2[1]  (
	.A(new_avail_0_sqmuxa),
	.B(N_119_i),
	.Y(un1_new_avail_0_sqmuxa_1_i_0)
);
defparam \async_state_ns_0_a3_2[1] .INIT=4'h1;
// @20:359
  CFG2 un25_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(STAMP6_DRDY_TEMP_c),
	.Y(un25_paddr_Z)
);
defparam un25_paddr.INIT=4'h2;
// @20:205
  CFG3 un1_component_state_6_0_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_Z[2]),
	.C(component_state_Z[0]),
	.Y(un1_component_state_6_0_0_0_Z)
);
defparam un1_component_state_6_0_0_0.INIT=8'hFE;
// @20:199
  CFG3 \component_state_ns_0_a3_0_1[2]  (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[0]),
	.C(un28_paddr_i_0),
	.Y(component_state_ns_0_a3_0_1_Z[2])
);
defparam \component_state_ns_0_a3_0_1[2] .INIT=8'h02;
// @20:355
  CFG4 un28_paddr_1 (
	.A(STAMP6_DRDY_SGR2_c),
	.B(un48_paddr_cry_7_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(un28_paddr_1_Z)
);
defparam un28_paddr_1.INIT=16'h7F3F;
// @20:199
  CFG4 \component_state_ns_0_o2_1_17[0]  (
	.A(delay_counter_Z[23]),
	.B(delay_counter_Z[22]),
	.C(delay_counter_Z[21]),
	.D(delay_counter_Z[20]),
	.Y(component_state_ns_0_o2_1_17_Z[0])
);
defparam \component_state_ns_0_o2_1_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_16[0]  (
	.A(delay_counter_Z[12]),
	.B(delay_counter_Z[11]),
	.C(delay_counter_Z[10]),
	.D(delay_counter_Z[0]),
	.Y(component_state_ns_0_o2_1_16_Z[0])
);
defparam \component_state_ns_0_o2_1_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_15[0]  (
	.A(delay_counter_Z[5]),
	.B(delay_counter_Z[4]),
	.C(delay_counter_Z[3]),
	.D(delay_counter_Z[2]),
	.Y(component_state_ns_0_o2_1_15_Z[0])
);
defparam \component_state_ns_0_o2_1_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_14[0]  (
	.A(delay_counter_Z[9]),
	.B(delay_counter_Z[8]),
	.C(delay_counter_Z[7]),
	.D(delay_counter_Z[6]),
	.Y(component_state_ns_0_o2_1_14_Z[0])
);
defparam \component_state_ns_0_o2_1_14[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_13[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[17]),
	.C(delay_counter_Z[14]),
	.D(delay_counter_Z[13]),
	.Y(component_state_ns_0_o2_1_13_Z[0])
);
defparam \component_state_ns_0_o2_1_13[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \component_state_ns_0_o2_1_12[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[24]),
	.Y(component_state_ns_0_o2_1_12_Z[0])
);
defparam \component_state_ns_0_o2_1_12[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_19[0]  (
	.A(delay_counter_Z[4]),
	.B(delay_counter_Z[3]),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(async_state_ns_0_o3_19_Z[0])
);
defparam \async_state_ns_0_o3_19[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_18[0]  (
	.A(delay_counter_Z[24]),
	.B(delay_counter_Z[23]),
	.C(delay_counter_Z[22]),
	.D(delay_counter_Z[21]),
	.Y(async_state_ns_0_o3_18_Z[0])
);
defparam \async_state_ns_0_o3_18[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_17[0]  (
	.A(delay_counter_Z[27]),
	.B(delay_counter_Z[26]),
	.C(delay_counter_Z[25]),
	.D(delay_counter_Z[2]),
	.Y(async_state_ns_0_o3_17_Z[0])
);
defparam \async_state_ns_0_o3_17[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_16[0]  (
	.A(delay_counter_Z[18]),
	.B(delay_counter_Z[13]),
	.C(delay_counter_Z[12]),
	.D(delay_counter_Z[0]),
	.Y(async_state_ns_0_o3_16_Z[0])
);
defparam \async_state_ns_0_o3_16[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_15[0]  (
	.A(delay_counter_Z[20]),
	.B(delay_counter_Z[17]),
	.C(delay_counter_Z[11]),
	.D(delay_counter_Z[10]),
	.Y(async_state_ns_0_o3_15_Z[0])
);
defparam \async_state_ns_0_o3_15[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_14[0]  (
	.A(delay_counter_Z[14]),
	.B(delay_counter_Z[9]),
	.C(delay_counter_Z[8]),
	.D(delay_counter_Z[7]),
	.Y(async_state_ns_0_o3_14_Z[0])
);
defparam \async_state_ns_0_o3_14[0] .INIT=16'hFFFE;
// @20:440
  CFG4 un1_async_prescaler_countlto12_2 (
	.A(async_prescaler_count_Z[12]),
	.B(async_prescaler_count_Z[11]),
	.C(async_prescaler_count_Z[10]),
	.D(async_prescaler_count_Z[9]),
	.Y(un1_async_prescaler_countlto12_2_Z)
);
defparam un1_async_prescaler_countlto12_2.INIT=16'h0001;
// @4:2131
  CFG4 \op_gt.un25_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[3]),
	.Y(un25_async_statelto6_3)
);
defparam \op_gt.un25_async_statelto6_3 .INIT=16'hFFFD;
// @4:2049
  CFG4 \op_lt.un30_async_statelto6_3  (
	.A(status_async_cycles_Z[6]),
	.B(status_async_cycles_Z[5]),
	.C(status_async_cycles_Z[4]),
	.D(status_async_cycles_Z[1]),
	.Y(un30_async_statelto6_3)
);
defparam \op_lt.un30_async_statelto6_3 .INIT=16'hBFFF;
// @20:205
  CFG3 un1_next_state_2_sqmuxa_1_0 (
	.A(spi_busy),
	.B(component_state_Z[3]),
	.C(component_state_Z[0]),
	.Y(un1_next_state_2_sqmuxa_1_0_Z)
);
defparam un1_next_state_2_sqmuxa_1_0.INIT=8'hEC;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_5  (
	.A(polling_timeout_counter_Z[3]),
	.B(polling_timeout_counter_Z[2]),
	.C(polling_timeout_counter_Z[1]),
	.D(polling_timeout_counter_Z[0]),
	.Y(polling_timeout_counter22lto7_5)
);
defparam \op_gt.polling_timeout_counter22lto7_5 .INIT=16'hFFFE;
// @4:2101
  CFG4 \op_gt.polling_timeout_counter22lto7_4  (
	.A(polling_timeout_counter_Z[7]),
	.B(polling_timeout_counter_Z[6]),
	.C(polling_timeout_counter_Z[5]),
	.D(polling_timeout_counter_Z[4]),
	.Y(polling_timeout_counter22lto7_4)
);
defparam \op_gt.polling_timeout_counter22lto7_4 .INIT=16'hFFFE;
// @20:199
  CFG3 un1_reset_n_inv_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(component_state_Z[3]),
	.C(LED_FPGA_LOADED),
	.Y(un1_reset_n_inv_1_Z)
);
defparam un1_reset_n_inv_1.INIT=8'hBF;
// @20:271
  CFG3 apb_spi_finished_1_sqmuxa_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(apb_spi_finished_0_sqmuxa_1),
	.Y(apb_spi_finished_1_sqmuxa)
);
defparam apb_spi_finished_1_sqmuxa_0_a2.INIT=8'h80;
// @20:199
  CFG3 \component_state_ns_0_a3_1[0]  (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(apb_is_atomic_Z),
	.Y(N_684)
);
defparam \component_state_ns_0_a3_1[0] .INIT=8'h02;
// @20:327
  CFG3 apb_is_atomic_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(component_state_Z[4]),
	.C(LED_FPGA_LOADED),
	.Y(apb_is_atomic_0_sqmuxa_Z)
);
defparam apb_is_atomic_0_sqmuxa.INIT=8'h80;
// @20:199
  CFG4 \async_state_ns_0_o3_20[0]  (
	.A(delay_counter_Z[19]),
	.B(delay_counter_Z[16]),
	.C(delay_counter_Z[15]),
	.D(delay_counter_Z[1]),
	.Y(async_state_ns_0_o3_20_Z[0])
);
defparam \async_state_ns_0_o3_20[0] .INIT=16'hFFFE;
  CFG4 apb_is_atomic_RNI6R591 (
	.A(component_state_Z[1]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[2]),
	.D(component_state_Z[4]),
	.Y(spi_dms1_cs_en_1)
);
defparam apb_is_atomic_RNI6R591.INIT=16'h0015;
// @20:199
  CFG3 un1_apb_spi_finished_1_f0 (
	.A(apb_spi_finished_0_sqmuxa),
	.B(apb_spi_finished_Z),
	.C(apb_spi_finished_1_sqmuxa),
	.Y(un1_apb_spi_finished_1_f0_2)
);
defparam un1_apb_spi_finished_1_f0.INIT=8'h54;
// @20:338
  CFG3 next_state_1_sqmuxa (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(next_state_1_sqmuxa_Z)
);
defparam next_state_1_sqmuxa.INIT=8'h40;
// @27:777
  CFG4 un28_paddr_RNIDL8I1 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(N_174)
);
defparam un28_paddr_RNIDL8I1.INIT=16'h7FFF;
// @20:373
  CFG3 un1_spi_rx_data_sn_m3_i_o2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_162)
);
defparam un1_spi_rx_data_sn_m3_i_o2.INIT=8'h3A;
// @20:205
  CFG3 un1_component_state_6_0_a2_0 (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(N_268)
);
defparam un1_component_state_6_0_a2_0.INIT=8'h8C;
// @20:205
  CFG3 un1_component_state_12_0_o2 (
	.A(component_state_Z[2]),
	.B(apb_is_atomic_Z),
	.C(component_state_Z[4]),
	.Y(N_165)
);
defparam un1_component_state_12_0_o2.INIT=8'hF8;
// @20:415
  CFG3 new_avail_0_sqmuxa_0_a2 (
	.A(component_state_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.C(apb_is_reset_Z),
	.Y(new_avail_0_sqmuxa)
);
defparam new_avail_0_sqmuxa_0_a2.INIT=8'h20;
// @20:205
  CFG2 status_dms1_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms1_newVal_Z),
	.Y(status_dms1_overwrittenVal_9)
);
defparam status_dms1_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:205
  CFG2 status_dms2_overwrittenVal_9_0_a2 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_dms2_newVal_Z),
	.Y(status_dms2_overwrittenVal_9)
);
defparam status_dms2_overwrittenVal_9_0_a2.INIT=4'h8;
// @20:205
  CFG2 status_temp_overwrittenVal_9 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(status_temp_newVal_Z),
	.Y(status_temp_overwrittenVal_9_Z)
);
defparam status_temp_overwrittenVal_9.INIT=4'h8;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_4 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_4_4)
);
defparam un1_new_avail_0_sqmuxa_4.INIT=4'hD;
// @20:205
  CFG2 un1_new_avail_0_sqmuxa_3 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(un1_new_avail_0_sqmuxa_3_4)
);
defparam un1_new_avail_0_sqmuxa_3.INIT=4'hD;
// @20:205
  CFG2 un1_drdy_flank_detected_dms1_0_sqmuxa_1 (
	.A(un1_new_avail_0_sqmuxa_1_i_0),
	.B(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(un1_drdy_flank_detected_dms1_0_sqmuxa_1_4)
);
defparam un1_drdy_flank_detected_dms1_0_sqmuxa_1.INIT=4'hD;
// @20:199
  CFG2 \spi_tx_data_RNO[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.B(component_state_4[5]),
	.Y(N_1103_i)
);
defparam \spi_tx_data_RNO[5] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.B(component_state_4[5]),
	.Y(N_1104_i)
);
defparam \spi_tx_data_RNO[4] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.B(component_state_4[5]),
	.Y(N_1105_i)
);
defparam \spi_tx_data_RNO[3] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.B(component_state_4[5]),
	.Y(N_1106_i)
);
defparam \spi_tx_data_RNO[2] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(component_state_4[5]),
	.Y(N_1107_i)
);
defparam \spi_tx_data_RNO[1] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.B(component_state_4[5]),
	.Y(N_102_i)
);
defparam \spi_tx_data_RNO[0] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.B(component_state_4[5]),
	.Y(N_260_i)
);
defparam \spi_tx_data_RNO[15] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.B(component_state_4[5]),
	.Y(N_259_i)
);
defparam \spi_tx_data_RNO[14] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.B(component_state_4[5]),
	.Y(N_258_i)
);
defparam \spi_tx_data_RNO[13] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.B(component_state_4[5]),
	.Y(N_257_i)
);
defparam \spi_tx_data_RNO[12] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.B(component_state_4[5]),
	.Y(N_91_i)
);
defparam \spi_tx_data_RNO[11] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.B(component_state_4[5]),
	.Y(N_92_i)
);
defparam \spi_tx_data_RNO[10] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.B(component_state_4[5]),
	.Y(N_93_i)
);
defparam \spi_tx_data_RNO[9] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.B(component_state_4[5]),
	.Y(N_94_i)
);
defparam \spi_tx_data_RNO[8] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.B(component_state_4[5]),
	.Y(N_95_i)
);
defparam \spi_tx_data_RNO[7] .INIT=4'hE;
// @20:199
  CFG2 \spi_tx_data_RNO[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.B(component_state_4[5]),
	.Y(N_96_i)
);
defparam \spi_tx_data_RNO[6] .INIT=4'hE;
// @20:199
  CFG2 \config_RNI4LGJ[31]  (
	.A(component_state_4[5]),
	.B(config_Z[31]),
	.Y(N_119_i)
);
defparam \config_RNI4LGJ[31] .INIT=4'h8;
// @20:199
  CFG4 \spi_request_for_ldmx[0]  (
	.A(component_state_Z[3]),
	.B(spi_request_for_Z[0]),
	.C(spi_dms2_cs_1_sqmuxa_1),
	.D(LED_FPGA_LOADED),
	.Y(spi_request_for_ldmx_4[0])
);
defparam \spi_request_for_ldmx[0] .INIT=16'hFACC;
// @20:199
  CFG4 \spi_request_for_ldmx[1]  (
	.A(LED_FPGA_LOADED),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(spi_request_for_Z[1]),
	.D(component_state_Z[3]),
	.Y(spi_request_for_ldmx_4[1])
);
defparam \spi_request_for_ldmx[1] .INIT=16'hFAD8;
// @20:199
  CFG4 \un1_spi_rx_data[15]  (
	.A(spi_rx_data[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_804),
	.Y(un1_spi_rx_data_1[15])
);
defparam \un1_spi_rx_data[15] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[14]  (
	.A(spi_rx_data[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_803),
	.Y(un1_spi_rx_data_2[14])
);
defparam \un1_spi_rx_data[14] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[13]  (
	.A(spi_rx_data[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_802),
	.Y(un1_spi_rx_data_3[13])
);
defparam \un1_spi_rx_data[13] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[12]  (
	.A(spi_rx_data[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_801),
	.Y(un1_spi_rx_data_2[12])
);
defparam \un1_spi_rx_data[12] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[11]  (
	.A(spi_rx_data[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_800),
	.Y(un1_spi_rx_data_4[11])
);
defparam \un1_spi_rx_data[11] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[10]  (
	.A(spi_rx_data[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_799),
	.Y(un1_spi_rx_data_2[10])
);
defparam \un1_spi_rx_data[10] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[9]  (
	.A(spi_rx_data[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_798),
	.Y(un1_spi_rx_data_2[9])
);
defparam \un1_spi_rx_data[9] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[3]  (
	.A(spi_rx_data[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_792),
	.Y(un1_spi_rx_data_1[3])
);
defparam \un1_spi_rx_data[3] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[8]  (
	.A(spi_rx_data[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_797),
	.Y(un1_spi_rx_data_3[8])
);
defparam \un1_spi_rx_data[8] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[7]  (
	.A(spi_rx_data[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_796),
	.Y(un1_spi_rx_data_3[7])
);
defparam \un1_spi_rx_data[7] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[5]  (
	.A(spi_rx_data[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_794),
	.Y(un1_spi_rx_data_3[5])
);
defparam \un1_spi_rx_data[5] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[4]  (
	.A(spi_rx_data[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_793),
	.Y(un1_spi_rx_data_3[4])
);
defparam \un1_spi_rx_data[4] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[6]  (
	.A(spi_rx_data[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_795),
	.Y(N_828)
);
defparam \un1_spi_rx_data[6] .INIT=16'hFE02;
  CFG3 un1_reset_n_inv_1_RNIEFUJ (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(un1_reset_n_inv_1_Z),
	.Y(PRDATA_1)
);
defparam un1_reset_n_inv_1_RNIEFUJ.INIT=8'h04;
// @20:199
  CFG4 \un1_spi_rx_data_i_0[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.C(measurement_temp_Z[15]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(un1_spi_rx_data_i_0_Z[31])
);
defparam \un1_spi_rx_data_i_0[31] .INIT=16'h1311;
// @20:271
  CFG4 status_async_cycles_0_sqmuxa_3 (
	.A(component_state_Z[0]),
	.B(status_async_cycles_0_sqmuxa_0_Z),
	.C(spi_request_for_Z[1]),
	.D(spi_busy),
	.Y(status_async_cycles_0_sqmuxa_3_Z)
);
defparam status_async_cycles_0_sqmuxa_3.INIT=16'h0008;
// @20:199
  CFG4 \async_state_ns_0_o3_20_2[0]  (
	.A(delay_counter_Z[6]),
	.B(delay_counter_Z[5]),
	.C(component_state_Z[0]),
	.D(async_state_ns_0_o3_14_Z[0]),
	.Y(async_state_ns_0_o3_20_2_Z[0])
);
defparam \async_state_ns_0_o3_20_2[0] .INIT=16'hFFEF;
// @4:2049
  CFG3 \op_lt.un30_async_statelto6  (
	.A(status_async_cycles_Z[3]),
	.B(status_async_cycles_Z[2]),
	.C(un30_async_statelto6_3),
	.Y(un30_async_state)
);
defparam \op_lt.un30_async_statelto6 .INIT=8'hF7;
// @20:205
  CFG4 un1_next_state_2_sqmuxa_1 (
	.A(component_state_Z[4]),
	.B(component_state_Z[2]),
	.C(un1_next_state_2_sqmuxa_1_0_Z),
	.D(spi_enable_1_sqmuxa),
	.Y(un1_next_state_2_sqmuxa_1_Z)
);
defparam un1_next_state_2_sqmuxa_1.INIT=16'hFFFE;
// @20:440
  CFG4 un1_async_prescaler_countlto8 (
	.A(async_prescaler_count_Z[8]),
	.B(async_prescaler_count_Z[7]),
	.C(async_prescaler_count_Z[6]),
	.D(async_prescaler_count_Z[5]),
	.Y(un1_async_prescaler_countlt12)
);
defparam un1_async_prescaler_countlto8.INIT=16'h5557;
// @20:199
  CFG4 \un1_spi_rx_data_i_a2[31]  (
	.A(measurement_dms1_Z[15]),
	.B(dummy_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_162),
	.Y(N_262)
);
defparam \un1_spi_rx_data_i_a2[31] .INIT=16'h0035;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0_a2 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_Z),
	.C(un14_paddr_i_0),
	.D(un28_paddr_i_0),
	.Y(PREADY_0_sqmuxa_1)
);
defparam un1_PREADY_0_sqmuxa_2_0_0_a2.INIT=16'h8A0A;
// @20:199
  CFG3 drdy_flank_detected_dms1_1_sqmuxa_1_i (
	.A(STAMP6_DRDY_SGR1_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms1_0_sqmuxa_1),
	.Y(drdy_flank_detected_dms1_1_sqmuxa_1_i_Z)
);
defparam drdy_flank_detected_dms1_1_sqmuxa_1_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_dms2_1_sqmuxa_2_i (
	.A(STAMP6_DRDY_SGR2_c),
	.B(N_119_i),
	.C(drdy_flank_detected_dms2_1_sqmuxa_1),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 drdy_flank_detected_temp_1_sqmuxa_2_i (
	.A(STAMP6_DRDY_TEMP_c),
	.B(N_119_i),
	.C(drdy_flank_detected_temp_1_sqmuxa_1),
	.Y(drdy_flank_detected_temp_1_sqmuxa_2_i_Z)
);
defparam drdy_flank_detected_temp_1_sqmuxa_2_i.INIT=8'hFD;
// @20:199
  CFG3 apb_spi_finished_RNIDI2B1 (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(un14_paddr_i_0),
	.Y(N_268_i)
);
defparam apb_spi_finished_RNIDI2B1.INIT=8'h73;
// @20:199
  CFG3 spi_dms2_cs_13_iv_i (
	.A(spi_dms2_cs_1_sqmuxa_1),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(component_state_Z[3]),
	.Y(spi_dms2_cs_13_iv_i_Z)
);
defparam spi_dms2_cs_13_iv_i.INIT=8'h15;
// @20:199
  CFG3 \PRDATA_RNO[26]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(N_187),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_144_i)
);
defparam \PRDATA_RNO[26] .INIT=8'hC8;
// @20:199
  CFG3 \PRDATA_RNO[24]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(N_186),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(N_142_i)
);
defparam \PRDATA_RNO[24] .INIT=8'hC8;
// @20:205
  CFG4 un1_component_state_12_0_2 (
	.A(N_274),
	.B(N_215),
	.C(component_state_Z[1]),
	.D(N_165),
	.Y(un1_component_state_12_0_2_Z)
);
defparam un1_component_state_12_0_2.INIT=16'hFFFE;
// @20:199
  CFG3 spi_dms1_cs_en_1_1 (
	.A(spi_dms1_cs_en_1),
	.B(N_274),
	.C(N_215),
	.Y(spi_dms1_cs_en_1_1_Z)
);
defparam spi_dms1_cs_en_1_1.INIT=8'h02;
// @20:199
  CFG4 spi_temp_cs_en_1 (
	.A(spi_request_for_Z[1]),
	.B(component_state_Z[0]),
	.C(spi_dms1_cs_en_1),
	.D(N_215),
	.Y(spi_temp_cs_en_1_Z)
);
defparam spi_temp_cs_en_1.INIT=16'h00B0;
// @20:446
  CFG4 status_async_cycles_0_sqmuxa_1_0_0 (
	.A(un25_async_statelt6),
	.B(un25_async_statelto6_3),
	.C(status_async_cycles_Z[2]),
	.D(async_state_Z[1]),
	.Y(status_async_cycles_0_sqmuxa_1_0_0_Z)
);
defparam status_async_cycles_0_sqmuxa_1_0_0.INIT=16'hFE00;
// @20:199
  CFG4 \component_state_ns_0_o2_1_22[0]  (
	.A(component_state_ns_0_o2_1_17_Z[0]),
	.B(component_state_ns_0_o2_1_16_Z[0]),
	.C(component_state_ns_0_o2_1_15_Z[0]),
	.D(component_state_ns_0_o2_1_14_Z[0]),
	.Y(component_state_ns_0_o2_1_22_Z[0])
);
defparam \component_state_ns_0_o2_1_22[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \async_state_ns_0_o3_25[0]  (
	.A(async_state_ns_0_o3_18_Z[0]),
	.B(async_state_ns_0_o3_20_Z[0]),
	.C(async_state_ns_0_o3_19_Z[0]),
	.D(async_state_ns_0_o3_17_Z[0]),
	.Y(async_state_ns_0_o3_25_Z[0])
);
defparam \async_state_ns_0_o3_25[0] .INIT=16'hFFFE;
// @20:205
  CFG4 un1_PREADY_0_sqmuxa_2_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_4[5]),
	.C(PREADY_0_sqmuxa),
	.D(PREADY_0_sqmuxa_1),
	.Y(un1_PREADY_0_sqmuxa_2_0_5)
);
defparam un1_PREADY_0_sqmuxa_2_0_0.INIT=16'hFFFE;
// @20:355
  CFG4 un28_paddr (
	.A(un28_paddr_1_Z),
	.B(STAMP6_DRDY_SGR1_c),
	.C(un25_paddr_Z),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un28_paddr_i_0)
);
defparam un28_paddr.INIT=16'hFBFA;
// @20:199
  CFG2 \component_state_ns_0_0_0[3]  (
	.A(PREADY_0_sqmuxa_1),
	.B(N_215),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0_0[3] .INIT=4'hE;
  CFG4 un1_reset_n_inv_1_RNI7B2B2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(PRDATA_1),
	.Y(un1_reset_n_inv_1_RNI7B2B2_Z)
);
defparam un1_reset_n_inv_1_RNI7B2B2.INIT=16'h1000;
// @20:199
  CFG4 \async_state_ns_0_o3[0]  (
	.A(async_state_ns_0_o3_15_Z[0]),
	.B(async_state_ns_0_o3_16_Z[0]),
	.C(async_state_ns_0_o3_25_Z[0]),
	.D(async_state_ns_0_o3_20_2_Z[0]),
	.Y(N_625)
);
defparam \async_state_ns_0_o3[0] .INIT=16'hFFFE;
// @20:387
  CFG4 un80_paddr_0_a2 (
	.A(N_271),
	.B(N_292),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(un80_paddr)
);
defparam un80_paddr_0_a2.INIT=16'h0008;
// @20:397
  CFG4 un88_paddr (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(N_292),
	.D(un88_paddr_0_Z),
	.Y(un88_paddr_Z)
);
defparam un88_paddr.INIT=16'h2000;
// @20:199
  CFG4 \component_state_ns_0_o2_1[0]  (
	.A(async_state_ns_0_o3_20_Z[0]),
	.B(component_state_ns_0_o2_1_22_Z[0]),
	.C(component_state_ns_0_o2_1_13_Z[0]),
	.D(component_state_ns_0_o2_1_12_Z[0]),
	.Y(N_676)
);
defparam \component_state_ns_0_o2_1[0] .INIT=16'hFFFE;
// @20:199
  CFG4 \un1_spi_rx_data[2]  (
	.A(spi_rx_data[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_791),
	.Y(un1_spi_rx_data_4[2])
);
defparam \un1_spi_rx_data[2] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[1]  (
	.A(spi_rx_data[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_790),
	.Y(un1_spi_rx_data_3[1])
);
defparam \un1_spi_rx_data[1] .INIT=16'hFE02;
// @20:199
  CFG4 \un1_spi_rx_data[0]  (
	.A(spi_rx_data[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(N_789),
	.Y(un1_spi_rx_data_2_Z[0])
);
defparam \un1_spi_rx_data[0] .INIT=16'hFE02;
// @20:199
  CFG4 config_149_0_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_4[5]),
	.Y(config_149)
);
defparam config_149_0_0_a2.INIT=16'h0080;
// @20:440
  CFG4 un1_async_prescaler_countlto14 (
	.A(async_prescaler_count_Z[14]),
	.B(async_prescaler_count_Z[13]),
	.C(un1_async_prescaler_countlto12_2_Z),
	.D(un1_async_prescaler_countlt12),
	.Y(un1_async_prescaler_countlt18)
);
defparam un1_async_prescaler_countlto14.INIT=16'h5111;
// @27:777
  CFG3 \component_state_ns_0_o2_1_RNIGIT01[0]  (
	.A(component_state_4[5]),
	.B(N_676),
	.C(component_state_Z[0]),
	.Y(N_265)
);
defparam \component_state_ns_0_o2_1_RNIGIT01[0] .INIT=8'hC8;
// @20:216
  CFG2 new_avail_0_sqmuxa_1_0_o2 (
	.A(N_676),
	.B(config_Z[30]),
	.Y(N_173)
);
defparam new_avail_0_sqmuxa_1_0_o2.INIT=4'hB;
// @20:199
  CFG2 \component_state_ns_i_a2[5]  (
	.A(N_676),
	.B(spi_busy),
	.Y(N_699)
);
defparam \component_state_ns_i_a2[5] .INIT=4'h1;
// @20:218
  CFG2 spi_tx_data_0_sqmuxa_1 (
	.A(N_676),
	.B(component_state_4[5]),
	.Y(spi_tx_data_0_sqmuxa_1_Z)
);
defparam spi_tx_data_0_sqmuxa_1.INIT=4'h4;
// @20:199
  CFG4 \PRDATA_RNO[31]  (
	.A(un1_spi_rx_data_i_0_Z[31]),
	.B(config_Z[31]),
	.C(N_262),
	.D(N_271),
	.Y(N_146_i)
);
defparam \PRDATA_RNO[31] .INIT=16'h0405;
// @20:199
  CFG2 \component_state_ns_0_0_a2_0_0[1]  (
	.A(spi_tx_data_0_sqmuxa_1_Z),
	.B(next_state_0_sqmuxa_Z),
	.Y(component_state_ns_0_0_a2_0_0_Z[1])
);
defparam \component_state_ns_0_0_a2_0_0[1] .INIT=4'h2;
// @20:440
  CFG4 un1_async_prescaler_countlto18 (
	.A(async_prescaler_count_Z[18]),
	.B(async_prescaler_count_Z[16]),
	.C(un1_async_prescaler_countlto18_1_Z),
	.D(un1_async_prescaler_countlt18),
	.Y(un1_async_prescaler_count)
);
defparam un1_async_prescaler_countlto18.INIT=16'hFFF7;
// @20:199
  CFG4 \async_state_ns_0_a3_0[1]  (
	.A(spi_request_for_Z[0]),
	.B(N_625),
	.C(async_state_Z[0]),
	.D(async_state_Z[1]),
	.Y(N_629)
);
defparam \async_state_ns_0_a3_0[1] .INIT=16'h0002;
// @20:199
  CFG3 \component_state_ns_0_a3_0[0]  (
	.A(N_699),
	.B(component_state_Z[0]),
	.C(N_649),
	.Y(N_683)
);
defparam \component_state_ns_0_a3_0[0] .INIT=8'h80;
// @20:205
  CFG4 un1_component_state_6_0_a2 (
	.A(next_state_0_sqmuxa_Z),
	.B(N_676),
	.C(config_Z[31]),
	.D(component_state_4[5]),
	.Y(N_267)
);
defparam un1_component_state_6_0_a2.INIT=16'h0D00;
// @20:216
  CFG4 new_avail_0_sqmuxa_1_0_a2 (
	.A(status_dms2_newVal_Z),
	.B(status_dms1_newVal_Z),
	.C(component_state_4[5]),
	.D(N_173),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2.INIT=16'h0080;
// @20:199
  CFG2 \delay_counter_lm_0[27]  (
	.A(N_265),
	.B(delay_counter_s_Z[27]),
	.Y(delay_counter_lm[27])
);
defparam \delay_counter_lm_0[27] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[26]  (
	.A(N_265),
	.B(delay_counter_s[26]),
	.Y(delay_counter_lm[26])
);
defparam \delay_counter_lm_0[26] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[25]  (
	.A(N_265),
	.B(delay_counter_s[25]),
	.Y(delay_counter_lm[25])
);
defparam \delay_counter_lm_0[25] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[24]  (
	.A(N_265),
	.B(delay_counter_s[24]),
	.Y(delay_counter_lm[24])
);
defparam \delay_counter_lm_0[24] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[23]  (
	.A(N_265),
	.B(delay_counter_s[23]),
	.Y(delay_counter_lm[23])
);
defparam \delay_counter_lm_0[23] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[22]  (
	.A(N_265),
	.B(delay_counter_s[22]),
	.Y(delay_counter_lm[22])
);
defparam \delay_counter_lm_0[22] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[21]  (
	.A(N_265),
	.B(delay_counter_s[21]),
	.Y(delay_counter_lm[21])
);
defparam \delay_counter_lm_0[21] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[20]  (
	.A(N_265),
	.B(delay_counter_s[20]),
	.Y(delay_counter_lm[20])
);
defparam \delay_counter_lm_0[20] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[19]  (
	.A(N_265),
	.B(delay_counter_s[19]),
	.Y(delay_counter_lm[19])
);
defparam \delay_counter_lm_0[19] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[18]  (
	.A(N_265),
	.B(delay_counter_s[18]),
	.Y(delay_counter_lm[18])
);
defparam \delay_counter_lm_0[18] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[17]  (
	.A(N_265),
	.B(delay_counter_s[17]),
	.Y(delay_counter_lm[17])
);
defparam \delay_counter_lm_0[17] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[16]  (
	.A(N_265),
	.B(delay_counter_s[16]),
	.Y(delay_counter_lm[16])
);
defparam \delay_counter_lm_0[16] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[15]  (
	.A(N_265),
	.B(delay_counter_s[15]),
	.Y(delay_counter_lm[15])
);
defparam \delay_counter_lm_0[15] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[14]  (
	.A(N_265),
	.B(delay_counter_s[14]),
	.Y(delay_counter_lm[14])
);
defparam \delay_counter_lm_0[14] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[13]  (
	.A(N_265),
	.B(delay_counter_s[13]),
	.Y(delay_counter_lm[13])
);
defparam \delay_counter_lm_0[13] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[12]  (
	.A(N_265),
	.B(delay_counter_s[12]),
	.Y(delay_counter_lm[12])
);
defparam \delay_counter_lm_0[12] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[11]  (
	.A(N_265),
	.B(delay_counter_s[11]),
	.Y(delay_counter_lm[11])
);
defparam \delay_counter_lm_0[11] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[10]  (
	.A(N_265),
	.B(delay_counter_s[10]),
	.Y(delay_counter_lm[10])
);
defparam \delay_counter_lm_0[10] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[9]  (
	.A(N_265),
	.B(delay_counter_s[9]),
	.Y(delay_counter_lm[9])
);
defparam \delay_counter_lm_0[9] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[8]  (
	.A(N_265),
	.B(delay_counter_s[8]),
	.Y(delay_counter_lm[8])
);
defparam \delay_counter_lm_0[8] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[7]  (
	.A(N_265),
	.B(delay_counter_s[7]),
	.Y(delay_counter_lm[7])
);
defparam \delay_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[5]  (
	.A(N_265),
	.B(delay_counter_s[5]),
	.Y(delay_counter_lm[5])
);
defparam \delay_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \delay_counter_lm_0[2]  (
	.A(N_265),
	.B(delay_counter_s[2]),
	.Y(delay_counter_lm[2])
);
defparam \delay_counter_lm_0[2] .INIT=4'h8;
// @20:205
  CFG4 un1_dummy_0_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un88_paddr_Z),
	.C(component_state_Z[3]),
	.D(N_119_i),
	.Y(un1_dummy_0_sqmuxa_4)
);
defparam un1_dummy_0_sqmuxa.INIT=16'hFF80;
// @20:199
  CFG4 \config_RNO[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.B(un80_paddr),
	.C(component_state_Z[3]),
	.D(component_state_4[5]),
	.Y(un1_component_state_4_i)
);
defparam \config_RNO[31] .INIT=16'h8F80;
// @20:271
  CFG3 apb_spi_finished_0_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(N_676),
	.Y(apb_spi_finished_0_sqmuxa_1)
);
defparam apb_spi_finished_0_sqmuxa_1_0_a2.INIT=8'h04;
// @20:199
  CFG4 \delay_counter_lm_0[6]  (
	.A(spi_enable_0_sqmuxa),
	.B(delay_counter_s[6]),
	.C(N_265),
	.D(apb_spi_finished_0_sqmuxa_1),
	.Y(delay_counter_lm[6])
);
defparam \delay_counter_lm_0[6] .INIT=16'hCFCA;
// @20:199
  CFG3 \delay_counter_lm_0[4]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[4]),
	.Y(delay_counter_lm[4])
);
defparam \delay_counter_lm_0[4] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[3]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[3]),
	.Y(delay_counter_lm[3])
);
defparam \delay_counter_lm_0[3] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[1]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_265),
	.C(delay_counter_s[1]),
	.Y(delay_counter_lm[1])
);
defparam \delay_counter_lm_0[1] .INIT=8'hE2;
// @20:199
  CFG3 \delay_counter_lm_0[0]  (
	.A(delay_counter_cry_Y[0]),
	.B(apb_spi_finished_0_sqmuxa_1),
	.C(N_265),
	.Y(delay_counter_lm[0])
);
defparam \delay_counter_lm_0[0] .INIT=8'hAC;
// @20:199
  CFG4 \component_state_ns_0_0[2]  (
	.A(N_699),
	.B(apb_spi_finished_0_sqmuxa),
	.C(component_state_Z[0]),
	.D(N_649),
	.Y(component_state_ns_0_0_Z[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hCCEC;
// @20:199
  CFG4 \component_state_ns_0_1[0]  (
	.A(N_683),
	.B(N_684),
	.C(N_700),
	.D(N_676),
	.Y(component_state_ns_0_1_Z[0])
);
defparam \component_state_ns_0_1[0] .INIT=16'hFEEE;
// @27:777
  CFG4 un1_next_state_2_sqmuxa_1_RNIF7UR (
	.A(un1_next_state_2_sqmuxa_1_Z),
	.B(N_676),
	.C(component_state_4[5]),
	.D(un1_next_state_2_sqmuxa_0_a2_0_0_Z),
	.Y(delay_countere)
);
defparam un1_next_state_2_sqmuxa_1_RNIF7UR.INIT=16'hDDD5;
// @4:2101
  CFG3 polling_timeout_counter_0_sqmuxa (
	.A(polling_timeout_counter22lto7_4),
	.B(polling_timeout_counter22lto7_5),
	.C(un1_async_prescaler_count),
	.Y(polling_timeout_counter_0_sqmuxa_Z)
);
defparam polling_timeout_counter_0_sqmuxa.INIT=8'h0E;
// @20:440
  CFG2 \async_prescaler_count_5[0]  (
	.A(un1_async_prescaler_count),
	.B(async_prescaler_count_Z[0]),
	.Y(async_prescaler_count_5_Z[0])
);
defparam \async_prescaler_count_5[0] .INIT=4'h2;
// @20:440
  CFG2 \async_prescaler_count_5[5]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_5_S_4),
	.Y(async_prescaler_count_5_Z[5])
);
defparam \async_prescaler_count_5[5] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[8]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_8_S_4),
	.Y(async_prescaler_count_5_Z[8])
);
defparam \async_prescaler_count_5[8] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[13]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_13_S_4),
	.Y(async_prescaler_count_5_Z[13])
);
defparam \async_prescaler_count_5[13] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[15]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_15_S_4),
	.Y(async_prescaler_count_5_Z[15])
);
defparam \async_prescaler_count_5[15] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[16]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_16_S_4),
	.Y(async_prescaler_count_5_Z[16])
);
defparam \async_prescaler_count_5[16] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[17]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_cry_17_S_4),
	.Y(async_prescaler_count_5_Z[17])
);
defparam \async_prescaler_count_5[17] .INIT=4'h8;
// @20:440
  CFG2 \async_prescaler_count_5[18]  (
	.A(un1_async_prescaler_count),
	.B(un5_async_prescaler_count_s_18_S_4),
	.Y(async_prescaler_count_5_Z[18])
);
defparam \async_prescaler_count_5[18] .INIT=4'h8;
// @20:199
  CFG4 \async_state_ns_0[1]  (
	.A(N_625),
	.B(async_state_Z[1]),
	.C(un1_new_avail_0_sqmuxa_1_i_0),
	.D(N_629),
	.Y(async_state_ns[1])
);
defparam \async_state_ns_0[1] .INIT=16'hFF80;
// @20:199
  CFG4 \async_state_ns_0[0]  (
	.A(N_625),
	.B(un1_new_avail_0_sqmuxa_1_i_0),
	.C(async_state_Z[0]),
	.D(async_state_ns_0_a3_0_0_Z[0]),
	.Y(async_state_ns[0])
);
defparam \async_state_ns_0[0] .INIT=16'h8580;
// @20:216
  CFG4 spi_temp_cs_0_sqmuxa (
	.A(un10_delay_counter_Z),
	.B(N_173),
	.C(drdy_flank_detected_temp_Z),
	.D(component_state_4[5]),
	.Y(spi_temp_cs_0_sqmuxa_Z)
);
defparam spi_temp_cs_0_sqmuxa.INIT=16'hEF00;
// @20:216
  CFG4 spi_dms1_cs_1_sqmuxa_1 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(component_state_4[5]),
	.D(N_676),
	.Y(spi_dms1_cs_1_sqmuxa_1_Z)
);
defparam spi_dms1_cs_1_sqmuxa_1.INIT=16'hF070;
// @20:238
  CFG4 spi_request_for_2_sqmuxa (
	.A(drdy_flank_detected_temp_Z),
	.B(config_Z[30]),
	.C(un10_delay_counter_Z),
	.D(spi_tx_data_0_sqmuxa_1_Z),
	.Y(spi_request_for_2_sqmuxa_Z)
);
defparam spi_request_for_2_sqmuxa.INIT=16'h0800;
// @20:216
  CFG4 spi_enable_0_sqmuxa_2 (
	.A(drdy_flank_detected_temp_Z),
	.B(config_Z[30]),
	.C(un10_delay_counter_Z),
	.D(spi_tx_data_0_sqmuxa_1_Z),
	.Y(spi_enable_0_sqmuxa_2_Z)
);
defparam spi_enable_0_sqmuxa_2.INIT=16'hC800;
// @20:216
  CFG4 spi_dms1_cs_0_sqmuxa_3 (
	.A(drdy_flank_detected_dms1_Z),
	.B(config_Z[30]),
	.C(component_state_4[5]),
	.D(N_676),
	.Y(spi_dms1_cs_0_sqmuxa_3_Z)
);
defparam spi_dms1_cs_0_sqmuxa_3.INIT=16'h0080;
// @20:216
  CFG4 spi_dms2_cs_0_sqmuxa_0_a2 (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_dms1_Z),
	.C(component_state_4[5]),
	.D(N_173),
	.Y(spi_dms2_cs_0_sqmuxa)
);
defparam spi_dms2_cs_0_sqmuxa_0_a2.INIT=16'hF0D0;
// @20:216
  CFG4 spi_dms2_cs_1_sqmuxa_1_0_a2 (
	.A(drdy_flank_detected_dms2_Z),
	.B(drdy_flank_detected_dms1_Z),
	.C(component_state_4[5]),
	.D(N_173),
	.Y(spi_dms2_cs_1_sqmuxa_1)
);
defparam spi_dms2_cs_1_sqmuxa_1_0_a2.INIT=16'h0020;
// @20:205
  CFG4 un1_component_state_8_0_a2_1 (
	.A(spi_request_for_Z[0]),
	.B(spi_busy),
	.C(N_676),
	.D(component_state_Z[0]),
	.Y(N_290)
);
defparam un1_component_state_8_0_a2_1.INIT=16'hFE00;
// @20:271
  CFG4 drdy_flank_detected_temp_1_sqmuxa_1_0_a2 (
	.A(spi_busy),
	.B(spi_request_for_Z[0]),
	.C(N_274),
	.D(N_676),
	.Y(drdy_flank_detected_temp_1_sqmuxa_1)
);
defparam drdy_flank_detected_temp_1_sqmuxa_1_0_a2.INIT=16'h0010;
// @20:271
  CFG4 drdy_flank_detected_dms2_1_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms2_1_sqmuxa_1)
);
defparam drdy_flank_detected_dms2_1_sqmuxa_1_0_a2.INIT=16'h4000;
// @20:271
  CFG4 drdy_flank_detected_dms1_0_sqmuxa_1_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(component_state_Z[0]),
	.D(N_699),
	.Y(drdy_flank_detected_dms1_0_sqmuxa_1)
);
defparam drdy_flank_detected_dms1_0_sqmuxa_1_0_a2.INIT=16'h1000;
// @20:199
  CFG3 \component_state_RNO[0]  (
	.A(spi_enable_0_sqmuxa),
	.B(N_699),
	.C(component_state_Z[0]),
	.Y(N_646_i)
);
defparam \component_state_RNO[0] .INIT=8'h32;
// @20:205
  CFG4 un1_component_state_12_0_3 (
	.A(N_699),
	.B(un1_component_state_12_0_2_Z),
	.C(spi_request_for_Z[0]),
	.D(component_state_Z[0]),
	.Y(un1_component_state_12_0_3_Z)
);
defparam un1_component_state_12_0_3.INIT=16'hDFCC;
// @20:199
  CFG4 \component_state_ns_0[2]  (
	.A(component_state_Z[3]),
	.B(component_state_ns_0_0_Z[2]),
	.C(component_state_ns_0_a3_0_1_Z[2]),
	.D(un14_paddr_i_0),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0[2] .INIT=16'hECCC;
// @20:199
  CFG4 \component_state_ns_0[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_5_PSELx),
	.B(component_state_ns_0_1_Z[0]),
	.C(N_700),
	.D(next_state_0_sqmuxa_Z),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0[0] .INIT=16'hCCDC;
// @20:199
  CFG4 \component_state_ns_i_a3_i_0[4]  (
	.A(spi_enable_1_sqmuxa),
	.B(next_state_0_sqmuxa_Z),
	.C(spi_tx_data_0_sqmuxa_1_Z),
	.D(next_state_1_sqmuxa_Z),
	.Y(N_12)
);
defparam \component_state_ns_i_a3_i_0[4] .INIT=16'hFFEA;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[7]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s_Z[7]),
	.Y(polling_timeout_counter_lm[7])
);
defparam \polling_timeout_counter_lm_0[7] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[6]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[6]),
	.Y(polling_timeout_counter_lm[6])
);
defparam \polling_timeout_counter_lm_0[6] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[5]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[5]),
	.Y(polling_timeout_counter_lm[5])
);
defparam \polling_timeout_counter_lm_0[5] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[4]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[4]),
	.Y(polling_timeout_counter_lm[4])
);
defparam \polling_timeout_counter_lm_0[4] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[3]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[3]),
	.Y(polling_timeout_counter_lm[3])
);
defparam \polling_timeout_counter_lm_0[3] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[2]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[2]),
	.Y(polling_timeout_counter_lm[2])
);
defparam \polling_timeout_counter_lm_0[2] .INIT=4'h8;
// @20:199
  CFG2 \polling_timeout_counter_lm_0[1]  (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(polling_timeout_counter_s[1]),
	.Y(polling_timeout_counter_lm[1])
);
defparam \polling_timeout_counter_lm_0[1] .INIT=4'h8;
// @20:199
  CFG4 un89_paddr_0_RNI3ES41 (
	.A(un88_paddr_Z),
	.B(un80_paddr),
	.C(un1_reset_n_inv_1_Z),
	.D(un89_paddr_0_Z),
	.Y(un1_reset_n_inv_i)
);
defparam un89_paddr_0_RNI3ES41.INIT=16'h0F0E;
// @20:440
  CFG4 \un1_status_async_cycles_1_sqmuxa[6]  (
	.A(async_state_Z[0]),
	.B(un30_async_state),
	.C(status_async_cycles_0_sqmuxa_1_0_0_Z),
	.D(un1_async_prescaler_count),
	.Y(un1_status_async_cycles_1_sqmuxa_2[6])
);
defparam \un1_status_async_cycles_1_sqmuxa[6] .INIT=16'h00F8;
// @20:199
  CFG4 \component_state_ns_0_0[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(MSS_STAMP_UND_TELEMETRY_5_PSELx),
	.C(N_165),
	.D(component_state_ns_0_0_a2_0_0_Z[1]),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0_0[1] .INIT=16'hDC50;
// @20:199
  CFG2 spi_enable_RNO (
	.A(spi_enable_0_sqmuxa_2_Z),
	.B(component_state_Z[3]),
	.Y(N_1034)
);
defparam spi_enable_RNO.INIT=4'hE;
// @20:205
  CFG4 un1_next_state_1_sqmuxa (
	.A(apb_spi_finished_Z),
	.B(component_state_Z[3]),
	.C(spi_enable_0_sqmuxa_2_Z),
	.D(un14_paddr_i_0),
	.Y(un1_next_state_1_sqmuxa_Z)
);
defparam un1_next_state_1_sqmuxa.INIT=16'hF4F0;
// @20:271
  CFG2 measurement_dms1_0_sqmuxa_1_0_a2_0_a2 (
	.A(drdy_flank_detected_dms1_0_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms1_0_sqmuxa_1)
);
defparam measurement_dms1_0_sqmuxa_1_0_a2_0_a2.INIT=4'h8;
// @20:271
  CFG2 measurement_dms2_1_sqmuxa_0_a2_0_a2 (
	.A(drdy_flank_detected_dms2_1_sqmuxa_1),
	.B(LED_FPGA_LOADED),
	.Y(measurement_dms2_1_sqmuxa)
);
defparam measurement_dms2_1_sqmuxa_0_a2_0_a2.INIT=4'h8;
// @20:271
  CFG4 measurement_temp_1_sqmuxa_0_a2_2_a2 (
	.A(N_274),
	.B(spi_request_for_Z[0]),
	.C(N_699),
	.D(LED_FPGA_LOADED),
	.Y(measurement_temp_1_sqmuxa)
);
defparam measurement_temp_1_sqmuxa_0_a2_2_a2.INIT=16'h2000;
// @20:199
  CFG4 new_avail_RNO (
	.A(N_676),
	.B(new_avail_0_sqmuxa),
	.C(config_Z[31]),
	.D(component_state_4[5]),
	.Y(un1_new_avail_1_sqmuxa_3_i)
);
defparam new_avail_RNO.INIT=16'hFDCC;
// @27:777
  CFG4 apb_spi_finished_1_sqmuxa_0_a2_RNI0FP03 (
	.A(polling_timeout_counter_0_sqmuxa_Z),
	.B(N_119_i),
	.C(N_174),
	.D(apb_spi_finished_1_sqmuxa),
	.Y(polling_timeout_countere)
);
defparam apb_spi_finished_1_sqmuxa_0_a2_RNI0FP03.INIT=16'hFFEF;
// @20:199
  CFG4 spi_dms1_cs_en (
	.A(N_290),
	.B(spi_dms1_cs_en_1_1_Z),
	.C(config_Z[31]),
	.D(spi_dms1_cs_1_sqmuxa_1_Z),
	.Y(spi_dms1_cs_en_4)
);
defparam spi_dms1_cs_en.INIT=16'h4044;
// @20:199
  CFG4 spi_temp_cs_en (
	.A(N_290),
	.B(config_Z[31]),
	.C(spi_temp_cs_en_1_Z),
	.D(spi_temp_cs_0_sqmuxa_Z),
	.Y(spi_temp_cs_en_1_0)
);
defparam spi_temp_cs_en.INIT=16'h4050;
// @20:440
  CFG4 status_async_cycles_0_sqmuxa_2 (
	.A(status_async_cycles_0_sqmuxa_3_Z),
	.B(N_676),
	.C(un1_status_async_cycles_1_sqmuxa_2[6]),
	.D(un1_new_avail_0_sqmuxa_1_i_0),
	.Y(status_async_cycles_0_sqmuxa_2_4)
);
defparam status_async_cycles_0_sqmuxa_2.INIT=16'h020F;
// @20:199
  CFG4 spi_enable_RNO_0 (
	.A(spi_enable_1_sqmuxa),
	.B(un1_component_state_6_0_0_0_Z),
	.C(N_268),
	.D(N_267),
	.Y(un1_component_state_6_i)
);
defparam spi_enable_RNO_0.INIT=16'h0001;
// @20:199
  CFG4 next_state_1_sqmuxa_RNIR0TI (
	.A(config_Z[30]),
	.B(LED_FPGA_LOADED),
	.C(spi_tx_data_0_sqmuxa_1_Z),
	.D(next_state_1_sqmuxa_Z),
	.Y(un1_reset_n_inv_2_i)
);
defparam next_state_1_sqmuxa_RNIR0TI.INIT=16'hCC80;
// @20:199
  CFG4 \polling_timeout_counter_lm_0[0]  (
	.A(polling_timeout_counter_Z[0]),
	.B(N_119_i),
	.C(polling_timeout_counter_0_sqmuxa_Z),
	.D(N_174),
	.Y(polling_timeout_counter_lm[0])
);
defparam \polling_timeout_counter_lm_0[0] .INIT=16'h5350;
// @20:199
  CFG4 spi_temp_cs_ldmx (
	.A(STAMP6_CS_TEMP_c),
	.B(spi_request_for_2_sqmuxa_Z),
	.C(PADDR_m[6]),
	.D(spi_temp_cs_en_1_0),
	.Y(spi_temp_cs_ldmx_1)
);
defparam spi_temp_cs_ldmx.INIT=16'h03AA;
// @20:199
  CFG4 spi_dms1_cs_ldmx (
	.A(STAMP6_CS_SGR1_c),
	.B(spi_dms1_cs_0_sqmuxa_3_Z),
	.C(PADDR_m[4]),
	.D(spi_dms1_cs_en_4),
	.Y(spi_dms1_cs_ldmx_4)
);
defparam spi_dms1_cs_ldmx.INIT=16'h03AA;
// @20:199
  CFG4 spi_dms2_cs_RNO (
	.A(un1_component_state_12_0_3_Z),
	.B(N_268),
	.C(config_Z[31]),
	.D(spi_dms2_cs_0_sqmuxa),
	.Y(un1_component_state_12_i)
);
defparam spi_dms2_cs_RNO.INIT=16'h1011;
// @20:119
  spi_master_5_4 spi (
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.enable(enable),
	.STAMP6_MISO_c(STAMP6_MISO_c),
	.STAMP6_SCLK_c(STAMP6_SCLK_c),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.mosi_1_4(mosi_1_4),
	.mosi_cl_4(mosi_cl_4),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.spi_busy(spi_busy),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP_10_4 */

module UART_TX (
  UART_TX_State_0,
  tx_reg,
  LED_FPGA_LOADED,
  TX_start,
  gap_countere,
  gap_counter_lcry,
  un1_count_clk_cry_30_i,
  un1_count_clk_cry_30_S,
  un1_count_clk_cry_29_S,
  un1_count_clk_cry_28_S,
  un1_count_clk_cry_27_S,
  un1_count_clk_cry_26_S,
  un1_count_clk_cry_25_S,
  un1_count_clk_cry_24_S,
  un1_count_clk_cry_23_S,
  un1_count_clk_cry_22_S,
  un1_count_clk_cry_21_S,
  un1_count_clk_cry_20_S,
  un1_count_clk_cry_19_S,
  un1_count_clk_cry_18_S,
  un1_count_clk_cry_17_S,
  un1_count_clk_cry_16_S,
  un1_count_clk_cry_15_S,
  un1_count_clk_cry_14_S,
  un1_count_clk_cry_13_S,
  un1_count_clk_cry_12_S,
  un1_count_clk_cry_11_S,
  un1_count_clk_cry_10_S,
  un1_count_clk_cry_9_S,
  un1_count_clk_cry_8_S,
  un1_count_clk_cry_7_S,
  un1_count_clk_cry_6_S,
  un1_count_clk_cry_5_S,
  un1_count_clk_cry_4_S,
  un1_count_clk_cry_3_S,
  un1_count_clk_cry_2_S,
  un1_count_clk_cry_1_S,
  un1_count_clk_cry_0_Y,
  TX_finish,
  TX_busy,
  TM_TXD_c,
  MSS_FIC_0_CLK,
  LED_FPGA_LOADED_arst
)
;
input UART_TX_State_0 ;
input [7:0] tx_reg ;
input LED_FPGA_LOADED ;
input TX_start ;
output gap_countere ;
input gap_counter_lcry ;
input un1_count_clk_cry_30_i ;
input un1_count_clk_cry_30_S ;
input un1_count_clk_cry_29_S ;
input un1_count_clk_cry_28_S ;
input un1_count_clk_cry_27_S ;
input un1_count_clk_cry_26_S ;
input un1_count_clk_cry_25_S ;
input un1_count_clk_cry_24_S ;
input un1_count_clk_cry_23_S ;
input un1_count_clk_cry_22_S ;
input un1_count_clk_cry_21_S ;
input un1_count_clk_cry_20_S ;
input un1_count_clk_cry_19_S ;
input un1_count_clk_cry_18_S ;
input un1_count_clk_cry_17_S ;
input un1_count_clk_cry_16_S ;
input un1_count_clk_cry_15_S ;
input un1_count_clk_cry_14_S ;
input un1_count_clk_cry_13_S ;
input un1_count_clk_cry_12_S ;
input un1_count_clk_cry_11_S ;
input un1_count_clk_cry_10_S ;
input un1_count_clk_cry_9_S ;
input un1_count_clk_cry_8_S ;
input un1_count_clk_cry_7_S ;
input un1_count_clk_cry_6_S ;
input un1_count_clk_cry_5_S ;
input un1_count_clk_cry_4_S ;
input un1_count_clk_cry_3_S ;
input un1_count_clk_cry_2_S ;
input un1_count_clk_cry_1_S ;
input un1_count_clk_cry_0_Y ;
output TX_finish ;
output TX_busy ;
output TM_TXD_c ;
input MSS_FIC_0_CLK ;
input LED_FPGA_LOADED_arst ;
wire UART_TX_State_0 ;
wire LED_FPGA_LOADED ;
wire TX_start ;
wire gap_countere ;
wire gap_counter_lcry ;
wire un1_count_clk_cry_30_i ;
wire un1_count_clk_cry_30_S ;
wire un1_count_clk_cry_29_S ;
wire un1_count_clk_cry_28_S ;
wire un1_count_clk_cry_27_S ;
wire un1_count_clk_cry_26_S ;
wire un1_count_clk_cry_25_S ;
wire un1_count_clk_cry_24_S ;
wire un1_count_clk_cry_23_S ;
wire un1_count_clk_cry_22_S ;
wire un1_count_clk_cry_21_S ;
wire un1_count_clk_cry_20_S ;
wire un1_count_clk_cry_19_S ;
wire un1_count_clk_cry_18_S ;
wire un1_count_clk_cry_17_S ;
wire un1_count_clk_cry_16_S ;
wire un1_count_clk_cry_15_S ;
wire un1_count_clk_cry_14_S ;
wire un1_count_clk_cry_13_S ;
wire un1_count_clk_cry_12_S ;
wire un1_count_clk_cry_11_S ;
wire un1_count_clk_cry_10_S ;
wire un1_count_clk_cry_9_S ;
wire un1_count_clk_cry_8_S ;
wire un1_count_clk_cry_7_S ;
wire un1_count_clk_cry_6_S ;
wire un1_count_clk_cry_5_S ;
wire un1_count_clk_cry_4_S ;
wire un1_count_clk_cry_3_S ;
wire un1_count_clk_cry_2_S ;
wire un1_count_clk_cry_1_S ;
wire un1_count_clk_cry_0_Y ;
wire TX_finish ;
wire TX_busy ;
wire TM_TXD_c ;
wire MSS_FIC_0_CLK ;
wire LED_FPGA_LOADED_arst ;
wire [31:0] count_clk_Z;
wire [31:0] count_clk_lm;
wire [1:0] current_state_Z;
wire [0:0] current_state_ns;
wire [2:2] current_state_d;
wire [7:0] TX_in_Z;
wire [2:0] count_8_Z;
wire [30:1] count_clk_cry_Z;
wire [30:1] count_clk_s;
wire [30:1] count_clk_cry_Y_0;
wire [31:31] count_clk_s_FCO_0;
wire [31:31] count_clk_s_Z;
wire [31:31] count_clk_s_Y_0;
wire [0:0] current_state_ns_0_0_0_Z;
wire VCC ;
wire N_74_i ;
wire GND ;
wire TX_out_3_iv_i ;
wire N_52_i_i ;
wire N_46_i ;
wire N_61_i ;
wire TX_in_0_sqmuxa ;
wire N_24_i ;
wire N_14_i ;
wire N_16_i ;
wire un3_count_clk_cry_0 ;
wire un3_count_clk_cry_0_S ;
wire un3_count_clk_cry_0_Y ;
wire un3_count_clk_cry_1 ;
wire un3_count_clk_cry_1_S ;
wire un3_count_clk_cry_1_Y ;
wire un3_count_clk_cry_2 ;
wire un3_count_clk_cry_2_S ;
wire un3_count_clk_cry_2_Y ;
wire un3_count_clk_cry_3 ;
wire un3_count_clk_cry_3_S ;
wire un3_count_clk_cry_3_Y ;
wire un3_count_clk_cry_4 ;
wire un3_count_clk_cry_4_S ;
wire un3_count_clk_cry_4_Y ;
wire un3_count_clk_cry_5 ;
wire un3_count_clk_cry_5_S ;
wire un3_count_clk_cry_5_Y ;
wire un3_count_clk_cry_6 ;
wire un3_count_clk_cry_6_S ;
wire un3_count_clk_cry_6_Y ;
wire un3_count_clk_cry_7 ;
wire un3_count_clk_cry_7_S ;
wire un3_count_clk_cry_7_Y ;
wire un3_count_clk_cry_8 ;
wire un3_count_clk_cry_8_S ;
wire un3_count_clk_cry_8_Y ;
wire un3_count_clk_cry_9 ;
wire un3_count_clk_cry_9_S ;
wire un3_count_clk_cry_9_Y ;
wire un3_count_clk_cry_10 ;
wire un3_count_clk_cry_10_S ;
wire un3_count_clk_cry_10_Y ;
wire un3_count_clk_cry_11 ;
wire un3_count_clk_cry_11_S ;
wire un3_count_clk_cry_11_Y ;
wire un3_count_clk_cry_12 ;
wire un3_count_clk_cry_12_S ;
wire un3_count_clk_cry_12_Y ;
wire un3_count_clk_cry_13 ;
wire un3_count_clk_cry_13_S ;
wire un3_count_clk_cry_13_Y ;
wire un3_count_clk_cry_14 ;
wire un3_count_clk_cry_14_S ;
wire un3_count_clk_cry_14_Y ;
wire un3_count_clk_cry_15 ;
wire un3_count_clk_cry_15_S ;
wire un3_count_clk_cry_15_Y ;
wire un3_count_clk_cry_16 ;
wire un3_count_clk_cry_16_S ;
wire un3_count_clk_cry_16_Y ;
wire un3_count_clk_cry_17 ;
wire un3_count_clk_cry_17_S ;
wire un3_count_clk_cry_17_Y ;
wire un3_count_clk_cry_18 ;
wire un3_count_clk_cry_18_S ;
wire un3_count_clk_cry_18_Y ;
wire un3_count_clk_cry_19 ;
wire un3_count_clk_cry_19_S ;
wire un3_count_clk_cry_19_Y ;
wire un3_count_clk_cry_20 ;
wire un3_count_clk_cry_20_S ;
wire un3_count_clk_cry_20_Y ;
wire un3_count_clk_cry_21 ;
wire un3_count_clk_cry_21_S ;
wire un3_count_clk_cry_21_Y ;
wire un3_count_clk_cry_22 ;
wire un3_count_clk_cry_22_S ;
wire un3_count_clk_cry_22_Y ;
wire un3_count_clk_cry_23 ;
wire un3_count_clk_cry_23_S ;
wire un3_count_clk_cry_23_Y ;
wire un3_count_clk_cry_24 ;
wire un3_count_clk_cry_24_S ;
wire un3_count_clk_cry_24_Y ;
wire un3_count_clk_cry_25 ;
wire un3_count_clk_cry_25_S ;
wire un3_count_clk_cry_25_Y ;
wire un3_count_clk_cry_26 ;
wire un3_count_clk_cry_26_S ;
wire un3_count_clk_cry_26_Y ;
wire un3_count_clk_cry_27 ;
wire un3_count_clk_cry_27_S ;
wire un3_count_clk_cry_27_Y ;
wire un3_count_clk_cry_28 ;
wire un3_count_clk_cry_28_S ;
wire un3_count_clk_cry_28_Y ;
wire un3_count_clk_cry_29 ;
wire un3_count_clk_cry_29_S ;
wire un3_count_clk_cry_29_Y ;
wire un3_count_clk_cry_30 ;
wire un3_count_clk_cry_30_S ;
wire un3_count_clk_cry_30_Y ;
wire un3_count_clk_s_32_FCO ;
wire count_clk10 ;
wire un3_count_clk_s_32_Y ;
wire un3_count_clk_cry_31 ;
wire un3_count_clk_cry_31_S ;
wire un3_count_clk_cry_31_Y ;
wire count_clk_s_1149_FCO ;
wire count_clk_s_1149_S ;
wire count_clk_s_1149_Y ;
wire TX_out_2_7_i_m2_2_wmux_3_FCO ;
wire TX_out_2_7_i_m2_2_wmux_3_S ;
wire N_54 ;
wire TX_out_2_7_i_m2_2_0_y1 ;
wire TX_out_2_7_i_m2_2_0_y3 ;
wire TX_out_2_7_i_m2_2_co1_0 ;
wire TX_out_2_7_i_m2_2_wmux_2_S ;
wire TX_out_2_7_i_m2_2_y0_0 ;
wire TX_out_2_7_i_m2_2_co0_0 ;
wire TX_out_2_7_i_m2_2_wmux_1_S ;
wire TX_out_2_7_i_m2_2_0_co1 ;
wire TX_out_2_7_i_m2_2_wmux_0_S ;
wire TX_out_2_7_i_m2_2_0_y0 ;
wire TX_out_2_7_i_m2_2_0_co0 ;
wire TX_out_2_7_i_m2_2_0_wmux_S ;
wire N_46 ;
wire un1_current_state_7_0_a2_2_Z ;
wire N_48 ;
wire un1_current_state_7_0_Z ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
// @19:49
  SLE \count_clk[31]  (
	.Q(count_clk_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[31]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[30]  (
	.Q(count_clk_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[30]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[29]  (
	.Q(count_clk_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[29]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[28]  (
	.Q(count_clk_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[28]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[27]  (
	.Q(count_clk_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[27]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[26]  (
	.Q(count_clk_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[26]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[25]  (
	.Q(count_clk_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[25]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[24]  (
	.Q(count_clk_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[24]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[23]  (
	.Q(count_clk_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[23]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[22]  (
	.Q(count_clk_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[22]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[21]  (
	.Q(count_clk_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[21]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[20]  (
	.Q(count_clk_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[20]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[19]  (
	.Q(count_clk_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[19]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[18]  (
	.Q(count_clk_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[18]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[17]  (
	.Q(count_clk_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[17]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[16]  (
	.Q(count_clk_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[16]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[15]  (
	.Q(count_clk_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[15]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[14]  (
	.Q(count_clk_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[14]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[13]  (
	.Q(count_clk_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[13]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[12]  (
	.Q(count_clk_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[12]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[11]  (
	.Q(count_clk_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[11]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[10]  (
	.Q(count_clk_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[10]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[9]  (
	.Q(count_clk_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[9]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[8]  (
	.Q(count_clk_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[8]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[7]  (
	.Q(count_clk_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[7]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[6]  (
	.Q(count_clk_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[6]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[5]  (
	.Q(count_clk_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[5]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[4]  (
	.Q(count_clk_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[4]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[3]  (
	.Q(count_clk_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[3]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[2]  (
	.Q(count_clk_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[2]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[1]  (
	.Q(count_clk_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[1]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_clk[0]  (
	.Q(count_clk_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_lm[0]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE TX_out (
	.Q(TM_TXD_c),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TX_out_3_iv_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \current_state[1]  (
	.Q(current_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_52_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \current_state[0]  (
	.Q(current_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(current_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE TX_active (
	.Q(TX_busy),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(current_state_d[2]),
	.EN(N_46_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE TX_end (
	.Q(TX_finish),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(current_state_Z[1]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \TX_in[7]  (
	.Q(TX_in_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_reg[7]),
	.EN(TX_in_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \TX_in[6]  (
	.Q(TX_in_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_reg[6]),
	.EN(TX_in_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \TX_in[5]  (
	.Q(TX_in_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_reg[5]),
	.EN(TX_in_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \TX_in[4]  (
	.Q(TX_in_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_reg[4]),
	.EN(TX_in_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \TX_in[3]  (
	.Q(TX_in_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_reg[3]),
	.EN(TX_in_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \TX_in[2]  (
	.Q(TX_in_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_reg[2]),
	.EN(TX_in_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \TX_in[1]  (
	.Q(TX_in_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_reg[1]),
	.EN(TX_in_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \TX_in[0]  (
	.Q(TX_in_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(MSS_FIC_0_CLK),
	.D(tx_reg[0]),
	.EN(TX_in_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_8[2]  (
	.Q(count_8_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_8[1]  (
	.Q(count_8_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_14_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:49
  SLE \count_8[0]  (
	.Q(count_8_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_16_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_0  (
	.FCO(un3_count_clk_cry_0),
	.S(un3_count_clk_cry_0_S),
	.Y(un3_count_clk_cry_0_Y),
	.B(count_clk_Z[0]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_0_Y),
	.FCI(GND)
);
defparam \TX_state_machine.un3_count_clk_cry_0 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_1  (
	.FCO(un3_count_clk_cry_1),
	.S(un3_count_clk_cry_1_S),
	.Y(un3_count_clk_cry_1_Y),
	.B(count_clk_Z[1]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_1_S),
	.FCI(un3_count_clk_cry_0)
);
defparam \TX_state_machine.un3_count_clk_cry_1 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_2  (
	.FCO(un3_count_clk_cry_2),
	.S(un3_count_clk_cry_2_S),
	.Y(un3_count_clk_cry_2_Y),
	.B(count_clk_Z[2]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_2_S),
	.FCI(un3_count_clk_cry_1)
);
defparam \TX_state_machine.un3_count_clk_cry_2 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_3  (
	.FCO(un3_count_clk_cry_3),
	.S(un3_count_clk_cry_3_S),
	.Y(un3_count_clk_cry_3_Y),
	.B(count_clk_Z[3]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_3_S),
	.FCI(un3_count_clk_cry_2)
);
defparam \TX_state_machine.un3_count_clk_cry_3 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_4  (
	.FCO(un3_count_clk_cry_4),
	.S(un3_count_clk_cry_4_S),
	.Y(un3_count_clk_cry_4_Y),
	.B(count_clk_Z[4]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_4_S),
	.FCI(un3_count_clk_cry_3)
);
defparam \TX_state_machine.un3_count_clk_cry_4 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_5  (
	.FCO(un3_count_clk_cry_5),
	.S(un3_count_clk_cry_5_S),
	.Y(un3_count_clk_cry_5_Y),
	.B(count_clk_Z[5]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_5_S),
	.FCI(un3_count_clk_cry_4)
);
defparam \TX_state_machine.un3_count_clk_cry_5 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_6  (
	.FCO(un3_count_clk_cry_6),
	.S(un3_count_clk_cry_6_S),
	.Y(un3_count_clk_cry_6_Y),
	.B(count_clk_Z[6]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_6_S),
	.FCI(un3_count_clk_cry_5)
);
defparam \TX_state_machine.un3_count_clk_cry_6 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_7  (
	.FCO(un3_count_clk_cry_7),
	.S(un3_count_clk_cry_7_S),
	.Y(un3_count_clk_cry_7_Y),
	.B(count_clk_Z[7]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_7_S),
	.FCI(un3_count_clk_cry_6)
);
defparam \TX_state_machine.un3_count_clk_cry_7 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_8  (
	.FCO(un3_count_clk_cry_8),
	.S(un3_count_clk_cry_8_S),
	.Y(un3_count_clk_cry_8_Y),
	.B(count_clk_Z[8]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_8_S),
	.FCI(un3_count_clk_cry_7)
);
defparam \TX_state_machine.un3_count_clk_cry_8 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_9  (
	.FCO(un3_count_clk_cry_9),
	.S(un3_count_clk_cry_9_S),
	.Y(un3_count_clk_cry_9_Y),
	.B(count_clk_Z[9]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_9_S),
	.FCI(un3_count_clk_cry_8)
);
defparam \TX_state_machine.un3_count_clk_cry_9 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_10  (
	.FCO(un3_count_clk_cry_10),
	.S(un3_count_clk_cry_10_S),
	.Y(un3_count_clk_cry_10_Y),
	.B(count_clk_Z[10]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_10_S),
	.FCI(un3_count_clk_cry_9)
);
defparam \TX_state_machine.un3_count_clk_cry_10 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_11  (
	.FCO(un3_count_clk_cry_11),
	.S(un3_count_clk_cry_11_S),
	.Y(un3_count_clk_cry_11_Y),
	.B(count_clk_Z[11]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_11_S),
	.FCI(un3_count_clk_cry_10)
);
defparam \TX_state_machine.un3_count_clk_cry_11 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_12  (
	.FCO(un3_count_clk_cry_12),
	.S(un3_count_clk_cry_12_S),
	.Y(un3_count_clk_cry_12_Y),
	.B(count_clk_Z[12]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_12_S),
	.FCI(un3_count_clk_cry_11)
);
defparam \TX_state_machine.un3_count_clk_cry_12 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_13  (
	.FCO(un3_count_clk_cry_13),
	.S(un3_count_clk_cry_13_S),
	.Y(un3_count_clk_cry_13_Y),
	.B(count_clk_Z[13]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_13_S),
	.FCI(un3_count_clk_cry_12)
);
defparam \TX_state_machine.un3_count_clk_cry_13 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_14  (
	.FCO(un3_count_clk_cry_14),
	.S(un3_count_clk_cry_14_S),
	.Y(un3_count_clk_cry_14_Y),
	.B(count_clk_Z[14]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_14_S),
	.FCI(un3_count_clk_cry_13)
);
defparam \TX_state_machine.un3_count_clk_cry_14 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_15  (
	.FCO(un3_count_clk_cry_15),
	.S(un3_count_clk_cry_15_S),
	.Y(un3_count_clk_cry_15_Y),
	.B(count_clk_Z[15]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_15_S),
	.FCI(un3_count_clk_cry_14)
);
defparam \TX_state_machine.un3_count_clk_cry_15 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_16  (
	.FCO(un3_count_clk_cry_16),
	.S(un3_count_clk_cry_16_S),
	.Y(un3_count_clk_cry_16_Y),
	.B(count_clk_Z[16]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_16_S),
	.FCI(un3_count_clk_cry_15)
);
defparam \TX_state_machine.un3_count_clk_cry_16 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_17  (
	.FCO(un3_count_clk_cry_17),
	.S(un3_count_clk_cry_17_S),
	.Y(un3_count_clk_cry_17_Y),
	.B(count_clk_Z[17]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_17_S),
	.FCI(un3_count_clk_cry_16)
);
defparam \TX_state_machine.un3_count_clk_cry_17 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_18  (
	.FCO(un3_count_clk_cry_18),
	.S(un3_count_clk_cry_18_S),
	.Y(un3_count_clk_cry_18_Y),
	.B(count_clk_Z[18]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_18_S),
	.FCI(un3_count_clk_cry_17)
);
defparam \TX_state_machine.un3_count_clk_cry_18 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_19  (
	.FCO(un3_count_clk_cry_19),
	.S(un3_count_clk_cry_19_S),
	.Y(un3_count_clk_cry_19_Y),
	.B(count_clk_Z[19]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_19_S),
	.FCI(un3_count_clk_cry_18)
);
defparam \TX_state_machine.un3_count_clk_cry_19 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_20  (
	.FCO(un3_count_clk_cry_20),
	.S(un3_count_clk_cry_20_S),
	.Y(un3_count_clk_cry_20_Y),
	.B(count_clk_Z[20]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_20_S),
	.FCI(un3_count_clk_cry_19)
);
defparam \TX_state_machine.un3_count_clk_cry_20 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_21  (
	.FCO(un3_count_clk_cry_21),
	.S(un3_count_clk_cry_21_S),
	.Y(un3_count_clk_cry_21_Y),
	.B(count_clk_Z[21]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_21_S),
	.FCI(un3_count_clk_cry_20)
);
defparam \TX_state_machine.un3_count_clk_cry_21 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_22  (
	.FCO(un3_count_clk_cry_22),
	.S(un3_count_clk_cry_22_S),
	.Y(un3_count_clk_cry_22_Y),
	.B(count_clk_Z[22]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_22_S),
	.FCI(un3_count_clk_cry_21)
);
defparam \TX_state_machine.un3_count_clk_cry_22 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_23  (
	.FCO(un3_count_clk_cry_23),
	.S(un3_count_clk_cry_23_S),
	.Y(un3_count_clk_cry_23_Y),
	.B(count_clk_Z[23]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_23_S),
	.FCI(un3_count_clk_cry_22)
);
defparam \TX_state_machine.un3_count_clk_cry_23 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_24  (
	.FCO(un3_count_clk_cry_24),
	.S(un3_count_clk_cry_24_S),
	.Y(un3_count_clk_cry_24_Y),
	.B(count_clk_Z[24]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_24_S),
	.FCI(un3_count_clk_cry_23)
);
defparam \TX_state_machine.un3_count_clk_cry_24 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_25  (
	.FCO(un3_count_clk_cry_25),
	.S(un3_count_clk_cry_25_S),
	.Y(un3_count_clk_cry_25_Y),
	.B(count_clk_Z[25]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_25_S),
	.FCI(un3_count_clk_cry_24)
);
defparam \TX_state_machine.un3_count_clk_cry_25 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_26  (
	.FCO(un3_count_clk_cry_26),
	.S(un3_count_clk_cry_26_S),
	.Y(un3_count_clk_cry_26_Y),
	.B(count_clk_Z[26]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_26_S),
	.FCI(un3_count_clk_cry_25)
);
defparam \TX_state_machine.un3_count_clk_cry_26 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_27  (
	.FCO(un3_count_clk_cry_27),
	.S(un3_count_clk_cry_27_S),
	.Y(un3_count_clk_cry_27_Y),
	.B(count_clk_Z[27]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_27_S),
	.FCI(un3_count_clk_cry_26)
);
defparam \TX_state_machine.un3_count_clk_cry_27 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_28  (
	.FCO(un3_count_clk_cry_28),
	.S(un3_count_clk_cry_28_S),
	.Y(un3_count_clk_cry_28_Y),
	.B(count_clk_Z[28]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_28_S),
	.FCI(un3_count_clk_cry_27)
);
defparam \TX_state_machine.un3_count_clk_cry_28 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_29  (
	.FCO(un3_count_clk_cry_29),
	.S(un3_count_clk_cry_29_S),
	.Y(un3_count_clk_cry_29_Y),
	.B(count_clk_Z[29]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_29_S),
	.FCI(un3_count_clk_cry_28)
);
defparam \TX_state_machine.un3_count_clk_cry_29 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_30  (
	.FCO(un3_count_clk_cry_30),
	.S(un3_count_clk_cry_30_S),
	.Y(un3_count_clk_cry_30_Y),
	.B(count_clk_Z[30]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_30_S),
	.FCI(un3_count_clk_cry_29)
);
defparam \TX_state_machine.un3_count_clk_cry_30 .INIT=20'h5AA55;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_s_32  (
	.FCO(un3_count_clk_s_32_FCO),
	.S(count_clk10),
	.Y(un3_count_clk_s_32_Y),
	.B(un1_count_clk_cry_30_i),
	.C(count_clk_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(un3_count_clk_cry_31)
);
defparam \TX_state_machine.un3_count_clk_s_32 .INIT=20'h49900;
// @19:84
  ARI1 \TX_state_machine.un3_count_clk_cry_31  (
	.FCO(un3_count_clk_cry_31),
	.S(un3_count_clk_cry_31_S),
	.Y(un3_count_clk_cry_31_Y),
	.B(count_clk_Z[31]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_30_i),
	.FCI(un3_count_clk_cry_30)
);
defparam \TX_state_machine.un3_count_clk_cry_31 .INIT=20'h5AA55;
// @19:49
  ARI1 count_clk_s_1149 (
	.FCO(count_clk_s_1149_FCO),
	.S(count_clk_s_1149_S),
	.Y(count_clk_s_1149_Y),
	.B(count_clk_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_clk_s_1149.INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[1]  (
	.FCO(count_clk_cry_Z[1]),
	.S(count_clk_s[1]),
	.Y(count_clk_cry_Y_0[1]),
	.B(count_clk_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_s_1149_FCO)
);
defparam \count_clk_cry[1] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[2]  (
	.FCO(count_clk_cry_Z[2]),
	.S(count_clk_s[2]),
	.Y(count_clk_cry_Y_0[2]),
	.B(count_clk_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[1])
);
defparam \count_clk_cry[2] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[3]  (
	.FCO(count_clk_cry_Z[3]),
	.S(count_clk_s[3]),
	.Y(count_clk_cry_Y_0[3]),
	.B(count_clk_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[2])
);
defparam \count_clk_cry[3] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[4]  (
	.FCO(count_clk_cry_Z[4]),
	.S(count_clk_s[4]),
	.Y(count_clk_cry_Y_0[4]),
	.B(count_clk_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[3])
);
defparam \count_clk_cry[4] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[5]  (
	.FCO(count_clk_cry_Z[5]),
	.S(count_clk_s[5]),
	.Y(count_clk_cry_Y_0[5]),
	.B(count_clk_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[4])
);
defparam \count_clk_cry[5] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[6]  (
	.FCO(count_clk_cry_Z[6]),
	.S(count_clk_s[6]),
	.Y(count_clk_cry_Y_0[6]),
	.B(count_clk_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[5])
);
defparam \count_clk_cry[6] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[7]  (
	.FCO(count_clk_cry_Z[7]),
	.S(count_clk_s[7]),
	.Y(count_clk_cry_Y_0[7]),
	.B(count_clk_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[6])
);
defparam \count_clk_cry[7] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[8]  (
	.FCO(count_clk_cry_Z[8]),
	.S(count_clk_s[8]),
	.Y(count_clk_cry_Y_0[8]),
	.B(count_clk_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[7])
);
defparam \count_clk_cry[8] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[9]  (
	.FCO(count_clk_cry_Z[9]),
	.S(count_clk_s[9]),
	.Y(count_clk_cry_Y_0[9]),
	.B(count_clk_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[8])
);
defparam \count_clk_cry[9] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[10]  (
	.FCO(count_clk_cry_Z[10]),
	.S(count_clk_s[10]),
	.Y(count_clk_cry_Y_0[10]),
	.B(count_clk_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[9])
);
defparam \count_clk_cry[10] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[11]  (
	.FCO(count_clk_cry_Z[11]),
	.S(count_clk_s[11]),
	.Y(count_clk_cry_Y_0[11]),
	.B(count_clk_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[10])
);
defparam \count_clk_cry[11] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[12]  (
	.FCO(count_clk_cry_Z[12]),
	.S(count_clk_s[12]),
	.Y(count_clk_cry_Y_0[12]),
	.B(count_clk_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[11])
);
defparam \count_clk_cry[12] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[13]  (
	.FCO(count_clk_cry_Z[13]),
	.S(count_clk_s[13]),
	.Y(count_clk_cry_Y_0[13]),
	.B(count_clk_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[12])
);
defparam \count_clk_cry[13] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[14]  (
	.FCO(count_clk_cry_Z[14]),
	.S(count_clk_s[14]),
	.Y(count_clk_cry_Y_0[14]),
	.B(count_clk_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[13])
);
defparam \count_clk_cry[14] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[15]  (
	.FCO(count_clk_cry_Z[15]),
	.S(count_clk_s[15]),
	.Y(count_clk_cry_Y_0[15]),
	.B(count_clk_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[14])
);
defparam \count_clk_cry[15] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[16]  (
	.FCO(count_clk_cry_Z[16]),
	.S(count_clk_s[16]),
	.Y(count_clk_cry_Y_0[16]),
	.B(count_clk_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[15])
);
defparam \count_clk_cry[16] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[17]  (
	.FCO(count_clk_cry_Z[17]),
	.S(count_clk_s[17]),
	.Y(count_clk_cry_Y_0[17]),
	.B(count_clk_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[16])
);
defparam \count_clk_cry[17] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[18]  (
	.FCO(count_clk_cry_Z[18]),
	.S(count_clk_s[18]),
	.Y(count_clk_cry_Y_0[18]),
	.B(count_clk_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[17])
);
defparam \count_clk_cry[18] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[19]  (
	.FCO(count_clk_cry_Z[19]),
	.S(count_clk_s[19]),
	.Y(count_clk_cry_Y_0[19]),
	.B(count_clk_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[18])
);
defparam \count_clk_cry[19] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[20]  (
	.FCO(count_clk_cry_Z[20]),
	.S(count_clk_s[20]),
	.Y(count_clk_cry_Y_0[20]),
	.B(count_clk_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[19])
);
defparam \count_clk_cry[20] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[21]  (
	.FCO(count_clk_cry_Z[21]),
	.S(count_clk_s[21]),
	.Y(count_clk_cry_Y_0[21]),
	.B(count_clk_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[20])
);
defparam \count_clk_cry[21] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[22]  (
	.FCO(count_clk_cry_Z[22]),
	.S(count_clk_s[22]),
	.Y(count_clk_cry_Y_0[22]),
	.B(count_clk_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[21])
);
defparam \count_clk_cry[22] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[23]  (
	.FCO(count_clk_cry_Z[23]),
	.S(count_clk_s[23]),
	.Y(count_clk_cry_Y_0[23]),
	.B(count_clk_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[22])
);
defparam \count_clk_cry[23] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[24]  (
	.FCO(count_clk_cry_Z[24]),
	.S(count_clk_s[24]),
	.Y(count_clk_cry_Y_0[24]),
	.B(count_clk_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[23])
);
defparam \count_clk_cry[24] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[25]  (
	.FCO(count_clk_cry_Z[25]),
	.S(count_clk_s[25]),
	.Y(count_clk_cry_Y_0[25]),
	.B(count_clk_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[24])
);
defparam \count_clk_cry[25] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[26]  (
	.FCO(count_clk_cry_Z[26]),
	.S(count_clk_s[26]),
	.Y(count_clk_cry_Y_0[26]),
	.B(count_clk_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[25])
);
defparam \count_clk_cry[26] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[27]  (
	.FCO(count_clk_cry_Z[27]),
	.S(count_clk_s[27]),
	.Y(count_clk_cry_Y_0[27]),
	.B(count_clk_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[26])
);
defparam \count_clk_cry[27] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[28]  (
	.FCO(count_clk_cry_Z[28]),
	.S(count_clk_s[28]),
	.Y(count_clk_cry_Y_0[28]),
	.B(count_clk_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[27])
);
defparam \count_clk_cry[28] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[29]  (
	.FCO(count_clk_cry_Z[29]),
	.S(count_clk_s[29]),
	.Y(count_clk_cry_Y_0[29]),
	.B(count_clk_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[28])
);
defparam \count_clk_cry[29] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_s[31]  (
	.FCO(count_clk_s_FCO_0[31]),
	.S(count_clk_s_Z[31]),
	.Y(count_clk_s_Y_0[31]),
	.B(count_clk_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[30])
);
defparam \count_clk_s[31] .INIT=20'h4AA00;
// @19:49
  ARI1 \count_clk_cry[30]  (
	.FCO(count_clk_cry_Z[30]),
	.S(count_clk_s[30]),
	.Y(count_clk_cry_Y_0[30]),
	.B(count_clk_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[29])
);
defparam \count_clk_cry[30] .INIT=20'h4AA00;
  ARI1 \TX_state_machine.TX_out_2_7_i_m2_2_wmux_3  (
	.FCO(TX_out_2_7_i_m2_2_wmux_3_FCO),
	.S(TX_out_2_7_i_m2_2_wmux_3_S),
	.Y(N_54),
	.B(TX_out_2_7_i_m2_2_0_y1),
	.C(count_8_Z[0]),
	.D(VCC),
	.A(TX_out_2_7_i_m2_2_0_y3),
	.FCI(TX_out_2_7_i_m2_2_co1_0)
);
defparam \TX_state_machine.TX_out_2_7_i_m2_2_wmux_3 .INIT=20'h0EC2C;
  ARI1 \TX_state_machine.TX_out_2_7_i_m2_2_wmux_2  (
	.FCO(TX_out_2_7_i_m2_2_co1_0),
	.S(TX_out_2_7_i_m2_2_wmux_2_S),
	.Y(TX_out_2_7_i_m2_2_0_y3),
	.B(count_8_Z[1]),
	.C(TX_in_Z[3]),
	.D(TX_in_Z[7]),
	.A(TX_out_2_7_i_m2_2_y0_0),
	.FCI(TX_out_2_7_i_m2_2_co0_0)
);
defparam \TX_state_machine.TX_out_2_7_i_m2_2_wmux_2 .INIT=20'h0F588;
  ARI1 \TX_state_machine.TX_out_2_7_i_m2_2_wmux_1  (
	.FCO(TX_out_2_7_i_m2_2_co0_0),
	.S(TX_out_2_7_i_m2_2_wmux_1_S),
	.Y(TX_out_2_7_i_m2_2_y0_0),
	.B(count_8_Z[1]),
	.C(TX_in_Z[1]),
	.D(TX_in_Z[5]),
	.A(count_8_Z[2]),
	.FCI(TX_out_2_7_i_m2_2_0_co1)
);
defparam \TX_state_machine.TX_out_2_7_i_m2_2_wmux_1 .INIT=20'h0FA44;
  ARI1 \TX_state_machine.TX_out_2_7_i_m2_2_wmux_0  (
	.FCO(TX_out_2_7_i_m2_2_0_co1),
	.S(TX_out_2_7_i_m2_2_wmux_0_S),
	.Y(TX_out_2_7_i_m2_2_0_y1),
	.B(count_8_Z[1]),
	.C(TX_in_Z[2]),
	.D(TX_in_Z[6]),
	.A(TX_out_2_7_i_m2_2_0_y0),
	.FCI(TX_out_2_7_i_m2_2_0_co0)
);
defparam \TX_state_machine.TX_out_2_7_i_m2_2_wmux_0 .INIT=20'h0F588;
  ARI1 \TX_state_machine.TX_out_2_7_i_m2_2_0_wmux  (
	.FCO(TX_out_2_7_i_m2_2_0_co0),
	.S(TX_out_2_7_i_m2_2_0_wmux_S),
	.Y(TX_out_2_7_i_m2_2_0_y0),
	.B(count_8_Z[1]),
	.C(TX_in_Z[0]),
	.D(TX_in_Z[4]),
	.A(count_8_Z[2]),
	.FCI(VCC)
);
defparam \TX_state_machine.TX_out_2_7_i_m2_2_0_wmux .INIT=20'h0FA44;
// @19:49
  CFG3 \TX_state_machine.un3_count_clk_s_32_RNIE1ER  (
	.A(current_state_Z[0]),
	.B(count_clk10),
	.C(current_state_Z[1]),
	.Y(N_74_i)
);
defparam \TX_state_machine.un3_count_clk_s_32_RNIE1ER .INIT=8'h7F;
// @19:62
  CFG2 \TX_state_machine.TX_out_3_iv_0_a2  (
	.A(current_state_Z[0]),
	.B(current_state_Z[1]),
	.Y(current_state_d[2])
);
defparam \TX_state_machine.TX_out_3_iv_0_a2 .INIT=4'h2;
// @27:805
  CFG2 \TX_state_machine.un3_count_clk_s_32_RNIFGDL  (
	.A(count_clk10),
	.B(current_state_Z[1]),
	.Y(N_46)
);
defparam \TX_state_machine.un3_count_clk_s_32_RNIFGDL .INIT=4'h7;
// @19:39
  CFG4 un1_current_state_7_0_a2_2 (
	.A(count_8_Z[0]),
	.B(count_8_Z[2]),
	.C(count_8_Z[1]),
	.D(current_state_Z[0]),
	.Y(un1_current_state_7_0_a2_2_Z)
);
defparam un1_current_state_7_0_a2_2.INIT=16'h0080;
// @27:805
  CFG3 TX_active_RNIM9MK (
	.A(TX_busy),
	.B(UART_TX_State_0),
	.C(gap_counter_lcry),
	.Y(gap_countere)
);
defparam TX_active_RNIM9MK.INIT=8'h4F;
// @19:49
  CFG4 \current_state_ns_0_0_0[0]  (
	.A(current_state_Z[0]),
	.B(count_clk10),
	.C(TX_start),
	.D(current_state_Z[1]),
	.Y(current_state_ns_0_0_0_Z[0])
);
defparam \current_state_ns_0_0_0[0] .INIT=16'h2272;
// @19:49
  CFG4 \count_clk_lm_0[31]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s_Z[31]),
	.D(count_clk10),
	.Y(count_clk_lm[31])
);
defparam \count_clk_lm_0[31] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[30]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[30]),
	.D(count_clk10),
	.Y(count_clk_lm[30])
);
defparam \count_clk_lm_0[30] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[29]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[29]),
	.D(count_clk10),
	.Y(count_clk_lm[29])
);
defparam \count_clk_lm_0[29] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[28]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[28]),
	.D(count_clk10),
	.Y(count_clk_lm[28])
);
defparam \count_clk_lm_0[28] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[27]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[27]),
	.D(count_clk10),
	.Y(count_clk_lm[27])
);
defparam \count_clk_lm_0[27] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[26]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[26]),
	.D(count_clk10),
	.Y(count_clk_lm[26])
);
defparam \count_clk_lm_0[26] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[25]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[25]),
	.D(count_clk10),
	.Y(count_clk_lm[25])
);
defparam \count_clk_lm_0[25] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[24]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[24]),
	.D(count_clk10),
	.Y(count_clk_lm[24])
);
defparam \count_clk_lm_0[24] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[23]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[23]),
	.D(count_clk10),
	.Y(count_clk_lm[23])
);
defparam \count_clk_lm_0[23] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[22]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[22]),
	.D(count_clk10),
	.Y(count_clk_lm[22])
);
defparam \count_clk_lm_0[22] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[21]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[21]),
	.D(count_clk10),
	.Y(count_clk_lm[21])
);
defparam \count_clk_lm_0[21] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[20]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[20]),
	.D(count_clk10),
	.Y(count_clk_lm[20])
);
defparam \count_clk_lm_0[20] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[19]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[19]),
	.D(count_clk10),
	.Y(count_clk_lm[19])
);
defparam \count_clk_lm_0[19] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[18]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[18]),
	.D(count_clk10),
	.Y(count_clk_lm[18])
);
defparam \count_clk_lm_0[18] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[17]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[17]),
	.D(count_clk10),
	.Y(count_clk_lm[17])
);
defparam \count_clk_lm_0[17] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[16]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[16]),
	.D(count_clk10),
	.Y(count_clk_lm[16])
);
defparam \count_clk_lm_0[16] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[15]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[15]),
	.D(count_clk10),
	.Y(count_clk_lm[15])
);
defparam \count_clk_lm_0[15] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[14]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[14]),
	.D(count_clk10),
	.Y(count_clk_lm[14])
);
defparam \count_clk_lm_0[14] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[13]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[13]),
	.D(count_clk10),
	.Y(count_clk_lm[13])
);
defparam \count_clk_lm_0[13] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[12]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[12]),
	.D(count_clk10),
	.Y(count_clk_lm[12])
);
defparam \count_clk_lm_0[12] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[11]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[11]),
	.D(count_clk10),
	.Y(count_clk_lm[11])
);
defparam \count_clk_lm_0[11] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[10]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk_s[10]),
	.D(count_clk10),
	.Y(count_clk_lm[10])
);
defparam \count_clk_lm_0[10] .INIT=16'h00E0;
// @19:49
  CFG4 \count_clk_lm_0[9]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[9]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[9])
);
defparam \count_clk_lm_0[9] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[8]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[8]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[8])
);
defparam \count_clk_lm_0[8] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[7]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[7]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[7])
);
defparam \count_clk_lm_0[7] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[6]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[6]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[6])
);
defparam \count_clk_lm_0[6] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[5]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[5]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[5])
);
defparam \count_clk_lm_0[5] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[4]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[4]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[4])
);
defparam \count_clk_lm_0[4] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[3]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[3]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[3])
);
defparam \count_clk_lm_0[3] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[2]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[2]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[2])
);
defparam \count_clk_lm_0[2] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[1]  (
	.A(current_state_Z[1]),
	.B(count_clk_s[1]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[1])
);
defparam \count_clk_lm_0[1] .INIT=16'h0C08;
// @19:49
  CFG4 \count_clk_lm_0[0]  (
	.A(current_state_Z[1]),
	.B(count_clk_Z[0]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(count_clk_lm[0])
);
defparam \count_clk_lm_0[0] .INIT=16'h0302;
// @19:75
  CFG4 TX_in_0_sqmuxa_0_a2 (
	.A(current_state_Z[1]),
	.B(TX_start),
	.C(LED_FPGA_LOADED),
	.D(current_state_Z[0]),
	.Y(TX_in_0_sqmuxa)
);
defparam TX_in_0_sqmuxa_0_a2.INIT=16'h0040;
// @19:39
  CFG4 \TX_state_machine.count_8_5_i_o2[1]  (
	.A(current_state_Z[1]),
	.B(count_8_Z[0]),
	.C(count_clk10),
	.D(current_state_Z[0]),
	.Y(N_48)
);
defparam \TX_state_machine.count_8_5_i_o2[1] .INIT=16'hFF7F;
// @19:49
  CFG3 \current_state_RNO[1]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk10),
	.Y(N_52_i_i)
);
defparam \current_state_RNO[1] .INIT=8'h6A;
// @19:49
  CFG3 TX_active_RNO (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk10),
	.Y(N_46_i)
);
defparam TX_active_RNO.INIT=8'hD5;
// @19:39
  CFG4 un1_current_state_7_0 (
	.A(un1_current_state_7_0_a2_2_Z),
	.B(count_clk10),
	.C(current_state_Z[1]),
	.D(current_state_Z[0]),
	.Y(un1_current_state_7_0_Z)
);
defparam un1_current_state_7_0.INIT=16'h888F;
// @19:49
  CFG3 \TX_state_machine.TX_out_3_iv_i  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(N_54),
	.Y(TX_out_3_iv_i)
);
defparam \TX_state_machine.TX_out_3_iv_i .INIT=8'hB9;
// @19:49
  CFG3 TX_end_RNO (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(N_46),
	.Y(N_61_i)
);
defparam TX_end_RNO.INIT=8'h1D;
// @19:49
  CFG4 \current_state_ns_0_0[0]  (
	.A(current_state_ns_0_0_0_Z[0]),
	.B(N_48),
	.C(count_8_Z[2]),
	.D(count_8_Z[1]),
	.Y(current_state_ns[0])
);
defparam \current_state_ns_0_0[0] .INIT=16'hBAAA;
// @19:49
  CFG4 \count_8_RNO[0]  (
	.A(count_8_Z[0]),
	.B(current_state_Z[0]),
	.C(N_46),
	.D(un1_current_state_7_0_Z),
	.Y(N_16_i)
);
defparam \count_8_RNO[0] .INIT=16'h00A9;
// @19:49
  CFG4 \count_8_RNO[2]  (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(un1_current_state_7_0_Z),
	.D(N_48),
	.Y(N_24_i)
);
defparam \count_8_RNO[2] .INIT=16'h0A06;
// @19:49
  CFG3 \count_8_RNO[1]  (
	.A(count_8_Z[1]),
	.B(un1_current_state_7_0_Z),
	.C(N_48),
	.Y(N_14_i)
);
defparam \count_8_RNO[1] .INIT=8'h21;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_TX */

module UART_RX (
  rx_reg,
  config_baud_reg,
  un1_count_clk_cry_0_Y,
  un1_count_clk_cry_30_S,
  un1_count_clk_cry_29_S,
  un1_count_clk_cry_28_S,
  un1_count_clk_cry_27_S,
  un1_count_clk_cry_26_S,
  un1_count_clk_cry_25_S,
  un1_count_clk_cry_24_S,
  un1_count_clk_cry_23_S,
  un1_count_clk_cry_22_S,
  un1_count_clk_cry_21_S,
  un1_count_clk_cry_20_S,
  un1_count_clk_cry_19_S,
  un1_count_clk_cry_18_S,
  un1_count_clk_cry_17_S,
  un1_count_clk_cry_16_S,
  un1_count_clk_cry_15_S,
  un1_count_clk_cry_14_S,
  un1_count_clk_cry_13_S,
  un1_count_clk_cry_12_S,
  un1_count_clk_cry_11_S,
  un1_count_clk_cry_10_S,
  un1_count_clk_cry_9_S,
  un1_count_clk_cry_8_S,
  un1_count_clk_cry_7_S,
  un1_count_clk_cry_6_S,
  un1_count_clk_cry_5_S,
  un1_count_clk_cry_4_S,
  un1_count_clk_cry_3_S,
  un1_count_clk_cry_2_S,
  un1_count_clk_cry_1_S,
  TM_RXD_c,
  RX_finish,
  MSS_FIC_0_CLK,
  LED_FPGA_LOADED_arst,
  un1_count_clk_cry_30_i
)
;
output [7:0] rx_reg ;
input [30:0] config_baud_reg ;
output un1_count_clk_cry_0_Y ;
output un1_count_clk_cry_30_S ;
output un1_count_clk_cry_29_S ;
output un1_count_clk_cry_28_S ;
output un1_count_clk_cry_27_S ;
output un1_count_clk_cry_26_S ;
output un1_count_clk_cry_25_S ;
output un1_count_clk_cry_24_S ;
output un1_count_clk_cry_23_S ;
output un1_count_clk_cry_22_S ;
output un1_count_clk_cry_21_S ;
output un1_count_clk_cry_20_S ;
output un1_count_clk_cry_19_S ;
output un1_count_clk_cry_18_S ;
output un1_count_clk_cry_17_S ;
output un1_count_clk_cry_16_S ;
output un1_count_clk_cry_15_S ;
output un1_count_clk_cry_14_S ;
output un1_count_clk_cry_13_S ;
output un1_count_clk_cry_12_S ;
output un1_count_clk_cry_11_S ;
output un1_count_clk_cry_10_S ;
output un1_count_clk_cry_9_S ;
output un1_count_clk_cry_8_S ;
output un1_count_clk_cry_7_S ;
output un1_count_clk_cry_6_S ;
output un1_count_clk_cry_5_S ;
output un1_count_clk_cry_4_S ;
output un1_count_clk_cry_3_S ;
output un1_count_clk_cry_2_S ;
output un1_count_clk_cry_1_S ;
input TM_RXD_c ;
output RX_finish ;
input MSS_FIC_0_CLK ;
input LED_FPGA_LOADED_arst ;
output un1_count_clk_cry_30_i ;
wire un1_count_clk_cry_0_Y ;
wire un1_count_clk_cry_30_S ;
wire un1_count_clk_cry_29_S ;
wire un1_count_clk_cry_28_S ;
wire un1_count_clk_cry_27_S ;
wire un1_count_clk_cry_26_S ;
wire un1_count_clk_cry_25_S ;
wire un1_count_clk_cry_24_S ;
wire un1_count_clk_cry_23_S ;
wire un1_count_clk_cry_22_S ;
wire un1_count_clk_cry_21_S ;
wire un1_count_clk_cry_20_S ;
wire un1_count_clk_cry_19_S ;
wire un1_count_clk_cry_18_S ;
wire un1_count_clk_cry_17_S ;
wire un1_count_clk_cry_16_S ;
wire un1_count_clk_cry_15_S ;
wire un1_count_clk_cry_14_S ;
wire un1_count_clk_cry_13_S ;
wire un1_count_clk_cry_12_S ;
wire un1_count_clk_cry_11_S ;
wire un1_count_clk_cry_10_S ;
wire un1_count_clk_cry_9_S ;
wire un1_count_clk_cry_8_S ;
wire un1_count_clk_cry_7_S ;
wire un1_count_clk_cry_6_S ;
wire un1_count_clk_cry_5_S ;
wire un1_count_clk_cry_4_S ;
wire un1_count_clk_cry_3_S ;
wire un1_count_clk_cry_2_S ;
wire un1_count_clk_cry_1_S ;
wire TM_RXD_c ;
wire RX_finish ;
wire MSS_FIC_0_CLK ;
wire LED_FPGA_LOADED_arst ;
wire un1_count_clk_cry_30_i ;
wire [31:0] count_clk_Z;
wire [0:0] count_clk_i_0;
wire [31:31] count_clk_s_Z;
wire [30:1] count_clk_s;
wire [1:0] current_state_Z;
wire [0:0] current_state_ns;
wire [30:1] clk_baudrate_Z;
wire [2:0] count_8_Z;
wire [0:0] clk_baudrate_RNIHFNC_S;
wire [0:0] clk_baudrate_RNIHFNC_Y;
wire [31:1] un11_count_clk;
wire [31:1] un17_count_clk_a_4;
wire [15:0] un17_count_clk_1_data_tmp;
wire [30:1] count_clk_cry_Z;
wire [30:1] count_clk_cry_Y;
wire [31:31] count_clk_s_FCO;
wire [31:31] count_clk_s_Y;
wire un1_count_clk_cry_30_Z ;
wire VCC ;
wire count_clke ;
wire GND ;
wire un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z ;
wire i7_mux_0 ;
wire un1_baud_config_reg_i ;
wire un1_count_clk ;
wire N_15 ;
wire RX_out_62 ;
wire RX_out_61 ;
wire RX_out_60 ;
wire RX_out_59 ;
wire RX_out_58 ;
wire RX_out_57 ;
wire RX_out_56 ;
wire RX_out_55 ;
wire N_23_i ;
wire N_19_i ;
wire N_21_i ;
wire un11_count_clk_cry_0_cy ;
wire un1_count_clk_cry_30_RNIMEH7_S ;
wire un1_count_clk_cry_30_RNIMEH7_Y ;
wire un11_count_clk_cry_0 ;
wire un11_count_clk_cry_1 ;
wire un1_count_clk_cry_1_RNILM1Q_Y ;
wire un11_count_clk_cry_2 ;
wire un1_count_clk_cry_2_RNIQTB71_Y ;
wire un11_count_clk_cry_3 ;
wire un1_count_clk_cry_3_RNI05MK1_Y ;
wire un11_count_clk_cry_4 ;
wire un1_count_clk_cry_4_RNI7C022_Y ;
wire un11_count_clk_cry_5 ;
wire un1_count_clk_cry_5_RNIFJAF2_Y ;
wire un11_count_clk_cry_6 ;
wire un1_count_clk_cry_6_RNIOQKS2_Y ;
wire un11_count_clk_cry_7 ;
wire un1_count_clk_cry_7_RNI22V93_Y ;
wire un11_count_clk_cry_8 ;
wire un1_count_clk_cry_8_RNID99N3_Y ;
wire un11_count_clk_cry_9 ;
wire un1_count_clk_cry_9_RNIPGJ44_Y ;
wire un11_count_clk_cry_10 ;
wire un1_count_clk_cry_10_RNIDT4C4_Y ;
wire un11_count_clk_cry_11 ;
wire un1_count_clk_cry_11_RNI2AMJ4_Y ;
wire un11_count_clk_cry_12 ;
wire un1_count_clk_cry_12_RNIOM7R4_Y ;
wire un11_count_clk_cry_13 ;
wire un1_count_clk_cry_13_RNIF3P25_Y ;
wire un11_count_clk_cry_14 ;
wire un1_count_clk_cry_14_RNI7GAA5_Y ;
wire un11_count_clk_cry_15 ;
wire un1_count_clk_cry_15_RNI0TRH5_Y ;
wire un11_count_clk_cry_16 ;
wire un1_count_clk_cry_16_RNIQ9DP5_Y ;
wire un11_count_clk_cry_17 ;
wire un1_count_clk_cry_17_RNILMU06_Y ;
wire un11_count_clk_cry_18 ;
wire un1_count_clk_cry_18_RNIH3G86_Y ;
wire un11_count_clk_cry_19 ;
wire un1_count_clk_cry_19_RNIEG1G6_Y ;
wire un11_count_clk_cry_20 ;
wire un1_count_clk_cry_20_RNI3UIN6_Y ;
wire un11_count_clk_cry_21 ;
wire un1_count_clk_cry_21_RNIPB4V6_Y ;
wire un11_count_clk_cry_22 ;
wire un1_count_clk_cry_22_RNIGPL67_Y ;
wire un11_count_clk_cry_23 ;
wire un1_count_clk_cry_23_RNI877E7_Y ;
wire un11_count_clk_cry_24 ;
wire un1_count_clk_cry_24_RNI1LOL7_Y ;
wire un11_count_clk_cry_25 ;
wire un1_count_clk_cry_25_RNIR2AT7_Y ;
wire un11_count_clk_cry_26 ;
wire un1_count_clk_cry_26_RNIMGR48_Y ;
wire un11_count_clk_cry_27 ;
wire un1_count_clk_cry_27_RNIIUCC8_Y ;
wire un11_count_clk_cry_28 ;
wire un1_count_clk_cry_28_RNIFCUJ8_Y ;
wire un11_count_clk_cry_29 ;
wire un1_count_clk_cry_29_RNIDQFR8_Y ;
wire un1_count_clk_cry_30_RNIPNIA9_FCO ;
wire un1_count_clk_cry_30_RNIPNIA9_Y ;
wire un11_count_clk_cry_30 ;
wire un1_count_clk_cry_30_RNI39139_Y ;
wire un17_count_clk_a_4_m_cry_0 ;
wire un17_count_clk_a_4_m_cry_0_S ;
wire un17_count_clk_a_4_m_cry_0_Y ;
wire un17_count_clk_a_4_m_cry_1 ;
wire un17_count_clk_a_4_m_cry_1_Y ;
wire un17_count_clk_a_4_m_cry_2 ;
wire un17_count_clk_a_4_m_cry_2_Y ;
wire un17_count_clk_a_4_m_cry_3 ;
wire un17_count_clk_a_4_m_cry_3_Y ;
wire un17_count_clk_a_4_m_cry_4 ;
wire un17_count_clk_a_4_m_cry_4_Y ;
wire un17_count_clk_a_4_m_cry_5 ;
wire un17_count_clk_a_4_m_cry_5_Y ;
wire un17_count_clk_a_4_m_cry_6 ;
wire un17_count_clk_a_4_m_cry_6_Y ;
wire un17_count_clk_a_4_m_cry_7 ;
wire un17_count_clk_a_4_m_cry_7_Y ;
wire un17_count_clk_a_4_m_cry_8 ;
wire un17_count_clk_a_4_m_cry_8_Y ;
wire un17_count_clk_a_4_m_cry_9 ;
wire un17_count_clk_a_4_m_cry_9_Y ;
wire un17_count_clk_a_4_m_cry_10 ;
wire un17_count_clk_a_4_m_cry_10_Y ;
wire un17_count_clk_a_4_m_cry_11 ;
wire un17_count_clk_a_4_m_cry_11_Y ;
wire un17_count_clk_a_4_m_cry_12 ;
wire un17_count_clk_a_4_m_cry_12_Y ;
wire un17_count_clk_a_4_m_cry_13 ;
wire un17_count_clk_a_4_m_cry_13_Y ;
wire un17_count_clk_a_4_m_cry_14 ;
wire un17_count_clk_a_4_m_cry_14_Y ;
wire un17_count_clk_a_4_m_cry_15 ;
wire un17_count_clk_a_4_m_cry_15_Y ;
wire un17_count_clk_a_4_m_cry_16 ;
wire un17_count_clk_a_4_m_cry_16_Y ;
wire un17_count_clk_a_4_m_cry_17 ;
wire un17_count_clk_a_4_m_cry_17_Y ;
wire un17_count_clk_a_4_m_cry_18 ;
wire un17_count_clk_a_4_m_cry_18_Y ;
wire un17_count_clk_a_4_m_cry_19 ;
wire un17_count_clk_a_4_m_cry_19_Y ;
wire un17_count_clk_a_4_m_cry_20 ;
wire un17_count_clk_a_4_m_cry_20_Y ;
wire un17_count_clk_a_4_m_cry_21 ;
wire un17_count_clk_a_4_m_cry_21_Y ;
wire un17_count_clk_a_4_m_cry_22 ;
wire un17_count_clk_a_4_m_cry_22_Y ;
wire un17_count_clk_a_4_m_cry_23 ;
wire un17_count_clk_a_4_m_cry_23_Y ;
wire un17_count_clk_a_4_m_cry_24 ;
wire un17_count_clk_a_4_m_cry_24_Y ;
wire un17_count_clk_a_4_m_cry_25 ;
wire un17_count_clk_a_4_m_cry_25_Y ;
wire un17_count_clk_a_4_m_cry_26 ;
wire un17_count_clk_a_4_m_cry_26_Y ;
wire un17_count_clk_a_4_m_cry_27 ;
wire un17_count_clk_a_4_m_cry_27_Y ;
wire un17_count_clk_a_4_m_cry_28 ;
wire un17_count_clk_a_4_m_cry_28_Y ;
wire un17_count_clk_a_4_m_cry_29 ;
wire un17_count_clk_a_4_m_cry_29_Y ;
wire un17_count_clk_a_4_m_s_31_FCO ;
wire un17_count_clk_a_4_m_s_31_Y ;
wire un17_count_clk_a_4_m_cry_30 ;
wire un17_count_clk_a_4_m_cry_30_Y ;
wire un31_count_clk_cry_0 ;
wire un31_count_clk_cry_0_S ;
wire un31_count_clk_cry_0_Y ;
wire un31_count_clk_cry_1 ;
wire un31_count_clk_cry_1_S ;
wire un31_count_clk_cry_1_Y ;
wire un31_count_clk_cry_2 ;
wire un31_count_clk_cry_2_S ;
wire un31_count_clk_cry_2_Y ;
wire un31_count_clk_cry_3 ;
wire un31_count_clk_cry_3_S ;
wire un31_count_clk_cry_3_Y ;
wire un31_count_clk_cry_4 ;
wire un31_count_clk_cry_4_S ;
wire un31_count_clk_cry_4_Y ;
wire un31_count_clk_cry_5 ;
wire un31_count_clk_cry_5_S ;
wire un31_count_clk_cry_5_Y ;
wire un31_count_clk_cry_6 ;
wire un31_count_clk_cry_6_S ;
wire un31_count_clk_cry_6_Y ;
wire un31_count_clk_cry_7 ;
wire un31_count_clk_cry_7_S ;
wire un31_count_clk_cry_7_Y ;
wire un31_count_clk_cry_8 ;
wire un31_count_clk_cry_8_S ;
wire un31_count_clk_cry_8_Y ;
wire un31_count_clk_cry_9 ;
wire un31_count_clk_cry_9_S ;
wire un31_count_clk_cry_9_Y ;
wire un31_count_clk_cry_10 ;
wire un31_count_clk_cry_10_S ;
wire un31_count_clk_cry_10_Y ;
wire un31_count_clk_cry_11 ;
wire un31_count_clk_cry_11_S ;
wire un31_count_clk_cry_11_Y ;
wire un31_count_clk_cry_12 ;
wire un31_count_clk_cry_12_S ;
wire un31_count_clk_cry_12_Y ;
wire un31_count_clk_cry_13 ;
wire un31_count_clk_cry_13_S ;
wire un31_count_clk_cry_13_Y ;
wire un31_count_clk_cry_14 ;
wire un31_count_clk_cry_14_S ;
wire un31_count_clk_cry_14_Y ;
wire un31_count_clk_cry_15 ;
wire un31_count_clk_cry_15_S ;
wire un31_count_clk_cry_15_Y ;
wire un31_count_clk_cry_16 ;
wire un31_count_clk_cry_16_S ;
wire un31_count_clk_cry_16_Y ;
wire un31_count_clk_cry_17 ;
wire un31_count_clk_cry_17_S ;
wire un31_count_clk_cry_17_Y ;
wire un31_count_clk_cry_18 ;
wire un31_count_clk_cry_18_S ;
wire un31_count_clk_cry_18_Y ;
wire un31_count_clk_cry_19 ;
wire un31_count_clk_cry_19_S ;
wire un31_count_clk_cry_19_Y ;
wire un31_count_clk_cry_20 ;
wire un31_count_clk_cry_20_S ;
wire un31_count_clk_cry_20_Y ;
wire un31_count_clk_cry_21 ;
wire un31_count_clk_cry_21_S ;
wire un31_count_clk_cry_21_Y ;
wire un31_count_clk_cry_22 ;
wire un31_count_clk_cry_22_S ;
wire un31_count_clk_cry_22_Y ;
wire un31_count_clk_cry_23 ;
wire un31_count_clk_cry_23_S ;
wire un31_count_clk_cry_23_Y ;
wire un31_count_clk_cry_24 ;
wire un31_count_clk_cry_24_S ;
wire un31_count_clk_cry_24_Y ;
wire un31_count_clk_cry_25 ;
wire un31_count_clk_cry_25_S ;
wire un31_count_clk_cry_25_Y ;
wire un31_count_clk_cry_26 ;
wire un31_count_clk_cry_26_S ;
wire un31_count_clk_cry_26_Y ;
wire un31_count_clk_cry_27 ;
wire un31_count_clk_cry_27_S ;
wire un31_count_clk_cry_27_Y ;
wire un31_count_clk_cry_28 ;
wire un31_count_clk_cry_28_S ;
wire un31_count_clk_cry_28_Y ;
wire un31_count_clk_cry_29 ;
wire un31_count_clk_cry_29_S ;
wire un31_count_clk_cry_29_Y ;
wire un31_count_clk_cry_30 ;
wire un31_count_clk_cry_30_S ;
wire un31_count_clk_cry_30_Y ;
wire un31_count_clk_s_32_FCO ;
wire count_clk36 ;
wire un31_count_clk_s_32_Y ;
wire un31_count_clk_cry_31 ;
wire un31_count_clk_cry_31_S ;
wire un31_count_clk_cry_31_Y ;
wire un1_count_clk_cry_0_Z ;
wire un1_count_clk_cry_0_S ;
wire un1_count_clk_cry_1_Z ;
wire un1_count_clk_cry_1_Y ;
wire un1_count_clk_cry_2_Z ;
wire un1_count_clk_cry_2_Y ;
wire un1_count_clk_cry_3_Z ;
wire un1_count_clk_cry_3_Y ;
wire un1_count_clk_cry_4_Z ;
wire un1_count_clk_cry_4_Y ;
wire un1_count_clk_cry_5_Z ;
wire un1_count_clk_cry_5_Y ;
wire un1_count_clk_cry_6_Z ;
wire un1_count_clk_cry_6_Y ;
wire un1_count_clk_cry_7_Z ;
wire un1_count_clk_cry_7_Y ;
wire un1_count_clk_cry_8_Z ;
wire un1_count_clk_cry_8_Y ;
wire un1_count_clk_cry_9_Z ;
wire un1_count_clk_cry_9_Y ;
wire un1_count_clk_cry_10_Z ;
wire un1_count_clk_cry_10_Y ;
wire un1_count_clk_cry_11_Z ;
wire un1_count_clk_cry_11_Y ;
wire un1_count_clk_cry_12_Z ;
wire un1_count_clk_cry_12_Y ;
wire un1_count_clk_cry_13_Z ;
wire un1_count_clk_cry_13_Y ;
wire un1_count_clk_cry_14_Z ;
wire un1_count_clk_cry_14_Y ;
wire un1_count_clk_cry_15_Z ;
wire un1_count_clk_cry_15_Y ;
wire un1_count_clk_cry_16_Z ;
wire un1_count_clk_cry_16_Y ;
wire un1_count_clk_cry_17_Z ;
wire un1_count_clk_cry_17_Y ;
wire un1_count_clk_cry_18_Z ;
wire un1_count_clk_cry_18_Y ;
wire un1_count_clk_cry_19_Z ;
wire un1_count_clk_cry_19_Y ;
wire un1_count_clk_cry_20_Z ;
wire un1_count_clk_cry_20_Y ;
wire un1_count_clk_cry_21_Z ;
wire un1_count_clk_cry_21_Y ;
wire un1_count_clk_cry_22_Z ;
wire un1_count_clk_cry_22_Y ;
wire un1_count_clk_cry_23_Z ;
wire un1_count_clk_cry_23_Y ;
wire un1_count_clk_cry_24_Z ;
wire un1_count_clk_cry_24_Y ;
wire un1_count_clk_cry_25_Z ;
wire un1_count_clk_cry_25_Y ;
wire un1_count_clk_cry_26_Z ;
wire un1_count_clk_cry_26_Y ;
wire un1_count_clk_cry_27_Z ;
wire un1_count_clk_cry_27_Y ;
wire un1_count_clk_cry_28_Z ;
wire un1_count_clk_cry_28_Y ;
wire un1_count_clk_cry_29_Z ;
wire un1_count_clk_cry_29_Y ;
wire un1_count_clk_cry_30_Y ;
wire un17_count_clk_a_4_m_cry_0_RNIQKRD2_S ;
wire un17_count_clk_a_4_m_cry_0_RNIQKRD2_Y ;
wire un17_count_clk_a_4_m_cry_2_RNIG60H6_S ;
wire un17_count_clk_a_4_m_cry_2_RNIG60H6_Y ;
wire un17_count_clk_a_4_m_cry_4_RNIALD9C_S ;
wire un17_count_clk_a_4_m_cry_4_RNIALD9C_Y ;
wire un17_count_clk_a_4_m_cry_6_RNIG14NJ_S ;
wire un17_count_clk_a_4_m_cry_6_RNIG14NJ_Y ;
wire un17_count_clk_a_4_m_cry_8_RNIHGAKS_S ;
wire un17_count_clk_a_4_m_cry_8_RNIHGAKS_Y ;
wire un17_count_clk_a_4_m_cry_10_RNIO0NT61_S ;
wire un17_count_clk_a_4_m_cry_10_RNIO0NT61_Y ;
wire un17_count_clk_a_4_m_cry_12_RNIV395I1_S ;
wire un17_count_clk_a_4_m_cry_12_RNIV395I1_Y ;
wire un17_count_clk_a_4_m_cry_14_RNIEQ0BU1_S ;
wire un17_count_clk_a_4_m_cry_14_RNIEQ0BU1_Y ;
wire un17_count_clk_a_4_m_cry_16_RNID4UEB2_S ;
wire un17_count_clk_a_4_m_cry_16_RNID4UEB2_Y ;
wire un17_count_clk_a_4_m_cry_18_RNIR21HP2_S ;
wire un17_count_clk_a_4_m_cry_18_RNIR21HP2_Y ;
wire un17_count_clk_a_4_m_cry_20_RNIJP9H83_S ;
wire un17_count_clk_a_4_m_cry_20_RNIJP9H83_Y ;
wire un17_count_clk_a_4_m_cry_22_RNIF7OFO3_S ;
wire un17_count_clk_a_4_m_cry_22_RNIF7OFO3_Y ;
wire un17_count_clk_a_4_m_cry_24_RNINCCC94_S ;
wire un17_count_clk_a_4_m_cry_24_RNINCCC94_Y ;
wire un17_count_clk_a_4_m_cry_26_RNIJ967R4_S ;
wire un17_count_clk_a_4_m_cry_26_RNIJ967R4_Y ;
wire un17_count_clk_a_4_m_cry_28_RNI2V50E5_S ;
wire un17_count_clk_a_4_m_cry_28_RNI2V50E5_Y ;
wire un17_count_clk_a_4_m_s_31_RNI7P99O5_S ;
wire un17_count_clk_a_4_m_s_31_RNI7P99O5_Y ;
wire count_clk_s_1148_FCO ;
wire count_clk_s_1148_S ;
wire count_clk_s_1148_Y ;
wire count_clklde_1 ;
wire un1_current_state_0_a3_1_Z ;
wire un1_baud_config_reg_22 ;
wire un1_baud_config_reg_21 ;
wire un1_baud_config_reg_20 ;
wire un1_baud_config_reg_19 ;
wire un1_baud_config_reg_18 ;
wire un1_baud_config_reg_17 ;
wire un1_baud_config_reg_16 ;
wire N_6139 ;
wire N_26 ;
wire un1_current_state_2_sqmuxa_2_i_1_Z ;
wire un1_baud_config_reg_23 ;
wire N_6138 ;
wire N_27 ;
wire un1_baud_config_reg_28 ;
wire un1_current_state_0_Z ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
  CFG1 \count_clk_RNISRGC[0]  (
	.A(count_clk_Z[0]),
	.Y(count_clk_i_0[0])
);
defparam \count_clk_RNISRGC[0] .INIT=2'h1;
  CFG1 un1_count_clk_cry_30_RNIMEH7_0 (
	.A(un1_count_clk_cry_30_Z),
	.Y(un1_count_clk_cry_30_i)
);
defparam un1_count_clk_cry_30_RNIMEH7_0.INIT=2'h1;
// @18:41
  SLE \count_clk[31]  (
	.Q(count_clk_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s_Z[31]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[30]  (
	.Q(count_clk_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[30]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[29]  (
	.Q(count_clk_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[29]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[28]  (
	.Q(count_clk_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[28]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[27]  (
	.Q(count_clk_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[27]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[26]  (
	.Q(count_clk_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[26]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[25]  (
	.Q(count_clk_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[25]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[24]  (
	.Q(count_clk_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[24]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[23]  (
	.Q(count_clk_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[23]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[22]  (
	.Q(count_clk_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[22]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[21]  (
	.Q(count_clk_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[21]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[20]  (
	.Q(count_clk_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[20]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[19]  (
	.Q(count_clk_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[19]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[18]  (
	.Q(count_clk_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[18]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[17]  (
	.Q(count_clk_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[17]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[16]  (
	.Q(count_clk_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[16]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[15]  (
	.Q(count_clk_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[15]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[14]  (
	.Q(count_clk_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[14]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[13]  (
	.Q(count_clk_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[13]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[12]  (
	.Q(count_clk_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[12]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[11]  (
	.Q(count_clk_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[11]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[10]  (
	.Q(count_clk_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[10]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[9]  (
	.Q(count_clk_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[9]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[8]  (
	.Q(count_clk_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[8]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[7]  (
	.Q(count_clk_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[7]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[6]  (
	.Q(count_clk_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[6]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[5]  (
	.Q(count_clk_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[5]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[4]  (
	.Q(count_clk_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[4]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[3]  (
	.Q(count_clk_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[3]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[2]  (
	.Q(count_clk_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[2]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[1]  (
	.Q(count_clk_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_s[1]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \count_clk[0]  (
	.Q(count_clk_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(count_clk_i_0[0]),
	.EN(count_clke),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
// @18:41
  SLE \current_state[0]  (
	.Q(current_state_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(current_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \current_state[1]  (
	.Q(current_state_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(i7_mux_0),
	.EN(current_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[9]  (
	.Q(clk_baudrate_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[9]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[8]  (
	.Q(clk_baudrate_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[8]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[7]  (
	.Q(clk_baudrate_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[7]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[6]  (
	.Q(clk_baudrate_Z[6]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[6]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[5]  (
	.Q(clk_baudrate_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[5]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[4]  (
	.Q(clk_baudrate_Z[4]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[4]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[3]  (
	.Q(clk_baudrate_Z[3]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[3]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[2]  (
	.Q(clk_baudrate_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[2]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[1]  (
	.Q(clk_baudrate_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[1]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[0]  (
	.Q(un1_count_clk),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[0]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE RX_end (
	.Q(RX_finish),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(current_state_Z[0]),
	.EN(N_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[24]  (
	.Q(clk_baudrate_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[24]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[23]  (
	.Q(clk_baudrate_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[23]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[22]  (
	.Q(clk_baudrate_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[22]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[21]  (
	.Q(clk_baudrate_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[21]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[20]  (
	.Q(clk_baudrate_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[20]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[19]  (
	.Q(clk_baudrate_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[19]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[18]  (
	.Q(clk_baudrate_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[18]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[17]  (
	.Q(clk_baudrate_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[17]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[16]  (
	.Q(clk_baudrate_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[16]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[15]  (
	.Q(clk_baudrate_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[15]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[14]  (
	.Q(clk_baudrate_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[14]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[13]  (
	.Q(clk_baudrate_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[13]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[12]  (
	.Q(clk_baudrate_Z[12]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[12]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[11]  (
	.Q(clk_baudrate_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[11]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[10]  (
	.Q(clk_baudrate_Z[10]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[10]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[30]  (
	.Q(clk_baudrate_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[30]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[29]  (
	.Q(clk_baudrate_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[29]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[28]  (
	.Q(clk_baudrate_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[28]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[27]  (
	.Q(clk_baudrate_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[27]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[26]  (
	.Q(clk_baudrate_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[26]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \clk_baudrate[25]  (
	.Q(clk_baudrate_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_baud_reg[25]),
	.EN(un1_baud_config_reg_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \RX_out[7]  (
	.Q(rx_reg[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TM_RXD_c),
	.EN(RX_out_62),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \RX_out[6]  (
	.Q(rx_reg[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TM_RXD_c),
	.EN(RX_out_61),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \RX_out[5]  (
	.Q(rx_reg[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TM_RXD_c),
	.EN(RX_out_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \RX_out[4]  (
	.Q(rx_reg[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TM_RXD_c),
	.EN(RX_out_59),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \RX_out[3]  (
	.Q(rx_reg[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TM_RXD_c),
	.EN(RX_out_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \RX_out[2]  (
	.Q(rx_reg[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TM_RXD_c),
	.EN(RX_out_57),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \RX_out[1]  (
	.Q(rx_reg[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TM_RXD_c),
	.EN(RX_out_56),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \RX_out[0]  (
	.Q(rx_reg[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(TM_RXD_c),
	.EN(RX_out_55),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \count_8[0]  (
	.Q(count_8_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_23_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \count_8[2]  (
	.Q(count_8_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_19_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:41
  SLE \count_8[1]  (
	.Q(count_8_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_21_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:70
  ARI1 un1_count_clk_cry_30_RNIMEH7 (
	.FCO(un11_count_clk_cry_0_cy),
	.S(un1_count_clk_cry_30_RNIMEH7_S),
	.Y(un1_count_clk_cry_30_RNIMEH7_Y),
	.B(un1_count_clk_cry_30_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_count_clk_cry_30_RNIMEH7.INIT=20'h45500;
// @18:70
  ARI1 \clk_baudrate_RNIHFNC[0]  (
	.FCO(un11_count_clk_cry_0),
	.S(clk_baudrate_RNIHFNC_S[0]),
	.Y(clk_baudrate_RNIHFNC_Y[0]),
	.B(un1_count_clk),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_0_cy)
);
defparam \clk_baudrate_RNIHFNC[0] .INIT=20'h4AA00;
// @18:70
  ARI1 un1_count_clk_cry_1_RNILM1Q (
	.FCO(un11_count_clk_cry_1),
	.S(un11_count_clk[1]),
	.Y(un1_count_clk_cry_1_RNILM1Q_Y),
	.B(un1_count_clk_cry_1_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_0)
);
defparam un1_count_clk_cry_1_RNILM1Q.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_2_RNIQTB71 (
	.FCO(un11_count_clk_cry_2),
	.S(un11_count_clk[2]),
	.Y(un1_count_clk_cry_2_RNIQTB71_Y),
	.B(un1_count_clk_cry_2_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_1)
);
defparam un1_count_clk_cry_2_RNIQTB71.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_3_RNI05MK1 (
	.FCO(un11_count_clk_cry_3),
	.S(un11_count_clk[3]),
	.Y(un1_count_clk_cry_3_RNI05MK1_Y),
	.B(un1_count_clk_cry_3_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_2)
);
defparam un1_count_clk_cry_3_RNI05MK1.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_4_RNI7C022 (
	.FCO(un11_count_clk_cry_4),
	.S(un11_count_clk[4]),
	.Y(un1_count_clk_cry_4_RNI7C022_Y),
	.B(un1_count_clk_cry_4_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_3)
);
defparam un1_count_clk_cry_4_RNI7C022.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_5_RNIFJAF2 (
	.FCO(un11_count_clk_cry_5),
	.S(un11_count_clk[5]),
	.Y(un1_count_clk_cry_5_RNIFJAF2_Y),
	.B(un1_count_clk_cry_5_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_4)
);
defparam un1_count_clk_cry_5_RNIFJAF2.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_6_RNIOQKS2 (
	.FCO(un11_count_clk_cry_6),
	.S(un11_count_clk[6]),
	.Y(un1_count_clk_cry_6_RNIOQKS2_Y),
	.B(un1_count_clk_cry_6_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_5)
);
defparam un1_count_clk_cry_6_RNIOQKS2.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_7_RNI22V93 (
	.FCO(un11_count_clk_cry_7),
	.S(un11_count_clk[7]),
	.Y(un1_count_clk_cry_7_RNI22V93_Y),
	.B(un1_count_clk_cry_7_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_6)
);
defparam un1_count_clk_cry_7_RNI22V93.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_8_RNID99N3 (
	.FCO(un11_count_clk_cry_8),
	.S(un11_count_clk[8]),
	.Y(un1_count_clk_cry_8_RNID99N3_Y),
	.B(un1_count_clk_cry_8_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_7)
);
defparam un1_count_clk_cry_8_RNID99N3.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_9_RNIPGJ44 (
	.FCO(un11_count_clk_cry_9),
	.S(un11_count_clk[9]),
	.Y(un1_count_clk_cry_9_RNIPGJ44_Y),
	.B(un1_count_clk_cry_9_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_8)
);
defparam un1_count_clk_cry_9_RNIPGJ44.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_10_RNIDT4C4 (
	.FCO(un11_count_clk_cry_10),
	.S(un11_count_clk[10]),
	.Y(un1_count_clk_cry_10_RNIDT4C4_Y),
	.B(un1_count_clk_cry_10_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_9)
);
defparam un1_count_clk_cry_10_RNIDT4C4.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_11_RNI2AMJ4 (
	.FCO(un11_count_clk_cry_11),
	.S(un11_count_clk[11]),
	.Y(un1_count_clk_cry_11_RNI2AMJ4_Y),
	.B(un1_count_clk_cry_11_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_10)
);
defparam un1_count_clk_cry_11_RNI2AMJ4.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_12_RNIOM7R4 (
	.FCO(un11_count_clk_cry_12),
	.S(un11_count_clk[12]),
	.Y(un1_count_clk_cry_12_RNIOM7R4_Y),
	.B(un1_count_clk_cry_12_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_11)
);
defparam un1_count_clk_cry_12_RNIOM7R4.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_13_RNIF3P25 (
	.FCO(un11_count_clk_cry_13),
	.S(un11_count_clk[13]),
	.Y(un1_count_clk_cry_13_RNIF3P25_Y),
	.B(un1_count_clk_cry_13_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_12)
);
defparam un1_count_clk_cry_13_RNIF3P25.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_14_RNI7GAA5 (
	.FCO(un11_count_clk_cry_14),
	.S(un11_count_clk[14]),
	.Y(un1_count_clk_cry_14_RNI7GAA5_Y),
	.B(un1_count_clk_cry_14_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_13)
);
defparam un1_count_clk_cry_14_RNI7GAA5.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_15_RNI0TRH5 (
	.FCO(un11_count_clk_cry_15),
	.S(un11_count_clk[15]),
	.Y(un1_count_clk_cry_15_RNI0TRH5_Y),
	.B(un1_count_clk_cry_15_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_14)
);
defparam un1_count_clk_cry_15_RNI0TRH5.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_16_RNIQ9DP5 (
	.FCO(un11_count_clk_cry_16),
	.S(un11_count_clk[16]),
	.Y(un1_count_clk_cry_16_RNIQ9DP5_Y),
	.B(un1_count_clk_cry_16_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_15)
);
defparam un1_count_clk_cry_16_RNIQ9DP5.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_17_RNILMU06 (
	.FCO(un11_count_clk_cry_17),
	.S(un11_count_clk[17]),
	.Y(un1_count_clk_cry_17_RNILMU06_Y),
	.B(un1_count_clk_cry_17_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_16)
);
defparam un1_count_clk_cry_17_RNILMU06.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_18_RNIH3G86 (
	.FCO(un11_count_clk_cry_18),
	.S(un11_count_clk[18]),
	.Y(un1_count_clk_cry_18_RNIH3G86_Y),
	.B(un1_count_clk_cry_18_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_17)
);
defparam un1_count_clk_cry_18_RNIH3G86.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_19_RNIEG1G6 (
	.FCO(un11_count_clk_cry_19),
	.S(un11_count_clk[19]),
	.Y(un1_count_clk_cry_19_RNIEG1G6_Y),
	.B(un1_count_clk_cry_19_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_18)
);
defparam un1_count_clk_cry_19_RNIEG1G6.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_20_RNI3UIN6 (
	.FCO(un11_count_clk_cry_20),
	.S(un11_count_clk[20]),
	.Y(un1_count_clk_cry_20_RNI3UIN6_Y),
	.B(un1_count_clk_cry_20_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_19)
);
defparam un1_count_clk_cry_20_RNI3UIN6.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_21_RNIPB4V6 (
	.FCO(un11_count_clk_cry_21),
	.S(un11_count_clk[21]),
	.Y(un1_count_clk_cry_21_RNIPB4V6_Y),
	.B(un1_count_clk_cry_21_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_20)
);
defparam un1_count_clk_cry_21_RNIPB4V6.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_22_RNIGPL67 (
	.FCO(un11_count_clk_cry_22),
	.S(un11_count_clk[22]),
	.Y(un1_count_clk_cry_22_RNIGPL67_Y),
	.B(un1_count_clk_cry_22_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_21)
);
defparam un1_count_clk_cry_22_RNIGPL67.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_23_RNI877E7 (
	.FCO(un11_count_clk_cry_23),
	.S(un11_count_clk[23]),
	.Y(un1_count_clk_cry_23_RNI877E7_Y),
	.B(un1_count_clk_cry_23_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_22)
);
defparam un1_count_clk_cry_23_RNI877E7.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_24_RNI1LOL7 (
	.FCO(un11_count_clk_cry_24),
	.S(un11_count_clk[24]),
	.Y(un1_count_clk_cry_24_RNI1LOL7_Y),
	.B(un1_count_clk_cry_24_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_23)
);
defparam un1_count_clk_cry_24_RNI1LOL7.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_25_RNIR2AT7 (
	.FCO(un11_count_clk_cry_25),
	.S(un11_count_clk[25]),
	.Y(un1_count_clk_cry_25_RNIR2AT7_Y),
	.B(un1_count_clk_cry_25_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_24)
);
defparam un1_count_clk_cry_25_RNIR2AT7.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_26_RNIMGR48 (
	.FCO(un11_count_clk_cry_26),
	.S(un11_count_clk[26]),
	.Y(un1_count_clk_cry_26_RNIMGR48_Y),
	.B(un1_count_clk_cry_26_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_25)
);
defparam un1_count_clk_cry_26_RNIMGR48.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_27_RNIIUCC8 (
	.FCO(un11_count_clk_cry_27),
	.S(un11_count_clk[27]),
	.Y(un1_count_clk_cry_27_RNIIUCC8_Y),
	.B(un1_count_clk_cry_27_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_26)
);
defparam un1_count_clk_cry_27_RNIIUCC8.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_28_RNIFCUJ8 (
	.FCO(un11_count_clk_cry_28),
	.S(un11_count_clk[28]),
	.Y(un1_count_clk_cry_28_RNIFCUJ8_Y),
	.B(un1_count_clk_cry_28_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_27)
);
defparam un1_count_clk_cry_28_RNIFCUJ8.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_29_RNIDQFR8 (
	.FCO(un11_count_clk_cry_29),
	.S(un11_count_clk[29]),
	.Y(un1_count_clk_cry_29_RNIDQFR8_Y),
	.B(un1_count_clk_cry_29_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_28)
);
defparam un1_count_clk_cry_29_RNIDQFR8.INIT=20'h45500;
// @18:70
  ARI1 un1_count_clk_cry_30_RNIPNIA9 (
	.FCO(un1_count_clk_cry_30_RNIPNIA9_FCO),
	.S(un11_count_clk[31]),
	.Y(un1_count_clk_cry_30_RNIPNIA9_Y),
	.B(un1_count_clk_cry_30_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_30)
);
defparam un1_count_clk_cry_30_RNIPNIA9.INIT=20'h4AA00;
// @18:70
  ARI1 un1_count_clk_cry_30_RNI39139 (
	.FCO(un11_count_clk_cry_30),
	.S(un11_count_clk[30]),
	.Y(un1_count_clk_cry_30_RNI39139_Y),
	.B(un1_count_clk_cry_30_S),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_count_clk_cry_29)
);
defparam un1_count_clk_cry_30_RNI39139.INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_0  (
	.FCO(un17_count_clk_a_4_m_cry_0),
	.S(un17_count_clk_a_4_m_cry_0_S),
	.Y(un17_count_clk_a_4_m_cry_0_Y),
	.B(count_clk_Z[0]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_30_i),
	.FCI(GND)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_0 .INIT=20'h5AA55;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_1  (
	.FCO(un17_count_clk_a_4_m_cry_1),
	.S(un17_count_clk_a_4[1]),
	.Y(un17_count_clk_a_4_m_cry_1_Y),
	.B(count_clk_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_0)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_1 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_2  (
	.FCO(un17_count_clk_a_4_m_cry_2),
	.S(un17_count_clk_a_4[2]),
	.Y(un17_count_clk_a_4_m_cry_2_Y),
	.B(count_clk_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_1)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_2 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_3  (
	.FCO(un17_count_clk_a_4_m_cry_3),
	.S(un17_count_clk_a_4[3]),
	.Y(un17_count_clk_a_4_m_cry_3_Y),
	.B(count_clk_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_2)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_3 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_4  (
	.FCO(un17_count_clk_a_4_m_cry_4),
	.S(un17_count_clk_a_4[4]),
	.Y(un17_count_clk_a_4_m_cry_4_Y),
	.B(count_clk_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_3)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_4 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_5  (
	.FCO(un17_count_clk_a_4_m_cry_5),
	.S(un17_count_clk_a_4[5]),
	.Y(un17_count_clk_a_4_m_cry_5_Y),
	.B(count_clk_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_4)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_5 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_6  (
	.FCO(un17_count_clk_a_4_m_cry_6),
	.S(un17_count_clk_a_4[6]),
	.Y(un17_count_clk_a_4_m_cry_6_Y),
	.B(count_clk_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_5)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_6 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_7  (
	.FCO(un17_count_clk_a_4_m_cry_7),
	.S(un17_count_clk_a_4[7]),
	.Y(un17_count_clk_a_4_m_cry_7_Y),
	.B(count_clk_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_6)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_7 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_8  (
	.FCO(un17_count_clk_a_4_m_cry_8),
	.S(un17_count_clk_a_4[8]),
	.Y(un17_count_clk_a_4_m_cry_8_Y),
	.B(count_clk_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_7)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_8 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_9  (
	.FCO(un17_count_clk_a_4_m_cry_9),
	.S(un17_count_clk_a_4[9]),
	.Y(un17_count_clk_a_4_m_cry_9_Y),
	.B(count_clk_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_8)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_9 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_10  (
	.FCO(un17_count_clk_a_4_m_cry_10),
	.S(un17_count_clk_a_4[10]),
	.Y(un17_count_clk_a_4_m_cry_10_Y),
	.B(count_clk_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_9)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_10 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_11  (
	.FCO(un17_count_clk_a_4_m_cry_11),
	.S(un17_count_clk_a_4[11]),
	.Y(un17_count_clk_a_4_m_cry_11_Y),
	.B(count_clk_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_10)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_11 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_12  (
	.FCO(un17_count_clk_a_4_m_cry_12),
	.S(un17_count_clk_a_4[12]),
	.Y(un17_count_clk_a_4_m_cry_12_Y),
	.B(count_clk_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_11)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_12 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_13  (
	.FCO(un17_count_clk_a_4_m_cry_13),
	.S(un17_count_clk_a_4[13]),
	.Y(un17_count_clk_a_4_m_cry_13_Y),
	.B(count_clk_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_12)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_13 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_14  (
	.FCO(un17_count_clk_a_4_m_cry_14),
	.S(un17_count_clk_a_4[14]),
	.Y(un17_count_clk_a_4_m_cry_14_Y),
	.B(count_clk_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_13)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_14 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_15  (
	.FCO(un17_count_clk_a_4_m_cry_15),
	.S(un17_count_clk_a_4[15]),
	.Y(un17_count_clk_a_4_m_cry_15_Y),
	.B(count_clk_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_14)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_15 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_16  (
	.FCO(un17_count_clk_a_4_m_cry_16),
	.S(un17_count_clk_a_4[16]),
	.Y(un17_count_clk_a_4_m_cry_16_Y),
	.B(count_clk_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_15)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_16 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_17  (
	.FCO(un17_count_clk_a_4_m_cry_17),
	.S(un17_count_clk_a_4[17]),
	.Y(un17_count_clk_a_4_m_cry_17_Y),
	.B(count_clk_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_16)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_17 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_18  (
	.FCO(un17_count_clk_a_4_m_cry_18),
	.S(un17_count_clk_a_4[18]),
	.Y(un17_count_clk_a_4_m_cry_18_Y),
	.B(count_clk_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_17)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_18 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_19  (
	.FCO(un17_count_clk_a_4_m_cry_19),
	.S(un17_count_clk_a_4[19]),
	.Y(un17_count_clk_a_4_m_cry_19_Y),
	.B(count_clk_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_18)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_19 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_20  (
	.FCO(un17_count_clk_a_4_m_cry_20),
	.S(un17_count_clk_a_4[20]),
	.Y(un17_count_clk_a_4_m_cry_20_Y),
	.B(count_clk_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_19)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_20 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_21  (
	.FCO(un17_count_clk_a_4_m_cry_21),
	.S(un17_count_clk_a_4[21]),
	.Y(un17_count_clk_a_4_m_cry_21_Y),
	.B(count_clk_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_20)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_21 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_22  (
	.FCO(un17_count_clk_a_4_m_cry_22),
	.S(un17_count_clk_a_4[22]),
	.Y(un17_count_clk_a_4_m_cry_22_Y),
	.B(count_clk_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_21)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_22 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_23  (
	.FCO(un17_count_clk_a_4_m_cry_23),
	.S(un17_count_clk_a_4[23]),
	.Y(un17_count_clk_a_4_m_cry_23_Y),
	.B(count_clk_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_22)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_23 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_24  (
	.FCO(un17_count_clk_a_4_m_cry_24),
	.S(un17_count_clk_a_4[24]),
	.Y(un17_count_clk_a_4_m_cry_24_Y),
	.B(count_clk_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_23)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_24 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_25  (
	.FCO(un17_count_clk_a_4_m_cry_25),
	.S(un17_count_clk_a_4[25]),
	.Y(un17_count_clk_a_4_m_cry_25_Y),
	.B(count_clk_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_24)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_25 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_26  (
	.FCO(un17_count_clk_a_4_m_cry_26),
	.S(un17_count_clk_a_4[26]),
	.Y(un17_count_clk_a_4_m_cry_26_Y),
	.B(count_clk_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_25)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_26 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_27  (
	.FCO(un17_count_clk_a_4_m_cry_27),
	.S(un17_count_clk_a_4[27]),
	.Y(un17_count_clk_a_4_m_cry_27_Y),
	.B(count_clk_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_26)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_27 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_28  (
	.FCO(un17_count_clk_a_4_m_cry_28),
	.S(un17_count_clk_a_4[28]),
	.Y(un17_count_clk_a_4_m_cry_28_Y),
	.B(count_clk_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_27)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_28 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_29  (
	.FCO(un17_count_clk_a_4_m_cry_29),
	.S(un17_count_clk_a_4[29]),
	.Y(un17_count_clk_a_4_m_cry_29_Y),
	.B(count_clk_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_28)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_29 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_s_31  (
	.FCO(un17_count_clk_a_4_m_s_31_FCO),
	.S(un17_count_clk_a_4[31]),
	.Y(un17_count_clk_a_4_m_s_31_Y),
	.B(count_clk_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_30)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_s_31 .INIT=20'h45500;
// @18:70
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_30  (
	.FCO(un17_count_clk_a_4_m_cry_30),
	.S(un17_count_clk_a_4[30]),
	.Y(un17_count_clk_a_4_m_cry_30_Y),
	.B(count_clk_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un17_count_clk_a_4_m_cry_29)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_30 .INIT=20'h45500;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_0  (
	.FCO(un31_count_clk_cry_0),
	.S(un31_count_clk_cry_0_S),
	.Y(un31_count_clk_cry_0_Y),
	.B(un1_count_clk),
	.C(GND),
	.D(GND),
	.A(count_clk_i_0[0]),
	.FCI(GND)
);
defparam \RX_state_machine.un31_count_clk_cry_0 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_1  (
	.FCO(un31_count_clk_cry_1),
	.S(un31_count_clk_cry_1_S),
	.Y(un31_count_clk_cry_1_Y),
	.B(count_clk_Z[1]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_1_S),
	.FCI(un31_count_clk_cry_0)
);
defparam \RX_state_machine.un31_count_clk_cry_1 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_2  (
	.FCO(un31_count_clk_cry_2),
	.S(un31_count_clk_cry_2_S),
	.Y(un31_count_clk_cry_2_Y),
	.B(count_clk_Z[2]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_2_S),
	.FCI(un31_count_clk_cry_1)
);
defparam \RX_state_machine.un31_count_clk_cry_2 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_3  (
	.FCO(un31_count_clk_cry_3),
	.S(un31_count_clk_cry_3_S),
	.Y(un31_count_clk_cry_3_Y),
	.B(count_clk_Z[3]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_3_S),
	.FCI(un31_count_clk_cry_2)
);
defparam \RX_state_machine.un31_count_clk_cry_3 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_4  (
	.FCO(un31_count_clk_cry_4),
	.S(un31_count_clk_cry_4_S),
	.Y(un31_count_clk_cry_4_Y),
	.B(count_clk_Z[4]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_4_S),
	.FCI(un31_count_clk_cry_3)
);
defparam \RX_state_machine.un31_count_clk_cry_4 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_5  (
	.FCO(un31_count_clk_cry_5),
	.S(un31_count_clk_cry_5_S),
	.Y(un31_count_clk_cry_5_Y),
	.B(count_clk_Z[5]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_5_S),
	.FCI(un31_count_clk_cry_4)
);
defparam \RX_state_machine.un31_count_clk_cry_5 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_6  (
	.FCO(un31_count_clk_cry_6),
	.S(un31_count_clk_cry_6_S),
	.Y(un31_count_clk_cry_6_Y),
	.B(count_clk_Z[6]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_6_S),
	.FCI(un31_count_clk_cry_5)
);
defparam \RX_state_machine.un31_count_clk_cry_6 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_7  (
	.FCO(un31_count_clk_cry_7),
	.S(un31_count_clk_cry_7_S),
	.Y(un31_count_clk_cry_7_Y),
	.B(count_clk_Z[7]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_7_S),
	.FCI(un31_count_clk_cry_6)
);
defparam \RX_state_machine.un31_count_clk_cry_7 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_8  (
	.FCO(un31_count_clk_cry_8),
	.S(un31_count_clk_cry_8_S),
	.Y(un31_count_clk_cry_8_Y),
	.B(count_clk_Z[8]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_8_S),
	.FCI(un31_count_clk_cry_7)
);
defparam \RX_state_machine.un31_count_clk_cry_8 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_9  (
	.FCO(un31_count_clk_cry_9),
	.S(un31_count_clk_cry_9_S),
	.Y(un31_count_clk_cry_9_Y),
	.B(count_clk_Z[9]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_9_S),
	.FCI(un31_count_clk_cry_8)
);
defparam \RX_state_machine.un31_count_clk_cry_9 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_10  (
	.FCO(un31_count_clk_cry_10),
	.S(un31_count_clk_cry_10_S),
	.Y(un31_count_clk_cry_10_Y),
	.B(count_clk_Z[10]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_10_S),
	.FCI(un31_count_clk_cry_9)
);
defparam \RX_state_machine.un31_count_clk_cry_10 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_11  (
	.FCO(un31_count_clk_cry_11),
	.S(un31_count_clk_cry_11_S),
	.Y(un31_count_clk_cry_11_Y),
	.B(count_clk_Z[11]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_11_S),
	.FCI(un31_count_clk_cry_10)
);
defparam \RX_state_machine.un31_count_clk_cry_11 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_12  (
	.FCO(un31_count_clk_cry_12),
	.S(un31_count_clk_cry_12_S),
	.Y(un31_count_clk_cry_12_Y),
	.B(count_clk_Z[12]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_12_S),
	.FCI(un31_count_clk_cry_11)
);
defparam \RX_state_machine.un31_count_clk_cry_12 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_13  (
	.FCO(un31_count_clk_cry_13),
	.S(un31_count_clk_cry_13_S),
	.Y(un31_count_clk_cry_13_Y),
	.B(count_clk_Z[13]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_13_S),
	.FCI(un31_count_clk_cry_12)
);
defparam \RX_state_machine.un31_count_clk_cry_13 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_14  (
	.FCO(un31_count_clk_cry_14),
	.S(un31_count_clk_cry_14_S),
	.Y(un31_count_clk_cry_14_Y),
	.B(count_clk_Z[14]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_14_S),
	.FCI(un31_count_clk_cry_13)
);
defparam \RX_state_machine.un31_count_clk_cry_14 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_15  (
	.FCO(un31_count_clk_cry_15),
	.S(un31_count_clk_cry_15_S),
	.Y(un31_count_clk_cry_15_Y),
	.B(count_clk_Z[15]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_15_S),
	.FCI(un31_count_clk_cry_14)
);
defparam \RX_state_machine.un31_count_clk_cry_15 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_16  (
	.FCO(un31_count_clk_cry_16),
	.S(un31_count_clk_cry_16_S),
	.Y(un31_count_clk_cry_16_Y),
	.B(count_clk_Z[16]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_16_S),
	.FCI(un31_count_clk_cry_15)
);
defparam \RX_state_machine.un31_count_clk_cry_16 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_17  (
	.FCO(un31_count_clk_cry_17),
	.S(un31_count_clk_cry_17_S),
	.Y(un31_count_clk_cry_17_Y),
	.B(count_clk_Z[17]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_17_S),
	.FCI(un31_count_clk_cry_16)
);
defparam \RX_state_machine.un31_count_clk_cry_17 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_18  (
	.FCO(un31_count_clk_cry_18),
	.S(un31_count_clk_cry_18_S),
	.Y(un31_count_clk_cry_18_Y),
	.B(count_clk_Z[18]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_18_S),
	.FCI(un31_count_clk_cry_17)
);
defparam \RX_state_machine.un31_count_clk_cry_18 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_19  (
	.FCO(un31_count_clk_cry_19),
	.S(un31_count_clk_cry_19_S),
	.Y(un31_count_clk_cry_19_Y),
	.B(count_clk_Z[19]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_19_S),
	.FCI(un31_count_clk_cry_18)
);
defparam \RX_state_machine.un31_count_clk_cry_19 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_20  (
	.FCO(un31_count_clk_cry_20),
	.S(un31_count_clk_cry_20_S),
	.Y(un31_count_clk_cry_20_Y),
	.B(count_clk_Z[20]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_20_S),
	.FCI(un31_count_clk_cry_19)
);
defparam \RX_state_machine.un31_count_clk_cry_20 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_21  (
	.FCO(un31_count_clk_cry_21),
	.S(un31_count_clk_cry_21_S),
	.Y(un31_count_clk_cry_21_Y),
	.B(count_clk_Z[21]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_21_S),
	.FCI(un31_count_clk_cry_20)
);
defparam \RX_state_machine.un31_count_clk_cry_21 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_22  (
	.FCO(un31_count_clk_cry_22),
	.S(un31_count_clk_cry_22_S),
	.Y(un31_count_clk_cry_22_Y),
	.B(count_clk_Z[22]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_22_S),
	.FCI(un31_count_clk_cry_21)
);
defparam \RX_state_machine.un31_count_clk_cry_22 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_23  (
	.FCO(un31_count_clk_cry_23),
	.S(un31_count_clk_cry_23_S),
	.Y(un31_count_clk_cry_23_Y),
	.B(count_clk_Z[23]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_23_S),
	.FCI(un31_count_clk_cry_22)
);
defparam \RX_state_machine.un31_count_clk_cry_23 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_24  (
	.FCO(un31_count_clk_cry_24),
	.S(un31_count_clk_cry_24_S),
	.Y(un31_count_clk_cry_24_Y),
	.B(count_clk_Z[24]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_24_S),
	.FCI(un31_count_clk_cry_23)
);
defparam \RX_state_machine.un31_count_clk_cry_24 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_25  (
	.FCO(un31_count_clk_cry_25),
	.S(un31_count_clk_cry_25_S),
	.Y(un31_count_clk_cry_25_Y),
	.B(count_clk_Z[25]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_25_S),
	.FCI(un31_count_clk_cry_24)
);
defparam \RX_state_machine.un31_count_clk_cry_25 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_26  (
	.FCO(un31_count_clk_cry_26),
	.S(un31_count_clk_cry_26_S),
	.Y(un31_count_clk_cry_26_Y),
	.B(count_clk_Z[26]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_26_S),
	.FCI(un31_count_clk_cry_25)
);
defparam \RX_state_machine.un31_count_clk_cry_26 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_27  (
	.FCO(un31_count_clk_cry_27),
	.S(un31_count_clk_cry_27_S),
	.Y(un31_count_clk_cry_27_Y),
	.B(count_clk_Z[27]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_27_S),
	.FCI(un31_count_clk_cry_26)
);
defparam \RX_state_machine.un31_count_clk_cry_27 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_28  (
	.FCO(un31_count_clk_cry_28),
	.S(un31_count_clk_cry_28_S),
	.Y(un31_count_clk_cry_28_Y),
	.B(count_clk_Z[28]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_28_S),
	.FCI(un31_count_clk_cry_27)
);
defparam \RX_state_machine.un31_count_clk_cry_28 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_29  (
	.FCO(un31_count_clk_cry_29),
	.S(un31_count_clk_cry_29_S),
	.Y(un31_count_clk_cry_29_Y),
	.B(count_clk_Z[29]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_29_S),
	.FCI(un31_count_clk_cry_28)
);
defparam \RX_state_machine.un31_count_clk_cry_29 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_30  (
	.FCO(un31_count_clk_cry_30),
	.S(un31_count_clk_cry_30_S),
	.Y(un31_count_clk_cry_30_Y),
	.B(count_clk_Z[30]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_30_S),
	.FCI(un31_count_clk_cry_29)
);
defparam \RX_state_machine.un31_count_clk_cry_30 .INIT=20'h5AA55;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_s_32  (
	.FCO(un31_count_clk_s_32_FCO),
	.S(count_clk36),
	.Y(un31_count_clk_s_32_Y),
	.B(un1_count_clk_cry_30_i),
	.C(count_clk_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(un31_count_clk_cry_31)
);
defparam \RX_state_machine.un31_count_clk_s_32 .INIT=20'h49900;
// @18:85
  ARI1 \RX_state_machine.un31_count_clk_cry_31  (
	.FCO(un31_count_clk_cry_31),
	.S(un31_count_clk_cry_31_S),
	.Y(un31_count_clk_cry_31_Y),
	.B(count_clk_Z[31]),
	.C(GND),
	.D(GND),
	.A(un1_count_clk_cry_30_i),
	.FCI(un31_count_clk_cry_30)
);
defparam \RX_state_machine.un31_count_clk_cry_31 .INIT=20'h5AA55;
// @18:70
  ARI1 un1_count_clk_cry_0 (
	.FCO(un1_count_clk_cry_0_Z),
	.S(un1_count_clk_cry_0_S),
	.Y(un1_count_clk_cry_0_Y),
	.B(un1_count_clk),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_count_clk_cry_0.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_1 (
	.FCO(un1_count_clk_cry_1_Z),
	.S(un1_count_clk_cry_1_S),
	.Y(un1_count_clk_cry_1_Y),
	.B(clk_baudrate_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_0_Z)
);
defparam un1_count_clk_cry_1.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_2 (
	.FCO(un1_count_clk_cry_2_Z),
	.S(un1_count_clk_cry_2_S),
	.Y(un1_count_clk_cry_2_Y),
	.B(clk_baudrate_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_1_Z)
);
defparam un1_count_clk_cry_2.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_3 (
	.FCO(un1_count_clk_cry_3_Z),
	.S(un1_count_clk_cry_3_S),
	.Y(un1_count_clk_cry_3_Y),
	.B(clk_baudrate_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_2_Z)
);
defparam un1_count_clk_cry_3.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_4 (
	.FCO(un1_count_clk_cry_4_Z),
	.S(un1_count_clk_cry_4_S),
	.Y(un1_count_clk_cry_4_Y),
	.B(clk_baudrate_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_3_Z)
);
defparam un1_count_clk_cry_4.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_5 (
	.FCO(un1_count_clk_cry_5_Z),
	.S(un1_count_clk_cry_5_S),
	.Y(un1_count_clk_cry_5_Y),
	.B(clk_baudrate_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_4_Z)
);
defparam un1_count_clk_cry_5.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_6 (
	.FCO(un1_count_clk_cry_6_Z),
	.S(un1_count_clk_cry_6_S),
	.Y(un1_count_clk_cry_6_Y),
	.B(clk_baudrate_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_5_Z)
);
defparam un1_count_clk_cry_6.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_7 (
	.FCO(un1_count_clk_cry_7_Z),
	.S(un1_count_clk_cry_7_S),
	.Y(un1_count_clk_cry_7_Y),
	.B(clk_baudrate_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_6_Z)
);
defparam un1_count_clk_cry_7.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_8 (
	.FCO(un1_count_clk_cry_8_Z),
	.S(un1_count_clk_cry_8_S),
	.Y(un1_count_clk_cry_8_Y),
	.B(clk_baudrate_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_7_Z)
);
defparam un1_count_clk_cry_8.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_9 (
	.FCO(un1_count_clk_cry_9_Z),
	.S(un1_count_clk_cry_9_S),
	.Y(un1_count_clk_cry_9_Y),
	.B(clk_baudrate_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_8_Z)
);
defparam un1_count_clk_cry_9.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_10 (
	.FCO(un1_count_clk_cry_10_Z),
	.S(un1_count_clk_cry_10_S),
	.Y(un1_count_clk_cry_10_Y),
	.B(clk_baudrate_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_9_Z)
);
defparam un1_count_clk_cry_10.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_11 (
	.FCO(un1_count_clk_cry_11_Z),
	.S(un1_count_clk_cry_11_S),
	.Y(un1_count_clk_cry_11_Y),
	.B(clk_baudrate_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_10_Z)
);
defparam un1_count_clk_cry_11.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_12 (
	.FCO(un1_count_clk_cry_12_Z),
	.S(un1_count_clk_cry_12_S),
	.Y(un1_count_clk_cry_12_Y),
	.B(clk_baudrate_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_11_Z)
);
defparam un1_count_clk_cry_12.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_13 (
	.FCO(un1_count_clk_cry_13_Z),
	.S(un1_count_clk_cry_13_S),
	.Y(un1_count_clk_cry_13_Y),
	.B(clk_baudrate_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_12_Z)
);
defparam un1_count_clk_cry_13.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_14 (
	.FCO(un1_count_clk_cry_14_Z),
	.S(un1_count_clk_cry_14_S),
	.Y(un1_count_clk_cry_14_Y),
	.B(clk_baudrate_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_13_Z)
);
defparam un1_count_clk_cry_14.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_15 (
	.FCO(un1_count_clk_cry_15_Z),
	.S(un1_count_clk_cry_15_S),
	.Y(un1_count_clk_cry_15_Y),
	.B(clk_baudrate_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_14_Z)
);
defparam un1_count_clk_cry_15.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_16 (
	.FCO(un1_count_clk_cry_16_Z),
	.S(un1_count_clk_cry_16_S),
	.Y(un1_count_clk_cry_16_Y),
	.B(clk_baudrate_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_15_Z)
);
defparam un1_count_clk_cry_16.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_17 (
	.FCO(un1_count_clk_cry_17_Z),
	.S(un1_count_clk_cry_17_S),
	.Y(un1_count_clk_cry_17_Y),
	.B(clk_baudrate_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_16_Z)
);
defparam un1_count_clk_cry_17.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_18 (
	.FCO(un1_count_clk_cry_18_Z),
	.S(un1_count_clk_cry_18_S),
	.Y(un1_count_clk_cry_18_Y),
	.B(clk_baudrate_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_17_Z)
);
defparam un1_count_clk_cry_18.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_19 (
	.FCO(un1_count_clk_cry_19_Z),
	.S(un1_count_clk_cry_19_S),
	.Y(un1_count_clk_cry_19_Y),
	.B(clk_baudrate_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_18_Z)
);
defparam un1_count_clk_cry_19.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_20 (
	.FCO(un1_count_clk_cry_20_Z),
	.S(un1_count_clk_cry_20_S),
	.Y(un1_count_clk_cry_20_Y),
	.B(clk_baudrate_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_19_Z)
);
defparam un1_count_clk_cry_20.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_21 (
	.FCO(un1_count_clk_cry_21_Z),
	.S(un1_count_clk_cry_21_S),
	.Y(un1_count_clk_cry_21_Y),
	.B(clk_baudrate_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_20_Z)
);
defparam un1_count_clk_cry_21.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_22 (
	.FCO(un1_count_clk_cry_22_Z),
	.S(un1_count_clk_cry_22_S),
	.Y(un1_count_clk_cry_22_Y),
	.B(clk_baudrate_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_21_Z)
);
defparam un1_count_clk_cry_22.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_23 (
	.FCO(un1_count_clk_cry_23_Z),
	.S(un1_count_clk_cry_23_S),
	.Y(un1_count_clk_cry_23_Y),
	.B(clk_baudrate_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_22_Z)
);
defparam un1_count_clk_cry_23.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_24 (
	.FCO(un1_count_clk_cry_24_Z),
	.S(un1_count_clk_cry_24_S),
	.Y(un1_count_clk_cry_24_Y),
	.B(clk_baudrate_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_23_Z)
);
defparam un1_count_clk_cry_24.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_25 (
	.FCO(un1_count_clk_cry_25_Z),
	.S(un1_count_clk_cry_25_S),
	.Y(un1_count_clk_cry_25_Y),
	.B(clk_baudrate_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_24_Z)
);
defparam un1_count_clk_cry_25.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_26 (
	.FCO(un1_count_clk_cry_26_Z),
	.S(un1_count_clk_cry_26_S),
	.Y(un1_count_clk_cry_26_Y),
	.B(clk_baudrate_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_25_Z)
);
defparam un1_count_clk_cry_26.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_27 (
	.FCO(un1_count_clk_cry_27_Z),
	.S(un1_count_clk_cry_27_S),
	.Y(un1_count_clk_cry_27_Y),
	.B(clk_baudrate_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_26_Z)
);
defparam un1_count_clk_cry_27.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_28 (
	.FCO(un1_count_clk_cry_28_Z),
	.S(un1_count_clk_cry_28_S),
	.Y(un1_count_clk_cry_28_Y),
	.B(clk_baudrate_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_27_Z)
);
defparam un1_count_clk_cry_28.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_29 (
	.FCO(un1_count_clk_cry_29_Z),
	.S(un1_count_clk_cry_29_S),
	.Y(un1_count_clk_cry_29_Y),
	.B(clk_baudrate_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_28_Z)
);
defparam un1_count_clk_cry_29.INIT=20'h65500;
// @18:70
  ARI1 un1_count_clk_cry_30 (
	.FCO(un1_count_clk_cry_30_Z),
	.S(un1_count_clk_cry_30_S),
	.Y(un1_count_clk_cry_30_Y),
	.B(clk_baudrate_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_count_clk_cry_29_Z)
);
defparam un1_count_clk_cry_30.INIT=20'h65500;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_0_RNIQKRD2  (
	.FCO(un17_count_clk_1_data_tmp[0]),
	.S(un17_count_clk_a_4_m_cry_0_RNIQKRD2_S),
	.Y(un17_count_clk_a_4_m_cry_0_RNIQKRD2_Y),
	.B(un11_count_clk[1]),
	.C(un11_count_clk[2]),
	.D(un17_count_clk_a_4_m_cry_0_Y),
	.A(un17_count_clk_a_4[1]),
	.FCI(GND)
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_0_RNIQKRD2 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_2_RNIG60H6  (
	.FCO(un17_count_clk_1_data_tmp[1]),
	.S(un17_count_clk_a_4_m_cry_2_RNIG60H6_S),
	.Y(un17_count_clk_a_4_m_cry_2_RNIG60H6_Y),
	.B(un11_count_clk[3]),
	.C(un11_count_clk[4]),
	.D(un17_count_clk_a_4[2]),
	.A(un17_count_clk_a_4[3]),
	.FCI(un17_count_clk_1_data_tmp[0])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_2_RNIG60H6 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_4_RNIALD9C  (
	.FCO(un17_count_clk_1_data_tmp[2]),
	.S(un17_count_clk_a_4_m_cry_4_RNIALD9C_S),
	.Y(un17_count_clk_a_4_m_cry_4_RNIALD9C_Y),
	.B(un11_count_clk[5]),
	.C(un11_count_clk[6]),
	.D(un17_count_clk_a_4[4]),
	.A(un17_count_clk_a_4[5]),
	.FCI(un17_count_clk_1_data_tmp[1])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_4_RNIALD9C .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_6_RNIG14NJ  (
	.FCO(un17_count_clk_1_data_tmp[3]),
	.S(un17_count_clk_a_4_m_cry_6_RNIG14NJ_S),
	.Y(un17_count_clk_a_4_m_cry_6_RNIG14NJ_Y),
	.B(un11_count_clk[7]),
	.C(un11_count_clk[8]),
	.D(un17_count_clk_a_4[6]),
	.A(un17_count_clk_a_4[7]),
	.FCI(un17_count_clk_1_data_tmp[2])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_6_RNIG14NJ .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_8_RNIHGAKS  (
	.FCO(un17_count_clk_1_data_tmp[4]),
	.S(un17_count_clk_a_4_m_cry_8_RNIHGAKS_S),
	.Y(un17_count_clk_a_4_m_cry_8_RNIHGAKS_Y),
	.B(un11_count_clk[9]),
	.C(un11_count_clk[10]),
	.D(un17_count_clk_a_4[8]),
	.A(un17_count_clk_a_4[9]),
	.FCI(un17_count_clk_1_data_tmp[3])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_8_RNIHGAKS .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_10_RNIO0NT61  (
	.FCO(un17_count_clk_1_data_tmp[5]),
	.S(un17_count_clk_a_4_m_cry_10_RNIO0NT61_S),
	.Y(un17_count_clk_a_4_m_cry_10_RNIO0NT61_Y),
	.B(un11_count_clk[11]),
	.C(un11_count_clk[12]),
	.D(un17_count_clk_a_4[10]),
	.A(un17_count_clk_a_4[11]),
	.FCI(un17_count_clk_1_data_tmp[4])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_10_RNIO0NT61 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_12_RNIV395I1  (
	.FCO(un17_count_clk_1_data_tmp[6]),
	.S(un17_count_clk_a_4_m_cry_12_RNIV395I1_S),
	.Y(un17_count_clk_a_4_m_cry_12_RNIV395I1_Y),
	.B(un11_count_clk[13]),
	.C(un11_count_clk[14]),
	.D(un17_count_clk_a_4[12]),
	.A(un17_count_clk_a_4[13]),
	.FCI(un17_count_clk_1_data_tmp[5])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_12_RNIV395I1 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_14_RNIEQ0BU1  (
	.FCO(un17_count_clk_1_data_tmp[7]),
	.S(un17_count_clk_a_4_m_cry_14_RNIEQ0BU1_S),
	.Y(un17_count_clk_a_4_m_cry_14_RNIEQ0BU1_Y),
	.B(un11_count_clk[15]),
	.C(un11_count_clk[16]),
	.D(un17_count_clk_a_4[14]),
	.A(un17_count_clk_a_4[15]),
	.FCI(un17_count_clk_1_data_tmp[6])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_14_RNIEQ0BU1 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_16_RNID4UEB2  (
	.FCO(un17_count_clk_1_data_tmp[8]),
	.S(un17_count_clk_a_4_m_cry_16_RNID4UEB2_S),
	.Y(un17_count_clk_a_4_m_cry_16_RNID4UEB2_Y),
	.B(un11_count_clk[17]),
	.C(un11_count_clk[18]),
	.D(un17_count_clk_a_4[16]),
	.A(un17_count_clk_a_4[17]),
	.FCI(un17_count_clk_1_data_tmp[7])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_16_RNID4UEB2 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_18_RNIR21HP2  (
	.FCO(un17_count_clk_1_data_tmp[9]),
	.S(un17_count_clk_a_4_m_cry_18_RNIR21HP2_S),
	.Y(un17_count_clk_a_4_m_cry_18_RNIR21HP2_Y),
	.B(un11_count_clk[19]),
	.C(un11_count_clk[20]),
	.D(un17_count_clk_a_4[18]),
	.A(un17_count_clk_a_4[19]),
	.FCI(un17_count_clk_1_data_tmp[8])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_18_RNIR21HP2 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_20_RNIJP9H83  (
	.FCO(un17_count_clk_1_data_tmp[10]),
	.S(un17_count_clk_a_4_m_cry_20_RNIJP9H83_S),
	.Y(un17_count_clk_a_4_m_cry_20_RNIJP9H83_Y),
	.B(un11_count_clk[21]),
	.C(un11_count_clk[22]),
	.D(un17_count_clk_a_4[20]),
	.A(un17_count_clk_a_4[21]),
	.FCI(un17_count_clk_1_data_tmp[9])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_20_RNIJP9H83 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_22_RNIF7OFO3  (
	.FCO(un17_count_clk_1_data_tmp[11]),
	.S(un17_count_clk_a_4_m_cry_22_RNIF7OFO3_S),
	.Y(un17_count_clk_a_4_m_cry_22_RNIF7OFO3_Y),
	.B(un11_count_clk[23]),
	.C(un11_count_clk[24]),
	.D(un17_count_clk_a_4[22]),
	.A(un17_count_clk_a_4[23]),
	.FCI(un17_count_clk_1_data_tmp[10])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_22_RNIF7OFO3 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_24_RNINCCC94  (
	.FCO(un17_count_clk_1_data_tmp[12]),
	.S(un17_count_clk_a_4_m_cry_24_RNINCCC94_S),
	.Y(un17_count_clk_a_4_m_cry_24_RNINCCC94_Y),
	.B(un11_count_clk[25]),
	.C(un11_count_clk[26]),
	.D(un17_count_clk_a_4[24]),
	.A(un17_count_clk_a_4[25]),
	.FCI(un17_count_clk_1_data_tmp[11])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_24_RNINCCC94 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_26_RNIJ967R4  (
	.FCO(un17_count_clk_1_data_tmp[13]),
	.S(un17_count_clk_a_4_m_cry_26_RNIJ967R4_S),
	.Y(un17_count_clk_a_4_m_cry_26_RNIJ967R4_Y),
	.B(un11_count_clk[27]),
	.C(un11_count_clk[28]),
	.D(un17_count_clk_a_4[26]),
	.A(un17_count_clk_a_4[27]),
	.FCI(un17_count_clk_1_data_tmp[12])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_26_RNIJ967R4 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_cry_28_RNI2V50E5  (
	.FCO(un17_count_clk_1_data_tmp[14]),
	.S(un17_count_clk_a_4_m_cry_28_RNI2V50E5_S),
	.Y(un17_count_clk_a_4_m_cry_28_RNI2V50E5_Y),
	.B(un11_count_clk[29]),
	.C(un11_count_clk[30]),
	.D(un17_count_clk_a_4[28]),
	.A(un17_count_clk_a_4[29]),
	.FCI(un17_count_clk_1_data_tmp[13])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_cry_28_RNI2V50E5 .INIT=20'h68421;
// @26:152
  ARI1 \RX_state_machine.un17_count_clk_a_4_m_s_31_RNI7P99O5  (
	.FCO(un17_count_clk_1_data_tmp[15]),
	.S(un17_count_clk_a_4_m_s_31_RNI7P99O5_S),
	.Y(un17_count_clk_a_4_m_s_31_RNI7P99O5_Y),
	.B(un11_count_clk[31]),
	.C(un1_count_clk_cry_30_i),
	.D(un17_count_clk_a_4[30]),
	.A(un17_count_clk_a_4[31]),
	.FCI(un17_count_clk_1_data_tmp[14])
);
defparam \RX_state_machine.un17_count_clk_a_4_m_s_31_RNI7P99O5 .INIT=20'h62184;
// @18:41
  ARI1 count_clk_s_1148 (
	.FCO(count_clk_s_1148_FCO),
	.S(count_clk_s_1148_S),
	.Y(count_clk_s_1148_Y),
	.B(count_clk_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_clk_s_1148.INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[1]  (
	.FCO(count_clk_cry_Z[1]),
	.S(count_clk_s[1]),
	.Y(count_clk_cry_Y[1]),
	.B(count_clk_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_s_1148_FCO)
);
defparam \count_clk_cry[1] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[2]  (
	.FCO(count_clk_cry_Z[2]),
	.S(count_clk_s[2]),
	.Y(count_clk_cry_Y[2]),
	.B(count_clk_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[1])
);
defparam \count_clk_cry[2] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[3]  (
	.FCO(count_clk_cry_Z[3]),
	.S(count_clk_s[3]),
	.Y(count_clk_cry_Y[3]),
	.B(count_clk_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[2])
);
defparam \count_clk_cry[3] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[4]  (
	.FCO(count_clk_cry_Z[4]),
	.S(count_clk_s[4]),
	.Y(count_clk_cry_Y[4]),
	.B(count_clk_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[3])
);
defparam \count_clk_cry[4] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[5]  (
	.FCO(count_clk_cry_Z[5]),
	.S(count_clk_s[5]),
	.Y(count_clk_cry_Y[5]),
	.B(count_clk_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[4])
);
defparam \count_clk_cry[5] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[6]  (
	.FCO(count_clk_cry_Z[6]),
	.S(count_clk_s[6]),
	.Y(count_clk_cry_Y[6]),
	.B(count_clk_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[5])
);
defparam \count_clk_cry[6] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[7]  (
	.FCO(count_clk_cry_Z[7]),
	.S(count_clk_s[7]),
	.Y(count_clk_cry_Y[7]),
	.B(count_clk_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[6])
);
defparam \count_clk_cry[7] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[8]  (
	.FCO(count_clk_cry_Z[8]),
	.S(count_clk_s[8]),
	.Y(count_clk_cry_Y[8]),
	.B(count_clk_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[7])
);
defparam \count_clk_cry[8] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[9]  (
	.FCO(count_clk_cry_Z[9]),
	.S(count_clk_s[9]),
	.Y(count_clk_cry_Y[9]),
	.B(count_clk_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[8])
);
defparam \count_clk_cry[9] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[10]  (
	.FCO(count_clk_cry_Z[10]),
	.S(count_clk_s[10]),
	.Y(count_clk_cry_Y[10]),
	.B(count_clk_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[9])
);
defparam \count_clk_cry[10] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[11]  (
	.FCO(count_clk_cry_Z[11]),
	.S(count_clk_s[11]),
	.Y(count_clk_cry_Y[11]),
	.B(count_clk_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[10])
);
defparam \count_clk_cry[11] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[12]  (
	.FCO(count_clk_cry_Z[12]),
	.S(count_clk_s[12]),
	.Y(count_clk_cry_Y[12]),
	.B(count_clk_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[11])
);
defparam \count_clk_cry[12] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[13]  (
	.FCO(count_clk_cry_Z[13]),
	.S(count_clk_s[13]),
	.Y(count_clk_cry_Y[13]),
	.B(count_clk_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[12])
);
defparam \count_clk_cry[13] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[14]  (
	.FCO(count_clk_cry_Z[14]),
	.S(count_clk_s[14]),
	.Y(count_clk_cry_Y[14]),
	.B(count_clk_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[13])
);
defparam \count_clk_cry[14] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[15]  (
	.FCO(count_clk_cry_Z[15]),
	.S(count_clk_s[15]),
	.Y(count_clk_cry_Y[15]),
	.B(count_clk_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[14])
);
defparam \count_clk_cry[15] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[16]  (
	.FCO(count_clk_cry_Z[16]),
	.S(count_clk_s[16]),
	.Y(count_clk_cry_Y[16]),
	.B(count_clk_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[15])
);
defparam \count_clk_cry[16] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[17]  (
	.FCO(count_clk_cry_Z[17]),
	.S(count_clk_s[17]),
	.Y(count_clk_cry_Y[17]),
	.B(count_clk_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[16])
);
defparam \count_clk_cry[17] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[18]  (
	.FCO(count_clk_cry_Z[18]),
	.S(count_clk_s[18]),
	.Y(count_clk_cry_Y[18]),
	.B(count_clk_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[17])
);
defparam \count_clk_cry[18] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[19]  (
	.FCO(count_clk_cry_Z[19]),
	.S(count_clk_s[19]),
	.Y(count_clk_cry_Y[19]),
	.B(count_clk_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[18])
);
defparam \count_clk_cry[19] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[20]  (
	.FCO(count_clk_cry_Z[20]),
	.S(count_clk_s[20]),
	.Y(count_clk_cry_Y[20]),
	.B(count_clk_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[19])
);
defparam \count_clk_cry[20] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[21]  (
	.FCO(count_clk_cry_Z[21]),
	.S(count_clk_s[21]),
	.Y(count_clk_cry_Y[21]),
	.B(count_clk_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[20])
);
defparam \count_clk_cry[21] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[22]  (
	.FCO(count_clk_cry_Z[22]),
	.S(count_clk_s[22]),
	.Y(count_clk_cry_Y[22]),
	.B(count_clk_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[21])
);
defparam \count_clk_cry[22] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[23]  (
	.FCO(count_clk_cry_Z[23]),
	.S(count_clk_s[23]),
	.Y(count_clk_cry_Y[23]),
	.B(count_clk_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[22])
);
defparam \count_clk_cry[23] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[24]  (
	.FCO(count_clk_cry_Z[24]),
	.S(count_clk_s[24]),
	.Y(count_clk_cry_Y[24]),
	.B(count_clk_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[23])
);
defparam \count_clk_cry[24] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[25]  (
	.FCO(count_clk_cry_Z[25]),
	.S(count_clk_s[25]),
	.Y(count_clk_cry_Y[25]),
	.B(count_clk_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[24])
);
defparam \count_clk_cry[25] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[26]  (
	.FCO(count_clk_cry_Z[26]),
	.S(count_clk_s[26]),
	.Y(count_clk_cry_Y[26]),
	.B(count_clk_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[25])
);
defparam \count_clk_cry[26] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[27]  (
	.FCO(count_clk_cry_Z[27]),
	.S(count_clk_s[27]),
	.Y(count_clk_cry_Y[27]),
	.B(count_clk_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[26])
);
defparam \count_clk_cry[27] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[28]  (
	.FCO(count_clk_cry_Z[28]),
	.S(count_clk_s[28]),
	.Y(count_clk_cry_Y[28]),
	.B(count_clk_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[27])
);
defparam \count_clk_cry[28] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[29]  (
	.FCO(count_clk_cry_Z[29]),
	.S(count_clk_s[29]),
	.Y(count_clk_cry_Y[29]),
	.B(count_clk_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[28])
);
defparam \count_clk_cry[29] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_s[31]  (
	.FCO(count_clk_s_FCO[31]),
	.S(count_clk_s_Z[31]),
	.Y(count_clk_s_Y[31]),
	.B(count_clk_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[30])
);
defparam \count_clk_s[31] .INIT=20'h4AA00;
// @18:41
  ARI1 \count_clk_cry[30]  (
	.FCO(count_clk_cry_Z[30]),
	.S(count_clk_s[30]),
	.Y(count_clk_cry_Y[30]),
	.B(count_clk_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_clk_cry_Z[29])
);
defparam \count_clk_cry[30] .INIT=20'h4AA00;
// @26:152
  CFG3 \current_state_RNI9FNLIB[0]  (
	.A(current_state_Z[0]),
	.B(count_clklde_1),
	.C(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z),
	.Y(count_clke)
);
defparam \current_state_RNI9FNLIB[0] .INIT=8'h7F;
// @26:152
  CFG4 \RX_state_machine.un31_count_clk_s_32_RNIKI80P5  (
	.A(count_clk36),
	.B(un17_count_clk_1_data_tmp[15]),
	.C(TM_RXD_c),
	.D(current_state_Z[1]),
	.Y(count_clklde_1)
);
defparam \RX_state_machine.un31_count_clk_s_32_RNIKI80P5 .INIT=16'h0A30;
// @18:55
  CFG3 un1_current_state_0_a3_1 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.Y(un1_current_state_0_a3_1_Z)
);
defparam un1_current_state_0_a3_1.INIT=8'h80;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_22  (
	.A(config_baud_reg[18]),
	.B(config_baud_reg[17]),
	.C(config_baud_reg[16]),
	.D(config_baud_reg[15]),
	.Y(un1_baud_config_reg_22)
);
defparam \RX_state_machine.un1_baud_config_reg_22 .INIT=16'h0001;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_21  (
	.A(config_baud_reg[22]),
	.B(config_baud_reg[21]),
	.C(config_baud_reg[20]),
	.D(config_baud_reg[19]),
	.Y(un1_baud_config_reg_21)
);
defparam \RX_state_machine.un1_baud_config_reg_21 .INIT=16'h0001;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_20  (
	.A(config_baud_reg[26]),
	.B(config_baud_reg[25]),
	.C(config_baud_reg[24]),
	.D(config_baud_reg[23]),
	.Y(un1_baud_config_reg_20)
);
defparam \RX_state_machine.un1_baud_config_reg_20 .INIT=16'h0001;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_19  (
	.A(config_baud_reg[30]),
	.B(config_baud_reg[29]),
	.C(config_baud_reg[28]),
	.D(config_baud_reg[27]),
	.Y(un1_baud_config_reg_19)
);
defparam \RX_state_machine.un1_baud_config_reg_19 .INIT=16'h0001;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_18  (
	.A(config_baud_reg[4]),
	.B(config_baud_reg[2]),
	.C(config_baud_reg[1]),
	.D(config_baud_reg[0]),
	.Y(un1_baud_config_reg_18)
);
defparam \RX_state_machine.un1_baud_config_reg_18 .INIT=16'h0001;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_17  (
	.A(config_baud_reg[8]),
	.B(config_baud_reg[6]),
	.C(config_baud_reg[5]),
	.D(config_baud_reg[3]),
	.Y(un1_baud_config_reg_17)
);
defparam \RX_state_machine.un1_baud_config_reg_17 .INIT=16'h0001;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_16  (
	.A(config_baud_reg[12]),
	.B(config_baud_reg[10]),
	.C(config_baud_reg[9]),
	.D(config_baud_reg[7]),
	.Y(un1_baud_config_reg_16)
);
defparam \RX_state_machine.un1_baud_config_reg_16 .INIT=16'h0001;
// @18:41
  CFG4 \current_state_ns_1_0_.m9_0_a3_0  (
	.A(current_state_Z[0]),
	.B(TM_RXD_c),
	.C(count_clk36),
	.D(current_state_Z[1]),
	.Y(N_6139)
);
defparam \current_state_ns_1_0_.m9_0_a3_0 .INIT=16'h2A00;
// @18:55
  CFG3 \RX_state_machine.count_8_5_i_o2[0]  (
	.A(current_state_Z[1]),
	.B(count_clk36),
	.C(current_state_Z[0]),
	.Y(N_26)
);
defparam \RX_state_machine.count_8_5_i_o2[0] .INIT=8'hF7;
// @18:55
  CFG4 un1_current_state_2_sqmuxa_2_i_1 (
	.A(current_state_Z[0]),
	.B(TM_RXD_c),
	.C(count_clk36),
	.D(current_state_Z[1]),
	.Y(un1_current_state_2_sqmuxa_2_i_1_Z)
);
defparam un1_current_state_2_sqmuxa_2_i_1.INIT=16'hD055;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_23  (
	.A(config_baud_reg[14]),
	.B(config_baud_reg[13]),
	.C(config_baud_reg[11]),
	.D(un1_baud_config_reg_16),
	.Y(un1_baud_config_reg_23)
);
defparam \RX_state_machine.un1_baud_config_reg_23 .INIT=16'h0100;
// @18:41
  CFG4 \current_state_ns_1_0_.m9_0_a3  (
	.A(current_state_Z[0]),
	.B(TM_RXD_c),
	.C(un17_count_clk_1_data_tmp[15]),
	.D(current_state_Z[1]),
	.Y(N_6138)
);
defparam \current_state_ns_1_0_.m9_0_a3 .INIT=16'h00B1;
// @18:41
  CFG4 \current_state_ns_1_0_.m12_0_0  (
	.A(count_clk36),
	.B(un17_count_clk_1_data_tmp[15]),
	.C(TM_RXD_c),
	.D(current_state_Z[1]),
	.Y(i7_mux_0)
);
defparam \current_state_ns_1_0_.m12_0_0 .INIT=16'h5F03;
// @18:55
  CFG4 \RX_state_machine.count_8_5_i_o2[1]  (
	.A(current_state_Z[1]),
	.B(current_state_Z[0]),
	.C(count_clk36),
	.D(count_8_Z[0]),
	.Y(N_27)
);
defparam \RX_state_machine.count_8_5_i_o2[1] .INIT=16'hDFFF;
// @18:55
  CFG4 un1_current_state_1_i_0 (
	.A(current_state_Z[0]),
	.B(TM_RXD_c),
	.C(count_clk36),
	.D(current_state_Z[1]),
	.Y(N_15)
);
defparam un1_current_state_1_i_0.INIT=16'h8055;
// @18:52
  CFG4 \RX_state_machine.un1_baud_config_reg_28  (
	.A(un1_baud_config_reg_22),
	.B(un1_baud_config_reg_21),
	.C(un1_baud_config_reg_20),
	.D(un1_baud_config_reg_19),
	.Y(un1_baud_config_reg_28)
);
defparam \RX_state_machine.un1_baud_config_reg_28 .INIT=16'h8000;
// @18:41
  CFG4 RX_out_59_0_0_a3 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.D(N_26),
	.Y(RX_out_59)
);
defparam RX_out_59_0_0_a3.INIT=16'h0002;
// @18:41
  CFG4 RX_out_60_0_0_a3 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.D(N_26),
	.Y(RX_out_60)
);
defparam RX_out_60_0_0_a3.INIT=16'h0020;
// @18:41
  CFG4 RX_out_55_0_0_a3 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.D(N_26),
	.Y(RX_out_55)
);
defparam RX_out_55_0_0_a3.INIT=16'h0001;
// @18:41
  CFG4 RX_out_56_0_0_a3 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.D(N_26),
	.Y(RX_out_56)
);
defparam RX_out_56_0_0_a3.INIT=16'h0010;
// @18:55
  CFG4 un1_current_state_0 (
	.A(un1_current_state_0_a3_1_Z),
	.B(count_clk36),
	.C(current_state_Z[0]),
	.D(current_state_Z[1]),
	.Y(un1_current_state_0_Z)
);
defparam un1_current_state_0.INIT=16'h080F;
// @18:41
  CFG4 RX_out_58_0_0_a3 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.D(N_26),
	.Y(RX_out_58)
);
defparam RX_out_58_0_0_a3.INIT=16'h0040;
// @18:41
  CFG4 RX_out_62_0_0_a3 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.D(N_26),
	.Y(RX_out_62)
);
defparam RX_out_62_0_0_a3.INIT=16'h0080;
// @18:41
  CFG4 RX_out_57_0_0_a3 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.D(N_26),
	.Y(RX_out_57)
);
defparam RX_out_57_0_0_a3.INIT=16'h0004;
// @18:41
  CFG4 RX_out_61_0_0_a3 (
	.A(count_8_Z[2]),
	.B(count_8_Z[1]),
	.C(count_8_Z[0]),
	.D(N_26),
	.Y(RX_out_61)
);
defparam RX_out_61_0_0_a3.INIT=16'h0008;
// @26:152
  CFG4 un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5 (
	.A(current_state_Z[1]),
	.B(TM_RXD_c),
	.C(un17_count_clk_1_data_tmp[15]),
	.D(un1_current_state_2_sqmuxa_2_i_1_Z),
	.Y(un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5_Z)
);
defparam un1_current_state_2_sqmuxa_2_i_1_RNIOF19P5.INIT=16'h00FE;
// @18:41
  CFG3 \current_state_ns_1_0_.m9_0  (
	.A(N_6138),
	.B(RX_out_62),
	.C(N_6139),
	.Y(current_state_ns[0])
);
defparam \current_state_ns_1_0_.m9_0 .INIT=8'hFE;
// @18:41
  CFG4 \RX_state_machine.un1_baud_config_reg_17_RNIOQQN1  (
	.A(un1_baud_config_reg_18),
	.B(un1_baud_config_reg_17),
	.C(un1_baud_config_reg_28),
	.D(un1_baud_config_reg_23),
	.Y(un1_baud_config_reg_i)
);
defparam \RX_state_machine.un1_baud_config_reg_17_RNIOQQN1 .INIT=16'h7FFF;
// @18:41
  CFG3 \count_8_RNO[0]  (
	.A(count_8_Z[0]),
	.B(un1_current_state_0_Z),
	.C(N_26),
	.Y(N_23_i)
);
defparam \count_8_RNO[0] .INIT=8'h21;
// @18:41
  CFG4 \count_8_RNO[2]  (
	.A(count_8_Z[1]),
	.B(count_8_Z[2]),
	.C(un1_current_state_0_Z),
	.D(N_27),
	.Y(N_19_i)
);
defparam \count_8_RNO[2] .INIT=16'h0C06;
// @18:41
  CFG4 \count_8_RNO[1]  (
	.A(count_8_Z[1]),
	.B(count_8_Z[0]),
	.C(un1_current_state_0_Z),
	.D(N_26),
	.Y(N_21_i)
);
defparam \count_8_RNO[1] .INIT=16'h0A06;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_RX */

module telemetry (
  MSS_STAMP_UND_TELEMETRY_PADDR,
  MSS_STAMP_UND_TELEMETRY_6_PRDATA,
  MSS_STAMP_UND_TELEMETRY_PWDATA,
  TM_RXD_c,
  TM_TXD_c,
  LED_FPGA_LOADED,
  MSS_STAMP_UND_TELEMETRY_PENABLE,
  MSS_STAMP_UND_TELEMETRY_PWRITE,
  MSS_STAMP_UND_TELEMETRY_6_PSELx,
  telemetry_0_INTERRUPT,
  MSS_STAMP_UND_TELEMETRY_6_PREADY,
  MSS_FIC_0_CLK,
  LED_FPGA_LOADED_arst
)
;
input [11:0] MSS_STAMP_UND_TELEMETRY_PADDR ;
output [31:0] MSS_STAMP_UND_TELEMETRY_6_PRDATA ;
input [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA ;
input TM_RXD_c ;
output TM_TXD_c ;
input LED_FPGA_LOADED ;
input MSS_STAMP_UND_TELEMETRY_PENABLE ;
input MSS_STAMP_UND_TELEMETRY_PWRITE ;
input MSS_STAMP_UND_TELEMETRY_6_PSELx ;
output telemetry_0_INTERRUPT ;
output MSS_STAMP_UND_TELEMETRY_6_PREADY ;
input MSS_FIC_0_CLK ;
input LED_FPGA_LOADED_arst ;
wire TM_RXD_c ;
wire TM_TXD_c ;
wire LED_FPGA_LOADED ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire MSS_STAMP_UND_TELEMETRY_6_PSELx ;
wire telemetry_0_INTERRUPT ;
wire MSS_STAMP_UND_TELEMETRY_6_PREADY ;
wire MSS_FIC_0_CLK ;
wire LED_FPGA_LOADED_arst ;
wire [2:0] rxrow_2_Z;
wire [2:0] rxrow_6_Z;
wire [31:0] ShadowLoadReg_2_23_1_0_Z;
wire [4:0] row_2_Z;
wire [31:0] ShadowLoadReg_3_fast_Z;
wire [31:0] gap_counter_Z;
wire [31:31] gap_counter_s_Z;
wire [30:0] gap_counter_s;
wire [5:0] UART_TX_State_Z;
wire [5:0] UART_TX_State_ns;
wire [1:0] APBState_Z;
wire [1:0] APBState_ns;
wire [1:0] UART_RX_State_Z;
wire [0:0] UART_RX_State_ns;
wire [0:0] GAPState_Z;
wire [31:0] memory_3_Z;
wire [31:0] memory_2_Z;
wire [31:0] memory_1_Z;
wire [31:0] memory_0_Z;
wire [31:0] transmit_counter_Z;
wire [31:0] config_baud_reg_Z;
wire [31:31] config_gap_reg_Z;
wire [31:0] memory_18_Z;
wire [31:0] memory_17_Z;
wire [31:0] memory_16_Z;
wire [31:0] memory_15_Z;
wire [31:0] memory_14_Z;
wire [31:0] memory_13_Z;
wire [31:0] memory_12_Z;
wire [31:0] memory_11_Z;
wire [31:0] memory_10_Z;
wire [31:0] memory_9_Z;
wire [31:0] memory_8_Z;
wire [31:0] memory_7_Z;
wire [31:0] memory_6_Z;
wire [31:0] memory_5_Z;
wire [31:0] memory_4_Z;
wire [31:0] rxMemory_5_Z;
wire [31:1] rxMemory_5_7_Z;
wire [31:0] rxMemory_4_Z;
wire [31:1] rxMemory_4_7_Z;
wire [31:0] rxMemory_3_Z;
wire [31:1] rxMemory_3_7_Z;
wire [31:0] rxMemory_2_Z;
wire [31:1] rxMemory_2_7_Z;
wire [31:0] rxMemory_1_Z;
wire [31:1] rxMemory_1_7_Z;
wire [31:0] rxMemory_0_Z;
wire [31:1] rxMemory_0_7_Z;
wire [31:0] ShadowLoadReg_Z;
wire [31:0] PRDATA_10;
wire [7:0] tx_reg_Z;
wire [7:0] outputsignal;
wire [31:0] memory_23_Z;
wire [31:0] memory_22_Z;
wire [31:0] memory_21_Z;
wire [31:0] memory_20_Z;
wire [31:0] memory_19_Z;
wire [1:0] pos_Z;
wire [1:0] pos_6_Z;
wire [4:0] row_Z;
wire [31:0] status_reg_Z;
wire [3:3] status_reg_22;
wire [31:1] status_reg_22_Z;
wire [31:0] receive_reg_Z;
wire [31:0] receive_reg_7_Z;
wire [24:17] receive_reg_7;
wire [2:0] rxrow_Z;
wire [31:0] config_reg_Z;
wire [1:1] config_reg_12;
wire [1:0] rxpos_Z;
wire [1:1] rxpos_RNO_Z;
wire [0:0] rxpos_5_Z;
wire [31:30] config_reg_12_Z;
wire [4:0] byte_counter_Z;
wire [30:0] gap_counter_cry_Z;
wire [30:0] gap_counter_cry_Y;
wire [31:31] gap_counter_s_FCO;
wire [31:31] gap_counter_s_Y;
wire [31:0] PRDATA_1_7_1_1_co1;
wire [31:0] PRDATA_1_7_1_wmux_1_S;
wire [31:0] PRDATA_1_7_1_wmux_1_Y;
wire [31:0] PRDATA_1_7_1_1_y0;
wire [31:0] PRDATA_1_7_1_1_co0;
wire [31:0] PRDATA_1_7_1_1_wmux_S;
wire [31:0] PRDATA_1_7_1_2_co1;
wire [31:0] PRDATA_1_7_1_wmux_0_S;
wire [31:0] PRDATA_1_7_1_wmux_0_Y;
wire [31:0] PRDATA_1_7_1_2_y0;
wire [31:0] PRDATA_1_7_1_2_co0;
wire [31:0] PRDATA_1_7_1_2_wmux_S;
wire [31:0] PRDATA_1_14_1_1_co1;
wire [31:0] PRDATA_1_14_1_wmux_1_S;
wire [31:0] PRDATA_1_14_1_wmux_1_Y;
wire [31:0] PRDATA_1_14_1_1_y0;
wire [31:0] PRDATA_1_14_1_1_co0;
wire [31:0] PRDATA_1_14_1_1_wmux_S;
wire [31:0] PRDATA_1_14_1_2_co1;
wire [31:0] PRDATA_1_14_1_wmux_0_S;
wire [31:0] PRDATA_1_14_1_wmux_0_Y;
wire [31:0] PRDATA_1_14_1_2_y0;
wire [31:0] PRDATA_1_14_1_2_co0;
wire [31:0] PRDATA_1_14_1_2_wmux_S;
wire [31:0] ShadowLoadReg_2_7_1_1_co1;
wire [31:0] ShadowLoadReg_2_7_1_wmux_1_S;
wire [31:0] ShadowLoadReg_2_7_1_wmux_1_Y;
wire [31:0] ShadowLoadReg_2_7_1_1_y0;
wire [31:0] ShadowLoadReg_2_7_1_1_co0;
wire [31:0] ShadowLoadReg_2_7_1_1_wmux_S;
wire [31:0] ShadowLoadReg_2_7_1_2_co1;
wire [31:0] ShadowLoadReg_2_7_1_wmux_0_S;
wire [31:0] ShadowLoadReg_2_7_1_wmux_0_Y;
wire [31:0] ShadowLoadReg_2_7_1_2_y0;
wire [31:0] ShadowLoadReg_2_7_1_2_co0;
wire [31:0] ShadowLoadReg_2_7_1_2_wmux_S;
wire [31:0] ShadowLoadReg_2_14_1_1_co1;
wire [31:0] ShadowLoadReg_2_14_1_wmux_1_S;
wire [31:0] ShadowLoadReg_2_14_1_wmux_1_Y;
wire [31:0] ShadowLoadReg_2_14_1_1_y0;
wire [31:0] ShadowLoadReg_2_14_1_1_co0;
wire [31:0] ShadowLoadReg_2_14_1_1_wmux_S;
wire [31:0] ShadowLoadReg_2_14_1_2_co1;
wire [31:0] ShadowLoadReg_2_14_1_wmux_0_S;
wire [31:0] ShadowLoadReg_2_14_1_wmux_0_Y;
wire [31:0] ShadowLoadReg_2_14_1_2_y0;
wire [31:0] ShadowLoadReg_2_14_1_2_co0;
wire [31:0] ShadowLoadReg_2_14_1_2_wmux_S;
wire [19:0] PRDATA_2_5_i_m2_i_m2_1_1_co1;
wire [19:0] PRDATA_2_5_i_m2_i_m2_1_wmux_0_S;
wire [19:0] PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y;
wire [19:0] PRDATA_2_5_i_m2_i_m2_1_1_y0;
wire [19:0] PRDATA_2_5_i_m2_i_m2_1_1_co0;
wire [19:0] PRDATA_2_5_i_m2_i_m2_1_1_wmux_S;
wire [31:2] PRDATA_2_5_i_m2_1_1_co1;
wire [31:2] PRDATA_2_5_i_m2_1_wmux_0_S;
wire [31:2] PRDATA_2_5_i_m2_1_wmux_0_Y;
wire [31:2] PRDATA_2_5_i_m2_1_1_y0;
wire [31:2] PRDATA_2_5_i_m2_1_1_co0;
wire [31:2] PRDATA_2_5_i_m2_1_1_wmux_S;
wire [7:0] outputsignal_3_1_0_co1;
wire [7:0] outputsignal_3_1_0_wmux_0_S;
wire [1:0] pos_1_Z;
wire [7:0] outputsignal_3_1_0_y0;
wire [7:0] outputsignal_3_1_0_co0;
wire [7:0] outputsignal_3_1_0_wmux_S;
wire [31:0] PRDATA_1_22_2_wmux_3_FCO;
wire [31:0] PRDATA_1_22_2_wmux_3_S;
wire [31:0] PRDATA_1_22_2_0_y1;
wire [31:0] PRDATA_1_22_2_0_y3;
wire [31:0] PRDATA_1_22_2_co1_0;
wire [31:0] PRDATA_1_22_2_wmux_2_S;
wire [31:0] PRDATA_1_22_2_y0_0;
wire [31:0] PRDATA_1_22_2_co0_0;
wire [31:0] PRDATA_1_22_2_wmux_1_S;
wire [31:0] PRDATA_1_22_2_0_co1;
wire [31:0] PRDATA_1_22_2_wmux_0_S;
wire [31:0] PRDATA_1_22_2_0_y0;
wire [31:0] PRDATA_1_22_2_0_co0;
wire [31:0] PRDATA_1_22_2_0_wmux_S;
wire [31:0] ShadowLoadReg_2_22_2_wmux_3_FCO;
wire [31:0] ShadowLoadReg_2_22_2_wmux_3_S;
wire [31:0] ShadowLoadReg_2_22_2_0_y1;
wire [31:0] ShadowLoadReg_2_22_2_0_y3;
wire [31:0] ShadowLoadReg_2_22_2_co1_0;
wire [31:0] ShadowLoadReg_2_22_2_wmux_2_S;
wire [31:0] ShadowLoadReg_2_22_2_y0_0;
wire [31:0] ShadowLoadReg_2_22_2_co0_0;
wire [31:0] ShadowLoadReg_2_22_2_wmux_1_S;
wire [31:0] ShadowLoadReg_2_22_2_0_co1;
wire [31:0] ShadowLoadReg_2_22_2_wmux_0_S;
wire [31:0] ShadowLoadReg_2_22_2_0_y0;
wire [31:0] ShadowLoadReg_2_22_2_0_co0;
wire [31:0] ShadowLoadReg_2_22_2_0_wmux_S;
wire [2:2] UART_RX_State_d;
wire [0:0] receive_reg_7_1;
wire [7:0] rx_reg;
wire [31:10] receive_reg_7_1_Z;
wire [31:8] receive_reg_1_Z;
wire [26:8] receive_reg_RNO_0_Z;
wire [31:0] PRDATA_1_23_1_0_Z;
wire [31:0] PRDATA_1;
wire [31:0] PRDATA_1_23_1_1_Z;
wire [31:0] ShadowLoadReg_2_23_1_1_Z;
wire [19:0] PRDATA_2_5_i_m2_i_m2_2_0_Z;
wire [19:0] PRDATA_2_5_i_m2_i_m2_1_0_Z;
wire [31:2] PRDATA_2_5_i_m2_2_0_Z;
wire [31:2] PRDATA_2_5_i_m2_1_0_Z;
wire [1:0] pos_1_1_Z;
wire [1:1] config_reg_12_0_a2_0;
wire [31:1] receive_reg_m;
wire [31:30] status_reg_19_f1_Z;
wire [31:1] PRDATA_10_iv_2_Z;
wire [19:0] PRDATA_10_iv_0_0_2_Z;
wire [4:4] UART_TX_State_ns_i_0_0_Z;
wire [0:0] UART_TX_State_ns_0_o2_i_a2_0_a2_6_Z;
wire [0:0] UART_TX_State_ns_0_o2_i_a2_0_a2_1_Z;
wire [1:1] UART_TX_State_ns_0_a2_1_0_0_Z;
wire [31:1] PRDATA_10_iv_4_Z;
wire [31:1] PRDATA_10_iv_0_Z;
wire [19:0] PRDATA_10_iv_0_0_4_Z;
wire [19:0] PRDATA_10_iv_0_0_0_Z;
wire [5:1] UART_TX_State_ns_0_tz_0_Z;
wire [1:1] UART_TX_State_ns_0_a2_0_1_Z;
wire [21:21] receive_reg_7_1_0_a2_2_0_Z;
wire [31:1] PRDATA_10_iv_3_Z;
wire [19:0] PRDATA_10_iv_0_0_3_Z;
wire [1:1] UART_TX_State_ns_0_a2_1_1_Z;
wire [21:21] receive_reg_7_1_0_a2_3_0_Z;
wire [21:17] receive_reg_7_1_0_0_Z;
wire rxpos_0_sqmuxa ;
wire status_reg_0_sqmuxa_Z ;
wire N_4283 ;
wire N_4284 ;
wire N_4285 ;
wire N_4286 ;
wire N_4287 ;
wire N_4288 ;
wire N_4289 ;
wire N_4290 ;
wire N_4291 ;
wire N_4268 ;
wire N_4269 ;
wire N_4270 ;
wire N_4271 ;
wire N_4272 ;
wire N_4273 ;
wire N_4274 ;
wire N_4275 ;
wire N_4276 ;
wire N_4277 ;
wire N_4278 ;
wire N_4279 ;
wire N_4280 ;
wire N_4281 ;
wire N_4282 ;
wire N_4260 ;
wire N_4261 ;
wire N_4262 ;
wire N_4263 ;
wire N_4264 ;
wire N_4265 ;
wire N_4266 ;
wire N_4267 ;
wire VCC ;
wire gap_countere ;
wire GND ;
wire N_152_i ;
wire N_760_i ;
wire N_70_i ;
wire N_6158_i ;
wire N_6159_i ;
wire N_157_i ;
wire N_831_i ;
wire TX_start ;
wire un1_UART_TX_State_5_0_a2_0_a2_Z ;
wire status_reg_0_sqmuxa_1 ;
wire GAPState_1_sqmuxa_i_0_Z ;
wire N_86 ;
wire N_178_i ;
wire N_84 ;
wire N_179_i ;
wire memory_1_1_sqmuxa_1_i_0_0_Z ;
wire N_180_i ;
wire memory_0_1_sqmuxa_1_i ;
wire N_181_i ;
wire N_6404_i ;
wire un5_tx_busy_8 ;
wire config_gap_reg_1_sqmuxa_Z ;
wire un5_tx_busy_7 ;
wire un5_tx_busy_6 ;
wire un5_tx_busy_5 ;
wire un5_tx_busy_4 ;
wire un5_tx_busy_3 ;
wire un5_tx_busy_2 ;
wire un5_tx_busy_1 ;
wire un5_tx_busy_0 ;
wire un5_tx_busy_23 ;
wire un5_tx_busy_22 ;
wire un5_tx_busy_21 ;
wire un5_tx_busy_20 ;
wire un5_tx_busy_19 ;
wire un5_tx_busy_18 ;
wire un5_tx_busy_17 ;
wire un5_tx_busy_16 ;
wire un5_tx_busy_15 ;
wire un5_tx_busy_14 ;
wire un5_tx_busy_13 ;
wire un5_tx_busy_12 ;
wire un5_tx_busy_11 ;
wire un5_tx_busy_10 ;
wire un5_tx_busy_9 ;
wire N_6403_i ;
wire un5_tx_busy_30 ;
wire un5_tx_busy_29 ;
wire un5_tx_busy_28 ;
wire un5_tx_busy_27 ;
wire un5_tx_busy_26 ;
wire un5_tx_busy_25 ;
wire un5_tx_busy_24 ;
wire memory_18_1_sqmuxa_1_i_0_0_Z ;
wire N_163_i ;
wire memory_17_1_sqmuxa_1_i_0_0_Z ;
wire N_164_i ;
wire N_108 ;
wire N_165_i ;
wire memory_15_1_sqmuxa_1_i ;
wire N_166_i ;
wire N_106 ;
wire N_167_i ;
wire memory_13_1_sqmuxa_1_i_0_0_Z ;
wire N_168_i ;
wire memory_12_1_sqmuxa_1_i_0_0_Z ;
wire N_169_i ;
wire N_100 ;
wire N_170_i ;
wire N_98 ;
wire N_171_i ;
wire memory_9_1_sqmuxa_1_i_0_0_Z ;
wire N_172_i ;
wire memory_8_1_sqmuxa_1_i_0_0_Z ;
wire N_173_i ;
wire memory_7_1_sqmuxa_1_i ;
wire N_174_i ;
wire N_92 ;
wire N_175_i ;
wire N_90 ;
wire N_176_i ;
wire N_88 ;
wire N_177_i ;
wire rxMemory_5_1_sqmuxa_2_i ;
wire N_611 ;
wire N_615 ;
wire N_586 ;
wire N_588 ;
wire N_591 ;
wire N_595 ;
wire N_599 ;
wire N_603 ;
wire N_607 ;
wire rxMemory_4_1_sqmuxa_2_i ;
wire N_663 ;
wire N_568 ;
wire N_572 ;
wire N_576 ;
wire N_580 ;
wire N_584 ;
wire N_643 ;
wire N_647 ;
wire N_651 ;
wire N_655 ;
wire N_659 ;
wire N_715 ;
wire rxMemory_3_1_sqmuxa_2_i ;
wire N_619 ;
wire N_623 ;
wire N_627 ;
wire N_631 ;
wire N_635 ;
wire N_639 ;
wire N_691 ;
wire N_695 ;
wire N_699 ;
wire N_703 ;
wire N_707 ;
wire N_711 ;
wire N_667 ;
wire N_671 ;
wire N_675 ;
wire N_679 ;
wire N_683 ;
wire N_687 ;
wire rxMemory_2_1_sqmuxa_2_i ;
wire N_428 ;
wire N_432 ;
wire N_436 ;
wire N_440 ;
wire N_444 ;
wire N_448 ;
wire N_400 ;
wire N_404 ;
wire N_408 ;
wire N_412 ;
wire N_416 ;
wire N_420 ;
wire N_424 ;
wire rxMemory_1_1_sqmuxa_2_i ;
wire N_488 ;
wire N_492 ;
wire N_496 ;
wire N_500 ;
wire N_504 ;
wire N_396 ;
wire N_460 ;
wire N_464 ;
wire N_468 ;
wire N_472 ;
wire N_476 ;
wire N_480 ;
wire N_484 ;
wire rxMemory_0_1_sqmuxa_2_i ;
wire N_552 ;
wire N_556 ;
wire N_560 ;
wire N_564 ;
wire N_452 ;
wire N_456 ;
wire N_520 ;
wire N_524 ;
wire N_528 ;
wire N_532 ;
wire N_536 ;
wire N_540 ;
wire N_544 ;
wire N_548 ;
wire ShadowLoadReg_1_sqmuxa_i_Z ;
wire N_508 ;
wire N_512 ;
wire N_516 ;
wire memory_23_1_sqmuxa_1_i ;
wire N_158_i ;
wire N_123 ;
wire N_159_i ;
wire memory_21_1_sqmuxa_1_i_0_0_Z ;
wire N_160_i ;
wire memory_20_1_sqmuxa_1_i_0_0_Z ;
wire N_161_i ;
wire memory_19_1_sqmuxa_1_i_0_0_Z ;
wire N_162_i ;
wire N_6149_i ;
wire N_6150_i ;
wire N_6151_i ;
wire N_1474_i ;
wire N_6153_i ;
wire N_2012 ;
wire N_2011 ;
wire N_2010 ;
wire N_1815_i ;
wire N_2014 ;
wire N_2013 ;
wire receive_N_5_3_i ;
wire receive_N_5_2_i ;
wire receive_N_5_i ;
wire receive_N_5_8_i ;
wire receive_N_5_9_i ;
wire receive_N_5_6_i ;
wire receive_N_5_5_i ;
wire receive_N_5_10_i ;
wire receive_N_5_11_i ;
wire receive_N_5_4_i ;
wire receive_N_5_7_i ;
wire receive_N_5_0_i ;
wire receive_N_5_1_i ;
wire N_1838_i ;
wire N_5892_i ;
wire byte_countere ;
wire byte_counter_n3_Z ;
wire byte_counter_n2_Z ;
wire byte_counter_n1_Z ;
wire byte_counter_n4_Z ;
wire un5_tx_busy_cry_0_Z ;
wire un5_tx_busy_cry_0_S ;
wire un5_tx_busy_cry_0_Y ;
wire un5_tx_busy_cry_1_Z ;
wire un5_tx_busy_cry_1_S ;
wire un5_tx_busy_cry_1_Y ;
wire un5_tx_busy_cry_2_Z ;
wire un5_tx_busy_cry_2_S ;
wire un5_tx_busy_cry_2_Y ;
wire un5_tx_busy_cry_3_Z ;
wire un5_tx_busy_cry_3_S ;
wire un5_tx_busy_cry_3_Y ;
wire un5_tx_busy_cry_4_Z ;
wire un5_tx_busy_cry_4_S ;
wire un5_tx_busy_cry_4_Y ;
wire un5_tx_busy_cry_5_Z ;
wire un5_tx_busy_cry_5_S ;
wire un5_tx_busy_cry_5_Y ;
wire un5_tx_busy_cry_6_Z ;
wire un5_tx_busy_cry_6_S ;
wire un5_tx_busy_cry_6_Y ;
wire un5_tx_busy_cry_7_Z ;
wire un5_tx_busy_cry_7_S ;
wire un5_tx_busy_cry_7_Y ;
wire un5_tx_busy_cry_8_Z ;
wire un5_tx_busy_cry_8_S ;
wire un5_tx_busy_cry_8_Y ;
wire un5_tx_busy_cry_9_Z ;
wire un5_tx_busy_cry_9_S ;
wire un5_tx_busy_cry_9_Y ;
wire un5_tx_busy_cry_10_Z ;
wire un5_tx_busy_cry_10_S ;
wire un5_tx_busy_cry_10_Y ;
wire un5_tx_busy_cry_11_Z ;
wire un5_tx_busy_cry_11_S ;
wire un5_tx_busy_cry_11_Y ;
wire un5_tx_busy_cry_12_Z ;
wire un5_tx_busy_cry_12_S ;
wire un5_tx_busy_cry_12_Y ;
wire un5_tx_busy_cry_13_Z ;
wire un5_tx_busy_cry_13_S ;
wire un5_tx_busy_cry_13_Y ;
wire un5_tx_busy_cry_14_Z ;
wire un5_tx_busy_cry_14_S ;
wire un5_tx_busy_cry_14_Y ;
wire un5_tx_busy_cry_15_Z ;
wire un5_tx_busy_cry_15_S ;
wire un5_tx_busy_cry_15_Y ;
wire un5_tx_busy_cry_16_Z ;
wire un5_tx_busy_cry_16_S ;
wire un5_tx_busy_cry_16_Y ;
wire un5_tx_busy_cry_17_Z ;
wire un5_tx_busy_cry_17_S ;
wire un5_tx_busy_cry_17_Y ;
wire un5_tx_busy_cry_18_Z ;
wire un5_tx_busy_cry_18_S ;
wire un5_tx_busy_cry_18_Y ;
wire un5_tx_busy_cry_19_Z ;
wire un5_tx_busy_cry_19_S ;
wire un5_tx_busy_cry_19_Y ;
wire un5_tx_busy_cry_20_Z ;
wire un5_tx_busy_cry_20_S ;
wire un5_tx_busy_cry_20_Y ;
wire un5_tx_busy_cry_21_Z ;
wire un5_tx_busy_cry_21_S ;
wire un5_tx_busy_cry_21_Y ;
wire un5_tx_busy_cry_22_Z ;
wire un5_tx_busy_cry_22_S ;
wire un5_tx_busy_cry_22_Y ;
wire un5_tx_busy_cry_23_Z ;
wire un5_tx_busy_cry_23_S ;
wire un5_tx_busy_cry_23_Y ;
wire un5_tx_busy_cry_24_Z ;
wire un5_tx_busy_cry_24_S ;
wire un5_tx_busy_cry_24_Y ;
wire un5_tx_busy_cry_25_Z ;
wire un5_tx_busy_cry_25_S ;
wire un5_tx_busy_cry_25_Y ;
wire un5_tx_busy_cry_26_Z ;
wire un5_tx_busy_cry_26_S ;
wire un5_tx_busy_cry_26_Y ;
wire un5_tx_busy_cry_27_Z ;
wire un5_tx_busy_cry_27_S ;
wire un5_tx_busy_cry_27_Y ;
wire un5_tx_busy_cry_28_Z ;
wire un5_tx_busy_cry_28_S ;
wire un5_tx_busy_cry_28_Y ;
wire un5_tx_busy_cry_29_Z ;
wire un5_tx_busy_cry_29_S ;
wire un5_tx_busy_cry_29_Y ;
wire un5_tx_busy_cry_30_Z ;
wire un5_tx_busy_cry_30_S ;
wire un5_tx_busy_cry_30_Y ;
wire un5_tx_busy_cry_31_Z ;
wire un5_tx_busy_cry_31_S ;
wire un5_tx_busy_cry_31_Y ;
wire gap_counter_s_1147_FCO ;
wire gap_counter_s_1147_S ;
wire gap_counter_s_1147_Y ;
wire gap_counter_lcry ;
wire N_3524 ;
wire N_3528 ;
wire N_3526 ;
wire N_3523 ;
wire N_3521 ;
wire N_3519 ;
wire N_3517 ;
wire N_3516 ;
wire N_3515 ;
wire N_3514 ;
wire N_3513 ;
wire N_3512 ;
wire N_3511 ;
wire N_3510 ;
wire N_3509 ;
wire N_3508 ;
wire N_3507 ;
wire N_3506 ;
wire N_3505 ;
wire N_3504 ;
wire N_3503 ;
wire N_3502 ;
wire N_3501 ;
wire N_3500 ;
wire N_3531 ;
wire N_3530 ;
wire N_3529 ;
wire N_3527 ;
wire N_3525 ;
wire N_3522 ;
wire N_3520 ;
wire N_3518 ;
wire receive_reg_7_sn_N_11 ;
wire receive_reg_1_sqmuxa_1_Z ;
wire N_1484_i ;
wire g0_6_Z ;
wire g0_1_0 ;
wire g0_sx_Z ;
wire prdata29 ;
wire g0_0_Z ;
wire G_9_0_a4_1_0 ;
wire N_1840 ;
wire N_5 ;
wire G_9_0_0 ;
wire receive_N_5_4_i_1_0 ;
wire receive_m4_4_0 ;
wire receive_reg_7_sn_N_11_mux ;
wire receive_N_5_2_i_1_0 ;
wire receive_m4_2_0 ;
wire receive_N_5_3_i_1_0 ;
wire receive_m4_3_0 ;
wire N_2578 ;
wire N_2577 ;
wire N_2576 ;
wire N_2575 ;
wire N_2562 ;
wire N_6936 ;
wire N_2559 ;
wire N_2574 ;
wire N_2569 ;
wire N_1816 ;
wire N_2557 ;
wire N_2572 ;
wire receive_m2_10_1_1 ;
wire receive_reg_7_sn_N_6 ;
wire receive_m2_11_1_1 ;
wire receive_m2_0_1_1 ;
wire receive_m2_8_1_1 ;
wire receive_m2_7_1_0 ;
wire receive_m2_1_1_1 ;
wire receive_m2_9_1_1 ;
wire receive_m2_6_1_1 ;
wire receive_m2_1_3 ;
wire receive_m2_5_1_1 ;
wire N_1852 ;
wire N_1853 ;
wire N_1854 ;
wire N_1855 ;
wire N_1856 ;
wire N_1857 ;
wire N_1858 ;
wire N_1859 ;
wire N_1860 ;
wire N_1861 ;
wire N_1862 ;
wire N_1863 ;
wire N_1864 ;
wire N_1865 ;
wire N_1866 ;
wire N_1867 ;
wire N_1868 ;
wire N_1870 ;
wire N_1871 ;
wire N_1872 ;
wire N_1873 ;
wire N_1874 ;
wire N_1875 ;
wire N_1876 ;
wire N_1877 ;
wire N_1878 ;
wire N_1879 ;
wire N_1880 ;
wire N_1881 ;
wire N_1882 ;
wire N_1883 ;
wire N_1869 ;
wire un1_UART_RX_State_1_Z ;
wire g0_1_Z ;
wire prdata28 ;
wire prdata24_i_2 ;
wire N_82_i ;
wire N_2051 ;
wire N_2059 ;
wire N_2067 ;
wire N_2075 ;
wire N_2083 ;
wire N_2091 ;
wire N_2099 ;
wire N_2107 ;
wire N_2115 ;
wire un2_paddr ;
wire un8_paddr ;
wire N_2582 ;
wire N_2583 ;
wire memory_0_1_sqmuxa_2 ;
wire N_2589 ;
wire N_2592 ;
wire N_1490 ;
wire prdata26 ;
wire N_1815 ;
wire N_1824 ;
wire prdata24 ;
wire TX_finish ;
wire memory_0_1_sqmuxa_1_1_Z ;
wire prdata25_Z ;
wire N_6162 ;
wire memory_7_1_sqmuxa_1_1 ;
wire memory_0_1_sqmuxa_2_0 ;
wire N_2580 ;
wire N_2588 ;
wire N_2590 ;
wire N_2594 ;
wire pos_0_sqmuxa_1_Z ;
wire N_1828 ;
wire TX_busy ;
wire N_143 ;
wire byte_counter_c2_Z ;
wire RX_finish ;
wire prdata27_Z ;
wire rxMemory_0_1_sqmuxa_1_Z ;
wire rxMemory_0_1_sqmuxa_Z ;
wire rxMemory_5_1_sqmuxa_1_Z ;
wire rxMemory_5_1_sqmuxa ;
wire rxMemory_2_1_sqmuxa_1_Z ;
wire rxMemory_2_1_sqmuxa ;
wire rxMemory_1_1_sqmuxa_1_Z ;
wire rxMemory_1_1_sqmuxa ;
wire rxMemory_4_1_sqmuxa_1_Z ;
wire rxMemory_4_1_sqmuxa ;
wire rxMemory_3_1_sqmuxa_1_Z ;
wire rxMemory_3_1_sqmuxa ;
wire prdata28_0_a2_0_a2_0_0_Z ;
wire memory_23_1_sqmuxa_Z ;
wire memory_15_1_sqmuxa_Z ;
wire prdata24_i_3_0 ;
wire N_2547 ;
wire N_2551 ;
wire N_2552 ;
wire N_2553 ;
wire N_2587 ;
wire N_1830 ;
wire N_2550 ;
wire N_980 ;
wire un13_rxrow_Z ;
wire prdata25_2_Z ;
wire N_1841 ;
wire N_113 ;
wire CO0_0 ;
wire byte_counterlde_0_0 ;
wire N_82 ;
wire N_129 ;
wire N_128 ;
wire N_127 ;
wire N_104 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire un1_count_clk_cry_30_i ;
wire un1_count_clk_cry_30_S ;
wire un1_count_clk_cry_29_S ;
wire un1_count_clk_cry_28_S ;
wire un1_count_clk_cry_27_S ;
wire un1_count_clk_cry_26_S ;
wire un1_count_clk_cry_25_S ;
wire un1_count_clk_cry_24_S ;
wire un1_count_clk_cry_23_S ;
wire un1_count_clk_cry_22_S ;
wire un1_count_clk_cry_21_S ;
wire un1_count_clk_cry_20_S ;
wire un1_count_clk_cry_19_S ;
wire un1_count_clk_cry_18_S ;
wire un1_count_clk_cry_17_S ;
wire un1_count_clk_cry_16_S ;
wire un1_count_clk_cry_15_S ;
wire un1_count_clk_cry_14_S ;
wire un1_count_clk_cry_13_S ;
wire un1_count_clk_cry_12_S ;
wire un1_count_clk_cry_11_S ;
wire un1_count_clk_cry_10_S ;
wire un1_count_clk_cry_9_S ;
wire un1_count_clk_cry_8_S ;
wire un1_count_clk_cry_7_S ;
wire un1_count_clk_cry_6_S ;
wire un1_count_clk_cry_5_S ;
wire un1_count_clk_cry_4_S ;
wire un1_count_clk_cry_3_S ;
wire un1_count_clk_cry_2_S ;
wire un1_count_clk_cry_1_S ;
wire un1_count_clk_cry_0_Y ;
// @26:237
  CFG3 \rxrow_6[0]  (
	.A(rxrow_2_Z[0]),
	.B(rxpos_0_sqmuxa),
	.C(status_reg_0_sqmuxa_Z),
	.Y(rxrow_6_Z[0])
);
defparam \rxrow_6[0] .INIT=8'h06;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[23]  (
	.A(ShadowLoadReg_2_23_1_0_Z[23]),
	.B(row_2_Z[3]),
	.C(N_4283),
	.Y(ShadowLoadReg_3_fast_Z[23])
);
defparam \ShadowLoadReg_3_fast[23] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[24]  (
	.A(ShadowLoadReg_2_23_1_0_Z[24]),
	.B(row_2_Z[3]),
	.C(N_4284),
	.Y(ShadowLoadReg_3_fast_Z[24])
);
defparam \ShadowLoadReg_3_fast[24] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[25]  (
	.A(ShadowLoadReg_2_23_1_0_Z[25]),
	.B(row_2_Z[3]),
	.C(N_4285),
	.Y(ShadowLoadReg_3_fast_Z[25])
);
defparam \ShadowLoadReg_3_fast[25] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[26]  (
	.A(ShadowLoadReg_2_23_1_0_Z[26]),
	.B(row_2_Z[3]),
	.C(N_4286),
	.Y(ShadowLoadReg_3_fast_Z[26])
);
defparam \ShadowLoadReg_3_fast[26] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[27]  (
	.A(ShadowLoadReg_2_23_1_0_Z[27]),
	.B(row_2_Z[3]),
	.C(N_4287),
	.Y(ShadowLoadReg_3_fast_Z[27])
);
defparam \ShadowLoadReg_3_fast[27] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[28]  (
	.A(ShadowLoadReg_2_23_1_0_Z[28]),
	.B(row_2_Z[3]),
	.C(N_4288),
	.Y(ShadowLoadReg_3_fast_Z[28])
);
defparam \ShadowLoadReg_3_fast[28] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[29]  (
	.A(ShadowLoadReg_2_23_1_0_Z[29]),
	.B(row_2_Z[3]),
	.C(N_4289),
	.Y(ShadowLoadReg_3_fast_Z[29])
);
defparam \ShadowLoadReg_3_fast[29] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[30]  (
	.A(ShadowLoadReg_2_23_1_0_Z[30]),
	.B(row_2_Z[3]),
	.C(N_4290),
	.Y(ShadowLoadReg_3_fast_Z[30])
);
defparam \ShadowLoadReg_3_fast[30] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[31]  (
	.A(ShadowLoadReg_2_23_1_0_Z[31]),
	.B(row_2_Z[3]),
	.C(N_4291),
	.Y(ShadowLoadReg_3_fast_Z[31])
);
defparam \ShadowLoadReg_3_fast[31] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[8]  (
	.A(ShadowLoadReg_2_23_1_0_Z[8]),
	.B(row_2_Z[3]),
	.C(N_4268),
	.Y(ShadowLoadReg_3_fast_Z[8])
);
defparam \ShadowLoadReg_3_fast[8] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[9]  (
	.A(ShadowLoadReg_2_23_1_0_Z[9]),
	.B(row_2_Z[3]),
	.C(N_4269),
	.Y(ShadowLoadReg_3_fast_Z[9])
);
defparam \ShadowLoadReg_3_fast[9] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[10]  (
	.A(ShadowLoadReg_2_23_1_0_Z[10]),
	.B(row_2_Z[3]),
	.C(N_4270),
	.Y(ShadowLoadReg_3_fast_Z[10])
);
defparam \ShadowLoadReg_3_fast[10] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[11]  (
	.A(ShadowLoadReg_2_23_1_0_Z[11]),
	.B(row_2_Z[3]),
	.C(N_4271),
	.Y(ShadowLoadReg_3_fast_Z[11])
);
defparam \ShadowLoadReg_3_fast[11] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[12]  (
	.A(ShadowLoadReg_2_23_1_0_Z[12]),
	.B(row_2_Z[3]),
	.C(N_4272),
	.Y(ShadowLoadReg_3_fast_Z[12])
);
defparam \ShadowLoadReg_3_fast[12] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[13]  (
	.A(ShadowLoadReg_2_23_1_0_Z[13]),
	.B(row_2_Z[3]),
	.C(N_4273),
	.Y(ShadowLoadReg_3_fast_Z[13])
);
defparam \ShadowLoadReg_3_fast[13] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[14]  (
	.A(ShadowLoadReg_2_23_1_0_Z[14]),
	.B(row_2_Z[3]),
	.C(N_4274),
	.Y(ShadowLoadReg_3_fast_Z[14])
);
defparam \ShadowLoadReg_3_fast[14] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[15]  (
	.A(ShadowLoadReg_2_23_1_0_Z[15]),
	.B(row_2_Z[3]),
	.C(N_4275),
	.Y(ShadowLoadReg_3_fast_Z[15])
);
defparam \ShadowLoadReg_3_fast[15] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[16]  (
	.A(ShadowLoadReg_2_23_1_0_Z[16]),
	.B(row_2_Z[3]),
	.C(N_4276),
	.Y(ShadowLoadReg_3_fast_Z[16])
);
defparam \ShadowLoadReg_3_fast[16] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[17]  (
	.A(ShadowLoadReg_2_23_1_0_Z[17]),
	.B(row_2_Z[3]),
	.C(N_4277),
	.Y(ShadowLoadReg_3_fast_Z[17])
);
defparam \ShadowLoadReg_3_fast[17] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[18]  (
	.A(ShadowLoadReg_2_23_1_0_Z[18]),
	.B(row_2_Z[3]),
	.C(N_4278),
	.Y(ShadowLoadReg_3_fast_Z[18])
);
defparam \ShadowLoadReg_3_fast[18] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[19]  (
	.A(ShadowLoadReg_2_23_1_0_Z[19]),
	.B(row_2_Z[3]),
	.C(N_4279),
	.Y(ShadowLoadReg_3_fast_Z[19])
);
defparam \ShadowLoadReg_3_fast[19] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[20]  (
	.A(ShadowLoadReg_2_23_1_0_Z[20]),
	.B(row_2_Z[3]),
	.C(N_4280),
	.Y(ShadowLoadReg_3_fast_Z[20])
);
defparam \ShadowLoadReg_3_fast[20] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[21]  (
	.A(ShadowLoadReg_2_23_1_0_Z[21]),
	.B(row_2_Z[3]),
	.C(N_4281),
	.Y(ShadowLoadReg_3_fast_Z[21])
);
defparam \ShadowLoadReg_3_fast[21] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[22]  (
	.A(ShadowLoadReg_2_23_1_0_Z[22]),
	.B(row_2_Z[3]),
	.C(N_4282),
	.Y(ShadowLoadReg_3_fast_Z[22])
);
defparam \ShadowLoadReg_3_fast[22] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[0]  (
	.A(ShadowLoadReg_2_23_1_0_Z[0]),
	.B(row_2_Z[3]),
	.C(N_4260),
	.Y(ShadowLoadReg_3_fast_Z[0])
);
defparam \ShadowLoadReg_3_fast[0] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[1]  (
	.A(ShadowLoadReg_2_23_1_0_Z[1]),
	.B(row_2_Z[3]),
	.C(N_4261),
	.Y(ShadowLoadReg_3_fast_Z[1])
);
defparam \ShadowLoadReg_3_fast[1] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[2]  (
	.A(ShadowLoadReg_2_23_1_0_Z[2]),
	.B(row_2_Z[3]),
	.C(N_4262),
	.Y(ShadowLoadReg_3_fast_Z[2])
);
defparam \ShadowLoadReg_3_fast[2] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[3]  (
	.A(ShadowLoadReg_2_23_1_0_Z[3]),
	.B(row_2_Z[3]),
	.C(N_4263),
	.Y(ShadowLoadReg_3_fast_Z[3])
);
defparam \ShadowLoadReg_3_fast[3] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[4]  (
	.A(ShadowLoadReg_2_23_1_0_Z[4]),
	.B(row_2_Z[3]),
	.C(N_4264),
	.Y(ShadowLoadReg_3_fast_Z[4])
);
defparam \ShadowLoadReg_3_fast[4] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[5]  (
	.A(ShadowLoadReg_2_23_1_0_Z[5]),
	.B(row_2_Z[3]),
	.C(N_4265),
	.Y(ShadowLoadReg_3_fast_Z[5])
);
defparam \ShadowLoadReg_3_fast[5] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[6]  (
	.A(ShadowLoadReg_2_23_1_0_Z[6]),
	.B(row_2_Z[3]),
	.C(N_4266),
	.Y(ShadowLoadReg_3_fast_Z[6])
);
defparam \ShadowLoadReg_3_fast[6] .INIT=8'hD1;
// @26:273
  CFG3 \ShadowLoadReg_3_fast[7]  (
	.A(ShadowLoadReg_2_23_1_0_Z[7]),
	.B(row_2_Z[3]),
	.C(N_4267),
	.Y(ShadowLoadReg_3_fast_Z[7])
);
defparam \ShadowLoadReg_3_fast[7] .INIT=8'hD1;
// @26:172
  SLE \gap_counter[31]  (
	.Q(gap_counter_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s_Z[31]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[30]  (
	.Q(gap_counter_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[30]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[29]  (
	.Q(gap_counter_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[29]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[28]  (
	.Q(gap_counter_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[28]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[27]  (
	.Q(gap_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[27]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[26]  (
	.Q(gap_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[26]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[25]  (
	.Q(gap_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[25]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[24]  (
	.Q(gap_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[24]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[23]  (
	.Q(gap_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[23]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[22]  (
	.Q(gap_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[22]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[21]  (
	.Q(gap_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[21]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[20]  (
	.Q(gap_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[20]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[19]  (
	.Q(gap_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[19]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[18]  (
	.Q(gap_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[18]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[17]  (
	.Q(gap_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[17]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[16]  (
	.Q(gap_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[16]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[15]  (
	.Q(gap_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[15]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[14]  (
	.Q(gap_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[14]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[13]  (
	.Q(gap_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[13]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[12]  (
	.Q(gap_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[12]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[11]  (
	.Q(gap_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[11]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[10]  (
	.Q(gap_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[10]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[9]  (
	.Q(gap_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[9]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[8]  (
	.Q(gap_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[8]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[7]  (
	.Q(gap_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[7]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[6]  (
	.Q(gap_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[6]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[5]  (
	.Q(gap_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[5]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[4]  (
	.Q(gap_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[4]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[3]  (
	.Q(gap_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[3]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[2]  (
	.Q(gap_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[2]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[1]  (
	.Q(gap_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[1]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \gap_counter[0]  (
	.Q(gap_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(gap_counter_s[0]),
	.EN(gap_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE PREADY (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PREADY),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_152_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE INTERRUPT (
	.Q(telemetry_0_INTERRUPT),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_760_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \UART_TX_State[0]  (
	.Q(UART_TX_State_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(UART_TX_State_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \UART_TX_State[1]  (
	.Q(UART_TX_State_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \UART_TX_State[2]  (
	.Q(UART_TX_State_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_6158_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \UART_TX_State[3]  (
	.Q(UART_TX_State_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_6159_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \UART_TX_State[4]  (
	.Q(N_157_i),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(UART_TX_State_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \UART_TX_State[5]  (
	.Q(UART_TX_State_Z[5]),
	.ADn(GND),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(UART_TX_State_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \APBState[1]  (
	.Q(APBState_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(APBState_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \APBState[0]  (
	.Q(APBState_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(APBState_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \UART_RX_State[1]  (
	.Q(UART_RX_State_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_831_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \UART_RX_State[0]  (
	.Q(UART_RX_State_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(UART_RX_State_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE tx_start (
	.Q(TX_start),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(UART_TX_State_Z[2]),
	.EN(un1_UART_TX_State_5_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \GAPState[0]  (
	.Q(GAPState_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_reg_0_sqmuxa_1),
	.EN(GAPState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \memory_3[3]  (
	.Q(memory_3_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[2]  (
	.Q(memory_3_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[1]  (
	.Q(memory_3_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[0]  (
	.Q(memory_3_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[18]  (
	.Q(memory_3_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[17]  (
	.Q(memory_3_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[16]  (
	.Q(memory_3_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[15]  (
	.Q(memory_3_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[14]  (
	.Q(memory_3_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[13]  (
	.Q(memory_3_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[12]  (
	.Q(memory_3_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[11]  (
	.Q(memory_3_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[10]  (
	.Q(memory_3_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[9]  (
	.Q(memory_3_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[8]  (
	.Q(memory_3_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[7]  (
	.Q(memory_3_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[6]  (
	.Q(memory_3_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[5]  (
	.Q(memory_3_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[4]  (
	.Q(memory_3_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_2[1]  (
	.Q(memory_2_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[0]  (
	.Q(memory_2_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_3[31]  (
	.Q(memory_3_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[30]  (
	.Q(memory_3_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[29]  (
	.Q(memory_3_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[28]  (
	.Q(memory_3_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[27]  (
	.Q(memory_3_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[26]  (
	.Q(memory_3_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[25]  (
	.Q(memory_3_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[24]  (
	.Q(memory_3_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[23]  (
	.Q(memory_3_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[22]  (
	.Q(memory_3_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[21]  (
	.Q(memory_3_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[20]  (
	.Q(memory_3_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_3[19]  (
	.Q(memory_3_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_86),
	.LAT(GND),
	.SD(GND),
	.SLn(N_178_i)
);
// @26:172
  SLE \memory_2[16]  (
	.Q(memory_2_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[15]  (
	.Q(memory_2_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[14]  (
	.Q(memory_2_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[13]  (
	.Q(memory_2_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[12]  (
	.Q(memory_2_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[11]  (
	.Q(memory_2_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[10]  (
	.Q(memory_2_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[9]  (
	.Q(memory_2_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[8]  (
	.Q(memory_2_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[7]  (
	.Q(memory_2_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[6]  (
	.Q(memory_2_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[5]  (
	.Q(memory_2_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[4]  (
	.Q(memory_2_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[3]  (
	.Q(memory_2_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[2]  (
	.Q(memory_2_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[31]  (
	.Q(memory_2_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[30]  (
	.Q(memory_2_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[29]  (
	.Q(memory_2_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[28]  (
	.Q(memory_2_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[27]  (
	.Q(memory_2_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[26]  (
	.Q(memory_2_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[25]  (
	.Q(memory_2_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[24]  (
	.Q(memory_2_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[23]  (
	.Q(memory_2_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[22]  (
	.Q(memory_2_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[21]  (
	.Q(memory_2_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[20]  (
	.Q(memory_2_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[19]  (
	.Q(memory_2_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[18]  (
	.Q(memory_2_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_2[17]  (
	.Q(memory_2_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_84),
	.LAT(GND),
	.SD(GND),
	.SLn(N_179_i)
);
// @26:172
  SLE \memory_1[14]  (
	.Q(memory_1_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[13]  (
	.Q(memory_1_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[12]  (
	.Q(memory_1_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[11]  (
	.Q(memory_1_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[10]  (
	.Q(memory_1_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[9]  (
	.Q(memory_1_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[8]  (
	.Q(memory_1_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[7]  (
	.Q(memory_1_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[6]  (
	.Q(memory_1_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[5]  (
	.Q(memory_1_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[4]  (
	.Q(memory_1_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[3]  (
	.Q(memory_1_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[2]  (
	.Q(memory_1_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[1]  (
	.Q(memory_1_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[0]  (
	.Q(memory_1_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[29]  (
	.Q(memory_1_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[28]  (
	.Q(memory_1_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[27]  (
	.Q(memory_1_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[26]  (
	.Q(memory_1_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[25]  (
	.Q(memory_1_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[24]  (
	.Q(memory_1_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[23]  (
	.Q(memory_1_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[22]  (
	.Q(memory_1_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[21]  (
	.Q(memory_1_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[20]  (
	.Q(memory_1_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[19]  (
	.Q(memory_1_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[18]  (
	.Q(memory_1_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[17]  (
	.Q(memory_1_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[16]  (
	.Q(memory_1_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[15]  (
	.Q(memory_1_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_0[12]  (
	.Q(memory_0_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[11]  (
	.Q(memory_0_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[10]  (
	.Q(memory_0_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[9]  (
	.Q(memory_0_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[8]  (
	.Q(memory_0_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[7]  (
	.Q(memory_0_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[6]  (
	.Q(memory_0_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[5]  (
	.Q(memory_0_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[4]  (
	.Q(memory_0_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[3]  (
	.Q(memory_0_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[2]  (
	.Q(memory_0_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[1]  (
	.Q(memory_0_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[0]  (
	.Q(memory_0_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_1[31]  (
	.Q(memory_1_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_1[30]  (
	.Q(memory_1_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_1_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_180_i)
);
// @26:172
  SLE \memory_0[27]  (
	.Q(memory_0_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[26]  (
	.Q(memory_0_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[25]  (
	.Q(memory_0_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[24]  (
	.Q(memory_0_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[23]  (
	.Q(memory_0_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[22]  (
	.Q(memory_0_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[21]  (
	.Q(memory_0_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[20]  (
	.Q(memory_0_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[19]  (
	.Q(memory_0_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[18]  (
	.Q(memory_0_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[17]  (
	.Q(memory_0_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[16]  (
	.Q(memory_0_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[15]  (
	.Q(memory_0_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[14]  (
	.Q(memory_0_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[13]  (
	.Q(memory_0_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \transmit_counter[10]  (
	.Q(transmit_counter_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[9]  (
	.Q(transmit_counter_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[8]  (
	.Q(transmit_counter_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[7]  (
	.Q(transmit_counter_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[6]  (
	.Q(transmit_counter_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[5]  (
	.Q(transmit_counter_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[4]  (
	.Q(transmit_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[3]  (
	.Q(transmit_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[2]  (
	.Q(transmit_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[1]  (
	.Q(transmit_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[0]  (
	.Q(transmit_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \memory_0[31]  (
	.Q(memory_0_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[30]  (
	.Q(memory_0_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[29]  (
	.Q(memory_0_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \memory_0[28]  (
	.Q(memory_0_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_0_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_181_i)
);
// @26:172
  SLE \transmit_counter[25]  (
	.Q(transmit_counter_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[24]  (
	.Q(transmit_counter_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[23]  (
	.Q(transmit_counter_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[22]  (
	.Q(transmit_counter_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[21]  (
	.Q(transmit_counter_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[20]  (
	.Q(transmit_counter_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[19]  (
	.Q(transmit_counter_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[18]  (
	.Q(transmit_counter_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[17]  (
	.Q(transmit_counter_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[16]  (
	.Q(transmit_counter_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[15]  (
	.Q(transmit_counter_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[14]  (
	.Q(transmit_counter_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[13]  (
	.Q(transmit_counter_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[12]  (
	.Q(transmit_counter_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[11]  (
	.Q(transmit_counter_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[8]  (
	.Q(un5_tx_busy_8),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[7]  (
	.Q(un5_tx_busy_7),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[6]  (
	.Q(un5_tx_busy_6),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[5]  (
	.Q(un5_tx_busy_5),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[4]  (
	.Q(un5_tx_busy_4),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[3]  (
	.Q(un5_tx_busy_3),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[2]  (
	.Q(un5_tx_busy_2),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[1]  (
	.Q(un5_tx_busy_1),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[0]  (
	.Q(un5_tx_busy_0),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[31]  (
	.Q(transmit_counter_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[30]  (
	.Q(transmit_counter_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[29]  (
	.Q(transmit_counter_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[28]  (
	.Q(transmit_counter_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[27]  (
	.Q(transmit_counter_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \transmit_counter[26]  (
	.Q(transmit_counter_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_6404_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[23]  (
	.Q(un5_tx_busy_23),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[22]  (
	.Q(un5_tx_busy_22),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[21]  (
	.Q(un5_tx_busy_21),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[20]  (
	.Q(un5_tx_busy_20),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[19]  (
	.Q(un5_tx_busy_19),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[18]  (
	.Q(un5_tx_busy_18),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[17]  (
	.Q(un5_tx_busy_17),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[16]  (
	.Q(un5_tx_busy_16),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[15]  (
	.Q(un5_tx_busy_15),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[14]  (
	.Q(un5_tx_busy_14),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[13]  (
	.Q(un5_tx_busy_13),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[12]  (
	.Q(un5_tx_busy_12),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[11]  (
	.Q(un5_tx_busy_11),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[10]  (
	.Q(un5_tx_busy_10),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[9]  (
	.Q(un5_tx_busy_9),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[6]  (
	.Q(config_baud_reg_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[5]  (
	.Q(config_baud_reg_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[4]  (
	.Q(config_baud_reg_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[3]  (
	.Q(config_baud_reg_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[2]  (
	.Q(config_baud_reg_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[1]  (
	.Q(config_baud_reg_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[0]  (
	.Q(config_baud_reg_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[31]  (
	.Q(config_gap_reg_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[30]  (
	.Q(un5_tx_busy_30),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[29]  (
	.Q(un5_tx_busy_29),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[28]  (
	.Q(un5_tx_busy_28),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[27]  (
	.Q(un5_tx_busy_27),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[26]  (
	.Q(un5_tx_busy_26),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[25]  (
	.Q(un5_tx_busy_25),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_gap_reg[24]  (
	.Q(un5_tx_busy_24),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(config_gap_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[21]  (
	.Q(config_baud_reg_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[20]  (
	.Q(config_baud_reg_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[19]  (
	.Q(config_baud_reg_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[18]  (
	.Q(config_baud_reg_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[17]  (
	.Q(config_baud_reg_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[16]  (
	.Q(config_baud_reg_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[15]  (
	.Q(config_baud_reg_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[14]  (
	.Q(config_baud_reg_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[13]  (
	.Q(config_baud_reg_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[12]  (
	.Q(config_baud_reg_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[11]  (
	.Q(config_baud_reg_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[10]  (
	.Q(config_baud_reg_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[9]  (
	.Q(config_baud_reg_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[8]  (
	.Q(config_baud_reg_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[7]  (
	.Q(config_baud_reg_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \memory_18[4]  (
	.Q(memory_18_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[3]  (
	.Q(memory_18_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[2]  (
	.Q(memory_18_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[1]  (
	.Q(memory_18_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[0]  (
	.Q(memory_18_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \config_baud_reg[31]  (
	.Q(config_baud_reg_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[30]  (
	.Q(config_baud_reg_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[29]  (
	.Q(config_baud_reg_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[28]  (
	.Q(config_baud_reg_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[27]  (
	.Q(config_baud_reg_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[26]  (
	.Q(config_baud_reg_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[25]  (
	.Q(config_baud_reg_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[24]  (
	.Q(config_baud_reg_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[23]  (
	.Q(config_baud_reg_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_baud_reg[22]  (
	.Q(config_baud_reg_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_6403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \memory_18[19]  (
	.Q(memory_18_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[18]  (
	.Q(memory_18_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[17]  (
	.Q(memory_18_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[16]  (
	.Q(memory_18_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[15]  (
	.Q(memory_18_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[14]  (
	.Q(memory_18_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[13]  (
	.Q(memory_18_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[12]  (
	.Q(memory_18_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[11]  (
	.Q(memory_18_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[10]  (
	.Q(memory_18_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[9]  (
	.Q(memory_18_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[8]  (
	.Q(memory_18_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[7]  (
	.Q(memory_18_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[6]  (
	.Q(memory_18_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[5]  (
	.Q(memory_18_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_17[2]  (
	.Q(memory_17_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[1]  (
	.Q(memory_17_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[0]  (
	.Q(memory_17_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_18[31]  (
	.Q(memory_18_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[30]  (
	.Q(memory_18_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[29]  (
	.Q(memory_18_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[28]  (
	.Q(memory_18_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[27]  (
	.Q(memory_18_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[26]  (
	.Q(memory_18_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[25]  (
	.Q(memory_18_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[24]  (
	.Q(memory_18_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[23]  (
	.Q(memory_18_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[22]  (
	.Q(memory_18_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[21]  (
	.Q(memory_18_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_18[20]  (
	.Q(memory_18_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_18_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_163_i)
);
// @26:172
  SLE \memory_17[17]  (
	.Q(memory_17_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[16]  (
	.Q(memory_17_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[15]  (
	.Q(memory_17_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[14]  (
	.Q(memory_17_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[13]  (
	.Q(memory_17_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[12]  (
	.Q(memory_17_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[11]  (
	.Q(memory_17_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[10]  (
	.Q(memory_17_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[9]  (
	.Q(memory_17_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[8]  (
	.Q(memory_17_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[7]  (
	.Q(memory_17_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[6]  (
	.Q(memory_17_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[5]  (
	.Q(memory_17_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[4]  (
	.Q(memory_17_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[3]  (
	.Q(memory_17_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_16[0]  (
	.Q(memory_16_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_17[31]  (
	.Q(memory_17_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[30]  (
	.Q(memory_17_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[29]  (
	.Q(memory_17_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[28]  (
	.Q(memory_17_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[27]  (
	.Q(memory_17_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[26]  (
	.Q(memory_17_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[25]  (
	.Q(memory_17_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[24]  (
	.Q(memory_17_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[23]  (
	.Q(memory_17_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[22]  (
	.Q(memory_17_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[21]  (
	.Q(memory_17_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[20]  (
	.Q(memory_17_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[19]  (
	.Q(memory_17_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_17[18]  (
	.Q(memory_17_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_17_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_164_i)
);
// @26:172
  SLE \memory_16[15]  (
	.Q(memory_16_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[14]  (
	.Q(memory_16_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[13]  (
	.Q(memory_16_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[12]  (
	.Q(memory_16_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[11]  (
	.Q(memory_16_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[10]  (
	.Q(memory_16_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[9]  (
	.Q(memory_16_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[8]  (
	.Q(memory_16_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[7]  (
	.Q(memory_16_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[6]  (
	.Q(memory_16_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[5]  (
	.Q(memory_16_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[4]  (
	.Q(memory_16_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[3]  (
	.Q(memory_16_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[2]  (
	.Q(memory_16_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[1]  (
	.Q(memory_16_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[30]  (
	.Q(memory_16_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[29]  (
	.Q(memory_16_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[28]  (
	.Q(memory_16_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[27]  (
	.Q(memory_16_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[26]  (
	.Q(memory_16_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[25]  (
	.Q(memory_16_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[24]  (
	.Q(memory_16_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[23]  (
	.Q(memory_16_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[22]  (
	.Q(memory_16_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[21]  (
	.Q(memory_16_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[20]  (
	.Q(memory_16_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[19]  (
	.Q(memory_16_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[18]  (
	.Q(memory_16_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[17]  (
	.Q(memory_16_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_16[16]  (
	.Q(memory_16_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_15[13]  (
	.Q(memory_15_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[12]  (
	.Q(memory_15_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[11]  (
	.Q(memory_15_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[10]  (
	.Q(memory_15_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[9]  (
	.Q(memory_15_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[8]  (
	.Q(memory_15_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[7]  (
	.Q(memory_15_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[6]  (
	.Q(memory_15_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[5]  (
	.Q(memory_15_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[4]  (
	.Q(memory_15_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[3]  (
	.Q(memory_15_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[2]  (
	.Q(memory_15_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[1]  (
	.Q(memory_15_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[0]  (
	.Q(memory_15_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_16[31]  (
	.Q(memory_16_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(N_165_i)
);
// @26:172
  SLE \memory_15[28]  (
	.Q(memory_15_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[27]  (
	.Q(memory_15_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[26]  (
	.Q(memory_15_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[25]  (
	.Q(memory_15_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[24]  (
	.Q(memory_15_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[23]  (
	.Q(memory_15_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[22]  (
	.Q(memory_15_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[21]  (
	.Q(memory_15_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[20]  (
	.Q(memory_15_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[19]  (
	.Q(memory_15_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[18]  (
	.Q(memory_15_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[17]  (
	.Q(memory_15_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[16]  (
	.Q(memory_15_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[15]  (
	.Q(memory_15_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[14]  (
	.Q(memory_15_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_14[11]  (
	.Q(memory_14_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[10]  (
	.Q(memory_14_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[9]  (
	.Q(memory_14_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[8]  (
	.Q(memory_14_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[7]  (
	.Q(memory_14_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[6]  (
	.Q(memory_14_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[5]  (
	.Q(memory_14_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[4]  (
	.Q(memory_14_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[3]  (
	.Q(memory_14_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[2]  (
	.Q(memory_14_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[1]  (
	.Q(memory_14_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[0]  (
	.Q(memory_14_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_15[31]  (
	.Q(memory_15_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[30]  (
	.Q(memory_15_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_15[29]  (
	.Q(memory_15_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_15_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_166_i)
);
// @26:172
  SLE \memory_14[26]  (
	.Q(memory_14_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[25]  (
	.Q(memory_14_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[24]  (
	.Q(memory_14_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[23]  (
	.Q(memory_14_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[22]  (
	.Q(memory_14_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[21]  (
	.Q(memory_14_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[20]  (
	.Q(memory_14_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[19]  (
	.Q(memory_14_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[18]  (
	.Q(memory_14_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[17]  (
	.Q(memory_14_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[16]  (
	.Q(memory_14_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[15]  (
	.Q(memory_14_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[14]  (
	.Q(memory_14_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[13]  (
	.Q(memory_14_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[12]  (
	.Q(memory_14_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_13[9]  (
	.Q(memory_13_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[8]  (
	.Q(memory_13_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[7]  (
	.Q(memory_13_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[6]  (
	.Q(memory_13_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[5]  (
	.Q(memory_13_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[4]  (
	.Q(memory_13_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[3]  (
	.Q(memory_13_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[2]  (
	.Q(memory_13_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[1]  (
	.Q(memory_13_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[0]  (
	.Q(memory_13_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_14[31]  (
	.Q(memory_14_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[30]  (
	.Q(memory_14_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[29]  (
	.Q(memory_14_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[28]  (
	.Q(memory_14_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_14[27]  (
	.Q(memory_14_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_167_i)
);
// @26:172
  SLE \memory_13[24]  (
	.Q(memory_13_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[23]  (
	.Q(memory_13_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[22]  (
	.Q(memory_13_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[21]  (
	.Q(memory_13_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[20]  (
	.Q(memory_13_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[19]  (
	.Q(memory_13_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[18]  (
	.Q(memory_13_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[17]  (
	.Q(memory_13_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[16]  (
	.Q(memory_13_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[15]  (
	.Q(memory_13_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[14]  (
	.Q(memory_13_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[13]  (
	.Q(memory_13_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[12]  (
	.Q(memory_13_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[11]  (
	.Q(memory_13_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[10]  (
	.Q(memory_13_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_12[7]  (
	.Q(memory_12_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[6]  (
	.Q(memory_12_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[5]  (
	.Q(memory_12_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[4]  (
	.Q(memory_12_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[3]  (
	.Q(memory_12_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[2]  (
	.Q(memory_12_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[1]  (
	.Q(memory_12_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[0]  (
	.Q(memory_12_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_13[31]  (
	.Q(memory_13_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[30]  (
	.Q(memory_13_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[29]  (
	.Q(memory_13_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[28]  (
	.Q(memory_13_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[27]  (
	.Q(memory_13_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[26]  (
	.Q(memory_13_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_13[25]  (
	.Q(memory_13_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_13_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_168_i)
);
// @26:172
  SLE \memory_12[22]  (
	.Q(memory_12_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[21]  (
	.Q(memory_12_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[20]  (
	.Q(memory_12_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[19]  (
	.Q(memory_12_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[18]  (
	.Q(memory_12_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[17]  (
	.Q(memory_12_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[16]  (
	.Q(memory_12_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[15]  (
	.Q(memory_12_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[14]  (
	.Q(memory_12_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[13]  (
	.Q(memory_12_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[12]  (
	.Q(memory_12_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[11]  (
	.Q(memory_12_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[10]  (
	.Q(memory_12_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[9]  (
	.Q(memory_12_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[8]  (
	.Q(memory_12_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_11[5]  (
	.Q(memory_11_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[4]  (
	.Q(memory_11_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[3]  (
	.Q(memory_11_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[2]  (
	.Q(memory_11_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[1]  (
	.Q(memory_11_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[0]  (
	.Q(memory_11_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_12[31]  (
	.Q(memory_12_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[30]  (
	.Q(memory_12_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[29]  (
	.Q(memory_12_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[28]  (
	.Q(memory_12_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[27]  (
	.Q(memory_12_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[26]  (
	.Q(memory_12_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[25]  (
	.Q(memory_12_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[24]  (
	.Q(memory_12_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_12[23]  (
	.Q(memory_12_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_12_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_169_i)
);
// @26:172
  SLE \memory_11[20]  (
	.Q(memory_11_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[19]  (
	.Q(memory_11_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[18]  (
	.Q(memory_11_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[17]  (
	.Q(memory_11_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[16]  (
	.Q(memory_11_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[15]  (
	.Q(memory_11_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[14]  (
	.Q(memory_11_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[13]  (
	.Q(memory_11_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[12]  (
	.Q(memory_11_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[11]  (
	.Q(memory_11_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[10]  (
	.Q(memory_11_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[9]  (
	.Q(memory_11_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[8]  (
	.Q(memory_11_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[7]  (
	.Q(memory_11_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[6]  (
	.Q(memory_11_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_10[3]  (
	.Q(memory_10_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[2]  (
	.Q(memory_10_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[1]  (
	.Q(memory_10_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[0]  (
	.Q(memory_10_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_11[31]  (
	.Q(memory_11_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[30]  (
	.Q(memory_11_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[29]  (
	.Q(memory_11_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[28]  (
	.Q(memory_11_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[27]  (
	.Q(memory_11_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[26]  (
	.Q(memory_11_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[25]  (
	.Q(memory_11_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[24]  (
	.Q(memory_11_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[23]  (
	.Q(memory_11_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[22]  (
	.Q(memory_11_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_11[21]  (
	.Q(memory_11_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_100),
	.LAT(GND),
	.SD(GND),
	.SLn(N_170_i)
);
// @26:172
  SLE \memory_10[18]  (
	.Q(memory_10_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[17]  (
	.Q(memory_10_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[16]  (
	.Q(memory_10_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[15]  (
	.Q(memory_10_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[14]  (
	.Q(memory_10_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[13]  (
	.Q(memory_10_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[12]  (
	.Q(memory_10_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[11]  (
	.Q(memory_10_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[10]  (
	.Q(memory_10_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[9]  (
	.Q(memory_10_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[8]  (
	.Q(memory_10_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[7]  (
	.Q(memory_10_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[6]  (
	.Q(memory_10_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[5]  (
	.Q(memory_10_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[4]  (
	.Q(memory_10_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_9[1]  (
	.Q(memory_9_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[0]  (
	.Q(memory_9_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_10[31]  (
	.Q(memory_10_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[30]  (
	.Q(memory_10_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[29]  (
	.Q(memory_10_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[28]  (
	.Q(memory_10_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[27]  (
	.Q(memory_10_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[26]  (
	.Q(memory_10_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[25]  (
	.Q(memory_10_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[24]  (
	.Q(memory_10_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[23]  (
	.Q(memory_10_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[22]  (
	.Q(memory_10_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[21]  (
	.Q(memory_10_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[20]  (
	.Q(memory_10_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_10[19]  (
	.Q(memory_10_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_98),
	.LAT(GND),
	.SD(GND),
	.SLn(N_171_i)
);
// @26:172
  SLE \memory_9[16]  (
	.Q(memory_9_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[15]  (
	.Q(memory_9_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[14]  (
	.Q(memory_9_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[13]  (
	.Q(memory_9_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[12]  (
	.Q(memory_9_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[11]  (
	.Q(memory_9_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[10]  (
	.Q(memory_9_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[9]  (
	.Q(memory_9_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[8]  (
	.Q(memory_9_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[7]  (
	.Q(memory_9_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[6]  (
	.Q(memory_9_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[5]  (
	.Q(memory_9_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[4]  (
	.Q(memory_9_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[3]  (
	.Q(memory_9_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[2]  (
	.Q(memory_9_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[31]  (
	.Q(memory_9_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[30]  (
	.Q(memory_9_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[29]  (
	.Q(memory_9_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[28]  (
	.Q(memory_9_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[27]  (
	.Q(memory_9_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[26]  (
	.Q(memory_9_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[25]  (
	.Q(memory_9_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[24]  (
	.Q(memory_9_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[23]  (
	.Q(memory_9_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[22]  (
	.Q(memory_9_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[21]  (
	.Q(memory_9_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[20]  (
	.Q(memory_9_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[19]  (
	.Q(memory_9_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[18]  (
	.Q(memory_9_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_9[17]  (
	.Q(memory_9_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_9_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_172_i)
);
// @26:172
  SLE \memory_8[14]  (
	.Q(memory_8_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[13]  (
	.Q(memory_8_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[12]  (
	.Q(memory_8_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[11]  (
	.Q(memory_8_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[10]  (
	.Q(memory_8_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[9]  (
	.Q(memory_8_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[8]  (
	.Q(memory_8_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[7]  (
	.Q(memory_8_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[6]  (
	.Q(memory_8_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[5]  (
	.Q(memory_8_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[4]  (
	.Q(memory_8_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[3]  (
	.Q(memory_8_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[2]  (
	.Q(memory_8_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[1]  (
	.Q(memory_8_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[0]  (
	.Q(memory_8_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[29]  (
	.Q(memory_8_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[28]  (
	.Q(memory_8_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[27]  (
	.Q(memory_8_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[26]  (
	.Q(memory_8_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[25]  (
	.Q(memory_8_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[24]  (
	.Q(memory_8_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[23]  (
	.Q(memory_8_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[22]  (
	.Q(memory_8_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[21]  (
	.Q(memory_8_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[20]  (
	.Q(memory_8_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[19]  (
	.Q(memory_8_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[18]  (
	.Q(memory_8_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[17]  (
	.Q(memory_8_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[16]  (
	.Q(memory_8_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[15]  (
	.Q(memory_8_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_7[12]  (
	.Q(memory_7_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[11]  (
	.Q(memory_7_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[10]  (
	.Q(memory_7_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[9]  (
	.Q(memory_7_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[8]  (
	.Q(memory_7_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[7]  (
	.Q(memory_7_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[6]  (
	.Q(memory_7_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[5]  (
	.Q(memory_7_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[4]  (
	.Q(memory_7_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[3]  (
	.Q(memory_7_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[2]  (
	.Q(memory_7_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[1]  (
	.Q(memory_7_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[0]  (
	.Q(memory_7_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_8[31]  (
	.Q(memory_8_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_8[30]  (
	.Q(memory_8_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_8_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_173_i)
);
// @26:172
  SLE \memory_7[27]  (
	.Q(memory_7_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[26]  (
	.Q(memory_7_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[25]  (
	.Q(memory_7_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[24]  (
	.Q(memory_7_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[23]  (
	.Q(memory_7_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[22]  (
	.Q(memory_7_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[21]  (
	.Q(memory_7_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[20]  (
	.Q(memory_7_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[19]  (
	.Q(memory_7_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[18]  (
	.Q(memory_7_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[17]  (
	.Q(memory_7_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[16]  (
	.Q(memory_7_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[15]  (
	.Q(memory_7_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[14]  (
	.Q(memory_7_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[13]  (
	.Q(memory_7_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_6[10]  (
	.Q(memory_6_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[9]  (
	.Q(memory_6_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[8]  (
	.Q(memory_6_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[7]  (
	.Q(memory_6_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[6]  (
	.Q(memory_6_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[5]  (
	.Q(memory_6_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[4]  (
	.Q(memory_6_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[3]  (
	.Q(memory_6_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[2]  (
	.Q(memory_6_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[1]  (
	.Q(memory_6_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[0]  (
	.Q(memory_6_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_7[31]  (
	.Q(memory_7_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[30]  (
	.Q(memory_7_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[29]  (
	.Q(memory_7_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_7[28]  (
	.Q(memory_7_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_7_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_174_i)
);
// @26:172
  SLE \memory_6[25]  (
	.Q(memory_6_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[24]  (
	.Q(memory_6_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[23]  (
	.Q(memory_6_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[22]  (
	.Q(memory_6_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[21]  (
	.Q(memory_6_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[20]  (
	.Q(memory_6_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[19]  (
	.Q(memory_6_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[18]  (
	.Q(memory_6_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[17]  (
	.Q(memory_6_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[16]  (
	.Q(memory_6_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[15]  (
	.Q(memory_6_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[14]  (
	.Q(memory_6_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[13]  (
	.Q(memory_6_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[12]  (
	.Q(memory_6_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[11]  (
	.Q(memory_6_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_5[8]  (
	.Q(memory_5_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[7]  (
	.Q(memory_5_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[6]  (
	.Q(memory_5_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[5]  (
	.Q(memory_5_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[4]  (
	.Q(memory_5_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[3]  (
	.Q(memory_5_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[2]  (
	.Q(memory_5_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[1]  (
	.Q(memory_5_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[0]  (
	.Q(memory_5_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_6[31]  (
	.Q(memory_6_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[30]  (
	.Q(memory_6_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[29]  (
	.Q(memory_6_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[28]  (
	.Q(memory_6_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[27]  (
	.Q(memory_6_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_6[26]  (
	.Q(memory_6_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_92),
	.LAT(GND),
	.SD(GND),
	.SLn(N_175_i)
);
// @26:172
  SLE \memory_5[23]  (
	.Q(memory_5_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[22]  (
	.Q(memory_5_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[21]  (
	.Q(memory_5_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[20]  (
	.Q(memory_5_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[19]  (
	.Q(memory_5_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[18]  (
	.Q(memory_5_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[17]  (
	.Q(memory_5_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[16]  (
	.Q(memory_5_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[15]  (
	.Q(memory_5_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[14]  (
	.Q(memory_5_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[13]  (
	.Q(memory_5_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[12]  (
	.Q(memory_5_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[11]  (
	.Q(memory_5_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[10]  (
	.Q(memory_5_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[9]  (
	.Q(memory_5_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_4[6]  (
	.Q(memory_4_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[5]  (
	.Q(memory_4_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[4]  (
	.Q(memory_4_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[3]  (
	.Q(memory_4_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[2]  (
	.Q(memory_4_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[1]  (
	.Q(memory_4_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[0]  (
	.Q(memory_4_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_5[31]  (
	.Q(memory_5_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[30]  (
	.Q(memory_5_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[29]  (
	.Q(memory_5_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[28]  (
	.Q(memory_5_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[27]  (
	.Q(memory_5_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[26]  (
	.Q(memory_5_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[25]  (
	.Q(memory_5_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_5[24]  (
	.Q(memory_5_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_90),
	.LAT(GND),
	.SD(GND),
	.SLn(N_176_i)
);
// @26:172
  SLE \memory_4[21]  (
	.Q(memory_4_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[20]  (
	.Q(memory_4_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[19]  (
	.Q(memory_4_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[18]  (
	.Q(memory_4_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[17]  (
	.Q(memory_4_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[16]  (
	.Q(memory_4_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[15]  (
	.Q(memory_4_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[14]  (
	.Q(memory_4_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[13]  (
	.Q(memory_4_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[12]  (
	.Q(memory_4_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[11]  (
	.Q(memory_4_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[10]  (
	.Q(memory_4_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[9]  (
	.Q(memory_4_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[8]  (
	.Q(memory_4_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[7]  (
	.Q(memory_4_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \rxMemory_5[4]  (
	.Q(rxMemory_5_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[4]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[3]  (
	.Q(rxMemory_5_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_611),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[2]  (
	.Q(rxMemory_5_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[2]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[1]  (
	.Q(rxMemory_5_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[1]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[0]  (
	.Q(rxMemory_5_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_615),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \memory_4[31]  (
	.Q(memory_4_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[30]  (
	.Q(memory_4_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[29]  (
	.Q(memory_4_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[28]  (
	.Q(memory_4_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[27]  (
	.Q(memory_4_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[26]  (
	.Q(memory_4_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[25]  (
	.Q(memory_4_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[24]  (
	.Q(memory_4_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[23]  (
	.Q(memory_4_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \memory_4[22]  (
	.Q(memory_4_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_88),
	.LAT(GND),
	.SD(GND),
	.SLn(N_177_i)
);
// @26:172
  SLE \rxMemory_5[19]  (
	.Q(rxMemory_5_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_586),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[18]  (
	.Q(rxMemory_5_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[18]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[17]  (
	.Q(rxMemory_5_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_588),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[16]  (
	.Q(rxMemory_5_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[16]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[15]  (
	.Q(rxMemory_5_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_591),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[14]  (
	.Q(rxMemory_5_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[14]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[13]  (
	.Q(rxMemory_5_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[13]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[12]  (
	.Q(rxMemory_5_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_595),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[11]  (
	.Q(rxMemory_5_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[11]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[10]  (
	.Q(rxMemory_5_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_599),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[9]  (
	.Q(rxMemory_5_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[9]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[8]  (
	.Q(rxMemory_5_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_603),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[7]  (
	.Q(rxMemory_5_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[7]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[6]  (
	.Q(rxMemory_5_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[6]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[5]  (
	.Q(rxMemory_5_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_607),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[2]  (
	.Q(rxMemory_4_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[2]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[1]  (
	.Q(rxMemory_4_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[1]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[0]  (
	.Q(rxMemory_4_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_663),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[31]  (
	.Q(rxMemory_5_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[31]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[30]  (
	.Q(rxMemory_5_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[30]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[29]  (
	.Q(rxMemory_5_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_568),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[28]  (
	.Q(rxMemory_5_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[28]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[27]  (
	.Q(rxMemory_5_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_572),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[26]  (
	.Q(rxMemory_5_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[26]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[25]  (
	.Q(rxMemory_5_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[25]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[24]  (
	.Q(rxMemory_5_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_576),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[23]  (
	.Q(rxMemory_5_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[23]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[22]  (
	.Q(rxMemory_5_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_580),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[21]  (
	.Q(rxMemory_5_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_584),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_5[20]  (
	.Q(rxMemory_5_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_5_7_Z[20]),
	.EN(rxMemory_5_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[17]  (
	.Q(rxMemory_4_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[17]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[16]  (
	.Q(rxMemory_4_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[16]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[15]  (
	.Q(rxMemory_4_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_643),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[14]  (
	.Q(rxMemory_4_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[14]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[13]  (
	.Q(rxMemory_4_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[13]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[12]  (
	.Q(rxMemory_4_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_647),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[11]  (
	.Q(rxMemory_4_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[11]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[10]  (
	.Q(rxMemory_4_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_651),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[9]  (
	.Q(rxMemory_4_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[9]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[8]  (
	.Q(rxMemory_4_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_655),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[7]  (
	.Q(rxMemory_4_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[7]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[6]  (
	.Q(rxMemory_4_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[6]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[5]  (
	.Q(rxMemory_4_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[5]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[4]  (
	.Q(rxMemory_4_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[4]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[3]  (
	.Q(rxMemory_4_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_659),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[0]  (
	.Q(rxMemory_3_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_715),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[31]  (
	.Q(rxMemory_4_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[31]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[30]  (
	.Q(rxMemory_4_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[30]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[29]  (
	.Q(rxMemory_4_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_619),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[28]  (
	.Q(rxMemory_4_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[28]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[27]  (
	.Q(rxMemory_4_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_623),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[26]  (
	.Q(rxMemory_4_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[26]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[25]  (
	.Q(rxMemory_4_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[25]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[24]  (
	.Q(rxMemory_4_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_627),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[23]  (
	.Q(rxMemory_4_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[23]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[22]  (
	.Q(rxMemory_4_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_631),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[21]  (
	.Q(rxMemory_4_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_635),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[20]  (
	.Q(rxMemory_4_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[20]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[19]  (
	.Q(rxMemory_4_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_639),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_4[18]  (
	.Q(rxMemory_4_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_4_7_Z[18]),
	.EN(rxMemory_4_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[15]  (
	.Q(rxMemory_3_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_691),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[14]  (
	.Q(rxMemory_3_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[14]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[13]  (
	.Q(rxMemory_3_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[13]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[12]  (
	.Q(rxMemory_3_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_695),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[11]  (
	.Q(rxMemory_3_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[11]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[10]  (
	.Q(rxMemory_3_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_699),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[9]  (
	.Q(rxMemory_3_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[9]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[8]  (
	.Q(rxMemory_3_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_703),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[7]  (
	.Q(rxMemory_3_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[7]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[6]  (
	.Q(rxMemory_3_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[6]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[5]  (
	.Q(rxMemory_3_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_707),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[4]  (
	.Q(rxMemory_3_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[4]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[3]  (
	.Q(rxMemory_3_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_711),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[2]  (
	.Q(rxMemory_3_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[2]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[1]  (
	.Q(rxMemory_3_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[1]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[30]  (
	.Q(rxMemory_3_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[30]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[29]  (
	.Q(rxMemory_3_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_667),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[28]  (
	.Q(rxMemory_3_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[28]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[27]  (
	.Q(rxMemory_3_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_671),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[26]  (
	.Q(rxMemory_3_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[26]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[25]  (
	.Q(rxMemory_3_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[25]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[24]  (
	.Q(rxMemory_3_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_675),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[23]  (
	.Q(rxMemory_3_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[23]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[22]  (
	.Q(rxMemory_3_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_679),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[21]  (
	.Q(rxMemory_3_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_683),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[20]  (
	.Q(rxMemory_3_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[20]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[19]  (
	.Q(rxMemory_3_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_687),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[18]  (
	.Q(rxMemory_3_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[18]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[17]  (
	.Q(rxMemory_3_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[17]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[16]  (
	.Q(rxMemory_3_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[16]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[13]  (
	.Q(rxMemory_2_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[13]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[12]  (
	.Q(rxMemory_2_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_428),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[11]  (
	.Q(rxMemory_2_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[11]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[10]  (
	.Q(rxMemory_2_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_432),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[9]  (
	.Q(rxMemory_2_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[9]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[8]  (
	.Q(rxMemory_2_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_436),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[7]  (
	.Q(rxMemory_2_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[7]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[6]  (
	.Q(rxMemory_2_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[6]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[5]  (
	.Q(rxMemory_2_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_440),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[4]  (
	.Q(rxMemory_2_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[4]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[3]  (
	.Q(rxMemory_2_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_444),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[2]  (
	.Q(rxMemory_2_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[2]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[1]  (
	.Q(rxMemory_2_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[1]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[0]  (
	.Q(rxMemory_2_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_448),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_3[31]  (
	.Q(rxMemory_3_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_3_7_Z[31]),
	.EN(rxMemory_3_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[28]  (
	.Q(rxMemory_2_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[28]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[27]  (
	.Q(rxMemory_2_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_400),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[26]  (
	.Q(rxMemory_2_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[26]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[25]  (
	.Q(rxMemory_2_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[25]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[24]  (
	.Q(rxMemory_2_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_404),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[23]  (
	.Q(rxMemory_2_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[23]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[22]  (
	.Q(rxMemory_2_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_408),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[21]  (
	.Q(rxMemory_2_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_412),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[20]  (
	.Q(rxMemory_2_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[20]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[19]  (
	.Q(rxMemory_2_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_416),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[18]  (
	.Q(rxMemory_2_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[18]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[17]  (
	.Q(rxMemory_2_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_420),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[16]  (
	.Q(rxMemory_2_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[16]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[15]  (
	.Q(rxMemory_2_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_424),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[14]  (
	.Q(rxMemory_2_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[14]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[11]  (
	.Q(rxMemory_1_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[11]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[10]  (
	.Q(rxMemory_1_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_488),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[9]  (
	.Q(rxMemory_1_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[9]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[8]  (
	.Q(rxMemory_1_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_492),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[7]  (
	.Q(rxMemory_1_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[7]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[6]  (
	.Q(rxMemory_1_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[6]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[5]  (
	.Q(rxMemory_1_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_496),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[4]  (
	.Q(rxMemory_1_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[4]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[3]  (
	.Q(rxMemory_1_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_500),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[2]  (
	.Q(rxMemory_1_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[2]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[1]  (
	.Q(rxMemory_1_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[1]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[0]  (
	.Q(rxMemory_1_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_504),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[31]  (
	.Q(rxMemory_2_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[31]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[30]  (
	.Q(rxMemory_2_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_2_7_Z[30]),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_2[29]  (
	.Q(rxMemory_2_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_396),
	.EN(rxMemory_2_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[26]  (
	.Q(rxMemory_1_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[26]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[25]  (
	.Q(rxMemory_1_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[25]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[24]  (
	.Q(rxMemory_1_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_460),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[23]  (
	.Q(rxMemory_1_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[23]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[22]  (
	.Q(rxMemory_1_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_464),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[21]  (
	.Q(rxMemory_1_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_468),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[20]  (
	.Q(rxMemory_1_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[20]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[19]  (
	.Q(rxMemory_1_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_472),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[18]  (
	.Q(rxMemory_1_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[18]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[17]  (
	.Q(rxMemory_1_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_476),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[16]  (
	.Q(rxMemory_1_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[16]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[15]  (
	.Q(rxMemory_1_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_480),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[14]  (
	.Q(rxMemory_1_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[14]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[13]  (
	.Q(rxMemory_1_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[13]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[12]  (
	.Q(rxMemory_1_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_484),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[9]  (
	.Q(rxMemory_0_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[9]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[8]  (
	.Q(rxMemory_0_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_552),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[7]  (
	.Q(rxMemory_0_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[7]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[6]  (
	.Q(rxMemory_0_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[6]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[5]  (
	.Q(rxMemory_0_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_556),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[4]  (
	.Q(rxMemory_0_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[4]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[3]  (
	.Q(rxMemory_0_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_560),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[2]  (
	.Q(rxMemory_0_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[2]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[1]  (
	.Q(rxMemory_0_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[1]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[0]  (
	.Q(rxMemory_0_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_564),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[31]  (
	.Q(rxMemory_1_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[31]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[30]  (
	.Q(rxMemory_1_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[30]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[29]  (
	.Q(rxMemory_1_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_452),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[28]  (
	.Q(rxMemory_1_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_1_7_Z[28]),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_1[27]  (
	.Q(rxMemory_1_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_456),
	.EN(rxMemory_1_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[24]  (
	.Q(rxMemory_0_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_520),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[23]  (
	.Q(rxMemory_0_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[23]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[22]  (
	.Q(rxMemory_0_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_524),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[21]  (
	.Q(rxMemory_0_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_528),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[20]  (
	.Q(rxMemory_0_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[20]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[19]  (
	.Q(rxMemory_0_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_532),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[18]  (
	.Q(rxMemory_0_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[18]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[17]  (
	.Q(rxMemory_0_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_536),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[16]  (
	.Q(rxMemory_0_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[16]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[15]  (
	.Q(rxMemory_0_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_540),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[14]  (
	.Q(rxMemory_0_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[14]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[13]  (
	.Q(rxMemory_0_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[13]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[12]  (
	.Q(rxMemory_0_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_544),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[11]  (
	.Q(rxMemory_0_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[11]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[10]  (
	.Q(rxMemory_0_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_548),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \ShadowLoadReg[7]  (
	.Q(ShadowLoadReg_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[7]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[6]  (
	.Q(ShadowLoadReg_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[6]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[5]  (
	.Q(ShadowLoadReg_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[5]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[4]  (
	.Q(ShadowLoadReg_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[4]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[3]  (
	.Q(ShadowLoadReg_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[3]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[2]  (
	.Q(ShadowLoadReg_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[2]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[1]  (
	.Q(ShadowLoadReg_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[1]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[0]  (
	.Q(ShadowLoadReg_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[0]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \rxMemory_0[31]  (
	.Q(rxMemory_0_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[31]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[30]  (
	.Q(rxMemory_0_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[30]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[29]  (
	.Q(rxMemory_0_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_508),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[28]  (
	.Q(rxMemory_0_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_512),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[27]  (
	.Q(rxMemory_0_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_516),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[26]  (
	.Q(rxMemory_0_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[26]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxMemory_0[25]  (
	.Q(rxMemory_0_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxMemory_0_7_Z[25]),
	.EN(rxMemory_0_1_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \ShadowLoadReg[22]  (
	.Q(ShadowLoadReg_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[22]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[21]  (
	.Q(ShadowLoadReg_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[21]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[20]  (
	.Q(ShadowLoadReg_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[20]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[19]  (
	.Q(ShadowLoadReg_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[19]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[18]  (
	.Q(ShadowLoadReg_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[18]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[17]  (
	.Q(ShadowLoadReg_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[17]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[16]  (
	.Q(ShadowLoadReg_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[16]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[15]  (
	.Q(ShadowLoadReg_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[15]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[14]  (
	.Q(ShadowLoadReg_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[14]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[13]  (
	.Q(ShadowLoadReg_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[13]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[12]  (
	.Q(ShadowLoadReg_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[12]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[11]  (
	.Q(ShadowLoadReg_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[11]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[10]  (
	.Q(ShadowLoadReg_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[10]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[9]  (
	.Q(ShadowLoadReg_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[9]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[8]  (
	.Q(ShadowLoadReg_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[8]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \PRDATA[5]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[5]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[4]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[4]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[3]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[3]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[2]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[2]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[1]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[1]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[0]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[0]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \ShadowLoadReg[31]  (
	.Q(ShadowLoadReg_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[31]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[30]  (
	.Q(ShadowLoadReg_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[30]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[29]  (
	.Q(ShadowLoadReg_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[29]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[28]  (
	.Q(ShadowLoadReg_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[28]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[27]  (
	.Q(ShadowLoadReg_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[27]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[26]  (
	.Q(ShadowLoadReg_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[26]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[25]  (
	.Q(ShadowLoadReg_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[25]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[24]  (
	.Q(ShadowLoadReg_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[24]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \ShadowLoadReg[23]  (
	.Q(ShadowLoadReg_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(ShadowLoadReg_3_fast_Z[23]),
	.EN(ShadowLoadReg_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_157_i)
);
// @26:172
  SLE \PRDATA[20]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[20]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[19]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[19]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[18]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[18]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[17]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[17]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[16]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[16]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[15]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[15]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[14]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[14]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[13]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[13]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[12]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[12]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[11]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[11]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[10]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[10]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[9]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[9]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[8]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[8]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[7]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[7]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[6]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[6]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \tx_reg[3]  (
	.Q(tx_reg_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(outputsignal[3]),
	.EN(UART_TX_State_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \tx_reg[2]  (
	.Q(tx_reg_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(outputsignal[2]),
	.EN(UART_TX_State_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \tx_reg[1]  (
	.Q(tx_reg_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(outputsignal[1]),
	.EN(UART_TX_State_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \tx_reg[0]  (
	.Q(tx_reg_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(outputsignal[0]),
	.EN(UART_TX_State_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[31]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[31]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[30]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[30]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[29]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[29]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[28]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[28]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[27]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[27]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[26]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[26]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[25]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[25]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[24]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[24]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[23]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[23]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[22]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[22]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \PRDATA[21]  (
	.Q(MSS_STAMP_UND_TELEMETRY_6_PRDATA[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(PRDATA_10[21]),
	.EN(APBState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \memory_23[10]  (
	.Q(memory_23_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[9]  (
	.Q(memory_23_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[8]  (
	.Q(memory_23_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[7]  (
	.Q(memory_23_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[6]  (
	.Q(memory_23_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[5]  (
	.Q(memory_23_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[4]  (
	.Q(memory_23_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[3]  (
	.Q(memory_23_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[2]  (
	.Q(memory_23_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[1]  (
	.Q(memory_23_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[0]  (
	.Q(memory_23_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \tx_reg[7]  (
	.Q(tx_reg_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(outputsignal[7]),
	.EN(UART_TX_State_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \tx_reg[6]  (
	.Q(tx_reg_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(outputsignal[6]),
	.EN(UART_TX_State_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \tx_reg[5]  (
	.Q(tx_reg_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(outputsignal[5]),
	.EN(UART_TX_State_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \tx_reg[4]  (
	.Q(tx_reg_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(outputsignal[4]),
	.EN(UART_TX_State_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \memory_23[25]  (
	.Q(memory_23_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[24]  (
	.Q(memory_23_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[23]  (
	.Q(memory_23_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[22]  (
	.Q(memory_23_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[21]  (
	.Q(memory_23_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[20]  (
	.Q(memory_23_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[19]  (
	.Q(memory_23_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[18]  (
	.Q(memory_23_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[17]  (
	.Q(memory_23_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[16]  (
	.Q(memory_23_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[15]  (
	.Q(memory_23_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[14]  (
	.Q(memory_23_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[13]  (
	.Q(memory_23_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[12]  (
	.Q(memory_23_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[11]  (
	.Q(memory_23_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_22[8]  (
	.Q(memory_22_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[7]  (
	.Q(memory_22_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[6]  (
	.Q(memory_22_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[5]  (
	.Q(memory_22_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[4]  (
	.Q(memory_22_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[3]  (
	.Q(memory_22_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[2]  (
	.Q(memory_22_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[1]  (
	.Q(memory_22_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[0]  (
	.Q(memory_22_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_23[31]  (
	.Q(memory_23_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[30]  (
	.Q(memory_23_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[29]  (
	.Q(memory_23_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[28]  (
	.Q(memory_23_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[27]  (
	.Q(memory_23_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_23[26]  (
	.Q(memory_23_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_23_1_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_158_i)
);
// @26:172
  SLE \memory_22[23]  (
	.Q(memory_22_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[22]  (
	.Q(memory_22_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[21]  (
	.Q(memory_22_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[20]  (
	.Q(memory_22_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[19]  (
	.Q(memory_22_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[18]  (
	.Q(memory_22_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[17]  (
	.Q(memory_22_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[16]  (
	.Q(memory_22_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[15]  (
	.Q(memory_22_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[14]  (
	.Q(memory_22_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[13]  (
	.Q(memory_22_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[12]  (
	.Q(memory_22_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[11]  (
	.Q(memory_22_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[10]  (
	.Q(memory_22_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[9]  (
	.Q(memory_22_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_21[6]  (
	.Q(memory_21_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[5]  (
	.Q(memory_21_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[4]  (
	.Q(memory_21_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[3]  (
	.Q(memory_21_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[2]  (
	.Q(memory_21_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[1]  (
	.Q(memory_21_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[0]  (
	.Q(memory_21_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_22[31]  (
	.Q(memory_22_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[30]  (
	.Q(memory_22_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[29]  (
	.Q(memory_22_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[28]  (
	.Q(memory_22_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[27]  (
	.Q(memory_22_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[26]  (
	.Q(memory_22_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[25]  (
	.Q(memory_22_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_22[24]  (
	.Q(memory_22_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_123),
	.LAT(GND),
	.SD(GND),
	.SLn(N_159_i)
);
// @26:172
  SLE \memory_21[21]  (
	.Q(memory_21_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[20]  (
	.Q(memory_21_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[19]  (
	.Q(memory_21_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[18]  (
	.Q(memory_21_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[17]  (
	.Q(memory_21_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[16]  (
	.Q(memory_21_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[15]  (
	.Q(memory_21_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[14]  (
	.Q(memory_21_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[13]  (
	.Q(memory_21_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[12]  (
	.Q(memory_21_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[11]  (
	.Q(memory_21_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[10]  (
	.Q(memory_21_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[9]  (
	.Q(memory_21_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[8]  (
	.Q(memory_21_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[7]  (
	.Q(memory_21_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_20[4]  (
	.Q(memory_20_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[3]  (
	.Q(memory_20_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[2]  (
	.Q(memory_20_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[1]  (
	.Q(memory_20_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[0]  (
	.Q(memory_20_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_21[31]  (
	.Q(memory_21_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[30]  (
	.Q(memory_21_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[29]  (
	.Q(memory_21_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[28]  (
	.Q(memory_21_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[27]  (
	.Q(memory_21_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[26]  (
	.Q(memory_21_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[25]  (
	.Q(memory_21_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[24]  (
	.Q(memory_21_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[23]  (
	.Q(memory_21_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_21[22]  (
	.Q(memory_21_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_21_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_160_i)
);
// @26:172
  SLE \memory_20[19]  (
	.Q(memory_20_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[18]  (
	.Q(memory_20_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[17]  (
	.Q(memory_20_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[16]  (
	.Q(memory_20_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[15]  (
	.Q(memory_20_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[14]  (
	.Q(memory_20_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[13]  (
	.Q(memory_20_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[12]  (
	.Q(memory_20_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[11]  (
	.Q(memory_20_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[10]  (
	.Q(memory_20_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[9]  (
	.Q(memory_20_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[8]  (
	.Q(memory_20_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[7]  (
	.Q(memory_20_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[6]  (
	.Q(memory_20_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[5]  (
	.Q(memory_20_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_19[2]  (
	.Q(memory_19_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[1]  (
	.Q(memory_19_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[0]  (
	.Q(memory_19_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_20[31]  (
	.Q(memory_20_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[30]  (
	.Q(memory_20_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[29]  (
	.Q(memory_20_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[28]  (
	.Q(memory_20_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[27]  (
	.Q(memory_20_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[26]  (
	.Q(memory_20_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[25]  (
	.Q(memory_20_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[24]  (
	.Q(memory_20_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[23]  (
	.Q(memory_20_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[22]  (
	.Q(memory_20_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[21]  (
	.Q(memory_20_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_20[20]  (
	.Q(memory_20_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_20_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_161_i)
);
// @26:172
  SLE \memory_19[17]  (
	.Q(memory_19_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[16]  (
	.Q(memory_19_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[15]  (
	.Q(memory_19_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[14]  (
	.Q(memory_19_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[13]  (
	.Q(memory_19_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[12]  (
	.Q(memory_19_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[11]  (
	.Q(memory_19_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[10]  (
	.Q(memory_19_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[9]  (
	.Q(memory_19_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[8]  (
	.Q(memory_19_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[7]  (
	.Q(memory_19_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[6]  (
	.Q(memory_19_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[5]  (
	.Q(memory_19_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[4]  (
	.Q(memory_19_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[3]  (
	.Q(memory_19_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \pos[0]  (
	.Q(pos_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(pos_6_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \memory_19[31]  (
	.Q(memory_19_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[30]  (
	.Q(memory_19_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[29]  (
	.Q(memory_19_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[28]  (
	.Q(memory_19_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[27]  (
	.Q(memory_19_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[26]  (
	.Q(memory_19_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[25]  (
	.Q(memory_19_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[24]  (
	.Q(memory_19_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[23]  (
	.Q(memory_19_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[22]  (
	.Q(memory_19_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[21]  (
	.Q(memory_19_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[20]  (
	.Q(memory_19_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[19]  (
	.Q(memory_19_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \memory_19[18]  (
	.Q(memory_19_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(memory_19_1_sqmuxa_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_162_i)
);
// @26:172
  SLE \row[4]  (
	.Q(row_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_6149_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \row[3]  (
	.Q(row_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_6150_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \row[2]  (
	.Q(row_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_6151_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \row[1]  (
	.Q(row_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_1474_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \row[0]  (
	.Q(row_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_6153_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \pos[1]  (
	.Q(pos_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(pos_6_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[6]  (
	.Q(status_reg_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_2012),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[5]  (
	.Q(status_reg_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_2011),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[4]  (
	.Q(status_reg_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_2010),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[3]  (
	.Q(status_reg_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_reg_22[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[2]  (
	.Q(status_reg_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_reg_22_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[1]  (
	.Q(status_reg_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_reg_22_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[0]  (
	.Q(status_reg_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[21]  (
	.Q(status_reg_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[20]  (
	.Q(status_reg_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[19]  (
	.Q(status_reg_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[18]  (
	.Q(status_reg_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[17]  (
	.Q(status_reg_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[16]  (
	.Q(status_reg_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[15]  (
	.Q(status_reg_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[14]  (
	.Q(status_reg_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[13]  (
	.Q(status_reg_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[12]  (
	.Q(status_reg_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[11]  (
	.Q(status_reg_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[10]  (
	.Q(status_reg_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[9]  (
	.Q(status_reg_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[8]  (
	.Q(status_reg_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_2014),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[7]  (
	.Q(status_reg_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_2013),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[4]  (
	.Q(receive_reg_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[3]  (
	.Q(receive_reg_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[2]  (
	.Q(receive_reg_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[1]  (
	.Q(receive_reg_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[0]  (
	.Q(receive_reg_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[31]  (
	.Q(status_reg_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_reg_22_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[30]  (
	.Q(status_reg_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(status_reg_22_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[29]  (
	.Q(status_reg_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[28]  (
	.Q(status_reg_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[27]  (
	.Q(status_reg_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[26]  (
	.Q(status_reg_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[25]  (
	.Q(status_reg_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[24]  (
	.Q(status_reg_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[23]  (
	.Q(status_reg_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \status_reg[22]  (
	.Q(status_reg_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_1815_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[19]  (
	.Q(receive_reg_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[18]  (
	.Q(receive_reg_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[17]  (
	.Q(receive_reg_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[16]  (
	.Q(receive_reg_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_8_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[15]  (
	.Q(receive_reg_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[14]  (
	.Q(receive_reg_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_9_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[13]  (
	.Q(receive_reg_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_6_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[12]  (
	.Q(receive_reg_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[11]  (
	.Q(receive_reg_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[10]  (
	.Q(receive_reg_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[9]  (
	.Q(receive_reg_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_10_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[8]  (
	.Q(receive_reg_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_11_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[7]  (
	.Q(receive_reg_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[6]  (
	.Q(receive_reg_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[5]  (
	.Q(receive_reg_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxrow[2]  (
	.Q(rxrow_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxrow_6_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxrow[1]  (
	.Q(rxrow_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxrow_6_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxrow[0]  (
	.Q(rxrow_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxrow_6_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[31]  (
	.Q(receive_reg_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[30]  (
	.Q(receive_reg_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[29]  (
	.Q(receive_reg_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[28]  (
	.Q(receive_reg_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[27]  (
	.Q(receive_reg_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[26]  (
	.Q(receive_reg_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_7_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[25]  (
	.Q(receive_reg_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[24]  (
	.Q(receive_reg_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[23]  (
	.Q(receive_reg_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[22]  (
	.Q(receive_reg_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[21]  (
	.Q(receive_reg_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_reg_7[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \receive_reg[20]  (
	.Q(receive_reg_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(receive_N_5_1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[12]  (
	.Q(config_reg_Z[12]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[11]  (
	.Q(config_reg_Z[11]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[10]  (
	.Q(config_reg_Z[10]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[9]  (
	.Q(config_reg_Z[9]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[8]  (
	.Q(config_reg_Z[8]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[7]  (
	.Q(config_reg_Z[7]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[6]  (
	.Q(config_reg_Z[6]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[5]  (
	.Q(config_reg_Z[5]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[4]  (
	.Q(config_reg_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[3]  (
	.Q(config_reg_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[2]  (
	.Q(config_reg_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[1]  (
	.Q(config_reg_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_reg_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[0]  (
	.Q(config_reg_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxpos[1]  (
	.Q(rxpos_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxpos_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \rxpos[0]  (
	.Q(rxpos_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(rxpos_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[27]  (
	.Q(config_reg_Z[27]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[26]  (
	.Q(config_reg_Z[26]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[25]  (
	.Q(config_reg_Z[25]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[24]  (
	.Q(config_reg_Z[24]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[23]  (
	.Q(config_reg_Z[23]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[22]  (
	.Q(config_reg_Z[22]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[21]  (
	.Q(config_reg_Z[21]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[20]  (
	.Q(config_reg_Z[20]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[19]  (
	.Q(config_reg_Z[19]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[18]  (
	.Q(config_reg_Z[18]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[17]  (
	.Q(config_reg_Z[17]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[16]  (
	.Q(config_reg_Z[16]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[15]  (
	.Q(config_reg_Z[15]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[14]  (
	.Q(config_reg_Z[14]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[13]  (
	.Q(config_reg_Z[13]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[31]  (
	.Q(config_reg_Z[31]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_reg_12_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[30]  (
	.Q(config_reg_Z[30]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(config_reg_12_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[29]  (
	.Q(config_reg_Z[29]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \config_reg[28]  (
	.Q(config_reg_Z[28]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.EN(N_1838_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \byte_counter[0]  (
	.Q(byte_counter_Z[0]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(N_5892_i),
	.EN(byte_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \byte_counter[3]  (
	.Q(byte_counter_Z[3]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(byte_counter_n3_Z),
	.EN(byte_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \byte_counter[2]  (
	.Q(byte_counter_Z[2]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(byte_counter_n2_Z),
	.EN(byte_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \byte_counter[1]  (
	.Q(byte_counter_Z[1]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(byte_counter_n1_Z),
	.EN(byte_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:172
  SLE \byte_counter[4]  (
	.Q(byte_counter_Z[4]),
	.ADn(VCC),
	.ALn(LED_FPGA_LOADED_arst),
	.CLK(MSS_FIC_0_CLK),
	.D(byte_counter_n4_Z),
	.EN(byte_countere),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:285
  ARI1 un5_tx_busy_cry_0 (
	.FCO(un5_tx_busy_cry_0_Z),
	.S(un5_tx_busy_cry_0_S),
	.Y(un5_tx_busy_cry_0_Y),
	.B(gap_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_0),
	.FCI(GND)
);
defparam un5_tx_busy_cry_0.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_1 (
	.FCO(un5_tx_busy_cry_1_Z),
	.S(un5_tx_busy_cry_1_S),
	.Y(un5_tx_busy_cry_1_Y),
	.B(gap_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_1),
	.FCI(un5_tx_busy_cry_0_Z)
);
defparam un5_tx_busy_cry_1.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_2 (
	.FCO(un5_tx_busy_cry_2_Z),
	.S(un5_tx_busy_cry_2_S),
	.Y(un5_tx_busy_cry_2_Y),
	.B(gap_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_2),
	.FCI(un5_tx_busy_cry_1_Z)
);
defparam un5_tx_busy_cry_2.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_3 (
	.FCO(un5_tx_busy_cry_3_Z),
	.S(un5_tx_busy_cry_3_S),
	.Y(un5_tx_busy_cry_3_Y),
	.B(gap_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_3),
	.FCI(un5_tx_busy_cry_2_Z)
);
defparam un5_tx_busy_cry_3.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_4 (
	.FCO(un5_tx_busy_cry_4_Z),
	.S(un5_tx_busy_cry_4_S),
	.Y(un5_tx_busy_cry_4_Y),
	.B(gap_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_4),
	.FCI(un5_tx_busy_cry_3_Z)
);
defparam un5_tx_busy_cry_4.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_5 (
	.FCO(un5_tx_busy_cry_5_Z),
	.S(un5_tx_busy_cry_5_S),
	.Y(un5_tx_busy_cry_5_Y),
	.B(gap_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_5),
	.FCI(un5_tx_busy_cry_4_Z)
);
defparam un5_tx_busy_cry_5.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_6 (
	.FCO(un5_tx_busy_cry_6_Z),
	.S(un5_tx_busy_cry_6_S),
	.Y(un5_tx_busy_cry_6_Y),
	.B(gap_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_6),
	.FCI(un5_tx_busy_cry_5_Z)
);
defparam un5_tx_busy_cry_6.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_7 (
	.FCO(un5_tx_busy_cry_7_Z),
	.S(un5_tx_busy_cry_7_S),
	.Y(un5_tx_busy_cry_7_Y),
	.B(gap_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_7),
	.FCI(un5_tx_busy_cry_6_Z)
);
defparam un5_tx_busy_cry_7.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_8 (
	.FCO(un5_tx_busy_cry_8_Z),
	.S(un5_tx_busy_cry_8_S),
	.Y(un5_tx_busy_cry_8_Y),
	.B(gap_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_8),
	.FCI(un5_tx_busy_cry_7_Z)
);
defparam un5_tx_busy_cry_8.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_9 (
	.FCO(un5_tx_busy_cry_9_Z),
	.S(un5_tx_busy_cry_9_S),
	.Y(un5_tx_busy_cry_9_Y),
	.B(gap_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_9),
	.FCI(un5_tx_busy_cry_8_Z)
);
defparam un5_tx_busy_cry_9.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_10 (
	.FCO(un5_tx_busy_cry_10_Z),
	.S(un5_tx_busy_cry_10_S),
	.Y(un5_tx_busy_cry_10_Y),
	.B(gap_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_10),
	.FCI(un5_tx_busy_cry_9_Z)
);
defparam un5_tx_busy_cry_10.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_11 (
	.FCO(un5_tx_busy_cry_11_Z),
	.S(un5_tx_busy_cry_11_S),
	.Y(un5_tx_busy_cry_11_Y),
	.B(gap_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_11),
	.FCI(un5_tx_busy_cry_10_Z)
);
defparam un5_tx_busy_cry_11.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_12 (
	.FCO(un5_tx_busy_cry_12_Z),
	.S(un5_tx_busy_cry_12_S),
	.Y(un5_tx_busy_cry_12_Y),
	.B(gap_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_12),
	.FCI(un5_tx_busy_cry_11_Z)
);
defparam un5_tx_busy_cry_12.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_13 (
	.FCO(un5_tx_busy_cry_13_Z),
	.S(un5_tx_busy_cry_13_S),
	.Y(un5_tx_busy_cry_13_Y),
	.B(gap_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_13),
	.FCI(un5_tx_busy_cry_12_Z)
);
defparam un5_tx_busy_cry_13.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_14 (
	.FCO(un5_tx_busy_cry_14_Z),
	.S(un5_tx_busy_cry_14_S),
	.Y(un5_tx_busy_cry_14_Y),
	.B(gap_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_14),
	.FCI(un5_tx_busy_cry_13_Z)
);
defparam un5_tx_busy_cry_14.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_15 (
	.FCO(un5_tx_busy_cry_15_Z),
	.S(un5_tx_busy_cry_15_S),
	.Y(un5_tx_busy_cry_15_Y),
	.B(gap_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_15),
	.FCI(un5_tx_busy_cry_14_Z)
);
defparam un5_tx_busy_cry_15.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_16 (
	.FCO(un5_tx_busy_cry_16_Z),
	.S(un5_tx_busy_cry_16_S),
	.Y(un5_tx_busy_cry_16_Y),
	.B(gap_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_16),
	.FCI(un5_tx_busy_cry_15_Z)
);
defparam un5_tx_busy_cry_16.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_17 (
	.FCO(un5_tx_busy_cry_17_Z),
	.S(un5_tx_busy_cry_17_S),
	.Y(un5_tx_busy_cry_17_Y),
	.B(gap_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_17),
	.FCI(un5_tx_busy_cry_16_Z)
);
defparam un5_tx_busy_cry_17.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_18 (
	.FCO(un5_tx_busy_cry_18_Z),
	.S(un5_tx_busy_cry_18_S),
	.Y(un5_tx_busy_cry_18_Y),
	.B(gap_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_18),
	.FCI(un5_tx_busy_cry_17_Z)
);
defparam un5_tx_busy_cry_18.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_19 (
	.FCO(un5_tx_busy_cry_19_Z),
	.S(un5_tx_busy_cry_19_S),
	.Y(un5_tx_busy_cry_19_Y),
	.B(gap_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_19),
	.FCI(un5_tx_busy_cry_18_Z)
);
defparam un5_tx_busy_cry_19.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_20 (
	.FCO(un5_tx_busy_cry_20_Z),
	.S(un5_tx_busy_cry_20_S),
	.Y(un5_tx_busy_cry_20_Y),
	.B(gap_counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_20),
	.FCI(un5_tx_busy_cry_19_Z)
);
defparam un5_tx_busy_cry_20.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_21 (
	.FCO(un5_tx_busy_cry_21_Z),
	.S(un5_tx_busy_cry_21_S),
	.Y(un5_tx_busy_cry_21_Y),
	.B(gap_counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_21),
	.FCI(un5_tx_busy_cry_20_Z)
);
defparam un5_tx_busy_cry_21.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_22 (
	.FCO(un5_tx_busy_cry_22_Z),
	.S(un5_tx_busy_cry_22_S),
	.Y(un5_tx_busy_cry_22_Y),
	.B(gap_counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_22),
	.FCI(un5_tx_busy_cry_21_Z)
);
defparam un5_tx_busy_cry_22.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_23 (
	.FCO(un5_tx_busy_cry_23_Z),
	.S(un5_tx_busy_cry_23_S),
	.Y(un5_tx_busy_cry_23_Y),
	.B(gap_counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_23),
	.FCI(un5_tx_busy_cry_22_Z)
);
defparam un5_tx_busy_cry_23.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_24 (
	.FCO(un5_tx_busy_cry_24_Z),
	.S(un5_tx_busy_cry_24_S),
	.Y(un5_tx_busy_cry_24_Y),
	.B(gap_counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_24),
	.FCI(un5_tx_busy_cry_23_Z)
);
defparam un5_tx_busy_cry_24.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_25 (
	.FCO(un5_tx_busy_cry_25_Z),
	.S(un5_tx_busy_cry_25_S),
	.Y(un5_tx_busy_cry_25_Y),
	.B(gap_counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_25),
	.FCI(un5_tx_busy_cry_24_Z)
);
defparam un5_tx_busy_cry_25.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_26 (
	.FCO(un5_tx_busy_cry_26_Z),
	.S(un5_tx_busy_cry_26_S),
	.Y(un5_tx_busy_cry_26_Y),
	.B(gap_counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_26),
	.FCI(un5_tx_busy_cry_25_Z)
);
defparam un5_tx_busy_cry_26.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_27 (
	.FCO(un5_tx_busy_cry_27_Z),
	.S(un5_tx_busy_cry_27_S),
	.Y(un5_tx_busy_cry_27_Y),
	.B(gap_counter_Z[27]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_27),
	.FCI(un5_tx_busy_cry_26_Z)
);
defparam un5_tx_busy_cry_27.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_28 (
	.FCO(un5_tx_busy_cry_28_Z),
	.S(un5_tx_busy_cry_28_S),
	.Y(un5_tx_busy_cry_28_Y),
	.B(gap_counter_Z[28]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_28),
	.FCI(un5_tx_busy_cry_27_Z)
);
defparam un5_tx_busy_cry_28.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_29 (
	.FCO(un5_tx_busy_cry_29_Z),
	.S(un5_tx_busy_cry_29_S),
	.Y(un5_tx_busy_cry_29_Y),
	.B(gap_counter_Z[29]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_29),
	.FCI(un5_tx_busy_cry_28_Z)
);
defparam un5_tx_busy_cry_29.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_30 (
	.FCO(un5_tx_busy_cry_30_Z),
	.S(un5_tx_busy_cry_30_S),
	.Y(un5_tx_busy_cry_30_Y),
	.B(gap_counter_Z[30]),
	.C(GND),
	.D(GND),
	.A(un5_tx_busy_30),
	.FCI(un5_tx_busy_cry_29_Z)
);
defparam un5_tx_busy_cry_30.INIT=20'h5AA55;
// @26:285
  ARI1 un5_tx_busy_cry_31 (
	.FCO(un5_tx_busy_cry_31_Z),
	.S(un5_tx_busy_cry_31_S),
	.Y(un5_tx_busy_cry_31_Y),
	.B(gap_counter_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_tx_busy_cry_30_Z)
);
defparam un5_tx_busy_cry_31.INIT=20'h65500;
// @26:172
  ARI1 gap_counter_s_1147 (
	.FCO(gap_counter_s_1147_FCO),
	.S(gap_counter_s_1147_S),
	.Y(gap_counter_s_1147_Y),
	.B(gap_counter_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam gap_counter_s_1147.INIT=20'h4AA00;
// @26:172
  ARI1 \gap_counter_cry[0]  (
	.FCO(gap_counter_cry_Z[0]),
	.S(gap_counter_s[0]),
	.Y(gap_counter_cry_Y[0]),
	.B(gap_counter_Z[0]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_s_1147_FCO)
);
defparam \gap_counter_cry[0] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[1]  (
	.FCO(gap_counter_cry_Z[1]),
	.S(gap_counter_s[1]),
	.Y(gap_counter_cry_Y[1]),
	.B(gap_counter_Z[1]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[0])
);
defparam \gap_counter_cry[1] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[2]  (
	.FCO(gap_counter_cry_Z[2]),
	.S(gap_counter_s[2]),
	.Y(gap_counter_cry_Y[2]),
	.B(gap_counter_Z[2]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[1])
);
defparam \gap_counter_cry[2] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[3]  (
	.FCO(gap_counter_cry_Z[3]),
	.S(gap_counter_s[3]),
	.Y(gap_counter_cry_Y[3]),
	.B(gap_counter_Z[3]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[2])
);
defparam \gap_counter_cry[3] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[4]  (
	.FCO(gap_counter_cry_Z[4]),
	.S(gap_counter_s[4]),
	.Y(gap_counter_cry_Y[4]),
	.B(gap_counter_Z[4]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[3])
);
defparam \gap_counter_cry[4] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[5]  (
	.FCO(gap_counter_cry_Z[5]),
	.S(gap_counter_s[5]),
	.Y(gap_counter_cry_Y[5]),
	.B(gap_counter_Z[5]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[4])
);
defparam \gap_counter_cry[5] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[6]  (
	.FCO(gap_counter_cry_Z[6]),
	.S(gap_counter_s[6]),
	.Y(gap_counter_cry_Y[6]),
	.B(gap_counter_Z[6]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[5])
);
defparam \gap_counter_cry[6] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[7]  (
	.FCO(gap_counter_cry_Z[7]),
	.S(gap_counter_s[7]),
	.Y(gap_counter_cry_Y[7]),
	.B(gap_counter_Z[7]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[6])
);
defparam \gap_counter_cry[7] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[8]  (
	.FCO(gap_counter_cry_Z[8]),
	.S(gap_counter_s[8]),
	.Y(gap_counter_cry_Y[8]),
	.B(gap_counter_Z[8]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[7])
);
defparam \gap_counter_cry[8] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[9]  (
	.FCO(gap_counter_cry_Z[9]),
	.S(gap_counter_s[9]),
	.Y(gap_counter_cry_Y[9]),
	.B(gap_counter_Z[9]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[8])
);
defparam \gap_counter_cry[9] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[10]  (
	.FCO(gap_counter_cry_Z[10]),
	.S(gap_counter_s[10]),
	.Y(gap_counter_cry_Y[10]),
	.B(gap_counter_Z[10]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[9])
);
defparam \gap_counter_cry[10] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[11]  (
	.FCO(gap_counter_cry_Z[11]),
	.S(gap_counter_s[11]),
	.Y(gap_counter_cry_Y[11]),
	.B(gap_counter_Z[11]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[10])
);
defparam \gap_counter_cry[11] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[12]  (
	.FCO(gap_counter_cry_Z[12]),
	.S(gap_counter_s[12]),
	.Y(gap_counter_cry_Y[12]),
	.B(gap_counter_Z[12]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[11])
);
defparam \gap_counter_cry[12] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[13]  (
	.FCO(gap_counter_cry_Z[13]),
	.S(gap_counter_s[13]),
	.Y(gap_counter_cry_Y[13]),
	.B(gap_counter_Z[13]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[12])
);
defparam \gap_counter_cry[13] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[14]  (
	.FCO(gap_counter_cry_Z[14]),
	.S(gap_counter_s[14]),
	.Y(gap_counter_cry_Y[14]),
	.B(gap_counter_Z[14]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[13])
);
defparam \gap_counter_cry[14] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[15]  (
	.FCO(gap_counter_cry_Z[15]),
	.S(gap_counter_s[15]),
	.Y(gap_counter_cry_Y[15]),
	.B(gap_counter_Z[15]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[14])
);
defparam \gap_counter_cry[15] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[16]  (
	.FCO(gap_counter_cry_Z[16]),
	.S(gap_counter_s[16]),
	.Y(gap_counter_cry_Y[16]),
	.B(gap_counter_Z[16]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[15])
);
defparam \gap_counter_cry[16] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[17]  (
	.FCO(gap_counter_cry_Z[17]),
	.S(gap_counter_s[17]),
	.Y(gap_counter_cry_Y[17]),
	.B(gap_counter_Z[17]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[16])
);
defparam \gap_counter_cry[17] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[18]  (
	.FCO(gap_counter_cry_Z[18]),
	.S(gap_counter_s[18]),
	.Y(gap_counter_cry_Y[18]),
	.B(gap_counter_Z[18]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[17])
);
defparam \gap_counter_cry[18] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[19]  (
	.FCO(gap_counter_cry_Z[19]),
	.S(gap_counter_s[19]),
	.Y(gap_counter_cry_Y[19]),
	.B(gap_counter_Z[19]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[18])
);
defparam \gap_counter_cry[19] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[20]  (
	.FCO(gap_counter_cry_Z[20]),
	.S(gap_counter_s[20]),
	.Y(gap_counter_cry_Y[20]),
	.B(gap_counter_Z[20]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[19])
);
defparam \gap_counter_cry[20] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[21]  (
	.FCO(gap_counter_cry_Z[21]),
	.S(gap_counter_s[21]),
	.Y(gap_counter_cry_Y[21]),
	.B(gap_counter_Z[21]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[20])
);
defparam \gap_counter_cry[21] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[22]  (
	.FCO(gap_counter_cry_Z[22]),
	.S(gap_counter_s[22]),
	.Y(gap_counter_cry_Y[22]),
	.B(gap_counter_Z[22]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[21])
);
defparam \gap_counter_cry[22] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[23]  (
	.FCO(gap_counter_cry_Z[23]),
	.S(gap_counter_s[23]),
	.Y(gap_counter_cry_Y[23]),
	.B(gap_counter_Z[23]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[22])
);
defparam \gap_counter_cry[23] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[24]  (
	.FCO(gap_counter_cry_Z[24]),
	.S(gap_counter_s[24]),
	.Y(gap_counter_cry_Y[24]),
	.B(gap_counter_Z[24]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[23])
);
defparam \gap_counter_cry[24] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[25]  (
	.FCO(gap_counter_cry_Z[25]),
	.S(gap_counter_s[25]),
	.Y(gap_counter_cry_Y[25]),
	.B(gap_counter_Z[25]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[24])
);
defparam \gap_counter_cry[25] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[26]  (
	.FCO(gap_counter_cry_Z[26]),
	.S(gap_counter_s[26]),
	.Y(gap_counter_cry_Y[26]),
	.B(gap_counter_Z[26]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[25])
);
defparam \gap_counter_cry[26] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[27]  (
	.FCO(gap_counter_cry_Z[27]),
	.S(gap_counter_s[27]),
	.Y(gap_counter_cry_Y[27]),
	.B(gap_counter_Z[27]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[26])
);
defparam \gap_counter_cry[27] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[28]  (
	.FCO(gap_counter_cry_Z[28]),
	.S(gap_counter_s[28]),
	.Y(gap_counter_cry_Y[28]),
	.B(gap_counter_Z[28]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[27])
);
defparam \gap_counter_cry[28] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[29]  (
	.FCO(gap_counter_cry_Z[29]),
	.S(gap_counter_s[29]),
	.Y(gap_counter_cry_Y[29]),
	.B(gap_counter_Z[29]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[28])
);
defparam \gap_counter_cry[29] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_s[31]  (
	.FCO(gap_counter_s_FCO[31]),
	.S(gap_counter_s_Z[31]),
	.Y(gap_counter_s_Y[31]),
	.B(gap_counter_Z[31]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[30])
);
defparam \gap_counter_s[31] .INIT=20'h48800;
// @26:172
  ARI1 \gap_counter_cry[30]  (
	.FCO(gap_counter_cry_Z[30]),
	.S(gap_counter_s[30]),
	.Y(gap_counter_cry_Y[30]),
	.B(gap_counter_Z[30]),
	.C(gap_counter_lcry),
	.D(GND),
	.A(VCC),
	.FCI(gap_counter_cry_Z[29])
);
defparam \gap_counter_cry[30] .INIT=20'h48800;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[24]  (
	.FCO(PRDATA_1_7_1_1_co1[24]),
	.S(PRDATA_1_7_1_wmux_1_S[24]),
	.Y(PRDATA_1_7_1_wmux_1_Y[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[24]),
	.D(memory_22_Z[24]),
	.A(PRDATA_1_7_1_1_y0[24]),
	.FCI(PRDATA_1_7_1_1_co0[24])
);
defparam \PRDATA_1_7_1_wmux_1[24] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[24]  (
	.FCO(PRDATA_1_7_1_1_co0[24]),
	.S(PRDATA_1_7_1_1_wmux_S[24]),
	.Y(PRDATA_1_7_1_1_y0[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[24]),
	.D(memory_18_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[24] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[24]  (
	.FCO(PRDATA_1_7_1_2_co1[24]),
	.S(PRDATA_1_7_1_wmux_0_S[24]),
	.Y(PRDATA_1_7_1_wmux_0_Y[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[24]),
	.D(memory_20_Z[24]),
	.A(PRDATA_1_7_1_2_y0[24]),
	.FCI(PRDATA_1_7_1_2_co0[24])
);
defparam \PRDATA_1_7_1_wmux_0[24] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[24]  (
	.FCO(PRDATA_1_7_1_2_co0[24]),
	.S(PRDATA_1_7_1_2_wmux_S[24]),
	.Y(PRDATA_1_7_1_2_y0[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[24]),
	.D(memory_16_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[24] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[24]  (
	.FCO(PRDATA_1_14_1_1_co1[24]),
	.S(PRDATA_1_14_1_wmux_1_S[24]),
	.Y(PRDATA_1_14_1_wmux_1_Y[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[24]),
	.D(memory_23_Z[24]),
	.A(PRDATA_1_14_1_1_y0[24]),
	.FCI(PRDATA_1_14_1_1_co0[24])
);
defparam \PRDATA_1_14_1_wmux_1[24] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[24]  (
	.FCO(PRDATA_1_14_1_1_co0[24]),
	.S(PRDATA_1_14_1_1_wmux_S[24]),
	.Y(PRDATA_1_14_1_1_y0[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[24]),
	.D(memory_19_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[24] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[24]  (
	.FCO(PRDATA_1_14_1_2_co1[24]),
	.S(PRDATA_1_14_1_wmux_0_S[24]),
	.Y(PRDATA_1_14_1_wmux_0_Y[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[24]),
	.D(memory_21_Z[24]),
	.A(PRDATA_1_14_1_2_y0[24]),
	.FCI(PRDATA_1_14_1_2_co0[24])
);
defparam \PRDATA_1_14_1_wmux_0[24] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[24]  (
	.FCO(PRDATA_1_14_1_2_co0[24]),
	.S(PRDATA_1_14_1_2_wmux_S[24]),
	.Y(PRDATA_1_14_1_2_y0[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[24]),
	.D(memory_17_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[24] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[31]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[31]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[31]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[31]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[31]),
	.D(memory_22_Z[31]),
	.A(ShadowLoadReg_2_7_1_1_y0[31]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[31])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[31] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[31]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[31]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[31]),
	.Y(ShadowLoadReg_2_7_1_1_y0[31]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[31]),
	.D(memory_18_Z[31]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[31] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[31]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[31]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[31]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[31]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[31]),
	.D(memory_20_Z[31]),
	.A(ShadowLoadReg_2_7_1_2_y0[31]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[31])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[31] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[31]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[31]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[31]),
	.Y(ShadowLoadReg_2_7_1_2_y0[31]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[31]),
	.D(memory_16_Z[31]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[31] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[31]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[31]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[31]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[31]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[31]),
	.D(memory_23_Z[31]),
	.A(ShadowLoadReg_2_14_1_1_y0[31]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[31])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[31] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[31]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[31]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[31]),
	.Y(ShadowLoadReg_2_14_1_1_y0[31]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[31]),
	.D(memory_19_Z[31]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[31] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[31]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[31]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[31]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[31]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[31]),
	.D(memory_21_Z[31]),
	.A(ShadowLoadReg_2_14_1_2_y0[31]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[31])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[31] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[31]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[31]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[31]),
	.Y(ShadowLoadReg_2_14_1_2_y0[31]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[31]),
	.D(memory_17_Z[31]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[31] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[30]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[30]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[30]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[30]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[30]),
	.D(memory_22_Z[30]),
	.A(ShadowLoadReg_2_7_1_1_y0[30]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[30])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[30] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[30]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[30]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[30]),
	.Y(ShadowLoadReg_2_7_1_1_y0[30]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[30]),
	.D(memory_18_Z[30]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[30] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[30]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[30]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[30]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[30]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[30]),
	.D(memory_20_Z[30]),
	.A(ShadowLoadReg_2_7_1_2_y0[30]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[30])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[30] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[30]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[30]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[30]),
	.Y(ShadowLoadReg_2_7_1_2_y0[30]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[30]),
	.D(memory_16_Z[30]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[30] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[30]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[30]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[30]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[30]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[30]),
	.D(memory_23_Z[30]),
	.A(ShadowLoadReg_2_14_1_1_y0[30]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[30])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[30] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[30]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[30]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[30]),
	.Y(ShadowLoadReg_2_14_1_1_y0[30]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[30]),
	.D(memory_19_Z[30]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[30] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[30]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[30]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[30]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[30]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[30]),
	.D(memory_21_Z[30]),
	.A(ShadowLoadReg_2_14_1_2_y0[30]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[30])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[30] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[30]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[30]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[30]),
	.Y(ShadowLoadReg_2_14_1_2_y0[30]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[30]),
	.D(memory_17_Z[30]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[30] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[29]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[29]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[29]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[29]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[29]),
	.D(memory_22_Z[29]),
	.A(ShadowLoadReg_2_7_1_1_y0[29]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[29])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[29] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[29]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[29]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[29]),
	.Y(ShadowLoadReg_2_7_1_1_y0[29]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[29]),
	.D(memory_18_Z[29]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[29] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[29]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[29]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[29]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[29]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[29]),
	.D(memory_20_Z[29]),
	.A(ShadowLoadReg_2_7_1_2_y0[29]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[29])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[29] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[29]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[29]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[29]),
	.Y(ShadowLoadReg_2_7_1_2_y0[29]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[29]),
	.D(memory_16_Z[29]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[29] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[29]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[29]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[29]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[29]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[29]),
	.D(memory_23_Z[29]),
	.A(ShadowLoadReg_2_14_1_1_y0[29]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[29])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[29] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[29]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[29]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[29]),
	.Y(ShadowLoadReg_2_14_1_1_y0[29]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[29]),
	.D(memory_19_Z[29]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[29] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[29]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[29]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[29]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[29]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[29]),
	.D(memory_21_Z[29]),
	.A(ShadowLoadReg_2_14_1_2_y0[29]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[29])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[29] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[29]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[29]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[29]),
	.Y(ShadowLoadReg_2_14_1_2_y0[29]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[29]),
	.D(memory_17_Z[29]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[29] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[28]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[28]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[28]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[28]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[28]),
	.D(memory_22_Z[28]),
	.A(ShadowLoadReg_2_7_1_1_y0[28]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[28])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[28] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[28]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[28]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[28]),
	.Y(ShadowLoadReg_2_7_1_1_y0[28]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[28]),
	.D(memory_18_Z[28]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[28] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[28]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[28]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[28]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[28]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[28]),
	.D(memory_20_Z[28]),
	.A(ShadowLoadReg_2_7_1_2_y0[28]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[28])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[28] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[28]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[28]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[28]),
	.Y(ShadowLoadReg_2_7_1_2_y0[28]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[28]),
	.D(memory_16_Z[28]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[28] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[28]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[28]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[28]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[28]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[28]),
	.D(memory_23_Z[28]),
	.A(ShadowLoadReg_2_14_1_1_y0[28]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[28])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[28] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[28]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[28]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[28]),
	.Y(ShadowLoadReg_2_14_1_1_y0[28]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[28]),
	.D(memory_19_Z[28]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[28] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[28]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[28]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[28]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[28]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[28]),
	.D(memory_21_Z[28]),
	.A(ShadowLoadReg_2_14_1_2_y0[28]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[28])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[28] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[28]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[28]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[28]),
	.Y(ShadowLoadReg_2_14_1_2_y0[28]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[28]),
	.D(memory_17_Z[28]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[28] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[27]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[27]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[27]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[27]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[27]),
	.D(memory_22_Z[27]),
	.A(ShadowLoadReg_2_7_1_1_y0[27]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[27])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[27] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[27]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[27]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[27]),
	.Y(ShadowLoadReg_2_7_1_1_y0[27]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[27]),
	.D(memory_18_Z[27]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[27] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[27]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[27]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[27]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[27]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[27]),
	.D(memory_20_Z[27]),
	.A(ShadowLoadReg_2_7_1_2_y0[27]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[27])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[27] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[27]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[27]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[27]),
	.Y(ShadowLoadReg_2_7_1_2_y0[27]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[27]),
	.D(memory_16_Z[27]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[27] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[27]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[27]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[27]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[27]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[27]),
	.D(memory_23_Z[27]),
	.A(ShadowLoadReg_2_14_1_1_y0[27]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[27])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[27] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[27]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[27]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[27]),
	.Y(ShadowLoadReg_2_14_1_1_y0[27]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[27]),
	.D(memory_19_Z[27]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[27] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[27]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[27]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[27]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[27]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[27]),
	.D(memory_21_Z[27]),
	.A(ShadowLoadReg_2_14_1_2_y0[27]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[27])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[27] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[27]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[27]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[27]),
	.Y(ShadowLoadReg_2_14_1_2_y0[27]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[27]),
	.D(memory_17_Z[27]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[27] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[26]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[26]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[26]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[26]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[26]),
	.D(memory_22_Z[26]),
	.A(ShadowLoadReg_2_7_1_1_y0[26]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[26])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[26] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[26]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[26]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[26]),
	.Y(ShadowLoadReg_2_7_1_1_y0[26]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[26]),
	.D(memory_18_Z[26]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[26] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[26]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[26]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[26]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[26]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[26]),
	.D(memory_20_Z[26]),
	.A(ShadowLoadReg_2_7_1_2_y0[26]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[26])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[26] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[26]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[26]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[26]),
	.Y(ShadowLoadReg_2_7_1_2_y0[26]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[26]),
	.D(memory_16_Z[26]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[26] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[26]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[26]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[26]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[26]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[26]),
	.D(memory_23_Z[26]),
	.A(ShadowLoadReg_2_14_1_1_y0[26]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[26])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[26] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[26]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[26]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[26]),
	.Y(ShadowLoadReg_2_14_1_1_y0[26]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[26]),
	.D(memory_19_Z[26]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[26] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[26]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[26]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[26]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[26]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[26]),
	.D(memory_21_Z[26]),
	.A(ShadowLoadReg_2_14_1_2_y0[26]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[26])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[26] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[26]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[26]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[26]),
	.Y(ShadowLoadReg_2_14_1_2_y0[26]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[26]),
	.D(memory_17_Z[26]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[26] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[25]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[25]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[25]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[25]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[25]),
	.D(memory_22_Z[25]),
	.A(ShadowLoadReg_2_7_1_1_y0[25]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[25])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[25] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[25]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[25]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[25]),
	.Y(ShadowLoadReg_2_7_1_1_y0[25]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[25]),
	.D(memory_18_Z[25]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[25] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[25]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[25]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[25]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[25]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[25]),
	.D(memory_20_Z[25]),
	.A(ShadowLoadReg_2_7_1_2_y0[25]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[25])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[25] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[25]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[25]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[25]),
	.Y(ShadowLoadReg_2_7_1_2_y0[25]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[25]),
	.D(memory_16_Z[25]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[25] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[25]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[25]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[25]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[25]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[25]),
	.D(memory_23_Z[25]),
	.A(ShadowLoadReg_2_14_1_1_y0[25]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[25])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[25] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[25]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[25]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[25]),
	.Y(ShadowLoadReg_2_14_1_1_y0[25]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[25]),
	.D(memory_19_Z[25]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[25] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[25]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[25]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[25]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[25]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[25]),
	.D(memory_21_Z[25]),
	.A(ShadowLoadReg_2_14_1_2_y0[25]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[25])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[25] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[25]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[25]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[25]),
	.Y(ShadowLoadReg_2_14_1_2_y0[25]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[25]),
	.D(memory_17_Z[25]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[25] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[24]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[24]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[24]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[24]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[24]),
	.D(memory_22_Z[24]),
	.A(ShadowLoadReg_2_7_1_1_y0[24]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[24])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[24] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[24]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[24]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[24]),
	.Y(ShadowLoadReg_2_7_1_1_y0[24]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[24]),
	.D(memory_18_Z[24]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[24] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[24]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[24]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[24]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[24]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[24]),
	.D(memory_20_Z[24]),
	.A(ShadowLoadReg_2_7_1_2_y0[24]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[24])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[24] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[24]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[24]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[24]),
	.Y(ShadowLoadReg_2_7_1_2_y0[24]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[24]),
	.D(memory_16_Z[24]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[24] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[24]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[24]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[24]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[24]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[24]),
	.D(memory_23_Z[24]),
	.A(ShadowLoadReg_2_14_1_1_y0[24]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[24])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[24] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[24]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[24]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[24]),
	.Y(ShadowLoadReg_2_14_1_1_y0[24]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[24]),
	.D(memory_19_Z[24]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[24] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[24]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[24]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[24]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[24]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[24]),
	.D(memory_21_Z[24]),
	.A(ShadowLoadReg_2_14_1_2_y0[24]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[24])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[24] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[24]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[24]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[24]),
	.Y(ShadowLoadReg_2_14_1_2_y0[24]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[24]),
	.D(memory_17_Z[24]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[24] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[23]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[23]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[23]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[23]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[23]),
	.D(memory_22_Z[23]),
	.A(ShadowLoadReg_2_7_1_1_y0[23]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[23])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[23] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[23]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[23]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[23]),
	.Y(ShadowLoadReg_2_7_1_1_y0[23]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[23]),
	.D(memory_18_Z[23]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[23] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[23]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[23]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[23]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[23]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[23]),
	.D(memory_20_Z[23]),
	.A(ShadowLoadReg_2_7_1_2_y0[23]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[23])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[23] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[23]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[23]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[23]),
	.Y(ShadowLoadReg_2_7_1_2_y0[23]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[23]),
	.D(memory_16_Z[23]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[23] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[23]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[23]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[23]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[23]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[23]),
	.D(memory_23_Z[23]),
	.A(ShadowLoadReg_2_14_1_1_y0[23]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[23])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[23] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[23]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[23]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[23]),
	.Y(ShadowLoadReg_2_14_1_1_y0[23]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[23]),
	.D(memory_19_Z[23]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[23] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[23]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[23]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[23]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[23]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[23]),
	.D(memory_21_Z[23]),
	.A(ShadowLoadReg_2_14_1_2_y0[23]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[23])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[23] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[23]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[23]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[23]),
	.Y(ShadowLoadReg_2_14_1_2_y0[23]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[23]),
	.D(memory_17_Z[23]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[23] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[22]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[22]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[22]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[22]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[22]),
	.D(memory_22_Z[22]),
	.A(ShadowLoadReg_2_7_1_1_y0[22]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[22])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[22] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[22]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[22]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[22]),
	.Y(ShadowLoadReg_2_7_1_1_y0[22]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[22]),
	.D(memory_18_Z[22]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[22] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[22]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[22]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[22]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[22]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[22]),
	.D(memory_20_Z[22]),
	.A(ShadowLoadReg_2_7_1_2_y0[22]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[22])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[22] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[22]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[22]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[22]),
	.Y(ShadowLoadReg_2_7_1_2_y0[22]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[22]),
	.D(memory_16_Z[22]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[22] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[22]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[22]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[22]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[22]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[22]),
	.D(memory_23_Z[22]),
	.A(ShadowLoadReg_2_14_1_1_y0[22]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[22])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[22] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[22]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[22]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[22]),
	.Y(ShadowLoadReg_2_14_1_1_y0[22]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[22]),
	.D(memory_19_Z[22]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[22] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[22]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[22]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[22]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[22]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[22]),
	.D(memory_21_Z[22]),
	.A(ShadowLoadReg_2_14_1_2_y0[22]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[22])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[22] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[22]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[22]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[22]),
	.Y(ShadowLoadReg_2_14_1_2_y0[22]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[22]),
	.D(memory_17_Z[22]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[22] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[21]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[21]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[21]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[21]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[21]),
	.D(memory_22_Z[21]),
	.A(ShadowLoadReg_2_7_1_1_y0[21]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[21])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[21] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[21]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[21]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[21]),
	.Y(ShadowLoadReg_2_7_1_1_y0[21]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[21]),
	.D(memory_18_Z[21]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[21] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[21]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[21]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[21]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[21]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[21]),
	.D(memory_20_Z[21]),
	.A(ShadowLoadReg_2_7_1_2_y0[21]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[21])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[21] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[21]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[21]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[21]),
	.Y(ShadowLoadReg_2_7_1_2_y0[21]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[21]),
	.D(memory_16_Z[21]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[21] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[21]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[21]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[21]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[21]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[21]),
	.D(memory_23_Z[21]),
	.A(ShadowLoadReg_2_14_1_1_y0[21]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[21])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[21] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[21]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[21]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[21]),
	.Y(ShadowLoadReg_2_14_1_1_y0[21]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[21]),
	.D(memory_19_Z[21]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[21] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[21]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[21]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[21]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[21]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[21]),
	.D(memory_21_Z[21]),
	.A(ShadowLoadReg_2_14_1_2_y0[21]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[21])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[21] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[21]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[21]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[21]),
	.Y(ShadowLoadReg_2_14_1_2_y0[21]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[21]),
	.D(memory_17_Z[21]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[21] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[20]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[20]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[20]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[20]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[20]),
	.D(memory_22_Z[20]),
	.A(ShadowLoadReg_2_7_1_1_y0[20]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[20])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[20] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[20]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[20]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[20]),
	.Y(ShadowLoadReg_2_7_1_1_y0[20]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[20]),
	.D(memory_18_Z[20]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[20] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[20]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[20]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[20]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[20]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[20]),
	.D(memory_20_Z[20]),
	.A(ShadowLoadReg_2_7_1_2_y0[20]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[20])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[20] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[20]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[20]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[20]),
	.Y(ShadowLoadReg_2_7_1_2_y0[20]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[20]),
	.D(memory_16_Z[20]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[20] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[20]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[20]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[20]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[20]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[20]),
	.D(memory_23_Z[20]),
	.A(ShadowLoadReg_2_14_1_1_y0[20]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[20])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[20] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[20]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[20]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[20]),
	.Y(ShadowLoadReg_2_14_1_1_y0[20]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[20]),
	.D(memory_19_Z[20]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[20] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[20]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[20]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[20]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[20]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[20]),
	.D(memory_21_Z[20]),
	.A(ShadowLoadReg_2_14_1_2_y0[20]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[20])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[20] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[20]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[20]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[20]),
	.Y(ShadowLoadReg_2_14_1_2_y0[20]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[20]),
	.D(memory_17_Z[20]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[20] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[19]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[19]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[19]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[19]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[19]),
	.D(memory_22_Z[19]),
	.A(ShadowLoadReg_2_7_1_1_y0[19]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[19])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[19] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[19]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[19]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[19]),
	.Y(ShadowLoadReg_2_7_1_1_y0[19]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[19]),
	.D(memory_18_Z[19]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[19] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[19]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[19]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[19]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[19]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[19]),
	.D(memory_20_Z[19]),
	.A(ShadowLoadReg_2_7_1_2_y0[19]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[19])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[19] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[19]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[19]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[19]),
	.Y(ShadowLoadReg_2_7_1_2_y0[19]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[19]),
	.D(memory_16_Z[19]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[19] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[19]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[19]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[19]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[19]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[19]),
	.D(memory_23_Z[19]),
	.A(ShadowLoadReg_2_14_1_1_y0[19]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[19])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[19] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[19]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[19]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[19]),
	.Y(ShadowLoadReg_2_14_1_1_y0[19]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[19]),
	.D(memory_19_Z[19]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[19] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[19]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[19]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[19]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[19]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[19]),
	.D(memory_21_Z[19]),
	.A(ShadowLoadReg_2_14_1_2_y0[19]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[19])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[19] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[19]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[19]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[19]),
	.Y(ShadowLoadReg_2_14_1_2_y0[19]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[19]),
	.D(memory_17_Z[19]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[19] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[18]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[18]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[18]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[18]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[18]),
	.D(memory_22_Z[18]),
	.A(ShadowLoadReg_2_7_1_1_y0[18]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[18])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[18] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[18]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[18]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[18]),
	.Y(ShadowLoadReg_2_7_1_1_y0[18]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[18]),
	.D(memory_18_Z[18]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[18] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[18]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[18]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[18]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[18]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[18]),
	.D(memory_20_Z[18]),
	.A(ShadowLoadReg_2_7_1_2_y0[18]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[18])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[18] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[18]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[18]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[18]),
	.Y(ShadowLoadReg_2_7_1_2_y0[18]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[18]),
	.D(memory_16_Z[18]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[18] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[18]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[18]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[18]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[18]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[18]),
	.D(memory_23_Z[18]),
	.A(ShadowLoadReg_2_14_1_1_y0[18]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[18])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[18] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[18]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[18]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[18]),
	.Y(ShadowLoadReg_2_14_1_1_y0[18]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[18]),
	.D(memory_19_Z[18]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[18] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[18]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[18]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[18]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[18]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[18]),
	.D(memory_21_Z[18]),
	.A(ShadowLoadReg_2_14_1_2_y0[18]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[18])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[18] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[18]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[18]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[18]),
	.Y(ShadowLoadReg_2_14_1_2_y0[18]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[18]),
	.D(memory_17_Z[18]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[18] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[17]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[17]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[17]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[17]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[17]),
	.D(memory_22_Z[17]),
	.A(ShadowLoadReg_2_7_1_1_y0[17]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[17])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[17] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[17]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[17]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[17]),
	.Y(ShadowLoadReg_2_7_1_1_y0[17]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[17]),
	.D(memory_18_Z[17]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[17] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[17]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[17]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[17]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[17]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[17]),
	.D(memory_20_Z[17]),
	.A(ShadowLoadReg_2_7_1_2_y0[17]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[17])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[17] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[17]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[17]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[17]),
	.Y(ShadowLoadReg_2_7_1_2_y0[17]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[17]),
	.D(memory_16_Z[17]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[17] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[17]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[17]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[17]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[17]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[17]),
	.D(memory_23_Z[17]),
	.A(ShadowLoadReg_2_14_1_1_y0[17]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[17])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[17] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[17]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[17]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[17]),
	.Y(ShadowLoadReg_2_14_1_1_y0[17]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[17]),
	.D(memory_19_Z[17]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[17] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[17]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[17]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[17]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[17]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[17]),
	.D(memory_21_Z[17]),
	.A(ShadowLoadReg_2_14_1_2_y0[17]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[17])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[17] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[17]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[17]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[17]),
	.Y(ShadowLoadReg_2_14_1_2_y0[17]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[17]),
	.D(memory_17_Z[17]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[17] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[16]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[16]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[16]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[16]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[16]),
	.D(memory_22_Z[16]),
	.A(ShadowLoadReg_2_7_1_1_y0[16]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[16])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[16] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[16]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[16]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[16]),
	.Y(ShadowLoadReg_2_7_1_1_y0[16]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[16]),
	.D(memory_18_Z[16]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[16] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[16]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[16]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[16]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[16]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[16]),
	.D(memory_20_Z[16]),
	.A(ShadowLoadReg_2_7_1_2_y0[16]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[16])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[16] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[16]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[16]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[16]),
	.Y(ShadowLoadReg_2_7_1_2_y0[16]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[16]),
	.D(memory_16_Z[16]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[16] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[16]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[16]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[16]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[16]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[16]),
	.D(memory_23_Z[16]),
	.A(ShadowLoadReg_2_14_1_1_y0[16]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[16])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[16] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[16]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[16]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[16]),
	.Y(ShadowLoadReg_2_14_1_1_y0[16]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[16]),
	.D(memory_19_Z[16]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[16] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[16]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[16]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[16]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[16]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[16]),
	.D(memory_21_Z[16]),
	.A(ShadowLoadReg_2_14_1_2_y0[16]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[16])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[16] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[16]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[16]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[16]),
	.Y(ShadowLoadReg_2_14_1_2_y0[16]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[16]),
	.D(memory_17_Z[16]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[16] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[15]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[15]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[15]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[15]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[15]),
	.D(memory_22_Z[15]),
	.A(ShadowLoadReg_2_7_1_1_y0[15]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[15])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[15] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[15]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[15]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[15]),
	.Y(ShadowLoadReg_2_7_1_1_y0[15]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[15]),
	.D(memory_18_Z[15]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[15] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[15]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[15]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[15]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[15]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[15]),
	.D(memory_20_Z[15]),
	.A(ShadowLoadReg_2_7_1_2_y0[15]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[15])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[15] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[15]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[15]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[15]),
	.Y(ShadowLoadReg_2_7_1_2_y0[15]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[15]),
	.D(memory_16_Z[15]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[15] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[15]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[15]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[15]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[15]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[15]),
	.D(memory_23_Z[15]),
	.A(ShadowLoadReg_2_14_1_1_y0[15]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[15])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[15] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[15]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[15]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[15]),
	.Y(ShadowLoadReg_2_14_1_1_y0[15]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[15]),
	.D(memory_19_Z[15]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[15] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[15]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[15]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[15]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[15]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[15]),
	.D(memory_21_Z[15]),
	.A(ShadowLoadReg_2_14_1_2_y0[15]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[15])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[15] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[15]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[15]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[15]),
	.Y(ShadowLoadReg_2_14_1_2_y0[15]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[15]),
	.D(memory_17_Z[15]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[15] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[14]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[14]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[14]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[14]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[14]),
	.D(memory_22_Z[14]),
	.A(ShadowLoadReg_2_7_1_1_y0[14]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[14])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[14] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[14]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[14]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[14]),
	.Y(ShadowLoadReg_2_7_1_1_y0[14]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[14]),
	.D(memory_18_Z[14]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[14] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[14]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[14]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[14]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[14]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[14]),
	.D(memory_20_Z[14]),
	.A(ShadowLoadReg_2_7_1_2_y0[14]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[14])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[14] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[14]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[14]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[14]),
	.Y(ShadowLoadReg_2_7_1_2_y0[14]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[14]),
	.D(memory_16_Z[14]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[14] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[14]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[14]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[14]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[14]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[14]),
	.D(memory_23_Z[14]),
	.A(ShadowLoadReg_2_14_1_1_y0[14]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[14])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[14] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[14]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[14]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[14]),
	.Y(ShadowLoadReg_2_14_1_1_y0[14]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[14]),
	.D(memory_19_Z[14]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[14] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[14]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[14]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[14]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[14]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[14]),
	.D(memory_21_Z[14]),
	.A(ShadowLoadReg_2_14_1_2_y0[14]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[14])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[14] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[14]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[14]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[14]),
	.Y(ShadowLoadReg_2_14_1_2_y0[14]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[14]),
	.D(memory_17_Z[14]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[14] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[13]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[13]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[13]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[13]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[13]),
	.D(memory_22_Z[13]),
	.A(ShadowLoadReg_2_7_1_1_y0[13]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[13])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[13] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[13]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[13]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[13]),
	.Y(ShadowLoadReg_2_7_1_1_y0[13]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[13]),
	.D(memory_18_Z[13]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[13] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[13]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[13]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[13]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[13]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[13]),
	.D(memory_20_Z[13]),
	.A(ShadowLoadReg_2_7_1_2_y0[13]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[13])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[13] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[13]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[13]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[13]),
	.Y(ShadowLoadReg_2_7_1_2_y0[13]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[13]),
	.D(memory_16_Z[13]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[13] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[13]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[13]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[13]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[13]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[13]),
	.D(memory_23_Z[13]),
	.A(ShadowLoadReg_2_14_1_1_y0[13]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[13])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[13] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[13]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[13]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[13]),
	.Y(ShadowLoadReg_2_14_1_1_y0[13]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[13]),
	.D(memory_19_Z[13]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[13] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[13]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[13]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[13]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[13]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[13]),
	.D(memory_21_Z[13]),
	.A(ShadowLoadReg_2_14_1_2_y0[13]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[13])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[13] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[13]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[13]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[13]),
	.Y(ShadowLoadReg_2_14_1_2_y0[13]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[13]),
	.D(memory_17_Z[13]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[13] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[12]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[12]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[12]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[12]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[12]),
	.D(memory_22_Z[12]),
	.A(ShadowLoadReg_2_7_1_1_y0[12]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[12])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[12] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[12]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[12]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[12]),
	.Y(ShadowLoadReg_2_7_1_1_y0[12]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[12]),
	.D(memory_18_Z[12]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[12] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[12]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[12]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[12]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[12]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[12]),
	.D(memory_20_Z[12]),
	.A(ShadowLoadReg_2_7_1_2_y0[12]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[12])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[12] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[12]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[12]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[12]),
	.Y(ShadowLoadReg_2_7_1_2_y0[12]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[12]),
	.D(memory_16_Z[12]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[12] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[12]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[12]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[12]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[12]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[12]),
	.D(memory_23_Z[12]),
	.A(ShadowLoadReg_2_14_1_1_y0[12]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[12])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[12] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[12]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[12]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[12]),
	.Y(ShadowLoadReg_2_14_1_1_y0[12]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[12]),
	.D(memory_19_Z[12]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[12] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[12]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[12]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[12]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[12]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[12]),
	.D(memory_21_Z[12]),
	.A(ShadowLoadReg_2_14_1_2_y0[12]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[12])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[12] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[12]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[12]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[12]),
	.Y(ShadowLoadReg_2_14_1_2_y0[12]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[12]),
	.D(memory_17_Z[12]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[12] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[11]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[11]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[11]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[11]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[11]),
	.D(memory_22_Z[11]),
	.A(ShadowLoadReg_2_7_1_1_y0[11]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[11])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[11] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[11]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[11]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[11]),
	.Y(ShadowLoadReg_2_7_1_1_y0[11]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[11]),
	.D(memory_18_Z[11]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[11] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[11]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[11]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[11]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[11]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[11]),
	.D(memory_20_Z[11]),
	.A(ShadowLoadReg_2_7_1_2_y0[11]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[11])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[11] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[11]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[11]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[11]),
	.Y(ShadowLoadReg_2_7_1_2_y0[11]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[11]),
	.D(memory_16_Z[11]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[11] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[11]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[11]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[11]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[11]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[11]),
	.D(memory_23_Z[11]),
	.A(ShadowLoadReg_2_14_1_1_y0[11]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[11])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[11] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[11]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[11]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[11]),
	.Y(ShadowLoadReg_2_14_1_1_y0[11]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[11]),
	.D(memory_19_Z[11]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[11] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[11]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[11]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[11]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[11]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[11]),
	.D(memory_21_Z[11]),
	.A(ShadowLoadReg_2_14_1_2_y0[11]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[11])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[11] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[11]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[11]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[11]),
	.Y(ShadowLoadReg_2_14_1_2_y0[11]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[11]),
	.D(memory_17_Z[11]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[11] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[10]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[10]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[10]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[10]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[10]),
	.D(memory_22_Z[10]),
	.A(ShadowLoadReg_2_7_1_1_y0[10]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[10])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[10] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[10]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[10]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[10]),
	.Y(ShadowLoadReg_2_7_1_1_y0[10]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[10]),
	.D(memory_18_Z[10]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[10] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[10]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[10]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[10]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[10]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[10]),
	.D(memory_20_Z[10]),
	.A(ShadowLoadReg_2_7_1_2_y0[10]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[10])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[10] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[10]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[10]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[10]),
	.Y(ShadowLoadReg_2_7_1_2_y0[10]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[10]),
	.D(memory_16_Z[10]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[10] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[10]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[10]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[10]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[10]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[10]),
	.D(memory_23_Z[10]),
	.A(ShadowLoadReg_2_14_1_1_y0[10]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[10])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[10] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[10]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[10]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[10]),
	.Y(ShadowLoadReg_2_14_1_1_y0[10]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[10]),
	.D(memory_19_Z[10]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[10] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[10]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[10]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[10]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[10]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[10]),
	.D(memory_21_Z[10]),
	.A(ShadowLoadReg_2_14_1_2_y0[10]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[10])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[10] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[10]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[10]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[10]),
	.Y(ShadowLoadReg_2_14_1_2_y0[10]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[10]),
	.D(memory_17_Z[10]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[10] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[9]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[9]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[9]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[9]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[9]),
	.D(memory_22_Z[9]),
	.A(ShadowLoadReg_2_7_1_1_y0[9]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[9])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[9] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[9]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[9]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[9]),
	.Y(ShadowLoadReg_2_7_1_1_y0[9]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[9]),
	.D(memory_18_Z[9]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[9] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[9]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[9]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[9]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[9]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[9]),
	.D(memory_20_Z[9]),
	.A(ShadowLoadReg_2_7_1_2_y0[9]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[9])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[9] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[9]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[9]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[9]),
	.Y(ShadowLoadReg_2_7_1_2_y0[9]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[9]),
	.D(memory_16_Z[9]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[9] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[9]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[9]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[9]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[9]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[9]),
	.D(memory_23_Z[9]),
	.A(ShadowLoadReg_2_14_1_1_y0[9]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[9])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[9] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[9]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[9]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[9]),
	.Y(ShadowLoadReg_2_14_1_1_y0[9]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[9]),
	.D(memory_19_Z[9]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[9] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[9]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[9]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[9]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[9]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[9]),
	.D(memory_21_Z[9]),
	.A(ShadowLoadReg_2_14_1_2_y0[9]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[9])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[9] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[9]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[9]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[9]),
	.Y(ShadowLoadReg_2_14_1_2_y0[9]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[9]),
	.D(memory_17_Z[9]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[9] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[8]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[8]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[8]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[8]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[8]),
	.D(memory_22_Z[8]),
	.A(ShadowLoadReg_2_7_1_1_y0[8]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[8])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[8] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[8]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[8]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[8]),
	.Y(ShadowLoadReg_2_7_1_1_y0[8]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[8]),
	.D(memory_18_Z[8]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[8] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[8]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[8]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[8]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[8]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[8]),
	.D(memory_20_Z[8]),
	.A(ShadowLoadReg_2_7_1_2_y0[8]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[8])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[8] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[8]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[8]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[8]),
	.Y(ShadowLoadReg_2_7_1_2_y0[8]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[8]),
	.D(memory_16_Z[8]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[8] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[8]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[8]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[8]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[8]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[8]),
	.D(memory_23_Z[8]),
	.A(ShadowLoadReg_2_14_1_1_y0[8]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[8])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[8] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[8]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[8]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[8]),
	.Y(ShadowLoadReg_2_14_1_1_y0[8]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[8]),
	.D(memory_19_Z[8]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[8] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[8]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[8]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[8]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[8]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[8]),
	.D(memory_21_Z[8]),
	.A(ShadowLoadReg_2_14_1_2_y0[8]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[8])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[8] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[8]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[8]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[8]),
	.Y(ShadowLoadReg_2_14_1_2_y0[8]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[8]),
	.D(memory_17_Z[8]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[8] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[7]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[7]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[7]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[7]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[7]),
	.D(memory_22_Z[7]),
	.A(ShadowLoadReg_2_7_1_1_y0[7]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[7])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[7] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[7]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[7]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[7]),
	.Y(ShadowLoadReg_2_7_1_1_y0[7]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[7]),
	.D(memory_18_Z[7]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[7] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[7]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[7]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[7]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[7]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[7]),
	.D(memory_20_Z[7]),
	.A(ShadowLoadReg_2_7_1_2_y0[7]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[7])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[7] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[7]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[7]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[7]),
	.Y(ShadowLoadReg_2_7_1_2_y0[7]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[7]),
	.D(memory_16_Z[7]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[7] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[7]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[7]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[7]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[7]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[7]),
	.D(memory_23_Z[7]),
	.A(ShadowLoadReg_2_14_1_1_y0[7]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[7])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[7] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[7]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[7]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[7]),
	.Y(ShadowLoadReg_2_14_1_1_y0[7]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[7]),
	.D(memory_19_Z[7]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[7] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[7]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[7]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[7]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[7]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[7]),
	.D(memory_21_Z[7]),
	.A(ShadowLoadReg_2_14_1_2_y0[7]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[7])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[7] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[7]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[7]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[7]),
	.Y(ShadowLoadReg_2_14_1_2_y0[7]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[7]),
	.D(memory_17_Z[7]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[7] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[6]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[6]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[6]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[6]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[6]),
	.D(memory_22_Z[6]),
	.A(ShadowLoadReg_2_7_1_1_y0[6]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[6])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[6] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[6]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[6]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[6]),
	.Y(ShadowLoadReg_2_7_1_1_y0[6]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[6]),
	.D(memory_18_Z[6]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[6] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[6]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[6]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[6]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[6]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[6]),
	.D(memory_20_Z[6]),
	.A(ShadowLoadReg_2_7_1_2_y0[6]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[6])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[6] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[6]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[6]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[6]),
	.Y(ShadowLoadReg_2_7_1_2_y0[6]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[6]),
	.D(memory_16_Z[6]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[6] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[6]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[6]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[6]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[6]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[6]),
	.D(memory_23_Z[6]),
	.A(ShadowLoadReg_2_14_1_1_y0[6]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[6])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[6] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[6]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[6]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[6]),
	.Y(ShadowLoadReg_2_14_1_1_y0[6]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[6]),
	.D(memory_19_Z[6]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[6] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[6]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[6]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[6]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[6]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[6]),
	.D(memory_21_Z[6]),
	.A(ShadowLoadReg_2_14_1_2_y0[6]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[6])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[6] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[6]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[6]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[6]),
	.Y(ShadowLoadReg_2_14_1_2_y0[6]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[6]),
	.D(memory_17_Z[6]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[6] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[5]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[5]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[5]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[5]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[5]),
	.D(memory_22_Z[5]),
	.A(ShadowLoadReg_2_7_1_1_y0[5]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[5])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[5] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[5]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[5]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[5]),
	.Y(ShadowLoadReg_2_7_1_1_y0[5]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[5]),
	.D(memory_18_Z[5]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[5] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[5]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[5]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[5]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[5]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[5]),
	.D(memory_20_Z[5]),
	.A(ShadowLoadReg_2_7_1_2_y0[5]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[5])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[5] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[5]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[5]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[5]),
	.Y(ShadowLoadReg_2_7_1_2_y0[5]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[5]),
	.D(memory_16_Z[5]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[5] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[5]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[5]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[5]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[5]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[5]),
	.D(memory_23_Z[5]),
	.A(ShadowLoadReg_2_14_1_1_y0[5]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[5])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[5] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[5]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[5]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[5]),
	.Y(ShadowLoadReg_2_14_1_1_y0[5]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[5]),
	.D(memory_19_Z[5]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[5] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[5]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[5]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[5]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[5]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[5]),
	.D(memory_21_Z[5]),
	.A(ShadowLoadReg_2_14_1_2_y0[5]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[5])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[5] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[5]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[5]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[5]),
	.Y(ShadowLoadReg_2_14_1_2_y0[5]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[5]),
	.D(memory_17_Z[5]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[5] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[4]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[4]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[4]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[4]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[4]),
	.D(memory_22_Z[4]),
	.A(ShadowLoadReg_2_7_1_1_y0[4]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[4])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[4] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[4]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[4]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[4]),
	.Y(ShadowLoadReg_2_7_1_1_y0[4]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[4]),
	.D(memory_18_Z[4]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[4] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[4]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[4]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[4]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[4]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[4]),
	.D(memory_20_Z[4]),
	.A(ShadowLoadReg_2_7_1_2_y0[4]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[4])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[4] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[4]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[4]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[4]),
	.Y(ShadowLoadReg_2_7_1_2_y0[4]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[4]),
	.D(memory_16_Z[4]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[4] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[4]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[4]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[4]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[4]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[4]),
	.D(memory_23_Z[4]),
	.A(ShadowLoadReg_2_14_1_1_y0[4]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[4])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[4] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[4]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[4]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[4]),
	.Y(ShadowLoadReg_2_14_1_1_y0[4]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[4]),
	.D(memory_19_Z[4]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[4] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[4]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[4]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[4]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[4]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[4]),
	.D(memory_21_Z[4]),
	.A(ShadowLoadReg_2_14_1_2_y0[4]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[4])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[4] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[4]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[4]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[4]),
	.Y(ShadowLoadReg_2_14_1_2_y0[4]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[4]),
	.D(memory_17_Z[4]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[4] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[3]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[3]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[3]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[3]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[3]),
	.D(memory_22_Z[3]),
	.A(ShadowLoadReg_2_7_1_1_y0[3]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[3])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[3] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[3]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[3]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[3]),
	.Y(ShadowLoadReg_2_7_1_1_y0[3]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[3]),
	.D(memory_18_Z[3]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[3] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[3]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[3]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[3]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[3]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[3]),
	.D(memory_20_Z[3]),
	.A(ShadowLoadReg_2_7_1_2_y0[3]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[3])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[3] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[3]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[3]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[3]),
	.Y(ShadowLoadReg_2_7_1_2_y0[3]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[3]),
	.D(memory_16_Z[3]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[3] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[3]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[3]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[3]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[3]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[3]),
	.D(memory_23_Z[3]),
	.A(ShadowLoadReg_2_14_1_1_y0[3]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[3])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[3] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[3]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[3]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[3]),
	.Y(ShadowLoadReg_2_14_1_1_y0[3]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[3]),
	.D(memory_19_Z[3]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[3] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[3]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[3]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[3]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[3]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[3]),
	.D(memory_21_Z[3]),
	.A(ShadowLoadReg_2_14_1_2_y0[3]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[3])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[3] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[3]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[3]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[3]),
	.Y(ShadowLoadReg_2_14_1_2_y0[3]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[3]),
	.D(memory_17_Z[3]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[3] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[2]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[2]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[2]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[2]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[2]),
	.D(memory_22_Z[2]),
	.A(ShadowLoadReg_2_7_1_1_y0[2]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[2])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[2] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[2]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[2]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[2]),
	.Y(ShadowLoadReg_2_7_1_1_y0[2]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[2]),
	.D(memory_18_Z[2]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[2] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[2]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[2]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[2]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[2]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[2]),
	.D(memory_20_Z[2]),
	.A(ShadowLoadReg_2_7_1_2_y0[2]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[2])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[2] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[2]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[2]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[2]),
	.Y(ShadowLoadReg_2_7_1_2_y0[2]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[2]),
	.D(memory_16_Z[2]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[2] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[2]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[2]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[2]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[2]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[2]),
	.D(memory_23_Z[2]),
	.A(ShadowLoadReg_2_14_1_1_y0[2]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[2])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[2] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[2]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[2]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[2]),
	.Y(ShadowLoadReg_2_14_1_1_y0[2]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[2]),
	.D(memory_19_Z[2]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[2] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[2]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[2]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[2]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[2]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[2]),
	.D(memory_21_Z[2]),
	.A(ShadowLoadReg_2_14_1_2_y0[2]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[2])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[2] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[2]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[2]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[2]),
	.Y(ShadowLoadReg_2_14_1_2_y0[2]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[2]),
	.D(memory_17_Z[2]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[2] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[1]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[1]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[1]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[1]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[1]),
	.D(memory_22_Z[1]),
	.A(ShadowLoadReg_2_7_1_1_y0[1]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[1])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[1] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[1]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[1]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[1]),
	.Y(ShadowLoadReg_2_7_1_1_y0[1]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[1]),
	.D(memory_18_Z[1]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[1] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[1]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[1]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[1]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[1]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[1]),
	.D(memory_20_Z[1]),
	.A(ShadowLoadReg_2_7_1_2_y0[1]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[1])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[1] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[1]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[1]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[1]),
	.Y(ShadowLoadReg_2_7_1_2_y0[1]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[1]),
	.D(memory_16_Z[1]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[1] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[1]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[1]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[1]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[1]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[1]),
	.D(memory_23_Z[1]),
	.A(ShadowLoadReg_2_14_1_1_y0[1]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[1])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[1] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[1]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[1]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[1]),
	.Y(ShadowLoadReg_2_14_1_1_y0[1]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[1]),
	.D(memory_19_Z[1]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[1] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[1]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[1]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[1]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[1]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[1]),
	.D(memory_21_Z[1]),
	.A(ShadowLoadReg_2_14_1_2_y0[1]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[1])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[1] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[1]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[1]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[1]),
	.Y(ShadowLoadReg_2_14_1_2_y0[1]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[1]),
	.D(memory_17_Z[1]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[1] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_1[0]  (
	.FCO(ShadowLoadReg_2_7_1_1_co1[0]),
	.S(ShadowLoadReg_2_7_1_wmux_1_S[0]),
	.Y(ShadowLoadReg_2_7_1_wmux_1_Y[0]),
	.B(row_2_Z[2]),
	.C(memory_6_Z[0]),
	.D(memory_22_Z[0]),
	.A(ShadowLoadReg_2_7_1_1_y0[0]),
	.FCI(ShadowLoadReg_2_7_1_1_co0[0])
);
defparam \ShadowLoadReg_2_7_1_wmux_1[0] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_1_wmux[0]  (
	.FCO(ShadowLoadReg_2_7_1_1_co0[0]),
	.S(ShadowLoadReg_2_7_1_1_wmux_S[0]),
	.Y(ShadowLoadReg_2_7_1_1_y0[0]),
	.B(row_2_Z[2]),
	.C(memory_2_Z[0]),
	.D(memory_18_Z[0]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_1_wmux[0] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_wmux_0[0]  (
	.FCO(ShadowLoadReg_2_7_1_2_co1[0]),
	.S(ShadowLoadReg_2_7_1_wmux_0_S[0]),
	.Y(ShadowLoadReg_2_7_1_wmux_0_Y[0]),
	.B(row_2_Z[2]),
	.C(memory_4_Z[0]),
	.D(memory_20_Z[0]),
	.A(ShadowLoadReg_2_7_1_2_y0[0]),
	.FCI(ShadowLoadReg_2_7_1_2_co0[0])
);
defparam \ShadowLoadReg_2_7_1_wmux_0[0] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_7_1_2_wmux[0]  (
	.FCO(ShadowLoadReg_2_7_1_2_co0[0]),
	.S(ShadowLoadReg_2_7_1_2_wmux_S[0]),
	.Y(ShadowLoadReg_2_7_1_2_y0[0]),
	.B(row_2_Z[2]),
	.C(memory_0_Z[0]),
	.D(memory_16_Z[0]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_7_1_2_wmux[0] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_1[0]  (
	.FCO(ShadowLoadReg_2_14_1_1_co1[0]),
	.S(ShadowLoadReg_2_14_1_wmux_1_S[0]),
	.Y(ShadowLoadReg_2_14_1_wmux_1_Y[0]),
	.B(row_2_Z[2]),
	.C(memory_7_Z[0]),
	.D(memory_23_Z[0]),
	.A(ShadowLoadReg_2_14_1_1_y0[0]),
	.FCI(ShadowLoadReg_2_14_1_1_co0[0])
);
defparam \ShadowLoadReg_2_14_1_wmux_1[0] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_1_wmux[0]  (
	.FCO(ShadowLoadReg_2_14_1_1_co0[0]),
	.S(ShadowLoadReg_2_14_1_1_wmux_S[0]),
	.Y(ShadowLoadReg_2_14_1_1_y0[0]),
	.B(row_2_Z[2]),
	.C(memory_3_Z[0]),
	.D(memory_19_Z[0]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_1_wmux[0] .INIT=20'h0FA44;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_wmux_0[0]  (
	.FCO(ShadowLoadReg_2_14_1_2_co1[0]),
	.S(ShadowLoadReg_2_14_1_wmux_0_S[0]),
	.Y(ShadowLoadReg_2_14_1_wmux_0_Y[0]),
	.B(row_2_Z[2]),
	.C(memory_5_Z[0]),
	.D(memory_21_Z[0]),
	.A(ShadowLoadReg_2_14_1_2_y0[0]),
	.FCI(ShadowLoadReg_2_14_1_2_co0[0])
);
defparam \ShadowLoadReg_2_14_1_wmux_0[0] .INIT=20'h0F588;
// @26:301
  ARI1 \ShadowLoadReg_2_14_1_2_wmux[0]  (
	.FCO(ShadowLoadReg_2_14_1_2_co0[0]),
	.S(ShadowLoadReg_2_14_1_2_wmux_S[0]),
	.Y(ShadowLoadReg_2_14_1_2_y0[0]),
	.B(row_2_Z[2]),
	.C(memory_1_Z[0]),
	.D(memory_17_Z[0]),
	.A(row_2_Z[4]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_14_1_2_wmux[0] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[31]  (
	.FCO(PRDATA_1_7_1_1_co1[31]),
	.S(PRDATA_1_7_1_wmux_1_S[31]),
	.Y(PRDATA_1_7_1_wmux_1_Y[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[31]),
	.D(memory_22_Z[31]),
	.A(PRDATA_1_7_1_1_y0[31]),
	.FCI(PRDATA_1_7_1_1_co0[31])
);
defparam \PRDATA_1_7_1_wmux_1[31] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[31]  (
	.FCO(PRDATA_1_7_1_1_co0[31]),
	.S(PRDATA_1_7_1_1_wmux_S[31]),
	.Y(PRDATA_1_7_1_1_y0[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[31]),
	.D(memory_18_Z[31]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[31] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[31]  (
	.FCO(PRDATA_1_7_1_2_co1[31]),
	.S(PRDATA_1_7_1_wmux_0_S[31]),
	.Y(PRDATA_1_7_1_wmux_0_Y[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[31]),
	.D(memory_20_Z[31]),
	.A(PRDATA_1_7_1_2_y0[31]),
	.FCI(PRDATA_1_7_1_2_co0[31])
);
defparam \PRDATA_1_7_1_wmux_0[31] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[31]  (
	.FCO(PRDATA_1_7_1_2_co0[31]),
	.S(PRDATA_1_7_1_2_wmux_S[31]),
	.Y(PRDATA_1_7_1_2_y0[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[31]),
	.D(memory_16_Z[31]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[31] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[31]  (
	.FCO(PRDATA_1_14_1_1_co1[31]),
	.S(PRDATA_1_14_1_wmux_1_S[31]),
	.Y(PRDATA_1_14_1_wmux_1_Y[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[31]),
	.D(memory_23_Z[31]),
	.A(PRDATA_1_14_1_1_y0[31]),
	.FCI(PRDATA_1_14_1_1_co0[31])
);
defparam \PRDATA_1_14_1_wmux_1[31] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[31]  (
	.FCO(PRDATA_1_14_1_1_co0[31]),
	.S(PRDATA_1_14_1_1_wmux_S[31]),
	.Y(PRDATA_1_14_1_1_y0[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[31]),
	.D(memory_19_Z[31]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[31] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[31]  (
	.FCO(PRDATA_1_14_1_2_co1[31]),
	.S(PRDATA_1_14_1_wmux_0_S[31]),
	.Y(PRDATA_1_14_1_wmux_0_Y[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[31]),
	.D(memory_21_Z[31]),
	.A(PRDATA_1_14_1_2_y0[31]),
	.FCI(PRDATA_1_14_1_2_co0[31])
);
defparam \PRDATA_1_14_1_wmux_0[31] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[31]  (
	.FCO(PRDATA_1_14_1_2_co0[31]),
	.S(PRDATA_1_14_1_2_wmux_S[31]),
	.Y(PRDATA_1_14_1_2_y0[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[31]),
	.D(memory_17_Z[31]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[31] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[30]  (
	.FCO(PRDATA_1_7_1_1_co1[30]),
	.S(PRDATA_1_7_1_wmux_1_S[30]),
	.Y(PRDATA_1_7_1_wmux_1_Y[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[30]),
	.D(memory_22_Z[30]),
	.A(PRDATA_1_7_1_1_y0[30]),
	.FCI(PRDATA_1_7_1_1_co0[30])
);
defparam \PRDATA_1_7_1_wmux_1[30] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[30]  (
	.FCO(PRDATA_1_7_1_1_co0[30]),
	.S(PRDATA_1_7_1_1_wmux_S[30]),
	.Y(PRDATA_1_7_1_1_y0[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[30]),
	.D(memory_18_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[30] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[30]  (
	.FCO(PRDATA_1_7_1_2_co1[30]),
	.S(PRDATA_1_7_1_wmux_0_S[30]),
	.Y(PRDATA_1_7_1_wmux_0_Y[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[30]),
	.D(memory_20_Z[30]),
	.A(PRDATA_1_7_1_2_y0[30]),
	.FCI(PRDATA_1_7_1_2_co0[30])
);
defparam \PRDATA_1_7_1_wmux_0[30] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[30]  (
	.FCO(PRDATA_1_7_1_2_co0[30]),
	.S(PRDATA_1_7_1_2_wmux_S[30]),
	.Y(PRDATA_1_7_1_2_y0[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[30]),
	.D(memory_16_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[30] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[30]  (
	.FCO(PRDATA_1_14_1_1_co1[30]),
	.S(PRDATA_1_14_1_wmux_1_S[30]),
	.Y(PRDATA_1_14_1_wmux_1_Y[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[30]),
	.D(memory_23_Z[30]),
	.A(PRDATA_1_14_1_1_y0[30]),
	.FCI(PRDATA_1_14_1_1_co0[30])
);
defparam \PRDATA_1_14_1_wmux_1[30] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[30]  (
	.FCO(PRDATA_1_14_1_1_co0[30]),
	.S(PRDATA_1_14_1_1_wmux_S[30]),
	.Y(PRDATA_1_14_1_1_y0[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[30]),
	.D(memory_19_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[30] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[30]  (
	.FCO(PRDATA_1_14_1_2_co1[30]),
	.S(PRDATA_1_14_1_wmux_0_S[30]),
	.Y(PRDATA_1_14_1_wmux_0_Y[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[30]),
	.D(memory_21_Z[30]),
	.A(PRDATA_1_14_1_2_y0[30]),
	.FCI(PRDATA_1_14_1_2_co0[30])
);
defparam \PRDATA_1_14_1_wmux_0[30] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[30]  (
	.FCO(PRDATA_1_14_1_2_co0[30]),
	.S(PRDATA_1_14_1_2_wmux_S[30]),
	.Y(PRDATA_1_14_1_2_y0[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[30]),
	.D(memory_17_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[30] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[29]  (
	.FCO(PRDATA_1_7_1_1_co1[29]),
	.S(PRDATA_1_7_1_wmux_1_S[29]),
	.Y(PRDATA_1_7_1_wmux_1_Y[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[29]),
	.D(memory_22_Z[29]),
	.A(PRDATA_1_7_1_1_y0[29]),
	.FCI(PRDATA_1_7_1_1_co0[29])
);
defparam \PRDATA_1_7_1_wmux_1[29] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[29]  (
	.FCO(PRDATA_1_7_1_1_co0[29]),
	.S(PRDATA_1_7_1_1_wmux_S[29]),
	.Y(PRDATA_1_7_1_1_y0[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[29]),
	.D(memory_18_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[29] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[29]  (
	.FCO(PRDATA_1_7_1_2_co1[29]),
	.S(PRDATA_1_7_1_wmux_0_S[29]),
	.Y(PRDATA_1_7_1_wmux_0_Y[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[29]),
	.D(memory_20_Z[29]),
	.A(PRDATA_1_7_1_2_y0[29]),
	.FCI(PRDATA_1_7_1_2_co0[29])
);
defparam \PRDATA_1_7_1_wmux_0[29] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[29]  (
	.FCO(PRDATA_1_7_1_2_co0[29]),
	.S(PRDATA_1_7_1_2_wmux_S[29]),
	.Y(PRDATA_1_7_1_2_y0[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[29]),
	.D(memory_16_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[29] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[29]  (
	.FCO(PRDATA_1_14_1_1_co1[29]),
	.S(PRDATA_1_14_1_wmux_1_S[29]),
	.Y(PRDATA_1_14_1_wmux_1_Y[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[29]),
	.D(memory_23_Z[29]),
	.A(PRDATA_1_14_1_1_y0[29]),
	.FCI(PRDATA_1_14_1_1_co0[29])
);
defparam \PRDATA_1_14_1_wmux_1[29] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[29]  (
	.FCO(PRDATA_1_14_1_1_co0[29]),
	.S(PRDATA_1_14_1_1_wmux_S[29]),
	.Y(PRDATA_1_14_1_1_y0[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[29]),
	.D(memory_19_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[29] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[29]  (
	.FCO(PRDATA_1_14_1_2_co1[29]),
	.S(PRDATA_1_14_1_wmux_0_S[29]),
	.Y(PRDATA_1_14_1_wmux_0_Y[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[29]),
	.D(memory_21_Z[29]),
	.A(PRDATA_1_14_1_2_y0[29]),
	.FCI(PRDATA_1_14_1_2_co0[29])
);
defparam \PRDATA_1_14_1_wmux_0[29] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[29]  (
	.FCO(PRDATA_1_14_1_2_co0[29]),
	.S(PRDATA_1_14_1_2_wmux_S[29]),
	.Y(PRDATA_1_14_1_2_y0[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[29]),
	.D(memory_17_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[29] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[28]  (
	.FCO(PRDATA_1_7_1_1_co1[28]),
	.S(PRDATA_1_7_1_wmux_1_S[28]),
	.Y(PRDATA_1_7_1_wmux_1_Y[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[28]),
	.D(memory_22_Z[28]),
	.A(PRDATA_1_7_1_1_y0[28]),
	.FCI(PRDATA_1_7_1_1_co0[28])
);
defparam \PRDATA_1_7_1_wmux_1[28] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[28]  (
	.FCO(PRDATA_1_7_1_1_co0[28]),
	.S(PRDATA_1_7_1_1_wmux_S[28]),
	.Y(PRDATA_1_7_1_1_y0[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[28]),
	.D(memory_18_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[28] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[28]  (
	.FCO(PRDATA_1_7_1_2_co1[28]),
	.S(PRDATA_1_7_1_wmux_0_S[28]),
	.Y(PRDATA_1_7_1_wmux_0_Y[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[28]),
	.D(memory_20_Z[28]),
	.A(PRDATA_1_7_1_2_y0[28]),
	.FCI(PRDATA_1_7_1_2_co0[28])
);
defparam \PRDATA_1_7_1_wmux_0[28] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[28]  (
	.FCO(PRDATA_1_7_1_2_co0[28]),
	.S(PRDATA_1_7_1_2_wmux_S[28]),
	.Y(PRDATA_1_7_1_2_y0[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[28]),
	.D(memory_16_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[28] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[28]  (
	.FCO(PRDATA_1_14_1_1_co1[28]),
	.S(PRDATA_1_14_1_wmux_1_S[28]),
	.Y(PRDATA_1_14_1_wmux_1_Y[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[28]),
	.D(memory_23_Z[28]),
	.A(PRDATA_1_14_1_1_y0[28]),
	.FCI(PRDATA_1_14_1_1_co0[28])
);
defparam \PRDATA_1_14_1_wmux_1[28] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[28]  (
	.FCO(PRDATA_1_14_1_1_co0[28]),
	.S(PRDATA_1_14_1_1_wmux_S[28]),
	.Y(PRDATA_1_14_1_1_y0[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[28]),
	.D(memory_19_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[28] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[28]  (
	.FCO(PRDATA_1_14_1_2_co1[28]),
	.S(PRDATA_1_14_1_wmux_0_S[28]),
	.Y(PRDATA_1_14_1_wmux_0_Y[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[28]),
	.D(memory_21_Z[28]),
	.A(PRDATA_1_14_1_2_y0[28]),
	.FCI(PRDATA_1_14_1_2_co0[28])
);
defparam \PRDATA_1_14_1_wmux_0[28] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[28]  (
	.FCO(PRDATA_1_14_1_2_co0[28]),
	.S(PRDATA_1_14_1_2_wmux_S[28]),
	.Y(PRDATA_1_14_1_2_y0[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[28]),
	.D(memory_17_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[28] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[27]  (
	.FCO(PRDATA_1_7_1_1_co1[27]),
	.S(PRDATA_1_7_1_wmux_1_S[27]),
	.Y(PRDATA_1_7_1_wmux_1_Y[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[27]),
	.D(memory_22_Z[27]),
	.A(PRDATA_1_7_1_1_y0[27]),
	.FCI(PRDATA_1_7_1_1_co0[27])
);
defparam \PRDATA_1_7_1_wmux_1[27] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[27]  (
	.FCO(PRDATA_1_7_1_1_co0[27]),
	.S(PRDATA_1_7_1_1_wmux_S[27]),
	.Y(PRDATA_1_7_1_1_y0[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[27]),
	.D(memory_18_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[27] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[27]  (
	.FCO(PRDATA_1_7_1_2_co1[27]),
	.S(PRDATA_1_7_1_wmux_0_S[27]),
	.Y(PRDATA_1_7_1_wmux_0_Y[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[27]),
	.D(memory_20_Z[27]),
	.A(PRDATA_1_7_1_2_y0[27]),
	.FCI(PRDATA_1_7_1_2_co0[27])
);
defparam \PRDATA_1_7_1_wmux_0[27] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[27]  (
	.FCO(PRDATA_1_7_1_2_co0[27]),
	.S(PRDATA_1_7_1_2_wmux_S[27]),
	.Y(PRDATA_1_7_1_2_y0[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[27]),
	.D(memory_16_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[27] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[27]  (
	.FCO(PRDATA_1_14_1_1_co1[27]),
	.S(PRDATA_1_14_1_wmux_1_S[27]),
	.Y(PRDATA_1_14_1_wmux_1_Y[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[27]),
	.D(memory_23_Z[27]),
	.A(PRDATA_1_14_1_1_y0[27]),
	.FCI(PRDATA_1_14_1_1_co0[27])
);
defparam \PRDATA_1_14_1_wmux_1[27] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[27]  (
	.FCO(PRDATA_1_14_1_1_co0[27]),
	.S(PRDATA_1_14_1_1_wmux_S[27]),
	.Y(PRDATA_1_14_1_1_y0[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[27]),
	.D(memory_19_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[27] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[27]  (
	.FCO(PRDATA_1_14_1_2_co1[27]),
	.S(PRDATA_1_14_1_wmux_0_S[27]),
	.Y(PRDATA_1_14_1_wmux_0_Y[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[27]),
	.D(memory_21_Z[27]),
	.A(PRDATA_1_14_1_2_y0[27]),
	.FCI(PRDATA_1_14_1_2_co0[27])
);
defparam \PRDATA_1_14_1_wmux_0[27] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[27]  (
	.FCO(PRDATA_1_14_1_2_co0[27]),
	.S(PRDATA_1_14_1_2_wmux_S[27]),
	.Y(PRDATA_1_14_1_2_y0[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[27]),
	.D(memory_17_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[27] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[26]  (
	.FCO(PRDATA_1_7_1_1_co1[26]),
	.S(PRDATA_1_7_1_wmux_1_S[26]),
	.Y(PRDATA_1_7_1_wmux_1_Y[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[26]),
	.D(memory_22_Z[26]),
	.A(PRDATA_1_7_1_1_y0[26]),
	.FCI(PRDATA_1_7_1_1_co0[26])
);
defparam \PRDATA_1_7_1_wmux_1[26] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[26]  (
	.FCO(PRDATA_1_7_1_1_co0[26]),
	.S(PRDATA_1_7_1_1_wmux_S[26]),
	.Y(PRDATA_1_7_1_1_y0[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[26]),
	.D(memory_18_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[26] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[26]  (
	.FCO(PRDATA_1_7_1_2_co1[26]),
	.S(PRDATA_1_7_1_wmux_0_S[26]),
	.Y(PRDATA_1_7_1_wmux_0_Y[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[26]),
	.D(memory_20_Z[26]),
	.A(PRDATA_1_7_1_2_y0[26]),
	.FCI(PRDATA_1_7_1_2_co0[26])
);
defparam \PRDATA_1_7_1_wmux_0[26] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[26]  (
	.FCO(PRDATA_1_7_1_2_co0[26]),
	.S(PRDATA_1_7_1_2_wmux_S[26]),
	.Y(PRDATA_1_7_1_2_y0[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[26]),
	.D(memory_16_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[26] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[26]  (
	.FCO(PRDATA_1_14_1_1_co1[26]),
	.S(PRDATA_1_14_1_wmux_1_S[26]),
	.Y(PRDATA_1_14_1_wmux_1_Y[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[26]),
	.D(memory_23_Z[26]),
	.A(PRDATA_1_14_1_1_y0[26]),
	.FCI(PRDATA_1_14_1_1_co0[26])
);
defparam \PRDATA_1_14_1_wmux_1[26] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[26]  (
	.FCO(PRDATA_1_14_1_1_co0[26]),
	.S(PRDATA_1_14_1_1_wmux_S[26]),
	.Y(PRDATA_1_14_1_1_y0[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[26]),
	.D(memory_19_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[26] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[26]  (
	.FCO(PRDATA_1_14_1_2_co1[26]),
	.S(PRDATA_1_14_1_wmux_0_S[26]),
	.Y(PRDATA_1_14_1_wmux_0_Y[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[26]),
	.D(memory_21_Z[26]),
	.A(PRDATA_1_14_1_2_y0[26]),
	.FCI(PRDATA_1_14_1_2_co0[26])
);
defparam \PRDATA_1_14_1_wmux_0[26] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[26]  (
	.FCO(PRDATA_1_14_1_2_co0[26]),
	.S(PRDATA_1_14_1_2_wmux_S[26]),
	.Y(PRDATA_1_14_1_2_y0[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[26]),
	.D(memory_17_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[26] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[25]  (
	.FCO(PRDATA_1_7_1_1_co1[25]),
	.S(PRDATA_1_7_1_wmux_1_S[25]),
	.Y(PRDATA_1_7_1_wmux_1_Y[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[25]),
	.D(memory_22_Z[25]),
	.A(PRDATA_1_7_1_1_y0[25]),
	.FCI(PRDATA_1_7_1_1_co0[25])
);
defparam \PRDATA_1_7_1_wmux_1[25] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[25]  (
	.FCO(PRDATA_1_7_1_1_co0[25]),
	.S(PRDATA_1_7_1_1_wmux_S[25]),
	.Y(PRDATA_1_7_1_1_y0[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[25]),
	.D(memory_18_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[25] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[25]  (
	.FCO(PRDATA_1_7_1_2_co1[25]),
	.S(PRDATA_1_7_1_wmux_0_S[25]),
	.Y(PRDATA_1_7_1_wmux_0_Y[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[25]),
	.D(memory_20_Z[25]),
	.A(PRDATA_1_7_1_2_y0[25]),
	.FCI(PRDATA_1_7_1_2_co0[25])
);
defparam \PRDATA_1_7_1_wmux_0[25] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[25]  (
	.FCO(PRDATA_1_7_1_2_co0[25]),
	.S(PRDATA_1_7_1_2_wmux_S[25]),
	.Y(PRDATA_1_7_1_2_y0[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[25]),
	.D(memory_16_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[25] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[25]  (
	.FCO(PRDATA_1_14_1_1_co1[25]),
	.S(PRDATA_1_14_1_wmux_1_S[25]),
	.Y(PRDATA_1_14_1_wmux_1_Y[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[25]),
	.D(memory_23_Z[25]),
	.A(PRDATA_1_14_1_1_y0[25]),
	.FCI(PRDATA_1_14_1_1_co0[25])
);
defparam \PRDATA_1_14_1_wmux_1[25] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[25]  (
	.FCO(PRDATA_1_14_1_1_co0[25]),
	.S(PRDATA_1_14_1_1_wmux_S[25]),
	.Y(PRDATA_1_14_1_1_y0[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[25]),
	.D(memory_19_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[25] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[25]  (
	.FCO(PRDATA_1_14_1_2_co1[25]),
	.S(PRDATA_1_14_1_wmux_0_S[25]),
	.Y(PRDATA_1_14_1_wmux_0_Y[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[25]),
	.D(memory_21_Z[25]),
	.A(PRDATA_1_14_1_2_y0[25]),
	.FCI(PRDATA_1_14_1_2_co0[25])
);
defparam \PRDATA_1_14_1_wmux_0[25] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[25]  (
	.FCO(PRDATA_1_14_1_2_co0[25]),
	.S(PRDATA_1_14_1_2_wmux_S[25]),
	.Y(PRDATA_1_14_1_2_y0[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[25]),
	.D(memory_17_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[25] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[23]  (
	.FCO(PRDATA_1_7_1_1_co1[23]),
	.S(PRDATA_1_7_1_wmux_1_S[23]),
	.Y(PRDATA_1_7_1_wmux_1_Y[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[23]),
	.D(memory_22_Z[23]),
	.A(PRDATA_1_7_1_1_y0[23]),
	.FCI(PRDATA_1_7_1_1_co0[23])
);
defparam \PRDATA_1_7_1_wmux_1[23] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[23]  (
	.FCO(PRDATA_1_7_1_1_co0[23]),
	.S(PRDATA_1_7_1_1_wmux_S[23]),
	.Y(PRDATA_1_7_1_1_y0[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[23]),
	.D(memory_18_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[23] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[23]  (
	.FCO(PRDATA_1_7_1_2_co1[23]),
	.S(PRDATA_1_7_1_wmux_0_S[23]),
	.Y(PRDATA_1_7_1_wmux_0_Y[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[23]),
	.D(memory_20_Z[23]),
	.A(PRDATA_1_7_1_2_y0[23]),
	.FCI(PRDATA_1_7_1_2_co0[23])
);
defparam \PRDATA_1_7_1_wmux_0[23] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[23]  (
	.FCO(PRDATA_1_7_1_2_co0[23]),
	.S(PRDATA_1_7_1_2_wmux_S[23]),
	.Y(PRDATA_1_7_1_2_y0[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[23]),
	.D(memory_16_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[23] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[23]  (
	.FCO(PRDATA_1_14_1_1_co1[23]),
	.S(PRDATA_1_14_1_wmux_1_S[23]),
	.Y(PRDATA_1_14_1_wmux_1_Y[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[23]),
	.D(memory_23_Z[23]),
	.A(PRDATA_1_14_1_1_y0[23]),
	.FCI(PRDATA_1_14_1_1_co0[23])
);
defparam \PRDATA_1_14_1_wmux_1[23] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[23]  (
	.FCO(PRDATA_1_14_1_1_co0[23]),
	.S(PRDATA_1_14_1_1_wmux_S[23]),
	.Y(PRDATA_1_14_1_1_y0[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[23]),
	.D(memory_19_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[23] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[23]  (
	.FCO(PRDATA_1_14_1_2_co1[23]),
	.S(PRDATA_1_14_1_wmux_0_S[23]),
	.Y(PRDATA_1_14_1_wmux_0_Y[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[23]),
	.D(memory_21_Z[23]),
	.A(PRDATA_1_14_1_2_y0[23]),
	.FCI(PRDATA_1_14_1_2_co0[23])
);
defparam \PRDATA_1_14_1_wmux_0[23] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[23]  (
	.FCO(PRDATA_1_14_1_2_co0[23]),
	.S(PRDATA_1_14_1_2_wmux_S[23]),
	.Y(PRDATA_1_14_1_2_y0[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[23]),
	.D(memory_17_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[23] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[22]  (
	.FCO(PRDATA_1_7_1_1_co1[22]),
	.S(PRDATA_1_7_1_wmux_1_S[22]),
	.Y(PRDATA_1_7_1_wmux_1_Y[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[22]),
	.D(memory_22_Z[22]),
	.A(PRDATA_1_7_1_1_y0[22]),
	.FCI(PRDATA_1_7_1_1_co0[22])
);
defparam \PRDATA_1_7_1_wmux_1[22] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[22]  (
	.FCO(PRDATA_1_7_1_1_co0[22]),
	.S(PRDATA_1_7_1_1_wmux_S[22]),
	.Y(PRDATA_1_7_1_1_y0[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[22]),
	.D(memory_18_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[22] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[22]  (
	.FCO(PRDATA_1_7_1_2_co1[22]),
	.S(PRDATA_1_7_1_wmux_0_S[22]),
	.Y(PRDATA_1_7_1_wmux_0_Y[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[22]),
	.D(memory_20_Z[22]),
	.A(PRDATA_1_7_1_2_y0[22]),
	.FCI(PRDATA_1_7_1_2_co0[22])
);
defparam \PRDATA_1_7_1_wmux_0[22] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[22]  (
	.FCO(PRDATA_1_7_1_2_co0[22]),
	.S(PRDATA_1_7_1_2_wmux_S[22]),
	.Y(PRDATA_1_7_1_2_y0[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[22]),
	.D(memory_16_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[22] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[22]  (
	.FCO(PRDATA_1_14_1_1_co1[22]),
	.S(PRDATA_1_14_1_wmux_1_S[22]),
	.Y(PRDATA_1_14_1_wmux_1_Y[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[22]),
	.D(memory_23_Z[22]),
	.A(PRDATA_1_14_1_1_y0[22]),
	.FCI(PRDATA_1_14_1_1_co0[22])
);
defparam \PRDATA_1_14_1_wmux_1[22] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[22]  (
	.FCO(PRDATA_1_14_1_1_co0[22]),
	.S(PRDATA_1_14_1_1_wmux_S[22]),
	.Y(PRDATA_1_14_1_1_y0[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[22]),
	.D(memory_19_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[22] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[22]  (
	.FCO(PRDATA_1_14_1_2_co1[22]),
	.S(PRDATA_1_14_1_wmux_0_S[22]),
	.Y(PRDATA_1_14_1_wmux_0_Y[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[22]),
	.D(memory_21_Z[22]),
	.A(PRDATA_1_14_1_2_y0[22]),
	.FCI(PRDATA_1_14_1_2_co0[22])
);
defparam \PRDATA_1_14_1_wmux_0[22] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[22]  (
	.FCO(PRDATA_1_14_1_2_co0[22]),
	.S(PRDATA_1_14_1_2_wmux_S[22]),
	.Y(PRDATA_1_14_1_2_y0[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[22]),
	.D(memory_17_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[22] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[21]  (
	.FCO(PRDATA_1_7_1_1_co1[21]),
	.S(PRDATA_1_7_1_wmux_1_S[21]),
	.Y(PRDATA_1_7_1_wmux_1_Y[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[21]),
	.D(memory_22_Z[21]),
	.A(PRDATA_1_7_1_1_y0[21]),
	.FCI(PRDATA_1_7_1_1_co0[21])
);
defparam \PRDATA_1_7_1_wmux_1[21] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[21]  (
	.FCO(PRDATA_1_7_1_1_co0[21]),
	.S(PRDATA_1_7_1_1_wmux_S[21]),
	.Y(PRDATA_1_7_1_1_y0[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[21]),
	.D(memory_18_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[21] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[21]  (
	.FCO(PRDATA_1_7_1_2_co1[21]),
	.S(PRDATA_1_7_1_wmux_0_S[21]),
	.Y(PRDATA_1_7_1_wmux_0_Y[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[21]),
	.D(memory_20_Z[21]),
	.A(PRDATA_1_7_1_2_y0[21]),
	.FCI(PRDATA_1_7_1_2_co0[21])
);
defparam \PRDATA_1_7_1_wmux_0[21] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[21]  (
	.FCO(PRDATA_1_7_1_2_co0[21]),
	.S(PRDATA_1_7_1_2_wmux_S[21]),
	.Y(PRDATA_1_7_1_2_y0[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[21]),
	.D(memory_16_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[21] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[21]  (
	.FCO(PRDATA_1_14_1_1_co1[21]),
	.S(PRDATA_1_14_1_wmux_1_S[21]),
	.Y(PRDATA_1_14_1_wmux_1_Y[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[21]),
	.D(memory_23_Z[21]),
	.A(PRDATA_1_14_1_1_y0[21]),
	.FCI(PRDATA_1_14_1_1_co0[21])
);
defparam \PRDATA_1_14_1_wmux_1[21] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[21]  (
	.FCO(PRDATA_1_14_1_1_co0[21]),
	.S(PRDATA_1_14_1_1_wmux_S[21]),
	.Y(PRDATA_1_14_1_1_y0[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[21]),
	.D(memory_19_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[21] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[21]  (
	.FCO(PRDATA_1_14_1_2_co1[21]),
	.S(PRDATA_1_14_1_wmux_0_S[21]),
	.Y(PRDATA_1_14_1_wmux_0_Y[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[21]),
	.D(memory_21_Z[21]),
	.A(PRDATA_1_14_1_2_y0[21]),
	.FCI(PRDATA_1_14_1_2_co0[21])
);
defparam \PRDATA_1_14_1_wmux_0[21] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[21]  (
	.FCO(PRDATA_1_14_1_2_co0[21]),
	.S(PRDATA_1_14_1_2_wmux_S[21]),
	.Y(PRDATA_1_14_1_2_y0[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[21]),
	.D(memory_17_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[21] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[20]  (
	.FCO(PRDATA_1_7_1_1_co1[20]),
	.S(PRDATA_1_7_1_wmux_1_S[20]),
	.Y(PRDATA_1_7_1_wmux_1_Y[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[20]),
	.D(memory_22_Z[20]),
	.A(PRDATA_1_7_1_1_y0[20]),
	.FCI(PRDATA_1_7_1_1_co0[20])
);
defparam \PRDATA_1_7_1_wmux_1[20] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[20]  (
	.FCO(PRDATA_1_7_1_1_co0[20]),
	.S(PRDATA_1_7_1_1_wmux_S[20]),
	.Y(PRDATA_1_7_1_1_y0[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[20]),
	.D(memory_18_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[20] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[20]  (
	.FCO(PRDATA_1_7_1_2_co1[20]),
	.S(PRDATA_1_7_1_wmux_0_S[20]),
	.Y(PRDATA_1_7_1_wmux_0_Y[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[20]),
	.D(memory_20_Z[20]),
	.A(PRDATA_1_7_1_2_y0[20]),
	.FCI(PRDATA_1_7_1_2_co0[20])
);
defparam \PRDATA_1_7_1_wmux_0[20] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[20]  (
	.FCO(PRDATA_1_7_1_2_co0[20]),
	.S(PRDATA_1_7_1_2_wmux_S[20]),
	.Y(PRDATA_1_7_1_2_y0[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[20]),
	.D(memory_16_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[20] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[20]  (
	.FCO(PRDATA_1_14_1_1_co1[20]),
	.S(PRDATA_1_14_1_wmux_1_S[20]),
	.Y(PRDATA_1_14_1_wmux_1_Y[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[20]),
	.D(memory_23_Z[20]),
	.A(PRDATA_1_14_1_1_y0[20]),
	.FCI(PRDATA_1_14_1_1_co0[20])
);
defparam \PRDATA_1_14_1_wmux_1[20] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[20]  (
	.FCO(PRDATA_1_14_1_1_co0[20]),
	.S(PRDATA_1_14_1_1_wmux_S[20]),
	.Y(PRDATA_1_14_1_1_y0[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[20]),
	.D(memory_19_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[20] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[20]  (
	.FCO(PRDATA_1_14_1_2_co1[20]),
	.S(PRDATA_1_14_1_wmux_0_S[20]),
	.Y(PRDATA_1_14_1_wmux_0_Y[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[20]),
	.D(memory_21_Z[20]),
	.A(PRDATA_1_14_1_2_y0[20]),
	.FCI(PRDATA_1_14_1_2_co0[20])
);
defparam \PRDATA_1_14_1_wmux_0[20] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[20]  (
	.FCO(PRDATA_1_14_1_2_co0[20]),
	.S(PRDATA_1_14_1_2_wmux_S[20]),
	.Y(PRDATA_1_14_1_2_y0[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[20]),
	.D(memory_17_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[20] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[19]  (
	.FCO(PRDATA_1_7_1_1_co1[19]),
	.S(PRDATA_1_7_1_wmux_1_S[19]),
	.Y(PRDATA_1_7_1_wmux_1_Y[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[19]),
	.D(memory_22_Z[19]),
	.A(PRDATA_1_7_1_1_y0[19]),
	.FCI(PRDATA_1_7_1_1_co0[19])
);
defparam \PRDATA_1_7_1_wmux_1[19] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[19]  (
	.FCO(PRDATA_1_7_1_1_co0[19]),
	.S(PRDATA_1_7_1_1_wmux_S[19]),
	.Y(PRDATA_1_7_1_1_y0[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[19]),
	.D(memory_18_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[19] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[19]  (
	.FCO(PRDATA_1_7_1_2_co1[19]),
	.S(PRDATA_1_7_1_wmux_0_S[19]),
	.Y(PRDATA_1_7_1_wmux_0_Y[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[19]),
	.D(memory_20_Z[19]),
	.A(PRDATA_1_7_1_2_y0[19]),
	.FCI(PRDATA_1_7_1_2_co0[19])
);
defparam \PRDATA_1_7_1_wmux_0[19] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[19]  (
	.FCO(PRDATA_1_7_1_2_co0[19]),
	.S(PRDATA_1_7_1_2_wmux_S[19]),
	.Y(PRDATA_1_7_1_2_y0[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[19]),
	.D(memory_16_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[19] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[19]  (
	.FCO(PRDATA_1_14_1_1_co1[19]),
	.S(PRDATA_1_14_1_wmux_1_S[19]),
	.Y(PRDATA_1_14_1_wmux_1_Y[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[19]),
	.D(memory_23_Z[19]),
	.A(PRDATA_1_14_1_1_y0[19]),
	.FCI(PRDATA_1_14_1_1_co0[19])
);
defparam \PRDATA_1_14_1_wmux_1[19] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[19]  (
	.FCO(PRDATA_1_14_1_1_co0[19]),
	.S(PRDATA_1_14_1_1_wmux_S[19]),
	.Y(PRDATA_1_14_1_1_y0[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[19]),
	.D(memory_19_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[19] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[19]  (
	.FCO(PRDATA_1_14_1_2_co1[19]),
	.S(PRDATA_1_14_1_wmux_0_S[19]),
	.Y(PRDATA_1_14_1_wmux_0_Y[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[19]),
	.D(memory_21_Z[19]),
	.A(PRDATA_1_14_1_2_y0[19]),
	.FCI(PRDATA_1_14_1_2_co0[19])
);
defparam \PRDATA_1_14_1_wmux_0[19] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[19]  (
	.FCO(PRDATA_1_14_1_2_co0[19]),
	.S(PRDATA_1_14_1_2_wmux_S[19]),
	.Y(PRDATA_1_14_1_2_y0[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[19]),
	.D(memory_17_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[19] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[18]  (
	.FCO(PRDATA_1_7_1_1_co1[18]),
	.S(PRDATA_1_7_1_wmux_1_S[18]),
	.Y(PRDATA_1_7_1_wmux_1_Y[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[18]),
	.D(memory_22_Z[18]),
	.A(PRDATA_1_7_1_1_y0[18]),
	.FCI(PRDATA_1_7_1_1_co0[18])
);
defparam \PRDATA_1_7_1_wmux_1[18] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[18]  (
	.FCO(PRDATA_1_7_1_1_co0[18]),
	.S(PRDATA_1_7_1_1_wmux_S[18]),
	.Y(PRDATA_1_7_1_1_y0[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[18]),
	.D(memory_18_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[18] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[18]  (
	.FCO(PRDATA_1_7_1_2_co1[18]),
	.S(PRDATA_1_7_1_wmux_0_S[18]),
	.Y(PRDATA_1_7_1_wmux_0_Y[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[18]),
	.D(memory_20_Z[18]),
	.A(PRDATA_1_7_1_2_y0[18]),
	.FCI(PRDATA_1_7_1_2_co0[18])
);
defparam \PRDATA_1_7_1_wmux_0[18] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[18]  (
	.FCO(PRDATA_1_7_1_2_co0[18]),
	.S(PRDATA_1_7_1_2_wmux_S[18]),
	.Y(PRDATA_1_7_1_2_y0[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[18]),
	.D(memory_16_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[18] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[18]  (
	.FCO(PRDATA_1_14_1_1_co1[18]),
	.S(PRDATA_1_14_1_wmux_1_S[18]),
	.Y(PRDATA_1_14_1_wmux_1_Y[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[18]),
	.D(memory_23_Z[18]),
	.A(PRDATA_1_14_1_1_y0[18]),
	.FCI(PRDATA_1_14_1_1_co0[18])
);
defparam \PRDATA_1_14_1_wmux_1[18] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[18]  (
	.FCO(PRDATA_1_14_1_1_co0[18]),
	.S(PRDATA_1_14_1_1_wmux_S[18]),
	.Y(PRDATA_1_14_1_1_y0[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[18]),
	.D(memory_19_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[18] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[18]  (
	.FCO(PRDATA_1_14_1_2_co1[18]),
	.S(PRDATA_1_14_1_wmux_0_S[18]),
	.Y(PRDATA_1_14_1_wmux_0_Y[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[18]),
	.D(memory_21_Z[18]),
	.A(PRDATA_1_14_1_2_y0[18]),
	.FCI(PRDATA_1_14_1_2_co0[18])
);
defparam \PRDATA_1_14_1_wmux_0[18] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[18]  (
	.FCO(PRDATA_1_14_1_2_co0[18]),
	.S(PRDATA_1_14_1_2_wmux_S[18]),
	.Y(PRDATA_1_14_1_2_y0[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[18]),
	.D(memory_17_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[18] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[17]  (
	.FCO(PRDATA_1_7_1_1_co1[17]),
	.S(PRDATA_1_7_1_wmux_1_S[17]),
	.Y(PRDATA_1_7_1_wmux_1_Y[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[17]),
	.D(memory_22_Z[17]),
	.A(PRDATA_1_7_1_1_y0[17]),
	.FCI(PRDATA_1_7_1_1_co0[17])
);
defparam \PRDATA_1_7_1_wmux_1[17] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[17]  (
	.FCO(PRDATA_1_7_1_1_co0[17]),
	.S(PRDATA_1_7_1_1_wmux_S[17]),
	.Y(PRDATA_1_7_1_1_y0[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[17]),
	.D(memory_18_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[17] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[17]  (
	.FCO(PRDATA_1_7_1_2_co1[17]),
	.S(PRDATA_1_7_1_wmux_0_S[17]),
	.Y(PRDATA_1_7_1_wmux_0_Y[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[17]),
	.D(memory_20_Z[17]),
	.A(PRDATA_1_7_1_2_y0[17]),
	.FCI(PRDATA_1_7_1_2_co0[17])
);
defparam \PRDATA_1_7_1_wmux_0[17] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[17]  (
	.FCO(PRDATA_1_7_1_2_co0[17]),
	.S(PRDATA_1_7_1_2_wmux_S[17]),
	.Y(PRDATA_1_7_1_2_y0[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[17]),
	.D(memory_16_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[17] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[17]  (
	.FCO(PRDATA_1_14_1_1_co1[17]),
	.S(PRDATA_1_14_1_wmux_1_S[17]),
	.Y(PRDATA_1_14_1_wmux_1_Y[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[17]),
	.D(memory_23_Z[17]),
	.A(PRDATA_1_14_1_1_y0[17]),
	.FCI(PRDATA_1_14_1_1_co0[17])
);
defparam \PRDATA_1_14_1_wmux_1[17] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[17]  (
	.FCO(PRDATA_1_14_1_1_co0[17]),
	.S(PRDATA_1_14_1_1_wmux_S[17]),
	.Y(PRDATA_1_14_1_1_y0[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[17]),
	.D(memory_19_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[17] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[17]  (
	.FCO(PRDATA_1_14_1_2_co1[17]),
	.S(PRDATA_1_14_1_wmux_0_S[17]),
	.Y(PRDATA_1_14_1_wmux_0_Y[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[17]),
	.D(memory_21_Z[17]),
	.A(PRDATA_1_14_1_2_y0[17]),
	.FCI(PRDATA_1_14_1_2_co0[17])
);
defparam \PRDATA_1_14_1_wmux_0[17] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[17]  (
	.FCO(PRDATA_1_14_1_2_co0[17]),
	.S(PRDATA_1_14_1_2_wmux_S[17]),
	.Y(PRDATA_1_14_1_2_y0[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[17]),
	.D(memory_17_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[17] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[16]  (
	.FCO(PRDATA_1_7_1_1_co1[16]),
	.S(PRDATA_1_7_1_wmux_1_S[16]),
	.Y(PRDATA_1_7_1_wmux_1_Y[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[16]),
	.D(memory_22_Z[16]),
	.A(PRDATA_1_7_1_1_y0[16]),
	.FCI(PRDATA_1_7_1_1_co0[16])
);
defparam \PRDATA_1_7_1_wmux_1[16] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[16]  (
	.FCO(PRDATA_1_7_1_1_co0[16]),
	.S(PRDATA_1_7_1_1_wmux_S[16]),
	.Y(PRDATA_1_7_1_1_y0[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[16]),
	.D(memory_18_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[16] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[16]  (
	.FCO(PRDATA_1_7_1_2_co1[16]),
	.S(PRDATA_1_7_1_wmux_0_S[16]),
	.Y(PRDATA_1_7_1_wmux_0_Y[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[16]),
	.D(memory_20_Z[16]),
	.A(PRDATA_1_7_1_2_y0[16]),
	.FCI(PRDATA_1_7_1_2_co0[16])
);
defparam \PRDATA_1_7_1_wmux_0[16] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[16]  (
	.FCO(PRDATA_1_7_1_2_co0[16]),
	.S(PRDATA_1_7_1_2_wmux_S[16]),
	.Y(PRDATA_1_7_1_2_y0[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[16]),
	.D(memory_16_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[16] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[16]  (
	.FCO(PRDATA_1_14_1_1_co1[16]),
	.S(PRDATA_1_14_1_wmux_1_S[16]),
	.Y(PRDATA_1_14_1_wmux_1_Y[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[16]),
	.D(memory_23_Z[16]),
	.A(PRDATA_1_14_1_1_y0[16]),
	.FCI(PRDATA_1_14_1_1_co0[16])
);
defparam \PRDATA_1_14_1_wmux_1[16] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[16]  (
	.FCO(PRDATA_1_14_1_1_co0[16]),
	.S(PRDATA_1_14_1_1_wmux_S[16]),
	.Y(PRDATA_1_14_1_1_y0[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[16]),
	.D(memory_19_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[16] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[16]  (
	.FCO(PRDATA_1_14_1_2_co1[16]),
	.S(PRDATA_1_14_1_wmux_0_S[16]),
	.Y(PRDATA_1_14_1_wmux_0_Y[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[16]),
	.D(memory_21_Z[16]),
	.A(PRDATA_1_14_1_2_y0[16]),
	.FCI(PRDATA_1_14_1_2_co0[16])
);
defparam \PRDATA_1_14_1_wmux_0[16] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[16]  (
	.FCO(PRDATA_1_14_1_2_co0[16]),
	.S(PRDATA_1_14_1_2_wmux_S[16]),
	.Y(PRDATA_1_14_1_2_y0[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[16]),
	.D(memory_17_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[16] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[15]  (
	.FCO(PRDATA_1_7_1_1_co1[15]),
	.S(PRDATA_1_7_1_wmux_1_S[15]),
	.Y(PRDATA_1_7_1_wmux_1_Y[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[15]),
	.D(memory_22_Z[15]),
	.A(PRDATA_1_7_1_1_y0[15]),
	.FCI(PRDATA_1_7_1_1_co0[15])
);
defparam \PRDATA_1_7_1_wmux_1[15] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[15]  (
	.FCO(PRDATA_1_7_1_1_co0[15]),
	.S(PRDATA_1_7_1_1_wmux_S[15]),
	.Y(PRDATA_1_7_1_1_y0[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[15]),
	.D(memory_18_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[15] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[15]  (
	.FCO(PRDATA_1_7_1_2_co1[15]),
	.S(PRDATA_1_7_1_wmux_0_S[15]),
	.Y(PRDATA_1_7_1_wmux_0_Y[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[15]),
	.D(memory_20_Z[15]),
	.A(PRDATA_1_7_1_2_y0[15]),
	.FCI(PRDATA_1_7_1_2_co0[15])
);
defparam \PRDATA_1_7_1_wmux_0[15] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[15]  (
	.FCO(PRDATA_1_7_1_2_co0[15]),
	.S(PRDATA_1_7_1_2_wmux_S[15]),
	.Y(PRDATA_1_7_1_2_y0[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[15]),
	.D(memory_16_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[15] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[15]  (
	.FCO(PRDATA_1_14_1_1_co1[15]),
	.S(PRDATA_1_14_1_wmux_1_S[15]),
	.Y(PRDATA_1_14_1_wmux_1_Y[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[15]),
	.D(memory_23_Z[15]),
	.A(PRDATA_1_14_1_1_y0[15]),
	.FCI(PRDATA_1_14_1_1_co0[15])
);
defparam \PRDATA_1_14_1_wmux_1[15] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[15]  (
	.FCO(PRDATA_1_14_1_1_co0[15]),
	.S(PRDATA_1_14_1_1_wmux_S[15]),
	.Y(PRDATA_1_14_1_1_y0[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[15]),
	.D(memory_19_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[15] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[15]  (
	.FCO(PRDATA_1_14_1_2_co1[15]),
	.S(PRDATA_1_14_1_wmux_0_S[15]),
	.Y(PRDATA_1_14_1_wmux_0_Y[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[15]),
	.D(memory_21_Z[15]),
	.A(PRDATA_1_14_1_2_y0[15]),
	.FCI(PRDATA_1_14_1_2_co0[15])
);
defparam \PRDATA_1_14_1_wmux_0[15] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[15]  (
	.FCO(PRDATA_1_14_1_2_co0[15]),
	.S(PRDATA_1_14_1_2_wmux_S[15]),
	.Y(PRDATA_1_14_1_2_y0[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[15]),
	.D(memory_17_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[15] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[14]  (
	.FCO(PRDATA_1_7_1_1_co1[14]),
	.S(PRDATA_1_7_1_wmux_1_S[14]),
	.Y(PRDATA_1_7_1_wmux_1_Y[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[14]),
	.D(memory_22_Z[14]),
	.A(PRDATA_1_7_1_1_y0[14]),
	.FCI(PRDATA_1_7_1_1_co0[14])
);
defparam \PRDATA_1_7_1_wmux_1[14] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[14]  (
	.FCO(PRDATA_1_7_1_1_co0[14]),
	.S(PRDATA_1_7_1_1_wmux_S[14]),
	.Y(PRDATA_1_7_1_1_y0[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[14]),
	.D(memory_18_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[14] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[14]  (
	.FCO(PRDATA_1_7_1_2_co1[14]),
	.S(PRDATA_1_7_1_wmux_0_S[14]),
	.Y(PRDATA_1_7_1_wmux_0_Y[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[14]),
	.D(memory_20_Z[14]),
	.A(PRDATA_1_7_1_2_y0[14]),
	.FCI(PRDATA_1_7_1_2_co0[14])
);
defparam \PRDATA_1_7_1_wmux_0[14] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[14]  (
	.FCO(PRDATA_1_7_1_2_co0[14]),
	.S(PRDATA_1_7_1_2_wmux_S[14]),
	.Y(PRDATA_1_7_1_2_y0[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[14]),
	.D(memory_16_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[14] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[14]  (
	.FCO(PRDATA_1_14_1_1_co1[14]),
	.S(PRDATA_1_14_1_wmux_1_S[14]),
	.Y(PRDATA_1_14_1_wmux_1_Y[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[14]),
	.D(memory_23_Z[14]),
	.A(PRDATA_1_14_1_1_y0[14]),
	.FCI(PRDATA_1_14_1_1_co0[14])
);
defparam \PRDATA_1_14_1_wmux_1[14] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[14]  (
	.FCO(PRDATA_1_14_1_1_co0[14]),
	.S(PRDATA_1_14_1_1_wmux_S[14]),
	.Y(PRDATA_1_14_1_1_y0[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[14]),
	.D(memory_19_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[14] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[14]  (
	.FCO(PRDATA_1_14_1_2_co1[14]),
	.S(PRDATA_1_14_1_wmux_0_S[14]),
	.Y(PRDATA_1_14_1_wmux_0_Y[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[14]),
	.D(memory_21_Z[14]),
	.A(PRDATA_1_14_1_2_y0[14]),
	.FCI(PRDATA_1_14_1_2_co0[14])
);
defparam \PRDATA_1_14_1_wmux_0[14] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[14]  (
	.FCO(PRDATA_1_14_1_2_co0[14]),
	.S(PRDATA_1_14_1_2_wmux_S[14]),
	.Y(PRDATA_1_14_1_2_y0[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[14]),
	.D(memory_17_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[14] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[13]  (
	.FCO(PRDATA_1_7_1_1_co1[13]),
	.S(PRDATA_1_7_1_wmux_1_S[13]),
	.Y(PRDATA_1_7_1_wmux_1_Y[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[13]),
	.D(memory_22_Z[13]),
	.A(PRDATA_1_7_1_1_y0[13]),
	.FCI(PRDATA_1_7_1_1_co0[13])
);
defparam \PRDATA_1_7_1_wmux_1[13] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[13]  (
	.FCO(PRDATA_1_7_1_1_co0[13]),
	.S(PRDATA_1_7_1_1_wmux_S[13]),
	.Y(PRDATA_1_7_1_1_y0[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[13]),
	.D(memory_18_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[13] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[13]  (
	.FCO(PRDATA_1_7_1_2_co1[13]),
	.S(PRDATA_1_7_1_wmux_0_S[13]),
	.Y(PRDATA_1_7_1_wmux_0_Y[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[13]),
	.D(memory_20_Z[13]),
	.A(PRDATA_1_7_1_2_y0[13]),
	.FCI(PRDATA_1_7_1_2_co0[13])
);
defparam \PRDATA_1_7_1_wmux_0[13] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[13]  (
	.FCO(PRDATA_1_7_1_2_co0[13]),
	.S(PRDATA_1_7_1_2_wmux_S[13]),
	.Y(PRDATA_1_7_1_2_y0[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[13]),
	.D(memory_16_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[13] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[13]  (
	.FCO(PRDATA_1_14_1_1_co1[13]),
	.S(PRDATA_1_14_1_wmux_1_S[13]),
	.Y(PRDATA_1_14_1_wmux_1_Y[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[13]),
	.D(memory_23_Z[13]),
	.A(PRDATA_1_14_1_1_y0[13]),
	.FCI(PRDATA_1_14_1_1_co0[13])
);
defparam \PRDATA_1_14_1_wmux_1[13] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[13]  (
	.FCO(PRDATA_1_14_1_1_co0[13]),
	.S(PRDATA_1_14_1_1_wmux_S[13]),
	.Y(PRDATA_1_14_1_1_y0[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[13]),
	.D(memory_19_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[13] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[13]  (
	.FCO(PRDATA_1_14_1_2_co1[13]),
	.S(PRDATA_1_14_1_wmux_0_S[13]),
	.Y(PRDATA_1_14_1_wmux_0_Y[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[13]),
	.D(memory_21_Z[13]),
	.A(PRDATA_1_14_1_2_y0[13]),
	.FCI(PRDATA_1_14_1_2_co0[13])
);
defparam \PRDATA_1_14_1_wmux_0[13] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[13]  (
	.FCO(PRDATA_1_14_1_2_co0[13]),
	.S(PRDATA_1_14_1_2_wmux_S[13]),
	.Y(PRDATA_1_14_1_2_y0[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[13]),
	.D(memory_17_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[13] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[12]  (
	.FCO(PRDATA_1_7_1_1_co1[12]),
	.S(PRDATA_1_7_1_wmux_1_S[12]),
	.Y(PRDATA_1_7_1_wmux_1_Y[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[12]),
	.D(memory_22_Z[12]),
	.A(PRDATA_1_7_1_1_y0[12]),
	.FCI(PRDATA_1_7_1_1_co0[12])
);
defparam \PRDATA_1_7_1_wmux_1[12] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[12]  (
	.FCO(PRDATA_1_7_1_1_co0[12]),
	.S(PRDATA_1_7_1_1_wmux_S[12]),
	.Y(PRDATA_1_7_1_1_y0[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[12]),
	.D(memory_18_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[12] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[12]  (
	.FCO(PRDATA_1_7_1_2_co1[12]),
	.S(PRDATA_1_7_1_wmux_0_S[12]),
	.Y(PRDATA_1_7_1_wmux_0_Y[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[12]),
	.D(memory_20_Z[12]),
	.A(PRDATA_1_7_1_2_y0[12]),
	.FCI(PRDATA_1_7_1_2_co0[12])
);
defparam \PRDATA_1_7_1_wmux_0[12] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[12]  (
	.FCO(PRDATA_1_7_1_2_co0[12]),
	.S(PRDATA_1_7_1_2_wmux_S[12]),
	.Y(PRDATA_1_7_1_2_y0[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[12]),
	.D(memory_16_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[12] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[12]  (
	.FCO(PRDATA_1_14_1_1_co1[12]),
	.S(PRDATA_1_14_1_wmux_1_S[12]),
	.Y(PRDATA_1_14_1_wmux_1_Y[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[12]),
	.D(memory_23_Z[12]),
	.A(PRDATA_1_14_1_1_y0[12]),
	.FCI(PRDATA_1_14_1_1_co0[12])
);
defparam \PRDATA_1_14_1_wmux_1[12] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[12]  (
	.FCO(PRDATA_1_14_1_1_co0[12]),
	.S(PRDATA_1_14_1_1_wmux_S[12]),
	.Y(PRDATA_1_14_1_1_y0[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[12]),
	.D(memory_19_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[12] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[12]  (
	.FCO(PRDATA_1_14_1_2_co1[12]),
	.S(PRDATA_1_14_1_wmux_0_S[12]),
	.Y(PRDATA_1_14_1_wmux_0_Y[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[12]),
	.D(memory_21_Z[12]),
	.A(PRDATA_1_14_1_2_y0[12]),
	.FCI(PRDATA_1_14_1_2_co0[12])
);
defparam \PRDATA_1_14_1_wmux_0[12] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[12]  (
	.FCO(PRDATA_1_14_1_2_co0[12]),
	.S(PRDATA_1_14_1_2_wmux_S[12]),
	.Y(PRDATA_1_14_1_2_y0[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[12]),
	.D(memory_17_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[12] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[11]  (
	.FCO(PRDATA_1_7_1_1_co1[11]),
	.S(PRDATA_1_7_1_wmux_1_S[11]),
	.Y(PRDATA_1_7_1_wmux_1_Y[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[11]),
	.D(memory_22_Z[11]),
	.A(PRDATA_1_7_1_1_y0[11]),
	.FCI(PRDATA_1_7_1_1_co0[11])
);
defparam \PRDATA_1_7_1_wmux_1[11] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[11]  (
	.FCO(PRDATA_1_7_1_1_co0[11]),
	.S(PRDATA_1_7_1_1_wmux_S[11]),
	.Y(PRDATA_1_7_1_1_y0[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[11]),
	.D(memory_18_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[11] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[11]  (
	.FCO(PRDATA_1_7_1_2_co1[11]),
	.S(PRDATA_1_7_1_wmux_0_S[11]),
	.Y(PRDATA_1_7_1_wmux_0_Y[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[11]),
	.D(memory_20_Z[11]),
	.A(PRDATA_1_7_1_2_y0[11]),
	.FCI(PRDATA_1_7_1_2_co0[11])
);
defparam \PRDATA_1_7_1_wmux_0[11] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[11]  (
	.FCO(PRDATA_1_7_1_2_co0[11]),
	.S(PRDATA_1_7_1_2_wmux_S[11]),
	.Y(PRDATA_1_7_1_2_y0[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[11]),
	.D(memory_16_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[11] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[11]  (
	.FCO(PRDATA_1_14_1_1_co1[11]),
	.S(PRDATA_1_14_1_wmux_1_S[11]),
	.Y(PRDATA_1_14_1_wmux_1_Y[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[11]),
	.D(memory_23_Z[11]),
	.A(PRDATA_1_14_1_1_y0[11]),
	.FCI(PRDATA_1_14_1_1_co0[11])
);
defparam \PRDATA_1_14_1_wmux_1[11] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[11]  (
	.FCO(PRDATA_1_14_1_1_co0[11]),
	.S(PRDATA_1_14_1_1_wmux_S[11]),
	.Y(PRDATA_1_14_1_1_y0[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[11]),
	.D(memory_19_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[11] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[11]  (
	.FCO(PRDATA_1_14_1_2_co1[11]),
	.S(PRDATA_1_14_1_wmux_0_S[11]),
	.Y(PRDATA_1_14_1_wmux_0_Y[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[11]),
	.D(memory_21_Z[11]),
	.A(PRDATA_1_14_1_2_y0[11]),
	.FCI(PRDATA_1_14_1_2_co0[11])
);
defparam \PRDATA_1_14_1_wmux_0[11] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[11]  (
	.FCO(PRDATA_1_14_1_2_co0[11]),
	.S(PRDATA_1_14_1_2_wmux_S[11]),
	.Y(PRDATA_1_14_1_2_y0[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[11]),
	.D(memory_17_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[11] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[10]  (
	.FCO(PRDATA_1_7_1_1_co1[10]),
	.S(PRDATA_1_7_1_wmux_1_S[10]),
	.Y(PRDATA_1_7_1_wmux_1_Y[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[10]),
	.D(memory_22_Z[10]),
	.A(PRDATA_1_7_1_1_y0[10]),
	.FCI(PRDATA_1_7_1_1_co0[10])
);
defparam \PRDATA_1_7_1_wmux_1[10] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[10]  (
	.FCO(PRDATA_1_7_1_1_co0[10]),
	.S(PRDATA_1_7_1_1_wmux_S[10]),
	.Y(PRDATA_1_7_1_1_y0[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[10]),
	.D(memory_18_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[10] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[10]  (
	.FCO(PRDATA_1_7_1_2_co1[10]),
	.S(PRDATA_1_7_1_wmux_0_S[10]),
	.Y(PRDATA_1_7_1_wmux_0_Y[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[10]),
	.D(memory_20_Z[10]),
	.A(PRDATA_1_7_1_2_y0[10]),
	.FCI(PRDATA_1_7_1_2_co0[10])
);
defparam \PRDATA_1_7_1_wmux_0[10] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[10]  (
	.FCO(PRDATA_1_7_1_2_co0[10]),
	.S(PRDATA_1_7_1_2_wmux_S[10]),
	.Y(PRDATA_1_7_1_2_y0[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[10]),
	.D(memory_16_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[10] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[10]  (
	.FCO(PRDATA_1_14_1_1_co1[10]),
	.S(PRDATA_1_14_1_wmux_1_S[10]),
	.Y(PRDATA_1_14_1_wmux_1_Y[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[10]),
	.D(memory_23_Z[10]),
	.A(PRDATA_1_14_1_1_y0[10]),
	.FCI(PRDATA_1_14_1_1_co0[10])
);
defparam \PRDATA_1_14_1_wmux_1[10] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[10]  (
	.FCO(PRDATA_1_14_1_1_co0[10]),
	.S(PRDATA_1_14_1_1_wmux_S[10]),
	.Y(PRDATA_1_14_1_1_y0[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[10]),
	.D(memory_19_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[10] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[10]  (
	.FCO(PRDATA_1_14_1_2_co1[10]),
	.S(PRDATA_1_14_1_wmux_0_S[10]),
	.Y(PRDATA_1_14_1_wmux_0_Y[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[10]),
	.D(memory_21_Z[10]),
	.A(PRDATA_1_14_1_2_y0[10]),
	.FCI(PRDATA_1_14_1_2_co0[10])
);
defparam \PRDATA_1_14_1_wmux_0[10] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[10]  (
	.FCO(PRDATA_1_14_1_2_co0[10]),
	.S(PRDATA_1_14_1_2_wmux_S[10]),
	.Y(PRDATA_1_14_1_2_y0[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[10]),
	.D(memory_17_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[10] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[9]  (
	.FCO(PRDATA_1_7_1_1_co1[9]),
	.S(PRDATA_1_7_1_wmux_1_S[9]),
	.Y(PRDATA_1_7_1_wmux_1_Y[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[9]),
	.D(memory_22_Z[9]),
	.A(PRDATA_1_7_1_1_y0[9]),
	.FCI(PRDATA_1_7_1_1_co0[9])
);
defparam \PRDATA_1_7_1_wmux_1[9] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[9]  (
	.FCO(PRDATA_1_7_1_1_co0[9]),
	.S(PRDATA_1_7_1_1_wmux_S[9]),
	.Y(PRDATA_1_7_1_1_y0[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[9]),
	.D(memory_18_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[9] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[9]  (
	.FCO(PRDATA_1_7_1_2_co1[9]),
	.S(PRDATA_1_7_1_wmux_0_S[9]),
	.Y(PRDATA_1_7_1_wmux_0_Y[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[9]),
	.D(memory_20_Z[9]),
	.A(PRDATA_1_7_1_2_y0[9]),
	.FCI(PRDATA_1_7_1_2_co0[9])
);
defparam \PRDATA_1_7_1_wmux_0[9] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[9]  (
	.FCO(PRDATA_1_7_1_2_co0[9]),
	.S(PRDATA_1_7_1_2_wmux_S[9]),
	.Y(PRDATA_1_7_1_2_y0[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[9]),
	.D(memory_16_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[9] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[9]  (
	.FCO(PRDATA_1_14_1_1_co1[9]),
	.S(PRDATA_1_14_1_wmux_1_S[9]),
	.Y(PRDATA_1_14_1_wmux_1_Y[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[9]),
	.D(memory_23_Z[9]),
	.A(PRDATA_1_14_1_1_y0[9]),
	.FCI(PRDATA_1_14_1_1_co0[9])
);
defparam \PRDATA_1_14_1_wmux_1[9] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[9]  (
	.FCO(PRDATA_1_14_1_1_co0[9]),
	.S(PRDATA_1_14_1_1_wmux_S[9]),
	.Y(PRDATA_1_14_1_1_y0[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[9]),
	.D(memory_19_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[9] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[9]  (
	.FCO(PRDATA_1_14_1_2_co1[9]),
	.S(PRDATA_1_14_1_wmux_0_S[9]),
	.Y(PRDATA_1_14_1_wmux_0_Y[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[9]),
	.D(memory_21_Z[9]),
	.A(PRDATA_1_14_1_2_y0[9]),
	.FCI(PRDATA_1_14_1_2_co0[9])
);
defparam \PRDATA_1_14_1_wmux_0[9] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[9]  (
	.FCO(PRDATA_1_14_1_2_co0[9]),
	.S(PRDATA_1_14_1_2_wmux_S[9]),
	.Y(PRDATA_1_14_1_2_y0[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[9]),
	.D(memory_17_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[9] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[8]  (
	.FCO(PRDATA_1_7_1_1_co1[8]),
	.S(PRDATA_1_7_1_wmux_1_S[8]),
	.Y(PRDATA_1_7_1_wmux_1_Y[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[8]),
	.D(memory_22_Z[8]),
	.A(PRDATA_1_7_1_1_y0[8]),
	.FCI(PRDATA_1_7_1_1_co0[8])
);
defparam \PRDATA_1_7_1_wmux_1[8] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[8]  (
	.FCO(PRDATA_1_7_1_1_co0[8]),
	.S(PRDATA_1_7_1_1_wmux_S[8]),
	.Y(PRDATA_1_7_1_1_y0[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[8]),
	.D(memory_18_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[8] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[8]  (
	.FCO(PRDATA_1_7_1_2_co1[8]),
	.S(PRDATA_1_7_1_wmux_0_S[8]),
	.Y(PRDATA_1_7_1_wmux_0_Y[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[8]),
	.D(memory_20_Z[8]),
	.A(PRDATA_1_7_1_2_y0[8]),
	.FCI(PRDATA_1_7_1_2_co0[8])
);
defparam \PRDATA_1_7_1_wmux_0[8] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[8]  (
	.FCO(PRDATA_1_7_1_2_co0[8]),
	.S(PRDATA_1_7_1_2_wmux_S[8]),
	.Y(PRDATA_1_7_1_2_y0[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[8]),
	.D(memory_16_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[8] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[8]  (
	.FCO(PRDATA_1_14_1_1_co1[8]),
	.S(PRDATA_1_14_1_wmux_1_S[8]),
	.Y(PRDATA_1_14_1_wmux_1_Y[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[8]),
	.D(memory_23_Z[8]),
	.A(PRDATA_1_14_1_1_y0[8]),
	.FCI(PRDATA_1_14_1_1_co0[8])
);
defparam \PRDATA_1_14_1_wmux_1[8] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[8]  (
	.FCO(PRDATA_1_14_1_1_co0[8]),
	.S(PRDATA_1_14_1_1_wmux_S[8]),
	.Y(PRDATA_1_14_1_1_y0[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[8]),
	.D(memory_19_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[8] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[8]  (
	.FCO(PRDATA_1_14_1_2_co1[8]),
	.S(PRDATA_1_14_1_wmux_0_S[8]),
	.Y(PRDATA_1_14_1_wmux_0_Y[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[8]),
	.D(memory_21_Z[8]),
	.A(PRDATA_1_14_1_2_y0[8]),
	.FCI(PRDATA_1_14_1_2_co0[8])
);
defparam \PRDATA_1_14_1_wmux_0[8] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[8]  (
	.FCO(PRDATA_1_14_1_2_co0[8]),
	.S(PRDATA_1_14_1_2_wmux_S[8]),
	.Y(PRDATA_1_14_1_2_y0[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[8]),
	.D(memory_17_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[8] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[7]  (
	.FCO(PRDATA_1_7_1_1_co1[7]),
	.S(PRDATA_1_7_1_wmux_1_S[7]),
	.Y(PRDATA_1_7_1_wmux_1_Y[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[7]),
	.D(memory_22_Z[7]),
	.A(PRDATA_1_7_1_1_y0[7]),
	.FCI(PRDATA_1_7_1_1_co0[7])
);
defparam \PRDATA_1_7_1_wmux_1[7] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[7]  (
	.FCO(PRDATA_1_7_1_1_co0[7]),
	.S(PRDATA_1_7_1_1_wmux_S[7]),
	.Y(PRDATA_1_7_1_1_y0[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[7]),
	.D(memory_18_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[7] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[7]  (
	.FCO(PRDATA_1_7_1_2_co1[7]),
	.S(PRDATA_1_7_1_wmux_0_S[7]),
	.Y(PRDATA_1_7_1_wmux_0_Y[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[7]),
	.D(memory_20_Z[7]),
	.A(PRDATA_1_7_1_2_y0[7]),
	.FCI(PRDATA_1_7_1_2_co0[7])
);
defparam \PRDATA_1_7_1_wmux_0[7] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[7]  (
	.FCO(PRDATA_1_7_1_2_co0[7]),
	.S(PRDATA_1_7_1_2_wmux_S[7]),
	.Y(PRDATA_1_7_1_2_y0[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[7]),
	.D(memory_16_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[7] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[7]  (
	.FCO(PRDATA_1_14_1_1_co1[7]),
	.S(PRDATA_1_14_1_wmux_1_S[7]),
	.Y(PRDATA_1_14_1_wmux_1_Y[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[7]),
	.D(memory_23_Z[7]),
	.A(PRDATA_1_14_1_1_y0[7]),
	.FCI(PRDATA_1_14_1_1_co0[7])
);
defparam \PRDATA_1_14_1_wmux_1[7] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[7]  (
	.FCO(PRDATA_1_14_1_1_co0[7]),
	.S(PRDATA_1_14_1_1_wmux_S[7]),
	.Y(PRDATA_1_14_1_1_y0[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[7]),
	.D(memory_19_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[7] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[7]  (
	.FCO(PRDATA_1_14_1_2_co1[7]),
	.S(PRDATA_1_14_1_wmux_0_S[7]),
	.Y(PRDATA_1_14_1_wmux_0_Y[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[7]),
	.D(memory_21_Z[7]),
	.A(PRDATA_1_14_1_2_y0[7]),
	.FCI(PRDATA_1_14_1_2_co0[7])
);
defparam \PRDATA_1_14_1_wmux_0[7] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[7]  (
	.FCO(PRDATA_1_14_1_2_co0[7]),
	.S(PRDATA_1_14_1_2_wmux_S[7]),
	.Y(PRDATA_1_14_1_2_y0[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[7]),
	.D(memory_17_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[7] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[6]  (
	.FCO(PRDATA_1_7_1_1_co1[6]),
	.S(PRDATA_1_7_1_wmux_1_S[6]),
	.Y(PRDATA_1_7_1_wmux_1_Y[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[6]),
	.D(memory_22_Z[6]),
	.A(PRDATA_1_7_1_1_y0[6]),
	.FCI(PRDATA_1_7_1_1_co0[6])
);
defparam \PRDATA_1_7_1_wmux_1[6] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[6]  (
	.FCO(PRDATA_1_7_1_1_co0[6]),
	.S(PRDATA_1_7_1_1_wmux_S[6]),
	.Y(PRDATA_1_7_1_1_y0[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[6]),
	.D(memory_18_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[6] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[6]  (
	.FCO(PRDATA_1_7_1_2_co1[6]),
	.S(PRDATA_1_7_1_wmux_0_S[6]),
	.Y(PRDATA_1_7_1_wmux_0_Y[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[6]),
	.D(memory_20_Z[6]),
	.A(PRDATA_1_7_1_2_y0[6]),
	.FCI(PRDATA_1_7_1_2_co0[6])
);
defparam \PRDATA_1_7_1_wmux_0[6] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[6]  (
	.FCO(PRDATA_1_7_1_2_co0[6]),
	.S(PRDATA_1_7_1_2_wmux_S[6]),
	.Y(PRDATA_1_7_1_2_y0[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[6]),
	.D(memory_16_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[6] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[6]  (
	.FCO(PRDATA_1_14_1_1_co1[6]),
	.S(PRDATA_1_14_1_wmux_1_S[6]),
	.Y(PRDATA_1_14_1_wmux_1_Y[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[6]),
	.D(memory_23_Z[6]),
	.A(PRDATA_1_14_1_1_y0[6]),
	.FCI(PRDATA_1_14_1_1_co0[6])
);
defparam \PRDATA_1_14_1_wmux_1[6] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[6]  (
	.FCO(PRDATA_1_14_1_1_co0[6]),
	.S(PRDATA_1_14_1_1_wmux_S[6]),
	.Y(PRDATA_1_14_1_1_y0[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[6]),
	.D(memory_19_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[6] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[6]  (
	.FCO(PRDATA_1_14_1_2_co1[6]),
	.S(PRDATA_1_14_1_wmux_0_S[6]),
	.Y(PRDATA_1_14_1_wmux_0_Y[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[6]),
	.D(memory_21_Z[6]),
	.A(PRDATA_1_14_1_2_y0[6]),
	.FCI(PRDATA_1_14_1_2_co0[6])
);
defparam \PRDATA_1_14_1_wmux_0[6] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[6]  (
	.FCO(PRDATA_1_14_1_2_co0[6]),
	.S(PRDATA_1_14_1_2_wmux_S[6]),
	.Y(PRDATA_1_14_1_2_y0[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[6]),
	.D(memory_17_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[6] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[5]  (
	.FCO(PRDATA_1_7_1_1_co1[5]),
	.S(PRDATA_1_7_1_wmux_1_S[5]),
	.Y(PRDATA_1_7_1_wmux_1_Y[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[5]),
	.D(memory_22_Z[5]),
	.A(PRDATA_1_7_1_1_y0[5]),
	.FCI(PRDATA_1_7_1_1_co0[5])
);
defparam \PRDATA_1_7_1_wmux_1[5] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[5]  (
	.FCO(PRDATA_1_7_1_1_co0[5]),
	.S(PRDATA_1_7_1_1_wmux_S[5]),
	.Y(PRDATA_1_7_1_1_y0[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[5]),
	.D(memory_18_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[5] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[5]  (
	.FCO(PRDATA_1_7_1_2_co1[5]),
	.S(PRDATA_1_7_1_wmux_0_S[5]),
	.Y(PRDATA_1_7_1_wmux_0_Y[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[5]),
	.D(memory_20_Z[5]),
	.A(PRDATA_1_7_1_2_y0[5]),
	.FCI(PRDATA_1_7_1_2_co0[5])
);
defparam \PRDATA_1_7_1_wmux_0[5] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[5]  (
	.FCO(PRDATA_1_7_1_2_co0[5]),
	.S(PRDATA_1_7_1_2_wmux_S[5]),
	.Y(PRDATA_1_7_1_2_y0[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[5]),
	.D(memory_16_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[5] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[5]  (
	.FCO(PRDATA_1_14_1_1_co1[5]),
	.S(PRDATA_1_14_1_wmux_1_S[5]),
	.Y(PRDATA_1_14_1_wmux_1_Y[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[5]),
	.D(memory_23_Z[5]),
	.A(PRDATA_1_14_1_1_y0[5]),
	.FCI(PRDATA_1_14_1_1_co0[5])
);
defparam \PRDATA_1_14_1_wmux_1[5] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[5]  (
	.FCO(PRDATA_1_14_1_1_co0[5]),
	.S(PRDATA_1_14_1_1_wmux_S[5]),
	.Y(PRDATA_1_14_1_1_y0[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[5]),
	.D(memory_19_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[5] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[5]  (
	.FCO(PRDATA_1_14_1_2_co1[5]),
	.S(PRDATA_1_14_1_wmux_0_S[5]),
	.Y(PRDATA_1_14_1_wmux_0_Y[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[5]),
	.D(memory_21_Z[5]),
	.A(PRDATA_1_14_1_2_y0[5]),
	.FCI(PRDATA_1_14_1_2_co0[5])
);
defparam \PRDATA_1_14_1_wmux_0[5] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[5]  (
	.FCO(PRDATA_1_14_1_2_co0[5]),
	.S(PRDATA_1_14_1_2_wmux_S[5]),
	.Y(PRDATA_1_14_1_2_y0[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[5]),
	.D(memory_17_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[5] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[4]  (
	.FCO(PRDATA_1_7_1_1_co1[4]),
	.S(PRDATA_1_7_1_wmux_1_S[4]),
	.Y(PRDATA_1_7_1_wmux_1_Y[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[4]),
	.D(memory_22_Z[4]),
	.A(PRDATA_1_7_1_1_y0[4]),
	.FCI(PRDATA_1_7_1_1_co0[4])
);
defparam \PRDATA_1_7_1_wmux_1[4] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[4]  (
	.FCO(PRDATA_1_7_1_1_co0[4]),
	.S(PRDATA_1_7_1_1_wmux_S[4]),
	.Y(PRDATA_1_7_1_1_y0[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[4]),
	.D(memory_18_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[4] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[4]  (
	.FCO(PRDATA_1_7_1_2_co1[4]),
	.S(PRDATA_1_7_1_wmux_0_S[4]),
	.Y(PRDATA_1_7_1_wmux_0_Y[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[4]),
	.D(memory_20_Z[4]),
	.A(PRDATA_1_7_1_2_y0[4]),
	.FCI(PRDATA_1_7_1_2_co0[4])
);
defparam \PRDATA_1_7_1_wmux_0[4] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[4]  (
	.FCO(PRDATA_1_7_1_2_co0[4]),
	.S(PRDATA_1_7_1_2_wmux_S[4]),
	.Y(PRDATA_1_7_1_2_y0[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[4]),
	.D(memory_16_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[4] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[4]  (
	.FCO(PRDATA_1_14_1_1_co1[4]),
	.S(PRDATA_1_14_1_wmux_1_S[4]),
	.Y(PRDATA_1_14_1_wmux_1_Y[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[4]),
	.D(memory_23_Z[4]),
	.A(PRDATA_1_14_1_1_y0[4]),
	.FCI(PRDATA_1_14_1_1_co0[4])
);
defparam \PRDATA_1_14_1_wmux_1[4] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[4]  (
	.FCO(PRDATA_1_14_1_1_co0[4]),
	.S(PRDATA_1_14_1_1_wmux_S[4]),
	.Y(PRDATA_1_14_1_1_y0[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[4]),
	.D(memory_19_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[4] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[4]  (
	.FCO(PRDATA_1_14_1_2_co1[4]),
	.S(PRDATA_1_14_1_wmux_0_S[4]),
	.Y(PRDATA_1_14_1_wmux_0_Y[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[4]),
	.D(memory_21_Z[4]),
	.A(PRDATA_1_14_1_2_y0[4]),
	.FCI(PRDATA_1_14_1_2_co0[4])
);
defparam \PRDATA_1_14_1_wmux_0[4] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[4]  (
	.FCO(PRDATA_1_14_1_2_co0[4]),
	.S(PRDATA_1_14_1_2_wmux_S[4]),
	.Y(PRDATA_1_14_1_2_y0[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[4]),
	.D(memory_17_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[4] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[3]  (
	.FCO(PRDATA_1_7_1_1_co1[3]),
	.S(PRDATA_1_7_1_wmux_1_S[3]),
	.Y(PRDATA_1_7_1_wmux_1_Y[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[3]),
	.D(memory_22_Z[3]),
	.A(PRDATA_1_7_1_1_y0[3]),
	.FCI(PRDATA_1_7_1_1_co0[3])
);
defparam \PRDATA_1_7_1_wmux_1[3] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[3]  (
	.FCO(PRDATA_1_7_1_1_co0[3]),
	.S(PRDATA_1_7_1_1_wmux_S[3]),
	.Y(PRDATA_1_7_1_1_y0[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[3]),
	.D(memory_18_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[3] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[3]  (
	.FCO(PRDATA_1_7_1_2_co1[3]),
	.S(PRDATA_1_7_1_wmux_0_S[3]),
	.Y(PRDATA_1_7_1_wmux_0_Y[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[3]),
	.D(memory_20_Z[3]),
	.A(PRDATA_1_7_1_2_y0[3]),
	.FCI(PRDATA_1_7_1_2_co0[3])
);
defparam \PRDATA_1_7_1_wmux_0[3] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[3]  (
	.FCO(PRDATA_1_7_1_2_co0[3]),
	.S(PRDATA_1_7_1_2_wmux_S[3]),
	.Y(PRDATA_1_7_1_2_y0[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[3]),
	.D(memory_16_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[3] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[3]  (
	.FCO(PRDATA_1_14_1_1_co1[3]),
	.S(PRDATA_1_14_1_wmux_1_S[3]),
	.Y(PRDATA_1_14_1_wmux_1_Y[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[3]),
	.D(memory_23_Z[3]),
	.A(PRDATA_1_14_1_1_y0[3]),
	.FCI(PRDATA_1_14_1_1_co0[3])
);
defparam \PRDATA_1_14_1_wmux_1[3] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[3]  (
	.FCO(PRDATA_1_14_1_1_co0[3]),
	.S(PRDATA_1_14_1_1_wmux_S[3]),
	.Y(PRDATA_1_14_1_1_y0[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[3]),
	.D(memory_19_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[3] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[3]  (
	.FCO(PRDATA_1_14_1_2_co1[3]),
	.S(PRDATA_1_14_1_wmux_0_S[3]),
	.Y(PRDATA_1_14_1_wmux_0_Y[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[3]),
	.D(memory_21_Z[3]),
	.A(PRDATA_1_14_1_2_y0[3]),
	.FCI(PRDATA_1_14_1_2_co0[3])
);
defparam \PRDATA_1_14_1_wmux_0[3] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[3]  (
	.FCO(PRDATA_1_14_1_2_co0[3]),
	.S(PRDATA_1_14_1_2_wmux_S[3]),
	.Y(PRDATA_1_14_1_2_y0[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[3]),
	.D(memory_17_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[3] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[2]  (
	.FCO(PRDATA_1_7_1_1_co1[2]),
	.S(PRDATA_1_7_1_wmux_1_S[2]),
	.Y(PRDATA_1_7_1_wmux_1_Y[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[2]),
	.D(memory_22_Z[2]),
	.A(PRDATA_1_7_1_1_y0[2]),
	.FCI(PRDATA_1_7_1_1_co0[2])
);
defparam \PRDATA_1_7_1_wmux_1[2] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[2]  (
	.FCO(PRDATA_1_7_1_1_co0[2]),
	.S(PRDATA_1_7_1_1_wmux_S[2]),
	.Y(PRDATA_1_7_1_1_y0[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[2]),
	.D(memory_18_Z[2]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[2] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[2]  (
	.FCO(PRDATA_1_7_1_2_co1[2]),
	.S(PRDATA_1_7_1_wmux_0_S[2]),
	.Y(PRDATA_1_7_1_wmux_0_Y[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[2]),
	.D(memory_20_Z[2]),
	.A(PRDATA_1_7_1_2_y0[2]),
	.FCI(PRDATA_1_7_1_2_co0[2])
);
defparam \PRDATA_1_7_1_wmux_0[2] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[2]  (
	.FCO(PRDATA_1_7_1_2_co0[2]),
	.S(PRDATA_1_7_1_2_wmux_S[2]),
	.Y(PRDATA_1_7_1_2_y0[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[2]),
	.D(memory_16_Z[2]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[2] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[2]  (
	.FCO(PRDATA_1_14_1_1_co1[2]),
	.S(PRDATA_1_14_1_wmux_1_S[2]),
	.Y(PRDATA_1_14_1_wmux_1_Y[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[2]),
	.D(memory_23_Z[2]),
	.A(PRDATA_1_14_1_1_y0[2]),
	.FCI(PRDATA_1_14_1_1_co0[2])
);
defparam \PRDATA_1_14_1_wmux_1[2] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[2]  (
	.FCO(PRDATA_1_14_1_1_co0[2]),
	.S(PRDATA_1_14_1_1_wmux_S[2]),
	.Y(PRDATA_1_14_1_1_y0[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[2]),
	.D(memory_19_Z[2]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[2] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[2]  (
	.FCO(PRDATA_1_14_1_2_co1[2]),
	.S(PRDATA_1_14_1_wmux_0_S[2]),
	.Y(PRDATA_1_14_1_wmux_0_Y[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[2]),
	.D(memory_21_Z[2]),
	.A(PRDATA_1_14_1_2_y0[2]),
	.FCI(PRDATA_1_14_1_2_co0[2])
);
defparam \PRDATA_1_14_1_wmux_0[2] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[2]  (
	.FCO(PRDATA_1_14_1_2_co0[2]),
	.S(PRDATA_1_14_1_2_wmux_S[2]),
	.Y(PRDATA_1_14_1_2_y0[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[2]),
	.D(memory_17_Z[2]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[2] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[1]  (
	.FCO(PRDATA_1_7_1_1_co1[1]),
	.S(PRDATA_1_7_1_wmux_1_S[1]),
	.Y(PRDATA_1_7_1_wmux_1_Y[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[1]),
	.D(memory_22_Z[1]),
	.A(PRDATA_1_7_1_1_y0[1]),
	.FCI(PRDATA_1_7_1_1_co0[1])
);
defparam \PRDATA_1_7_1_wmux_1[1] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[1]  (
	.FCO(PRDATA_1_7_1_1_co0[1]),
	.S(PRDATA_1_7_1_1_wmux_S[1]),
	.Y(PRDATA_1_7_1_1_y0[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[1]),
	.D(memory_18_Z[1]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[1] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[1]  (
	.FCO(PRDATA_1_7_1_2_co1[1]),
	.S(PRDATA_1_7_1_wmux_0_S[1]),
	.Y(PRDATA_1_7_1_wmux_0_Y[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[1]),
	.D(memory_20_Z[1]),
	.A(PRDATA_1_7_1_2_y0[1]),
	.FCI(PRDATA_1_7_1_2_co0[1])
);
defparam \PRDATA_1_7_1_wmux_0[1] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[1]  (
	.FCO(PRDATA_1_7_1_2_co0[1]),
	.S(PRDATA_1_7_1_2_wmux_S[1]),
	.Y(PRDATA_1_7_1_2_y0[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[1]),
	.D(memory_16_Z[1]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[1] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[1]  (
	.FCO(PRDATA_1_14_1_1_co1[1]),
	.S(PRDATA_1_14_1_wmux_1_S[1]),
	.Y(PRDATA_1_14_1_wmux_1_Y[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[1]),
	.D(memory_23_Z[1]),
	.A(PRDATA_1_14_1_1_y0[1]),
	.FCI(PRDATA_1_14_1_1_co0[1])
);
defparam \PRDATA_1_14_1_wmux_1[1] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[1]  (
	.FCO(PRDATA_1_14_1_1_co0[1]),
	.S(PRDATA_1_14_1_1_wmux_S[1]),
	.Y(PRDATA_1_14_1_1_y0[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[1]),
	.D(memory_19_Z[1]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[1] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[1]  (
	.FCO(PRDATA_1_14_1_2_co1[1]),
	.S(PRDATA_1_14_1_wmux_0_S[1]),
	.Y(PRDATA_1_14_1_wmux_0_Y[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[1]),
	.D(memory_21_Z[1]),
	.A(PRDATA_1_14_1_2_y0[1]),
	.FCI(PRDATA_1_14_1_2_co0[1])
);
defparam \PRDATA_1_14_1_wmux_0[1] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[1]  (
	.FCO(PRDATA_1_14_1_2_co0[1]),
	.S(PRDATA_1_14_1_2_wmux_S[1]),
	.Y(PRDATA_1_14_1_2_y0[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[1]),
	.D(memory_17_Z[1]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[1] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_1[0]  (
	.FCO(PRDATA_1_7_1_1_co1[0]),
	.S(PRDATA_1_7_1_wmux_1_S[0]),
	.Y(PRDATA_1_7_1_wmux_1_Y[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_6_Z[0]),
	.D(memory_22_Z[0]),
	.A(PRDATA_1_7_1_1_y0[0]),
	.FCI(PRDATA_1_7_1_1_co0[0])
);
defparam \PRDATA_1_7_1_wmux_1[0] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_1_wmux[0]  (
	.FCO(PRDATA_1_7_1_1_co0[0]),
	.S(PRDATA_1_7_1_1_wmux_S[0]),
	.Y(PRDATA_1_7_1_1_y0[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_2_Z[0]),
	.D(memory_18_Z[0]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_1_wmux[0] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_7_1_wmux_0[0]  (
	.FCO(PRDATA_1_7_1_2_co1[0]),
	.S(PRDATA_1_7_1_wmux_0_S[0]),
	.Y(PRDATA_1_7_1_wmux_0_Y[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_4_Z[0]),
	.D(memory_20_Z[0]),
	.A(PRDATA_1_7_1_2_y0[0]),
	.FCI(PRDATA_1_7_1_2_co0[0])
);
defparam \PRDATA_1_7_1_wmux_0[0] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_7_1_2_wmux[0]  (
	.FCO(PRDATA_1_7_1_2_co0[0]),
	.S(PRDATA_1_7_1_2_wmux_S[0]),
	.Y(PRDATA_1_7_1_2_y0[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_0_Z[0]),
	.D(memory_16_Z[0]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_7_1_2_wmux[0] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_1[0]  (
	.FCO(PRDATA_1_14_1_1_co1[0]),
	.S(PRDATA_1_14_1_wmux_1_S[0]),
	.Y(PRDATA_1_14_1_wmux_1_Y[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_7_Z[0]),
	.D(memory_23_Z[0]),
	.A(PRDATA_1_14_1_1_y0[0]),
	.FCI(PRDATA_1_14_1_1_co0[0])
);
defparam \PRDATA_1_14_1_wmux_1[0] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_1_wmux[0]  (
	.FCO(PRDATA_1_14_1_1_co0[0]),
	.S(PRDATA_1_14_1_1_wmux_S[0]),
	.Y(PRDATA_1_14_1_1_y0[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_3_Z[0]),
	.D(memory_19_Z[0]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_1_wmux[0] .INIT=20'h0FA44;
// @26:358
  ARI1 \PRDATA_1_14_1_wmux_0[0]  (
	.FCO(PRDATA_1_14_1_2_co1[0]),
	.S(PRDATA_1_14_1_wmux_0_S[0]),
	.Y(PRDATA_1_14_1_wmux_0_Y[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_5_Z[0]),
	.D(memory_21_Z[0]),
	.A(PRDATA_1_14_1_2_y0[0]),
	.FCI(PRDATA_1_14_1_2_co0[0])
);
defparam \PRDATA_1_14_1_wmux_0[0] .INIT=20'h0F588;
// @26:358
  ARI1 \PRDATA_1_14_1_2_wmux[0]  (
	.FCO(PRDATA_1_14_1_2_co0[0]),
	.S(PRDATA_1_14_1_2_wmux_S[0]),
	.Y(PRDATA_1_14_1_2_y0[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.C(memory_1_Z[0]),
	.D(memory_17_Z[0]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.FCI(VCC)
);
defparam \PRDATA_1_14_1_2_wmux[0] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[0]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[0]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[0]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[0]),
	.D(rxMemory_5_Z[0]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[0]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[0])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[0] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[0]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[0]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[0]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[0]),
	.D(rxMemory_4_Z[0]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[0] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[1]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[1]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[1]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[1]),
	.D(rxMemory_5_Z[1]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[1]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[1])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[1] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[1]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[1]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[1]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[1]),
	.D(rxMemory_4_Z[1]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[1] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[3]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[3]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[3]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[3]),
	.D(rxMemory_5_Z[3]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[3]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[3])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[3] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[3]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[3]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[3]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[3]),
	.D(rxMemory_4_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[3] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[7]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[7]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[7]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[7]),
	.D(rxMemory_5_Z[7]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[7]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[7])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[7] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[7]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[7]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[7]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[7]),
	.D(rxMemory_4_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[7] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[10]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[10]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[10]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[10]),
	.D(rxMemory_5_Z[10]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[10]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[10])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[10] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[10]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[10]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[10]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[10]),
	.D(rxMemory_4_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[10] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[11]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[11]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[11]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[11]),
	.D(rxMemory_5_Z[11]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[11]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[11])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[11] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[11]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[11]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[11]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[11]),
	.D(rxMemory_4_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[11] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[14]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[14]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[14]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[14]),
	.D(rxMemory_5_Z[14]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[14]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[14])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[14] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[14]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[14]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[14]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[14]),
	.D(rxMemory_4_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[14] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[15]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[15]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[15]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[15]),
	.D(rxMemory_5_Z[15]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[15]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[15])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[15] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[15]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[15]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[15]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[15]),
	.D(rxMemory_4_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[15] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[18]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[18]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[18]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[18]),
	.D(rxMemory_5_Z[18]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[18]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[18])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[18] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[18]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[18]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[18]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[18]),
	.D(rxMemory_4_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[18] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_wmux_0[19]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co1[19]),
	.S(PRDATA_2_5_i_m2_i_m2_1_wmux_0_S[19]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[19]),
	.D(rxMemory_5_Z[19]),
	.A(PRDATA_2_5_i_m2_i_m2_1_1_y0[19]),
	.FCI(PRDATA_2_5_i_m2_i_m2_1_1_co0[19])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_wmux_0[19] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_i_m2_1_1_wmux[19]  (
	.FCO(PRDATA_2_5_i_m2_i_m2_1_1_co0[19]),
	.S(PRDATA_2_5_i_m2_i_m2_1_1_wmux_S[19]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_1_y0[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[19]),
	.D(rxMemory_4_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_i_m2_1_1_wmux[19] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[31]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[31]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[31]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[31]),
	.D(rxMemory_5_Z[31]),
	.A(PRDATA_2_5_i_m2_1_1_y0[31]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[31])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[31] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[31]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[31]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[31]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[31]),
	.D(rxMemory_4_Z[31]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[31] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[30]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[30]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[30]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[30]),
	.D(rxMemory_5_Z[30]),
	.A(PRDATA_2_5_i_m2_1_1_y0[30]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[30])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[30] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[30]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[30]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[30]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[30]),
	.D(rxMemory_4_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[30] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[29]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[29]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[29]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[29]),
	.D(rxMemory_5_Z[29]),
	.A(PRDATA_2_5_i_m2_1_1_y0[29]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[29])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[29] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[29]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[29]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[29]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[29]),
	.D(rxMemory_4_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[29] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[28]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[28]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[28]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[28]),
	.D(rxMemory_5_Z[28]),
	.A(PRDATA_2_5_i_m2_1_1_y0[28]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[28])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[28] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[28]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[28]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[28]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[28]),
	.D(rxMemory_4_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[28] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[27]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[27]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[27]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[27]),
	.D(rxMemory_5_Z[27]),
	.A(PRDATA_2_5_i_m2_1_1_y0[27]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[27])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[27] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[27]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[27]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[27]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[27]),
	.D(rxMemory_4_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[27] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[26]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[26]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[26]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[26]),
	.D(rxMemory_5_Z[26]),
	.A(PRDATA_2_5_i_m2_1_1_y0[26]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[26])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[26] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[26]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[26]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[26]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[26]),
	.D(rxMemory_4_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[26] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[25]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[25]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[25]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[25]),
	.D(rxMemory_5_Z[25]),
	.A(PRDATA_2_5_i_m2_1_1_y0[25]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[25])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[25] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[25]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[25]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[25]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[25]),
	.D(rxMemory_4_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[25] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[23]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[23]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[23]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[23]),
	.D(rxMemory_5_Z[23]),
	.A(PRDATA_2_5_i_m2_1_1_y0[23]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[23])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[23] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[23]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[23]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[23]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[23]),
	.D(rxMemory_4_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[23] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[22]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[22]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[22]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[22]),
	.D(rxMemory_5_Z[22]),
	.A(PRDATA_2_5_i_m2_1_1_y0[22]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[22])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[22] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[22]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[22]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[22]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[22]),
	.D(rxMemory_4_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[22] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[21]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[21]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[21]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[21]),
	.D(rxMemory_5_Z[21]),
	.A(PRDATA_2_5_i_m2_1_1_y0[21]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[21])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[21] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[21]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[21]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[21]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[21]),
	.D(rxMemory_4_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[21] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[20]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[20]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[20]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[20]),
	.D(rxMemory_5_Z[20]),
	.A(PRDATA_2_5_i_m2_1_1_y0[20]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[20])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[20] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[20]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[20]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[20]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[20]),
	.D(rxMemory_4_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[20] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[17]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[17]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[17]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[17]),
	.D(rxMemory_5_Z[17]),
	.A(PRDATA_2_5_i_m2_1_1_y0[17]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[17])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[17] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[17]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[17]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[17]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[17]),
	.D(rxMemory_4_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[17] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[16]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[16]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[16]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[16]),
	.D(rxMemory_5_Z[16]),
	.A(PRDATA_2_5_i_m2_1_1_y0[16]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[16])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[16] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[16]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[16]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[16]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[16]),
	.D(rxMemory_4_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[16] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[13]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[13]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[13]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[13]),
	.D(rxMemory_5_Z[13]),
	.A(PRDATA_2_5_i_m2_1_1_y0[13]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[13])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[13] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[13]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[13]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[13]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[13]),
	.D(rxMemory_4_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[13] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[12]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[12]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[12]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[12]),
	.D(rxMemory_5_Z[12]),
	.A(PRDATA_2_5_i_m2_1_1_y0[12]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[12])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[12] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[12]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[12]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[12]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[12]),
	.D(rxMemory_4_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[12] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[9]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[9]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[9]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[9]),
	.D(rxMemory_5_Z[9]),
	.A(PRDATA_2_5_i_m2_1_1_y0[9]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[9])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[9] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[9]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[9]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[9]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[9]),
	.D(rxMemory_4_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[9] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[8]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[8]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[8]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[8]),
	.D(rxMemory_5_Z[8]),
	.A(PRDATA_2_5_i_m2_1_1_y0[8]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[8])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[8] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[8]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[8]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[8]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[8]),
	.D(rxMemory_4_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[8] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[6]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[6]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[6]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[6]),
	.D(rxMemory_5_Z[6]),
	.A(PRDATA_2_5_i_m2_1_1_y0[6]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[6])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[6] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[6]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[6]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[6]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[6]),
	.D(rxMemory_4_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[6] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[5]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[5]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[5]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[5]),
	.D(rxMemory_5_Z[5]),
	.A(PRDATA_2_5_i_m2_1_1_y0[5]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[5])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[5] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[5]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[5]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[5]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[5]),
	.D(rxMemory_4_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[5] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[4]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[4]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[4]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[4]),
	.D(rxMemory_5_Z[4]),
	.A(PRDATA_2_5_i_m2_1_1_y0[4]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[4])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[4] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[4]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[4]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[4]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[4]),
	.D(rxMemory_4_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[4] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[2]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[2]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[2]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[2]),
	.D(rxMemory_5_Z[2]),
	.A(PRDATA_2_5_i_m2_1_1_y0[2]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[2])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[2] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[2]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[2]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[2]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[2]),
	.D(rxMemory_4_Z[2]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[2] .INIT=20'h0FA44;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_wmux_0[24]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co1[24]),
	.S(PRDATA_2_5_i_m2_1_wmux_0_S[24]),
	.Y(PRDATA_2_5_i_m2_1_wmux_0_Y[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_1_Z[24]),
	.D(rxMemory_5_Z[24]),
	.A(PRDATA_2_5_i_m2_1_1_y0[24]),
	.FCI(PRDATA_2_5_i_m2_1_1_co0[24])
);
defparam \PRDATA_2_5_i_m2_1_wmux_0[24] .INIT=20'h0F588;
// @26:361
  ARI1 \PRDATA_2_5_i_m2_1_1_wmux[24]  (
	.FCO(PRDATA_2_5_i_m2_1_1_co0[24]),
	.S(PRDATA_2_5_i_m2_1_1_wmux_S[24]),
	.Y(PRDATA_2_5_i_m2_1_1_y0[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(rxMemory_0_Z[24]),
	.D(rxMemory_4_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_2_5_i_m2_1_1_wmux[24] .INIT=20'h0FA44;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux_0[0]  (
	.FCO(outputsignal_3_1_0_co1[0]),
	.S(outputsignal_3_1_0_wmux_0_S[0]),
	.Y(outputsignal[0]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[16]),
	.D(ShadowLoadReg_Z[24]),
	.A(outputsignal_3_1_0_y0[0]),
	.FCI(outputsignal_3_1_0_co0[0])
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux_0[0] .INIT=20'h0F588;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux[0]  (
	.FCO(outputsignal_3_1_0_co0[0]),
	.S(outputsignal_3_1_0_wmux_S[0]),
	.Y(outputsignal_3_1_0_y0[0]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[0]),
	.D(ShadowLoadReg_Z[8]),
	.A(pos_1_Z[0]),
	.FCI(VCC)
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux[0] .INIT=20'h0FA44;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux_0[7]  (
	.FCO(outputsignal_3_1_0_co1[7]),
	.S(outputsignal_3_1_0_wmux_0_S[7]),
	.Y(outputsignal[7]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[23]),
	.D(ShadowLoadReg_Z[31]),
	.A(outputsignal_3_1_0_y0[7]),
	.FCI(outputsignal_3_1_0_co0[7])
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux_0[7] .INIT=20'h0F588;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux[7]  (
	.FCO(outputsignal_3_1_0_co0[7]),
	.S(outputsignal_3_1_0_wmux_S[7]),
	.Y(outputsignal_3_1_0_y0[7]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[7]),
	.D(ShadowLoadReg_Z[15]),
	.A(pos_1_Z[0]),
	.FCI(VCC)
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux[7] .INIT=20'h0FA44;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux_0[1]  (
	.FCO(outputsignal_3_1_0_co1[1]),
	.S(outputsignal_3_1_0_wmux_0_S[1]),
	.Y(outputsignal[1]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[17]),
	.D(ShadowLoadReg_Z[25]),
	.A(outputsignal_3_1_0_y0[1]),
	.FCI(outputsignal_3_1_0_co0[1])
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux_0[1] .INIT=20'h0F588;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux[1]  (
	.FCO(outputsignal_3_1_0_co0[1]),
	.S(outputsignal_3_1_0_wmux_S[1]),
	.Y(outputsignal_3_1_0_y0[1]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[1]),
	.D(ShadowLoadReg_Z[9]),
	.A(pos_1_Z[0]),
	.FCI(VCC)
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux[1] .INIT=20'h0FA44;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux_0[6]  (
	.FCO(outputsignal_3_1_0_co1[6]),
	.S(outputsignal_3_1_0_wmux_0_S[6]),
	.Y(outputsignal[6]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[22]),
	.D(ShadowLoadReg_Z[30]),
	.A(outputsignal_3_1_0_y0[6]),
	.FCI(outputsignal_3_1_0_co0[6])
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux_0[6] .INIT=20'h0F588;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux[6]  (
	.FCO(outputsignal_3_1_0_co0[6]),
	.S(outputsignal_3_1_0_wmux_S[6]),
	.Y(outputsignal_3_1_0_y0[6]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[6]),
	.D(ShadowLoadReg_Z[14]),
	.A(pos_1_Z[0]),
	.FCI(VCC)
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux[6] .INIT=20'h0FA44;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux_0[5]  (
	.FCO(outputsignal_3_1_0_co1[5]),
	.S(outputsignal_3_1_0_wmux_0_S[5]),
	.Y(outputsignal[5]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[21]),
	.D(ShadowLoadReg_Z[29]),
	.A(outputsignal_3_1_0_y0[5]),
	.FCI(outputsignal_3_1_0_co0[5])
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux_0[5] .INIT=20'h0F588;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux[5]  (
	.FCO(outputsignal_3_1_0_co0[5]),
	.S(outputsignal_3_1_0_wmux_S[5]),
	.Y(outputsignal_3_1_0_y0[5]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[5]),
	.D(ShadowLoadReg_Z[13]),
	.A(pos_1_Z[0]),
	.FCI(VCC)
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux[5] .INIT=20'h0FA44;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux_0[2]  (
	.FCO(outputsignal_3_1_0_co1[2]),
	.S(outputsignal_3_1_0_wmux_0_S[2]),
	.Y(outputsignal[2]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[18]),
	.D(ShadowLoadReg_Z[26]),
	.A(outputsignal_3_1_0_y0[2]),
	.FCI(outputsignal_3_1_0_co0[2])
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux_0[2] .INIT=20'h0F588;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux[2]  (
	.FCO(outputsignal_3_1_0_co0[2]),
	.S(outputsignal_3_1_0_wmux_S[2]),
	.Y(outputsignal_3_1_0_y0[2]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[2]),
	.D(ShadowLoadReg_Z[10]),
	.A(pos_1_Z[0]),
	.FCI(VCC)
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux[2] .INIT=20'h0FA44;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux_0[4]  (
	.FCO(outputsignal_3_1_0_co1[4]),
	.S(outputsignal_3_1_0_wmux_0_S[4]),
	.Y(outputsignal[4]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[20]),
	.D(ShadowLoadReg_Z[28]),
	.A(outputsignal_3_1_0_y0[4]),
	.FCI(outputsignal_3_1_0_co0[4])
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux_0[4] .INIT=20'h0F588;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux[4]  (
	.FCO(outputsignal_3_1_0_co0[4]),
	.S(outputsignal_3_1_0_wmux_S[4]),
	.Y(outputsignal_3_1_0_y0[4]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[4]),
	.D(ShadowLoadReg_Z[12]),
	.A(pos_1_Z[0]),
	.FCI(VCC)
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux[4] .INIT=20'h0FA44;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux_0[3]  (
	.FCO(outputsignal_3_1_0_co1[3]),
	.S(outputsignal_3_1_0_wmux_0_S[3]),
	.Y(outputsignal[3]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[19]),
	.D(ShadowLoadReg_Z[27]),
	.A(outputsignal_3_1_0_y0[3]),
	.FCI(outputsignal_3_1_0_co0[3])
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux_0[3] .INIT=20'h0F588;
// @26:113
  ARI1 \transmit8bitram.outputsignal_3_1_0_wmux[3]  (
	.FCO(outputsignal_3_1_0_co0[3]),
	.S(outputsignal_3_1_0_wmux_S[3]),
	.Y(outputsignal_3_1_0_y0[3]),
	.B(pos_1_Z[1]),
	.C(ShadowLoadReg_Z[3]),
	.D(ShadowLoadReg_Z[11]),
	.A(pos_1_Z[0]),
	.FCI(VCC)
);
defparam \transmit8bitram.outputsignal_3_1_0_wmux[3] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[24]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[24]),
	.S(PRDATA_1_22_2_wmux_3_S[24]),
	.Y(N_3524),
	.B(PRDATA_1_22_2_0_y1[24]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[24]),
	.FCI(PRDATA_1_22_2_co1_0[24])
);
defparam \PRDATA_1_22_2_wmux_3[24] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[24]  (
	.FCO(PRDATA_1_22_2_co1_0[24]),
	.S(PRDATA_1_22_2_wmux_2_S[24]),
	.Y(PRDATA_1_22_2_0_y3[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[24]),
	.D(memory_15_Z[24]),
	.A(PRDATA_1_22_2_y0_0[24]),
	.FCI(PRDATA_1_22_2_co0_0[24])
);
defparam \PRDATA_1_22_2_wmux_2[24] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[24]  (
	.FCO(PRDATA_1_22_2_co0_0[24]),
	.S(PRDATA_1_22_2_wmux_1_S[24]),
	.Y(PRDATA_1_22_2_y0_0[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[24]),
	.D(memory_13_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[24])
);
defparam \PRDATA_1_22_2_wmux_1[24] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[24]  (
	.FCO(PRDATA_1_22_2_0_co1[24]),
	.S(PRDATA_1_22_2_wmux_0_S[24]),
	.Y(PRDATA_1_22_2_0_y1[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[24]),
	.D(memory_14_Z[24]),
	.A(PRDATA_1_22_2_0_y0[24]),
	.FCI(PRDATA_1_22_2_0_co0[24])
);
defparam \PRDATA_1_22_2_wmux_0[24] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[24]  (
	.FCO(PRDATA_1_22_2_0_co0[24]),
	.S(PRDATA_1_22_2_0_wmux_S[24]),
	.Y(PRDATA_1_22_2_0_y0[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[24]),
	.D(memory_12_Z[24]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[24] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[31]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[31]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[31]),
	.Y(N_4291),
	.B(ShadowLoadReg_2_22_2_0_y1[31]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[31]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[31])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[31] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[31]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[31]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[31]),
	.Y(ShadowLoadReg_2_22_2_0_y3[31]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[31]),
	.D(memory_15_Z[31]),
	.A(ShadowLoadReg_2_22_2_y0_0[31]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[31])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[31] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[31]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[31]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[31]),
	.Y(ShadowLoadReg_2_22_2_y0_0[31]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[31]),
	.D(memory_13_Z[31]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[31])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[31] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[31]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[31]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[31]),
	.Y(ShadowLoadReg_2_22_2_0_y1[31]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[31]),
	.D(memory_14_Z[31]),
	.A(ShadowLoadReg_2_22_2_0_y0[31]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[31])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[31] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[31]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[31]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[31]),
	.Y(ShadowLoadReg_2_22_2_0_y0[31]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[31]),
	.D(memory_12_Z[31]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[31] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[30]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[30]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[30]),
	.Y(N_4290),
	.B(ShadowLoadReg_2_22_2_0_y1[30]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[30]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[30])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[30] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[30]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[30]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[30]),
	.Y(ShadowLoadReg_2_22_2_0_y3[30]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[30]),
	.D(memory_15_Z[30]),
	.A(ShadowLoadReg_2_22_2_y0_0[30]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[30])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[30] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[30]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[30]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[30]),
	.Y(ShadowLoadReg_2_22_2_y0_0[30]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[30]),
	.D(memory_13_Z[30]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[30])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[30] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[30]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[30]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[30]),
	.Y(ShadowLoadReg_2_22_2_0_y1[30]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[30]),
	.D(memory_14_Z[30]),
	.A(ShadowLoadReg_2_22_2_0_y0[30]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[30])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[30] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[30]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[30]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[30]),
	.Y(ShadowLoadReg_2_22_2_0_y0[30]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[30]),
	.D(memory_12_Z[30]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[30] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[29]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[29]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[29]),
	.Y(N_4289),
	.B(ShadowLoadReg_2_22_2_0_y1[29]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[29]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[29])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[29] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[29]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[29]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[29]),
	.Y(ShadowLoadReg_2_22_2_0_y3[29]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[29]),
	.D(memory_15_Z[29]),
	.A(ShadowLoadReg_2_22_2_y0_0[29]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[29])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[29] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[29]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[29]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[29]),
	.Y(ShadowLoadReg_2_22_2_y0_0[29]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[29]),
	.D(memory_13_Z[29]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[29])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[29] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[29]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[29]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[29]),
	.Y(ShadowLoadReg_2_22_2_0_y1[29]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[29]),
	.D(memory_14_Z[29]),
	.A(ShadowLoadReg_2_22_2_0_y0[29]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[29])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[29] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[29]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[29]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[29]),
	.Y(ShadowLoadReg_2_22_2_0_y0[29]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[29]),
	.D(memory_12_Z[29]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[29] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[28]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[28]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[28]),
	.Y(N_4288),
	.B(ShadowLoadReg_2_22_2_0_y1[28]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[28]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[28])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[28] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[28]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[28]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[28]),
	.Y(ShadowLoadReg_2_22_2_0_y3[28]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[28]),
	.D(memory_15_Z[28]),
	.A(ShadowLoadReg_2_22_2_y0_0[28]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[28])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[28] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[28]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[28]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[28]),
	.Y(ShadowLoadReg_2_22_2_y0_0[28]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[28]),
	.D(memory_13_Z[28]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[28])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[28] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[28]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[28]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[28]),
	.Y(ShadowLoadReg_2_22_2_0_y1[28]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[28]),
	.D(memory_14_Z[28]),
	.A(ShadowLoadReg_2_22_2_0_y0[28]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[28])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[28] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[28]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[28]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[28]),
	.Y(ShadowLoadReg_2_22_2_0_y0[28]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[28]),
	.D(memory_12_Z[28]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[28] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[27]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[27]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[27]),
	.Y(N_4287),
	.B(ShadowLoadReg_2_22_2_0_y1[27]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[27]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[27])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[27] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[27]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[27]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[27]),
	.Y(ShadowLoadReg_2_22_2_0_y3[27]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[27]),
	.D(memory_15_Z[27]),
	.A(ShadowLoadReg_2_22_2_y0_0[27]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[27])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[27] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[27]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[27]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[27]),
	.Y(ShadowLoadReg_2_22_2_y0_0[27]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[27]),
	.D(memory_13_Z[27]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[27])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[27] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[27]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[27]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[27]),
	.Y(ShadowLoadReg_2_22_2_0_y1[27]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[27]),
	.D(memory_14_Z[27]),
	.A(ShadowLoadReg_2_22_2_0_y0[27]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[27])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[27] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[27]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[27]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[27]),
	.Y(ShadowLoadReg_2_22_2_0_y0[27]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[27]),
	.D(memory_12_Z[27]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[27] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[26]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[26]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[26]),
	.Y(N_4286),
	.B(ShadowLoadReg_2_22_2_0_y1[26]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[26]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[26])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[26] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[26]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[26]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[26]),
	.Y(ShadowLoadReg_2_22_2_0_y3[26]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[26]),
	.D(memory_15_Z[26]),
	.A(ShadowLoadReg_2_22_2_y0_0[26]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[26])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[26] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[26]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[26]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[26]),
	.Y(ShadowLoadReg_2_22_2_y0_0[26]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[26]),
	.D(memory_13_Z[26]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[26])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[26] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[26]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[26]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[26]),
	.Y(ShadowLoadReg_2_22_2_0_y1[26]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[26]),
	.D(memory_14_Z[26]),
	.A(ShadowLoadReg_2_22_2_0_y0[26]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[26])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[26] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[26]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[26]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[26]),
	.Y(ShadowLoadReg_2_22_2_0_y0[26]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[26]),
	.D(memory_12_Z[26]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[26] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[25]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[25]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[25]),
	.Y(N_4285),
	.B(ShadowLoadReg_2_22_2_0_y1[25]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[25]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[25])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[25] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[25]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[25]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[25]),
	.Y(ShadowLoadReg_2_22_2_0_y3[25]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[25]),
	.D(memory_15_Z[25]),
	.A(ShadowLoadReg_2_22_2_y0_0[25]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[25])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[25] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[25]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[25]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[25]),
	.Y(ShadowLoadReg_2_22_2_y0_0[25]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[25]),
	.D(memory_13_Z[25]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[25])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[25] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[25]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[25]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[25]),
	.Y(ShadowLoadReg_2_22_2_0_y1[25]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[25]),
	.D(memory_14_Z[25]),
	.A(ShadowLoadReg_2_22_2_0_y0[25]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[25])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[25] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[25]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[25]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[25]),
	.Y(ShadowLoadReg_2_22_2_0_y0[25]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[25]),
	.D(memory_12_Z[25]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[25] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[24]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[24]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[24]),
	.Y(N_4284),
	.B(ShadowLoadReg_2_22_2_0_y1[24]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[24]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[24])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[24] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[24]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[24]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[24]),
	.Y(ShadowLoadReg_2_22_2_0_y3[24]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[24]),
	.D(memory_15_Z[24]),
	.A(ShadowLoadReg_2_22_2_y0_0[24]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[24])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[24] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[24]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[24]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[24]),
	.Y(ShadowLoadReg_2_22_2_y0_0[24]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[24]),
	.D(memory_13_Z[24]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[24])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[24] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[24]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[24]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[24]),
	.Y(ShadowLoadReg_2_22_2_0_y1[24]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[24]),
	.D(memory_14_Z[24]),
	.A(ShadowLoadReg_2_22_2_0_y0[24]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[24])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[24] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[24]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[24]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[24]),
	.Y(ShadowLoadReg_2_22_2_0_y0[24]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[24]),
	.D(memory_12_Z[24]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[24] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[23]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[23]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[23]),
	.Y(N_4283),
	.B(ShadowLoadReg_2_22_2_0_y1[23]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[23]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[23])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[23] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[23]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[23]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[23]),
	.Y(ShadowLoadReg_2_22_2_0_y3[23]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[23]),
	.D(memory_15_Z[23]),
	.A(ShadowLoadReg_2_22_2_y0_0[23]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[23])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[23] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[23]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[23]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[23]),
	.Y(ShadowLoadReg_2_22_2_y0_0[23]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[23]),
	.D(memory_13_Z[23]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[23])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[23] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[23]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[23]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[23]),
	.Y(ShadowLoadReg_2_22_2_0_y1[23]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[23]),
	.D(memory_14_Z[23]),
	.A(ShadowLoadReg_2_22_2_0_y0[23]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[23])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[23] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[23]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[23]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[23]),
	.Y(ShadowLoadReg_2_22_2_0_y0[23]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[23]),
	.D(memory_12_Z[23]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[23] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[22]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[22]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[22]),
	.Y(N_4282),
	.B(ShadowLoadReg_2_22_2_0_y1[22]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[22]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[22])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[22] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[22]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[22]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[22]),
	.Y(ShadowLoadReg_2_22_2_0_y3[22]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[22]),
	.D(memory_15_Z[22]),
	.A(ShadowLoadReg_2_22_2_y0_0[22]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[22])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[22] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[22]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[22]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[22]),
	.Y(ShadowLoadReg_2_22_2_y0_0[22]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[22]),
	.D(memory_13_Z[22]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[22])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[22] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[22]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[22]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[22]),
	.Y(ShadowLoadReg_2_22_2_0_y1[22]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[22]),
	.D(memory_14_Z[22]),
	.A(ShadowLoadReg_2_22_2_0_y0[22]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[22])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[22] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[22]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[22]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[22]),
	.Y(ShadowLoadReg_2_22_2_0_y0[22]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[22]),
	.D(memory_12_Z[22]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[22] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[21]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[21]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[21]),
	.Y(N_4281),
	.B(ShadowLoadReg_2_22_2_0_y1[21]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[21]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[21])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[21] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[21]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[21]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[21]),
	.Y(ShadowLoadReg_2_22_2_0_y3[21]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[21]),
	.D(memory_15_Z[21]),
	.A(ShadowLoadReg_2_22_2_y0_0[21]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[21])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[21] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[21]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[21]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[21]),
	.Y(ShadowLoadReg_2_22_2_y0_0[21]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[21]),
	.D(memory_13_Z[21]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[21])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[21] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[21]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[21]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[21]),
	.Y(ShadowLoadReg_2_22_2_0_y1[21]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[21]),
	.D(memory_14_Z[21]),
	.A(ShadowLoadReg_2_22_2_0_y0[21]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[21])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[21] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[21]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[21]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[21]),
	.Y(ShadowLoadReg_2_22_2_0_y0[21]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[21]),
	.D(memory_12_Z[21]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[21] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[20]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[20]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[20]),
	.Y(N_4280),
	.B(ShadowLoadReg_2_22_2_0_y1[20]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[20]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[20])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[20] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[20]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[20]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[20]),
	.Y(ShadowLoadReg_2_22_2_0_y3[20]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[20]),
	.D(memory_15_Z[20]),
	.A(ShadowLoadReg_2_22_2_y0_0[20]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[20])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[20] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[20]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[20]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[20]),
	.Y(ShadowLoadReg_2_22_2_y0_0[20]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[20]),
	.D(memory_13_Z[20]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[20])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[20] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[20]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[20]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[20]),
	.Y(ShadowLoadReg_2_22_2_0_y1[20]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[20]),
	.D(memory_14_Z[20]),
	.A(ShadowLoadReg_2_22_2_0_y0[20]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[20])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[20] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[20]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[20]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[20]),
	.Y(ShadowLoadReg_2_22_2_0_y0[20]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[20]),
	.D(memory_12_Z[20]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[20] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[19]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[19]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[19]),
	.Y(N_4279),
	.B(ShadowLoadReg_2_22_2_0_y1[19]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[19]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[19])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[19] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[19]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[19]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[19]),
	.Y(ShadowLoadReg_2_22_2_0_y3[19]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[19]),
	.D(memory_15_Z[19]),
	.A(ShadowLoadReg_2_22_2_y0_0[19]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[19])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[19] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[19]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[19]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[19]),
	.Y(ShadowLoadReg_2_22_2_y0_0[19]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[19]),
	.D(memory_13_Z[19]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[19])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[19] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[19]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[19]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[19]),
	.Y(ShadowLoadReg_2_22_2_0_y1[19]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[19]),
	.D(memory_14_Z[19]),
	.A(ShadowLoadReg_2_22_2_0_y0[19]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[19])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[19] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[19]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[19]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[19]),
	.Y(ShadowLoadReg_2_22_2_0_y0[19]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[19]),
	.D(memory_12_Z[19]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[19] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[18]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[18]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[18]),
	.Y(N_4278),
	.B(ShadowLoadReg_2_22_2_0_y1[18]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[18]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[18])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[18] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[18]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[18]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[18]),
	.Y(ShadowLoadReg_2_22_2_0_y3[18]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[18]),
	.D(memory_15_Z[18]),
	.A(ShadowLoadReg_2_22_2_y0_0[18]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[18])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[18] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[18]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[18]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[18]),
	.Y(ShadowLoadReg_2_22_2_y0_0[18]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[18]),
	.D(memory_13_Z[18]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[18])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[18] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[18]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[18]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[18]),
	.Y(ShadowLoadReg_2_22_2_0_y1[18]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[18]),
	.D(memory_14_Z[18]),
	.A(ShadowLoadReg_2_22_2_0_y0[18]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[18])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[18] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[18]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[18]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[18]),
	.Y(ShadowLoadReg_2_22_2_0_y0[18]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[18]),
	.D(memory_12_Z[18]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[18] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[17]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[17]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[17]),
	.Y(N_4277),
	.B(ShadowLoadReg_2_22_2_0_y1[17]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[17]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[17])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[17] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[17]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[17]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[17]),
	.Y(ShadowLoadReg_2_22_2_0_y3[17]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[17]),
	.D(memory_15_Z[17]),
	.A(ShadowLoadReg_2_22_2_y0_0[17]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[17])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[17] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[17]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[17]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[17]),
	.Y(ShadowLoadReg_2_22_2_y0_0[17]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[17]),
	.D(memory_13_Z[17]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[17])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[17] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[17]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[17]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[17]),
	.Y(ShadowLoadReg_2_22_2_0_y1[17]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[17]),
	.D(memory_14_Z[17]),
	.A(ShadowLoadReg_2_22_2_0_y0[17]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[17])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[17] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[17]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[17]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[17]),
	.Y(ShadowLoadReg_2_22_2_0_y0[17]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[17]),
	.D(memory_12_Z[17]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[17] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[16]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[16]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[16]),
	.Y(N_4276),
	.B(ShadowLoadReg_2_22_2_0_y1[16]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[16]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[16])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[16] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[16]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[16]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[16]),
	.Y(ShadowLoadReg_2_22_2_0_y3[16]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[16]),
	.D(memory_15_Z[16]),
	.A(ShadowLoadReg_2_22_2_y0_0[16]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[16])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[16] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[16]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[16]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[16]),
	.Y(ShadowLoadReg_2_22_2_y0_0[16]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[16]),
	.D(memory_13_Z[16]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[16])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[16] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[16]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[16]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[16]),
	.Y(ShadowLoadReg_2_22_2_0_y1[16]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[16]),
	.D(memory_14_Z[16]),
	.A(ShadowLoadReg_2_22_2_0_y0[16]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[16])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[16] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[16]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[16]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[16]),
	.Y(ShadowLoadReg_2_22_2_0_y0[16]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[16]),
	.D(memory_12_Z[16]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[16] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[15]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[15]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[15]),
	.Y(N_4275),
	.B(ShadowLoadReg_2_22_2_0_y1[15]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[15]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[15])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[15] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[15]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[15]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[15]),
	.Y(ShadowLoadReg_2_22_2_0_y3[15]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[15]),
	.D(memory_15_Z[15]),
	.A(ShadowLoadReg_2_22_2_y0_0[15]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[15])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[15] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[15]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[15]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[15]),
	.Y(ShadowLoadReg_2_22_2_y0_0[15]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[15]),
	.D(memory_13_Z[15]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[15])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[15] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[15]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[15]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[15]),
	.Y(ShadowLoadReg_2_22_2_0_y1[15]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[15]),
	.D(memory_14_Z[15]),
	.A(ShadowLoadReg_2_22_2_0_y0[15]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[15])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[15] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[15]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[15]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[15]),
	.Y(ShadowLoadReg_2_22_2_0_y0[15]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[15]),
	.D(memory_12_Z[15]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[15] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[14]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[14]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[14]),
	.Y(N_4274),
	.B(ShadowLoadReg_2_22_2_0_y1[14]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[14]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[14])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[14] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[14]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[14]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[14]),
	.Y(ShadowLoadReg_2_22_2_0_y3[14]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[14]),
	.D(memory_15_Z[14]),
	.A(ShadowLoadReg_2_22_2_y0_0[14]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[14])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[14] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[14]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[14]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[14]),
	.Y(ShadowLoadReg_2_22_2_y0_0[14]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[14]),
	.D(memory_13_Z[14]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[14])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[14] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[14]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[14]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[14]),
	.Y(ShadowLoadReg_2_22_2_0_y1[14]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[14]),
	.D(memory_14_Z[14]),
	.A(ShadowLoadReg_2_22_2_0_y0[14]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[14])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[14] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[14]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[14]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[14]),
	.Y(ShadowLoadReg_2_22_2_0_y0[14]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[14]),
	.D(memory_12_Z[14]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[14] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[13]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[13]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[13]),
	.Y(N_4273),
	.B(ShadowLoadReg_2_22_2_0_y1[13]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[13]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[13])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[13] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[13]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[13]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[13]),
	.Y(ShadowLoadReg_2_22_2_0_y3[13]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[13]),
	.D(memory_15_Z[13]),
	.A(ShadowLoadReg_2_22_2_y0_0[13]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[13])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[13] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[13]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[13]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[13]),
	.Y(ShadowLoadReg_2_22_2_y0_0[13]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[13]),
	.D(memory_13_Z[13]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[13])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[13] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[13]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[13]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[13]),
	.Y(ShadowLoadReg_2_22_2_0_y1[13]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[13]),
	.D(memory_14_Z[13]),
	.A(ShadowLoadReg_2_22_2_0_y0[13]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[13])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[13] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[13]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[13]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[13]),
	.Y(ShadowLoadReg_2_22_2_0_y0[13]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[13]),
	.D(memory_12_Z[13]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[13] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[12]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[12]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[12]),
	.Y(N_4272),
	.B(ShadowLoadReg_2_22_2_0_y1[12]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[12]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[12])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[12] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[12]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[12]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[12]),
	.Y(ShadowLoadReg_2_22_2_0_y3[12]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[12]),
	.D(memory_15_Z[12]),
	.A(ShadowLoadReg_2_22_2_y0_0[12]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[12])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[12] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[12]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[12]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[12]),
	.Y(ShadowLoadReg_2_22_2_y0_0[12]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[12]),
	.D(memory_13_Z[12]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[12])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[12] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[12]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[12]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[12]),
	.Y(ShadowLoadReg_2_22_2_0_y1[12]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[12]),
	.D(memory_14_Z[12]),
	.A(ShadowLoadReg_2_22_2_0_y0[12]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[12])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[12] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[12]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[12]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[12]),
	.Y(ShadowLoadReg_2_22_2_0_y0[12]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[12]),
	.D(memory_12_Z[12]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[12] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[11]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[11]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[11]),
	.Y(N_4271),
	.B(ShadowLoadReg_2_22_2_0_y1[11]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[11]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[11])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[11] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[11]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[11]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[11]),
	.Y(ShadowLoadReg_2_22_2_0_y3[11]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[11]),
	.D(memory_15_Z[11]),
	.A(ShadowLoadReg_2_22_2_y0_0[11]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[11])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[11] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[11]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[11]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[11]),
	.Y(ShadowLoadReg_2_22_2_y0_0[11]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[11]),
	.D(memory_13_Z[11]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[11])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[11] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[11]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[11]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[11]),
	.Y(ShadowLoadReg_2_22_2_0_y1[11]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[11]),
	.D(memory_14_Z[11]),
	.A(ShadowLoadReg_2_22_2_0_y0[11]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[11])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[11] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[11]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[11]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[11]),
	.Y(ShadowLoadReg_2_22_2_0_y0[11]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[11]),
	.D(memory_12_Z[11]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[11] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[10]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[10]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[10]),
	.Y(N_4270),
	.B(ShadowLoadReg_2_22_2_0_y1[10]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[10]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[10])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[10] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[10]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[10]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[10]),
	.Y(ShadowLoadReg_2_22_2_0_y3[10]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[10]),
	.D(memory_15_Z[10]),
	.A(ShadowLoadReg_2_22_2_y0_0[10]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[10])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[10] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[10]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[10]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[10]),
	.Y(ShadowLoadReg_2_22_2_y0_0[10]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[10]),
	.D(memory_13_Z[10]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[10])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[10] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[10]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[10]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[10]),
	.Y(ShadowLoadReg_2_22_2_0_y1[10]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[10]),
	.D(memory_14_Z[10]),
	.A(ShadowLoadReg_2_22_2_0_y0[10]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[10])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[10] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[10]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[10]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[10]),
	.Y(ShadowLoadReg_2_22_2_0_y0[10]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[10]),
	.D(memory_12_Z[10]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[10] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[9]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[9]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[9]),
	.Y(N_4269),
	.B(ShadowLoadReg_2_22_2_0_y1[9]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[9]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[9])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[9] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[9]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[9]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[9]),
	.Y(ShadowLoadReg_2_22_2_0_y3[9]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[9]),
	.D(memory_15_Z[9]),
	.A(ShadowLoadReg_2_22_2_y0_0[9]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[9])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[9] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[9]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[9]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[9]),
	.Y(ShadowLoadReg_2_22_2_y0_0[9]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[9]),
	.D(memory_13_Z[9]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[9])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[9] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[9]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[9]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[9]),
	.Y(ShadowLoadReg_2_22_2_0_y1[9]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[9]),
	.D(memory_14_Z[9]),
	.A(ShadowLoadReg_2_22_2_0_y0[9]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[9])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[9] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[9]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[9]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[9]),
	.Y(ShadowLoadReg_2_22_2_0_y0[9]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[9]),
	.D(memory_12_Z[9]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[9] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[8]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[8]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[8]),
	.Y(N_4268),
	.B(ShadowLoadReg_2_22_2_0_y1[8]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[8]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[8])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[8] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[8]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[8]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[8]),
	.Y(ShadowLoadReg_2_22_2_0_y3[8]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[8]),
	.D(memory_15_Z[8]),
	.A(ShadowLoadReg_2_22_2_y0_0[8]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[8])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[8] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[8]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[8]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[8]),
	.Y(ShadowLoadReg_2_22_2_y0_0[8]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[8]),
	.D(memory_13_Z[8]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[8])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[8] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[8]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[8]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[8]),
	.Y(ShadowLoadReg_2_22_2_0_y1[8]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[8]),
	.D(memory_14_Z[8]),
	.A(ShadowLoadReg_2_22_2_0_y0[8]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[8])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[8] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[8]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[8]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[8]),
	.Y(ShadowLoadReg_2_22_2_0_y0[8]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[8]),
	.D(memory_12_Z[8]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[8] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[7]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[7]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[7]),
	.Y(N_4267),
	.B(ShadowLoadReg_2_22_2_0_y1[7]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[7]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[7])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[7] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[7]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[7]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[7]),
	.Y(ShadowLoadReg_2_22_2_0_y3[7]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[7]),
	.D(memory_15_Z[7]),
	.A(ShadowLoadReg_2_22_2_y0_0[7]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[7])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[7] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[7]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[7]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[7]),
	.Y(ShadowLoadReg_2_22_2_y0_0[7]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[7]),
	.D(memory_13_Z[7]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[7])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[7] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[7]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[7]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[7]),
	.Y(ShadowLoadReg_2_22_2_0_y1[7]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[7]),
	.D(memory_14_Z[7]),
	.A(ShadowLoadReg_2_22_2_0_y0[7]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[7])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[7] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[7]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[7]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[7]),
	.Y(ShadowLoadReg_2_22_2_0_y0[7]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[7]),
	.D(memory_12_Z[7]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[7] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[6]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[6]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[6]),
	.Y(N_4266),
	.B(ShadowLoadReg_2_22_2_0_y1[6]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[6]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[6])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[6] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[6]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[6]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[6]),
	.Y(ShadowLoadReg_2_22_2_0_y3[6]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[6]),
	.D(memory_15_Z[6]),
	.A(ShadowLoadReg_2_22_2_y0_0[6]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[6])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[6] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[6]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[6]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[6]),
	.Y(ShadowLoadReg_2_22_2_y0_0[6]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[6]),
	.D(memory_13_Z[6]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[6])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[6] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[6]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[6]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[6]),
	.Y(ShadowLoadReg_2_22_2_0_y1[6]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[6]),
	.D(memory_14_Z[6]),
	.A(ShadowLoadReg_2_22_2_0_y0[6]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[6])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[6] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[6]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[6]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[6]),
	.Y(ShadowLoadReg_2_22_2_0_y0[6]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[6]),
	.D(memory_12_Z[6]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[6] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[4]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[4]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[4]),
	.Y(N_4264),
	.B(ShadowLoadReg_2_22_2_0_y1[4]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[4]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[4])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[4] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[4]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[4]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[4]),
	.Y(ShadowLoadReg_2_22_2_0_y3[4]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[4]),
	.D(memory_15_Z[4]),
	.A(ShadowLoadReg_2_22_2_y0_0[4]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[4])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[4] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[4]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[4]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[4]),
	.Y(ShadowLoadReg_2_22_2_y0_0[4]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[4]),
	.D(memory_13_Z[4]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[4])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[4] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[4]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[4]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[4]),
	.Y(ShadowLoadReg_2_22_2_0_y1[4]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[4]),
	.D(memory_14_Z[4]),
	.A(ShadowLoadReg_2_22_2_0_y0[4]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[4])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[4] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[4]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[4]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[4]),
	.Y(ShadowLoadReg_2_22_2_0_y0[4]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[4]),
	.D(memory_12_Z[4]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[4] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[3]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[3]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[3]),
	.Y(N_4263),
	.B(ShadowLoadReg_2_22_2_0_y1[3]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[3]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[3])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[3] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[3]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[3]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[3]),
	.Y(ShadowLoadReg_2_22_2_0_y3[3]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[3]),
	.D(memory_15_Z[3]),
	.A(ShadowLoadReg_2_22_2_y0_0[3]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[3])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[3] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[3]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[3]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[3]),
	.Y(ShadowLoadReg_2_22_2_y0_0[3]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[3]),
	.D(memory_13_Z[3]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[3])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[3] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[3]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[3]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[3]),
	.Y(ShadowLoadReg_2_22_2_0_y1[3]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[3]),
	.D(memory_14_Z[3]),
	.A(ShadowLoadReg_2_22_2_0_y0[3]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[3])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[3] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[3]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[3]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[3]),
	.Y(ShadowLoadReg_2_22_2_0_y0[3]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[3]),
	.D(memory_12_Z[3]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[3] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[2]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[2]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[2]),
	.Y(N_4262),
	.B(ShadowLoadReg_2_22_2_0_y1[2]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[2]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[2])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[2] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[2]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[2]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[2]),
	.Y(ShadowLoadReg_2_22_2_0_y3[2]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[2]),
	.D(memory_15_Z[2]),
	.A(ShadowLoadReg_2_22_2_y0_0[2]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[2])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[2] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[2]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[2]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[2]),
	.Y(ShadowLoadReg_2_22_2_y0_0[2]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[2]),
	.D(memory_13_Z[2]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[2])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[2] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[2]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[2]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[2]),
	.Y(ShadowLoadReg_2_22_2_0_y1[2]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[2]),
	.D(memory_14_Z[2]),
	.A(ShadowLoadReg_2_22_2_0_y0[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[2])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[2] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[2]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[2]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[2]),
	.Y(ShadowLoadReg_2_22_2_0_y0[2]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[2]),
	.D(memory_12_Z[2]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[2] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[28]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[28]),
	.S(PRDATA_1_22_2_wmux_3_S[28]),
	.Y(N_3528),
	.B(PRDATA_1_22_2_0_y1[28]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[28]),
	.FCI(PRDATA_1_22_2_co1_0[28])
);
defparam \PRDATA_1_22_2_wmux_3[28] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[28]  (
	.FCO(PRDATA_1_22_2_co1_0[28]),
	.S(PRDATA_1_22_2_wmux_2_S[28]),
	.Y(PRDATA_1_22_2_0_y3[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[28]),
	.D(memory_15_Z[28]),
	.A(PRDATA_1_22_2_y0_0[28]),
	.FCI(PRDATA_1_22_2_co0_0[28])
);
defparam \PRDATA_1_22_2_wmux_2[28] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[28]  (
	.FCO(PRDATA_1_22_2_co0_0[28]),
	.S(PRDATA_1_22_2_wmux_1_S[28]),
	.Y(PRDATA_1_22_2_y0_0[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[28]),
	.D(memory_13_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[28])
);
defparam \PRDATA_1_22_2_wmux_1[28] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[28]  (
	.FCO(PRDATA_1_22_2_0_co1[28]),
	.S(PRDATA_1_22_2_wmux_0_S[28]),
	.Y(PRDATA_1_22_2_0_y1[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[28]),
	.D(memory_14_Z[28]),
	.A(PRDATA_1_22_2_0_y0[28]),
	.FCI(PRDATA_1_22_2_0_co0[28])
);
defparam \PRDATA_1_22_2_wmux_0[28] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[28]  (
	.FCO(PRDATA_1_22_2_0_co0[28]),
	.S(PRDATA_1_22_2_0_wmux_S[28]),
	.Y(PRDATA_1_22_2_0_y0[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[28]),
	.D(memory_12_Z[28]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[28] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[26]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[26]),
	.S(PRDATA_1_22_2_wmux_3_S[26]),
	.Y(N_3526),
	.B(PRDATA_1_22_2_0_y1[26]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[26]),
	.FCI(PRDATA_1_22_2_co1_0[26])
);
defparam \PRDATA_1_22_2_wmux_3[26] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[26]  (
	.FCO(PRDATA_1_22_2_co1_0[26]),
	.S(PRDATA_1_22_2_wmux_2_S[26]),
	.Y(PRDATA_1_22_2_0_y3[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[26]),
	.D(memory_15_Z[26]),
	.A(PRDATA_1_22_2_y0_0[26]),
	.FCI(PRDATA_1_22_2_co0_0[26])
);
defparam \PRDATA_1_22_2_wmux_2[26] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[26]  (
	.FCO(PRDATA_1_22_2_co0_0[26]),
	.S(PRDATA_1_22_2_wmux_1_S[26]),
	.Y(PRDATA_1_22_2_y0_0[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[26]),
	.D(memory_13_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[26])
);
defparam \PRDATA_1_22_2_wmux_1[26] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[26]  (
	.FCO(PRDATA_1_22_2_0_co1[26]),
	.S(PRDATA_1_22_2_wmux_0_S[26]),
	.Y(PRDATA_1_22_2_0_y1[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[26]),
	.D(memory_14_Z[26]),
	.A(PRDATA_1_22_2_0_y0[26]),
	.FCI(PRDATA_1_22_2_0_co0[26])
);
defparam \PRDATA_1_22_2_wmux_0[26] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[26]  (
	.FCO(PRDATA_1_22_2_0_co0[26]),
	.S(PRDATA_1_22_2_0_wmux_S[26]),
	.Y(PRDATA_1_22_2_0_y0[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[26]),
	.D(memory_12_Z[26]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[26] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[23]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[23]),
	.S(PRDATA_1_22_2_wmux_3_S[23]),
	.Y(N_3523),
	.B(PRDATA_1_22_2_0_y1[23]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[23]),
	.FCI(PRDATA_1_22_2_co1_0[23])
);
defparam \PRDATA_1_22_2_wmux_3[23] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[23]  (
	.FCO(PRDATA_1_22_2_co1_0[23]),
	.S(PRDATA_1_22_2_wmux_2_S[23]),
	.Y(PRDATA_1_22_2_0_y3[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[23]),
	.D(memory_15_Z[23]),
	.A(PRDATA_1_22_2_y0_0[23]),
	.FCI(PRDATA_1_22_2_co0_0[23])
);
defparam \PRDATA_1_22_2_wmux_2[23] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[23]  (
	.FCO(PRDATA_1_22_2_co0_0[23]),
	.S(PRDATA_1_22_2_wmux_1_S[23]),
	.Y(PRDATA_1_22_2_y0_0[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[23]),
	.D(memory_13_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[23])
);
defparam \PRDATA_1_22_2_wmux_1[23] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[23]  (
	.FCO(PRDATA_1_22_2_0_co1[23]),
	.S(PRDATA_1_22_2_wmux_0_S[23]),
	.Y(PRDATA_1_22_2_0_y1[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[23]),
	.D(memory_14_Z[23]),
	.A(PRDATA_1_22_2_0_y0[23]),
	.FCI(PRDATA_1_22_2_0_co0[23])
);
defparam \PRDATA_1_22_2_wmux_0[23] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[23]  (
	.FCO(PRDATA_1_22_2_0_co0[23]),
	.S(PRDATA_1_22_2_0_wmux_S[23]),
	.Y(PRDATA_1_22_2_0_y0[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[23]),
	.D(memory_12_Z[23]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[23] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[21]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[21]),
	.S(PRDATA_1_22_2_wmux_3_S[21]),
	.Y(N_3521),
	.B(PRDATA_1_22_2_0_y1[21]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[21]),
	.FCI(PRDATA_1_22_2_co1_0[21])
);
defparam \PRDATA_1_22_2_wmux_3[21] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[21]  (
	.FCO(PRDATA_1_22_2_co1_0[21]),
	.S(PRDATA_1_22_2_wmux_2_S[21]),
	.Y(PRDATA_1_22_2_0_y3[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[21]),
	.D(memory_15_Z[21]),
	.A(PRDATA_1_22_2_y0_0[21]),
	.FCI(PRDATA_1_22_2_co0_0[21])
);
defparam \PRDATA_1_22_2_wmux_2[21] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[21]  (
	.FCO(PRDATA_1_22_2_co0_0[21]),
	.S(PRDATA_1_22_2_wmux_1_S[21]),
	.Y(PRDATA_1_22_2_y0_0[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[21]),
	.D(memory_13_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[21])
);
defparam \PRDATA_1_22_2_wmux_1[21] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[21]  (
	.FCO(PRDATA_1_22_2_0_co1[21]),
	.S(PRDATA_1_22_2_wmux_0_S[21]),
	.Y(PRDATA_1_22_2_0_y1[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[21]),
	.D(memory_14_Z[21]),
	.A(PRDATA_1_22_2_0_y0[21]),
	.FCI(PRDATA_1_22_2_0_co0[21])
);
defparam \PRDATA_1_22_2_wmux_0[21] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[21]  (
	.FCO(PRDATA_1_22_2_0_co0[21]),
	.S(PRDATA_1_22_2_0_wmux_S[21]),
	.Y(PRDATA_1_22_2_0_y0[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[21]),
	.D(memory_12_Z[21]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[21] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[19]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[19]),
	.S(PRDATA_1_22_2_wmux_3_S[19]),
	.Y(N_3519),
	.B(PRDATA_1_22_2_0_y1[19]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[19]),
	.FCI(PRDATA_1_22_2_co1_0[19])
);
defparam \PRDATA_1_22_2_wmux_3[19] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[19]  (
	.FCO(PRDATA_1_22_2_co1_0[19]),
	.S(PRDATA_1_22_2_wmux_2_S[19]),
	.Y(PRDATA_1_22_2_0_y3[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[19]),
	.D(memory_15_Z[19]),
	.A(PRDATA_1_22_2_y0_0[19]),
	.FCI(PRDATA_1_22_2_co0_0[19])
);
defparam \PRDATA_1_22_2_wmux_2[19] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[19]  (
	.FCO(PRDATA_1_22_2_co0_0[19]),
	.S(PRDATA_1_22_2_wmux_1_S[19]),
	.Y(PRDATA_1_22_2_y0_0[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[19]),
	.D(memory_13_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[19])
);
defparam \PRDATA_1_22_2_wmux_1[19] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[19]  (
	.FCO(PRDATA_1_22_2_0_co1[19]),
	.S(PRDATA_1_22_2_wmux_0_S[19]),
	.Y(PRDATA_1_22_2_0_y1[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[19]),
	.D(memory_14_Z[19]),
	.A(PRDATA_1_22_2_0_y0[19]),
	.FCI(PRDATA_1_22_2_0_co0[19])
);
defparam \PRDATA_1_22_2_wmux_0[19] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[19]  (
	.FCO(PRDATA_1_22_2_0_co0[19]),
	.S(PRDATA_1_22_2_0_wmux_S[19]),
	.Y(PRDATA_1_22_2_0_y0[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[19]),
	.D(memory_12_Z[19]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[19] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[17]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[17]),
	.S(PRDATA_1_22_2_wmux_3_S[17]),
	.Y(N_3517),
	.B(PRDATA_1_22_2_0_y1[17]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[17]),
	.FCI(PRDATA_1_22_2_co1_0[17])
);
defparam \PRDATA_1_22_2_wmux_3[17] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[17]  (
	.FCO(PRDATA_1_22_2_co1_0[17]),
	.S(PRDATA_1_22_2_wmux_2_S[17]),
	.Y(PRDATA_1_22_2_0_y3[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[17]),
	.D(memory_15_Z[17]),
	.A(PRDATA_1_22_2_y0_0[17]),
	.FCI(PRDATA_1_22_2_co0_0[17])
);
defparam \PRDATA_1_22_2_wmux_2[17] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[17]  (
	.FCO(PRDATA_1_22_2_co0_0[17]),
	.S(PRDATA_1_22_2_wmux_1_S[17]),
	.Y(PRDATA_1_22_2_y0_0[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[17]),
	.D(memory_13_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[17])
);
defparam \PRDATA_1_22_2_wmux_1[17] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[17]  (
	.FCO(PRDATA_1_22_2_0_co1[17]),
	.S(PRDATA_1_22_2_wmux_0_S[17]),
	.Y(PRDATA_1_22_2_0_y1[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[17]),
	.D(memory_14_Z[17]),
	.A(PRDATA_1_22_2_0_y0[17]),
	.FCI(PRDATA_1_22_2_0_co0[17])
);
defparam \PRDATA_1_22_2_wmux_0[17] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[17]  (
	.FCO(PRDATA_1_22_2_0_co0[17]),
	.S(PRDATA_1_22_2_0_wmux_S[17]),
	.Y(PRDATA_1_22_2_0_y0[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[17]),
	.D(memory_12_Z[17]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[17] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[16]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[16]),
	.S(PRDATA_1_22_2_wmux_3_S[16]),
	.Y(N_3516),
	.B(PRDATA_1_22_2_0_y1[16]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[16]),
	.FCI(PRDATA_1_22_2_co1_0[16])
);
defparam \PRDATA_1_22_2_wmux_3[16] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[16]  (
	.FCO(PRDATA_1_22_2_co1_0[16]),
	.S(PRDATA_1_22_2_wmux_2_S[16]),
	.Y(PRDATA_1_22_2_0_y3[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[16]),
	.D(memory_15_Z[16]),
	.A(PRDATA_1_22_2_y0_0[16]),
	.FCI(PRDATA_1_22_2_co0_0[16])
);
defparam \PRDATA_1_22_2_wmux_2[16] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[16]  (
	.FCO(PRDATA_1_22_2_co0_0[16]),
	.S(PRDATA_1_22_2_wmux_1_S[16]),
	.Y(PRDATA_1_22_2_y0_0[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[16]),
	.D(memory_13_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[16])
);
defparam \PRDATA_1_22_2_wmux_1[16] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[16]  (
	.FCO(PRDATA_1_22_2_0_co1[16]),
	.S(PRDATA_1_22_2_wmux_0_S[16]),
	.Y(PRDATA_1_22_2_0_y1[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[16]),
	.D(memory_14_Z[16]),
	.A(PRDATA_1_22_2_0_y0[16]),
	.FCI(PRDATA_1_22_2_0_co0[16])
);
defparam \PRDATA_1_22_2_wmux_0[16] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[16]  (
	.FCO(PRDATA_1_22_2_0_co0[16]),
	.S(PRDATA_1_22_2_0_wmux_S[16]),
	.Y(PRDATA_1_22_2_0_y0[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[16]),
	.D(memory_12_Z[16]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[16] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[15]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[15]),
	.S(PRDATA_1_22_2_wmux_3_S[15]),
	.Y(N_3515),
	.B(PRDATA_1_22_2_0_y1[15]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[15]),
	.FCI(PRDATA_1_22_2_co1_0[15])
);
defparam \PRDATA_1_22_2_wmux_3[15] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[15]  (
	.FCO(PRDATA_1_22_2_co1_0[15]),
	.S(PRDATA_1_22_2_wmux_2_S[15]),
	.Y(PRDATA_1_22_2_0_y3[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[15]),
	.D(memory_15_Z[15]),
	.A(PRDATA_1_22_2_y0_0[15]),
	.FCI(PRDATA_1_22_2_co0_0[15])
);
defparam \PRDATA_1_22_2_wmux_2[15] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[15]  (
	.FCO(PRDATA_1_22_2_co0_0[15]),
	.S(PRDATA_1_22_2_wmux_1_S[15]),
	.Y(PRDATA_1_22_2_y0_0[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[15]),
	.D(memory_13_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[15])
);
defparam \PRDATA_1_22_2_wmux_1[15] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[15]  (
	.FCO(PRDATA_1_22_2_0_co1[15]),
	.S(PRDATA_1_22_2_wmux_0_S[15]),
	.Y(PRDATA_1_22_2_0_y1[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[15]),
	.D(memory_14_Z[15]),
	.A(PRDATA_1_22_2_0_y0[15]),
	.FCI(PRDATA_1_22_2_0_co0[15])
);
defparam \PRDATA_1_22_2_wmux_0[15] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[15]  (
	.FCO(PRDATA_1_22_2_0_co0[15]),
	.S(PRDATA_1_22_2_0_wmux_S[15]),
	.Y(PRDATA_1_22_2_0_y0[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[15]),
	.D(memory_12_Z[15]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[15] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[14]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[14]),
	.S(PRDATA_1_22_2_wmux_3_S[14]),
	.Y(N_3514),
	.B(PRDATA_1_22_2_0_y1[14]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[14]),
	.FCI(PRDATA_1_22_2_co1_0[14])
);
defparam \PRDATA_1_22_2_wmux_3[14] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[14]  (
	.FCO(PRDATA_1_22_2_co1_0[14]),
	.S(PRDATA_1_22_2_wmux_2_S[14]),
	.Y(PRDATA_1_22_2_0_y3[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[14]),
	.D(memory_15_Z[14]),
	.A(PRDATA_1_22_2_y0_0[14]),
	.FCI(PRDATA_1_22_2_co0_0[14])
);
defparam \PRDATA_1_22_2_wmux_2[14] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[14]  (
	.FCO(PRDATA_1_22_2_co0_0[14]),
	.S(PRDATA_1_22_2_wmux_1_S[14]),
	.Y(PRDATA_1_22_2_y0_0[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[14]),
	.D(memory_13_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[14])
);
defparam \PRDATA_1_22_2_wmux_1[14] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[14]  (
	.FCO(PRDATA_1_22_2_0_co1[14]),
	.S(PRDATA_1_22_2_wmux_0_S[14]),
	.Y(PRDATA_1_22_2_0_y1[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[14]),
	.D(memory_14_Z[14]),
	.A(PRDATA_1_22_2_0_y0[14]),
	.FCI(PRDATA_1_22_2_0_co0[14])
);
defparam \PRDATA_1_22_2_wmux_0[14] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[14]  (
	.FCO(PRDATA_1_22_2_0_co0[14]),
	.S(PRDATA_1_22_2_0_wmux_S[14]),
	.Y(PRDATA_1_22_2_0_y0[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[14]),
	.D(memory_12_Z[14]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[14] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[13]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[13]),
	.S(PRDATA_1_22_2_wmux_3_S[13]),
	.Y(N_3513),
	.B(PRDATA_1_22_2_0_y1[13]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[13]),
	.FCI(PRDATA_1_22_2_co1_0[13])
);
defparam \PRDATA_1_22_2_wmux_3[13] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[13]  (
	.FCO(PRDATA_1_22_2_co1_0[13]),
	.S(PRDATA_1_22_2_wmux_2_S[13]),
	.Y(PRDATA_1_22_2_0_y3[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[13]),
	.D(memory_15_Z[13]),
	.A(PRDATA_1_22_2_y0_0[13]),
	.FCI(PRDATA_1_22_2_co0_0[13])
);
defparam \PRDATA_1_22_2_wmux_2[13] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[13]  (
	.FCO(PRDATA_1_22_2_co0_0[13]),
	.S(PRDATA_1_22_2_wmux_1_S[13]),
	.Y(PRDATA_1_22_2_y0_0[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[13]),
	.D(memory_13_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[13])
);
defparam \PRDATA_1_22_2_wmux_1[13] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[13]  (
	.FCO(PRDATA_1_22_2_0_co1[13]),
	.S(PRDATA_1_22_2_wmux_0_S[13]),
	.Y(PRDATA_1_22_2_0_y1[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[13]),
	.D(memory_14_Z[13]),
	.A(PRDATA_1_22_2_0_y0[13]),
	.FCI(PRDATA_1_22_2_0_co0[13])
);
defparam \PRDATA_1_22_2_wmux_0[13] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[13]  (
	.FCO(PRDATA_1_22_2_0_co0[13]),
	.S(PRDATA_1_22_2_0_wmux_S[13]),
	.Y(PRDATA_1_22_2_0_y0[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[13]),
	.D(memory_12_Z[13]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[13] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[12]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[12]),
	.S(PRDATA_1_22_2_wmux_3_S[12]),
	.Y(N_3512),
	.B(PRDATA_1_22_2_0_y1[12]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[12]),
	.FCI(PRDATA_1_22_2_co1_0[12])
);
defparam \PRDATA_1_22_2_wmux_3[12] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[12]  (
	.FCO(PRDATA_1_22_2_co1_0[12]),
	.S(PRDATA_1_22_2_wmux_2_S[12]),
	.Y(PRDATA_1_22_2_0_y3[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[12]),
	.D(memory_15_Z[12]),
	.A(PRDATA_1_22_2_y0_0[12]),
	.FCI(PRDATA_1_22_2_co0_0[12])
);
defparam \PRDATA_1_22_2_wmux_2[12] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[12]  (
	.FCO(PRDATA_1_22_2_co0_0[12]),
	.S(PRDATA_1_22_2_wmux_1_S[12]),
	.Y(PRDATA_1_22_2_y0_0[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[12]),
	.D(memory_13_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[12])
);
defparam \PRDATA_1_22_2_wmux_1[12] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[12]  (
	.FCO(PRDATA_1_22_2_0_co1[12]),
	.S(PRDATA_1_22_2_wmux_0_S[12]),
	.Y(PRDATA_1_22_2_0_y1[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[12]),
	.D(memory_14_Z[12]),
	.A(PRDATA_1_22_2_0_y0[12]),
	.FCI(PRDATA_1_22_2_0_co0[12])
);
defparam \PRDATA_1_22_2_wmux_0[12] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[12]  (
	.FCO(PRDATA_1_22_2_0_co0[12]),
	.S(PRDATA_1_22_2_0_wmux_S[12]),
	.Y(PRDATA_1_22_2_0_y0[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[12]),
	.D(memory_12_Z[12]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[12] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[11]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[11]),
	.S(PRDATA_1_22_2_wmux_3_S[11]),
	.Y(N_3511),
	.B(PRDATA_1_22_2_0_y1[11]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[11]),
	.FCI(PRDATA_1_22_2_co1_0[11])
);
defparam \PRDATA_1_22_2_wmux_3[11] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[11]  (
	.FCO(PRDATA_1_22_2_co1_0[11]),
	.S(PRDATA_1_22_2_wmux_2_S[11]),
	.Y(PRDATA_1_22_2_0_y3[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[11]),
	.D(memory_15_Z[11]),
	.A(PRDATA_1_22_2_y0_0[11]),
	.FCI(PRDATA_1_22_2_co0_0[11])
);
defparam \PRDATA_1_22_2_wmux_2[11] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[11]  (
	.FCO(PRDATA_1_22_2_co0_0[11]),
	.S(PRDATA_1_22_2_wmux_1_S[11]),
	.Y(PRDATA_1_22_2_y0_0[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[11]),
	.D(memory_13_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[11])
);
defparam \PRDATA_1_22_2_wmux_1[11] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[11]  (
	.FCO(PRDATA_1_22_2_0_co1[11]),
	.S(PRDATA_1_22_2_wmux_0_S[11]),
	.Y(PRDATA_1_22_2_0_y1[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[11]),
	.D(memory_14_Z[11]),
	.A(PRDATA_1_22_2_0_y0[11]),
	.FCI(PRDATA_1_22_2_0_co0[11])
);
defparam \PRDATA_1_22_2_wmux_0[11] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[11]  (
	.FCO(PRDATA_1_22_2_0_co0[11]),
	.S(PRDATA_1_22_2_0_wmux_S[11]),
	.Y(PRDATA_1_22_2_0_y0[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[11]),
	.D(memory_12_Z[11]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[11] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[10]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[10]),
	.S(PRDATA_1_22_2_wmux_3_S[10]),
	.Y(N_3510),
	.B(PRDATA_1_22_2_0_y1[10]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[10]),
	.FCI(PRDATA_1_22_2_co1_0[10])
);
defparam \PRDATA_1_22_2_wmux_3[10] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[10]  (
	.FCO(PRDATA_1_22_2_co1_0[10]),
	.S(PRDATA_1_22_2_wmux_2_S[10]),
	.Y(PRDATA_1_22_2_0_y3[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[10]),
	.D(memory_15_Z[10]),
	.A(PRDATA_1_22_2_y0_0[10]),
	.FCI(PRDATA_1_22_2_co0_0[10])
);
defparam \PRDATA_1_22_2_wmux_2[10] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[10]  (
	.FCO(PRDATA_1_22_2_co0_0[10]),
	.S(PRDATA_1_22_2_wmux_1_S[10]),
	.Y(PRDATA_1_22_2_y0_0[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[10]),
	.D(memory_13_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[10])
);
defparam \PRDATA_1_22_2_wmux_1[10] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[10]  (
	.FCO(PRDATA_1_22_2_0_co1[10]),
	.S(PRDATA_1_22_2_wmux_0_S[10]),
	.Y(PRDATA_1_22_2_0_y1[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[10]),
	.D(memory_14_Z[10]),
	.A(PRDATA_1_22_2_0_y0[10]),
	.FCI(PRDATA_1_22_2_0_co0[10])
);
defparam \PRDATA_1_22_2_wmux_0[10] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[10]  (
	.FCO(PRDATA_1_22_2_0_co0[10]),
	.S(PRDATA_1_22_2_0_wmux_S[10]),
	.Y(PRDATA_1_22_2_0_y0[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[10]),
	.D(memory_12_Z[10]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[10] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[9]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[9]),
	.S(PRDATA_1_22_2_wmux_3_S[9]),
	.Y(N_3509),
	.B(PRDATA_1_22_2_0_y1[9]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[9]),
	.FCI(PRDATA_1_22_2_co1_0[9])
);
defparam \PRDATA_1_22_2_wmux_3[9] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[9]  (
	.FCO(PRDATA_1_22_2_co1_0[9]),
	.S(PRDATA_1_22_2_wmux_2_S[9]),
	.Y(PRDATA_1_22_2_0_y3[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[9]),
	.D(memory_15_Z[9]),
	.A(PRDATA_1_22_2_y0_0[9]),
	.FCI(PRDATA_1_22_2_co0_0[9])
);
defparam \PRDATA_1_22_2_wmux_2[9] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[9]  (
	.FCO(PRDATA_1_22_2_co0_0[9]),
	.S(PRDATA_1_22_2_wmux_1_S[9]),
	.Y(PRDATA_1_22_2_y0_0[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[9]),
	.D(memory_13_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[9])
);
defparam \PRDATA_1_22_2_wmux_1[9] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[9]  (
	.FCO(PRDATA_1_22_2_0_co1[9]),
	.S(PRDATA_1_22_2_wmux_0_S[9]),
	.Y(PRDATA_1_22_2_0_y1[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[9]),
	.D(memory_14_Z[9]),
	.A(PRDATA_1_22_2_0_y0[9]),
	.FCI(PRDATA_1_22_2_0_co0[9])
);
defparam \PRDATA_1_22_2_wmux_0[9] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[9]  (
	.FCO(PRDATA_1_22_2_0_co0[9]),
	.S(PRDATA_1_22_2_0_wmux_S[9]),
	.Y(PRDATA_1_22_2_0_y0[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[9]),
	.D(memory_12_Z[9]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[9] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[8]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[8]),
	.S(PRDATA_1_22_2_wmux_3_S[8]),
	.Y(N_3508),
	.B(PRDATA_1_22_2_0_y1[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[8]),
	.FCI(PRDATA_1_22_2_co1_0[8])
);
defparam \PRDATA_1_22_2_wmux_3[8] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[8]  (
	.FCO(PRDATA_1_22_2_co1_0[8]),
	.S(PRDATA_1_22_2_wmux_2_S[8]),
	.Y(PRDATA_1_22_2_0_y3[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[8]),
	.D(memory_15_Z[8]),
	.A(PRDATA_1_22_2_y0_0[8]),
	.FCI(PRDATA_1_22_2_co0_0[8])
);
defparam \PRDATA_1_22_2_wmux_2[8] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[8]  (
	.FCO(PRDATA_1_22_2_co0_0[8]),
	.S(PRDATA_1_22_2_wmux_1_S[8]),
	.Y(PRDATA_1_22_2_y0_0[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[8]),
	.D(memory_13_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[8])
);
defparam \PRDATA_1_22_2_wmux_1[8] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[8]  (
	.FCO(PRDATA_1_22_2_0_co1[8]),
	.S(PRDATA_1_22_2_wmux_0_S[8]),
	.Y(PRDATA_1_22_2_0_y1[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[8]),
	.D(memory_14_Z[8]),
	.A(PRDATA_1_22_2_0_y0[8]),
	.FCI(PRDATA_1_22_2_0_co0[8])
);
defparam \PRDATA_1_22_2_wmux_0[8] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[8]  (
	.FCO(PRDATA_1_22_2_0_co0[8]),
	.S(PRDATA_1_22_2_0_wmux_S[8]),
	.Y(PRDATA_1_22_2_0_y0[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[8]),
	.D(memory_12_Z[8]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[8] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[7]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[7]),
	.S(PRDATA_1_22_2_wmux_3_S[7]),
	.Y(N_3507),
	.B(PRDATA_1_22_2_0_y1[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[7]),
	.FCI(PRDATA_1_22_2_co1_0[7])
);
defparam \PRDATA_1_22_2_wmux_3[7] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[7]  (
	.FCO(PRDATA_1_22_2_co1_0[7]),
	.S(PRDATA_1_22_2_wmux_2_S[7]),
	.Y(PRDATA_1_22_2_0_y3[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[7]),
	.D(memory_15_Z[7]),
	.A(PRDATA_1_22_2_y0_0[7]),
	.FCI(PRDATA_1_22_2_co0_0[7])
);
defparam \PRDATA_1_22_2_wmux_2[7] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[7]  (
	.FCO(PRDATA_1_22_2_co0_0[7]),
	.S(PRDATA_1_22_2_wmux_1_S[7]),
	.Y(PRDATA_1_22_2_y0_0[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[7]),
	.D(memory_13_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[7])
);
defparam \PRDATA_1_22_2_wmux_1[7] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[7]  (
	.FCO(PRDATA_1_22_2_0_co1[7]),
	.S(PRDATA_1_22_2_wmux_0_S[7]),
	.Y(PRDATA_1_22_2_0_y1[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[7]),
	.D(memory_14_Z[7]),
	.A(PRDATA_1_22_2_0_y0[7]),
	.FCI(PRDATA_1_22_2_0_co0[7])
);
defparam \PRDATA_1_22_2_wmux_0[7] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[7]  (
	.FCO(PRDATA_1_22_2_0_co0[7]),
	.S(PRDATA_1_22_2_0_wmux_S[7]),
	.Y(PRDATA_1_22_2_0_y0[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[7]),
	.D(memory_12_Z[7]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[7] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[6]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[6]),
	.S(PRDATA_1_22_2_wmux_3_S[6]),
	.Y(N_3506),
	.B(PRDATA_1_22_2_0_y1[6]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[6]),
	.FCI(PRDATA_1_22_2_co1_0[6])
);
defparam \PRDATA_1_22_2_wmux_3[6] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[6]  (
	.FCO(PRDATA_1_22_2_co1_0[6]),
	.S(PRDATA_1_22_2_wmux_2_S[6]),
	.Y(PRDATA_1_22_2_0_y3[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[6]),
	.D(memory_15_Z[6]),
	.A(PRDATA_1_22_2_y0_0[6]),
	.FCI(PRDATA_1_22_2_co0_0[6])
);
defparam \PRDATA_1_22_2_wmux_2[6] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[6]  (
	.FCO(PRDATA_1_22_2_co0_0[6]),
	.S(PRDATA_1_22_2_wmux_1_S[6]),
	.Y(PRDATA_1_22_2_y0_0[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[6]),
	.D(memory_13_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[6])
);
defparam \PRDATA_1_22_2_wmux_1[6] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[6]  (
	.FCO(PRDATA_1_22_2_0_co1[6]),
	.S(PRDATA_1_22_2_wmux_0_S[6]),
	.Y(PRDATA_1_22_2_0_y1[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[6]),
	.D(memory_14_Z[6]),
	.A(PRDATA_1_22_2_0_y0[6]),
	.FCI(PRDATA_1_22_2_0_co0[6])
);
defparam \PRDATA_1_22_2_wmux_0[6] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[6]  (
	.FCO(PRDATA_1_22_2_0_co0[6]),
	.S(PRDATA_1_22_2_0_wmux_S[6]),
	.Y(PRDATA_1_22_2_0_y0[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[6]),
	.D(memory_12_Z[6]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[6] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[5]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[5]),
	.S(PRDATA_1_22_2_wmux_3_S[5]),
	.Y(N_3505),
	.B(PRDATA_1_22_2_0_y1[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[5]),
	.FCI(PRDATA_1_22_2_co1_0[5])
);
defparam \PRDATA_1_22_2_wmux_3[5] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[5]  (
	.FCO(PRDATA_1_22_2_co1_0[5]),
	.S(PRDATA_1_22_2_wmux_2_S[5]),
	.Y(PRDATA_1_22_2_0_y3[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[5]),
	.D(memory_15_Z[5]),
	.A(PRDATA_1_22_2_y0_0[5]),
	.FCI(PRDATA_1_22_2_co0_0[5])
);
defparam \PRDATA_1_22_2_wmux_2[5] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[5]  (
	.FCO(PRDATA_1_22_2_co0_0[5]),
	.S(PRDATA_1_22_2_wmux_1_S[5]),
	.Y(PRDATA_1_22_2_y0_0[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[5]),
	.D(memory_13_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[5])
);
defparam \PRDATA_1_22_2_wmux_1[5] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[5]  (
	.FCO(PRDATA_1_22_2_0_co1[5]),
	.S(PRDATA_1_22_2_wmux_0_S[5]),
	.Y(PRDATA_1_22_2_0_y1[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[5]),
	.D(memory_14_Z[5]),
	.A(PRDATA_1_22_2_0_y0[5]),
	.FCI(PRDATA_1_22_2_0_co0[5])
);
defparam \PRDATA_1_22_2_wmux_0[5] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[5]  (
	.FCO(PRDATA_1_22_2_0_co0[5]),
	.S(PRDATA_1_22_2_0_wmux_S[5]),
	.Y(PRDATA_1_22_2_0_y0[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[5]),
	.D(memory_12_Z[5]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[5] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[4]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[4]),
	.S(PRDATA_1_22_2_wmux_3_S[4]),
	.Y(N_3504),
	.B(PRDATA_1_22_2_0_y1[4]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[4]),
	.FCI(PRDATA_1_22_2_co1_0[4])
);
defparam \PRDATA_1_22_2_wmux_3[4] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[4]  (
	.FCO(PRDATA_1_22_2_co1_0[4]),
	.S(PRDATA_1_22_2_wmux_2_S[4]),
	.Y(PRDATA_1_22_2_0_y3[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[4]),
	.D(memory_15_Z[4]),
	.A(PRDATA_1_22_2_y0_0[4]),
	.FCI(PRDATA_1_22_2_co0_0[4])
);
defparam \PRDATA_1_22_2_wmux_2[4] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[4]  (
	.FCO(PRDATA_1_22_2_co0_0[4]),
	.S(PRDATA_1_22_2_wmux_1_S[4]),
	.Y(PRDATA_1_22_2_y0_0[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[4]),
	.D(memory_13_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[4])
);
defparam \PRDATA_1_22_2_wmux_1[4] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[4]  (
	.FCO(PRDATA_1_22_2_0_co1[4]),
	.S(PRDATA_1_22_2_wmux_0_S[4]),
	.Y(PRDATA_1_22_2_0_y1[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[4]),
	.D(memory_14_Z[4]),
	.A(PRDATA_1_22_2_0_y0[4]),
	.FCI(PRDATA_1_22_2_0_co0[4])
);
defparam \PRDATA_1_22_2_wmux_0[4] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[4]  (
	.FCO(PRDATA_1_22_2_0_co0[4]),
	.S(PRDATA_1_22_2_0_wmux_S[4]),
	.Y(PRDATA_1_22_2_0_y0[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[4]),
	.D(memory_12_Z[4]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[4] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[3]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[3]),
	.S(PRDATA_1_22_2_wmux_3_S[3]),
	.Y(N_3503),
	.B(PRDATA_1_22_2_0_y1[3]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[3]),
	.FCI(PRDATA_1_22_2_co1_0[3])
);
defparam \PRDATA_1_22_2_wmux_3[3] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[3]  (
	.FCO(PRDATA_1_22_2_co1_0[3]),
	.S(PRDATA_1_22_2_wmux_2_S[3]),
	.Y(PRDATA_1_22_2_0_y3[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[3]),
	.D(memory_15_Z[3]),
	.A(PRDATA_1_22_2_y0_0[3]),
	.FCI(PRDATA_1_22_2_co0_0[3])
);
defparam \PRDATA_1_22_2_wmux_2[3] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[3]  (
	.FCO(PRDATA_1_22_2_co0_0[3]),
	.S(PRDATA_1_22_2_wmux_1_S[3]),
	.Y(PRDATA_1_22_2_y0_0[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[3]),
	.D(memory_13_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[3])
);
defparam \PRDATA_1_22_2_wmux_1[3] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[3]  (
	.FCO(PRDATA_1_22_2_0_co1[3]),
	.S(PRDATA_1_22_2_wmux_0_S[3]),
	.Y(PRDATA_1_22_2_0_y1[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[3]),
	.D(memory_14_Z[3]),
	.A(PRDATA_1_22_2_0_y0[3]),
	.FCI(PRDATA_1_22_2_0_co0[3])
);
defparam \PRDATA_1_22_2_wmux_0[3] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[3]  (
	.FCO(PRDATA_1_22_2_0_co0[3]),
	.S(PRDATA_1_22_2_0_wmux_S[3]),
	.Y(PRDATA_1_22_2_0_y0[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[3]),
	.D(memory_12_Z[3]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[3] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[2]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[2]),
	.S(PRDATA_1_22_2_wmux_3_S[2]),
	.Y(N_3502),
	.B(PRDATA_1_22_2_0_y1[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[2]),
	.FCI(PRDATA_1_22_2_co1_0[2])
);
defparam \PRDATA_1_22_2_wmux_3[2] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[2]  (
	.FCO(PRDATA_1_22_2_co1_0[2]),
	.S(PRDATA_1_22_2_wmux_2_S[2]),
	.Y(PRDATA_1_22_2_0_y3[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[2]),
	.D(memory_15_Z[2]),
	.A(PRDATA_1_22_2_y0_0[2]),
	.FCI(PRDATA_1_22_2_co0_0[2])
);
defparam \PRDATA_1_22_2_wmux_2[2] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[2]  (
	.FCO(PRDATA_1_22_2_co0_0[2]),
	.S(PRDATA_1_22_2_wmux_1_S[2]),
	.Y(PRDATA_1_22_2_y0_0[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[2]),
	.D(memory_13_Z[2]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[2])
);
defparam \PRDATA_1_22_2_wmux_1[2] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[2]  (
	.FCO(PRDATA_1_22_2_0_co1[2]),
	.S(PRDATA_1_22_2_wmux_0_S[2]),
	.Y(PRDATA_1_22_2_0_y1[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[2]),
	.D(memory_14_Z[2]),
	.A(PRDATA_1_22_2_0_y0[2]),
	.FCI(PRDATA_1_22_2_0_co0[2])
);
defparam \PRDATA_1_22_2_wmux_0[2] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[2]  (
	.FCO(PRDATA_1_22_2_0_co0[2]),
	.S(PRDATA_1_22_2_0_wmux_S[2]),
	.Y(PRDATA_1_22_2_0_y0[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[2]),
	.D(memory_12_Z[2]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[2] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[1]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[1]),
	.S(PRDATA_1_22_2_wmux_3_S[1]),
	.Y(N_3501),
	.B(PRDATA_1_22_2_0_y1[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[1]),
	.FCI(PRDATA_1_22_2_co1_0[1])
);
defparam \PRDATA_1_22_2_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[1]  (
	.FCO(PRDATA_1_22_2_co1_0[1]),
	.S(PRDATA_1_22_2_wmux_2_S[1]),
	.Y(PRDATA_1_22_2_0_y3[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[1]),
	.D(memory_15_Z[1]),
	.A(PRDATA_1_22_2_y0_0[1]),
	.FCI(PRDATA_1_22_2_co0_0[1])
);
defparam \PRDATA_1_22_2_wmux_2[1] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[1]  (
	.FCO(PRDATA_1_22_2_co0_0[1]),
	.S(PRDATA_1_22_2_wmux_1_S[1]),
	.Y(PRDATA_1_22_2_y0_0[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[1]),
	.D(memory_13_Z[1]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[1])
);
defparam \PRDATA_1_22_2_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[1]  (
	.FCO(PRDATA_1_22_2_0_co1[1]),
	.S(PRDATA_1_22_2_wmux_0_S[1]),
	.Y(PRDATA_1_22_2_0_y1[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[1]),
	.D(memory_14_Z[1]),
	.A(PRDATA_1_22_2_0_y0[1]),
	.FCI(PRDATA_1_22_2_0_co0[1])
);
defparam \PRDATA_1_22_2_wmux_0[1] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[1]  (
	.FCO(PRDATA_1_22_2_0_co0[1]),
	.S(PRDATA_1_22_2_0_wmux_S[1]),
	.Y(PRDATA_1_22_2_0_y0[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[1]),
	.D(memory_12_Z[1]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[0]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[0]),
	.S(PRDATA_1_22_2_wmux_3_S[0]),
	.Y(N_3500),
	.B(PRDATA_1_22_2_0_y1[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[0]),
	.FCI(PRDATA_1_22_2_co1_0[0])
);
defparam \PRDATA_1_22_2_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[0]  (
	.FCO(PRDATA_1_22_2_co1_0[0]),
	.S(PRDATA_1_22_2_wmux_2_S[0]),
	.Y(PRDATA_1_22_2_0_y3[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[0]),
	.D(memory_15_Z[0]),
	.A(PRDATA_1_22_2_y0_0[0]),
	.FCI(PRDATA_1_22_2_co0_0[0])
);
defparam \PRDATA_1_22_2_wmux_2[0] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[0]  (
	.FCO(PRDATA_1_22_2_co0_0[0]),
	.S(PRDATA_1_22_2_wmux_1_S[0]),
	.Y(PRDATA_1_22_2_y0_0[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[0]),
	.D(memory_13_Z[0]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[0])
);
defparam \PRDATA_1_22_2_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[0]  (
	.FCO(PRDATA_1_22_2_0_co1[0]),
	.S(PRDATA_1_22_2_wmux_0_S[0]),
	.Y(PRDATA_1_22_2_0_y1[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[0]),
	.D(memory_14_Z[0]),
	.A(PRDATA_1_22_2_0_y0[0]),
	.FCI(PRDATA_1_22_2_0_co0[0])
);
defparam \PRDATA_1_22_2_wmux_0[0] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[0]  (
	.FCO(PRDATA_1_22_2_0_co0[0]),
	.S(PRDATA_1_22_2_0_wmux_S[0]),
	.Y(PRDATA_1_22_2_0_y0[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[0]),
	.D(memory_12_Z[0]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[5]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[5]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[5]),
	.Y(N_4265),
	.B(ShadowLoadReg_2_22_2_0_y1[5]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[5]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[5])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[5] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[5]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[5]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[5]),
	.Y(ShadowLoadReg_2_22_2_0_y3[5]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[5]),
	.D(memory_15_Z[5]),
	.A(ShadowLoadReg_2_22_2_y0_0[5]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[5])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[5] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[5]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[5]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[5]),
	.Y(ShadowLoadReg_2_22_2_y0_0[5]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[5]),
	.D(memory_13_Z[5]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[5])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[5] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[5]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[5]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[5]),
	.Y(ShadowLoadReg_2_22_2_0_y1[5]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[5]),
	.D(memory_14_Z[5]),
	.A(ShadowLoadReg_2_22_2_0_y0[5]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[5])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[5] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[5]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[5]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[5]),
	.Y(ShadowLoadReg_2_22_2_0_y0[5]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[5]),
	.D(memory_12_Z[5]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[5] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[1]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[1]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[1]),
	.Y(N_4261),
	.B(ShadowLoadReg_2_22_2_0_y1[1]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[1]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[1])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[1]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[1]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[1]),
	.Y(ShadowLoadReg_2_22_2_0_y3[1]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[1]),
	.D(memory_15_Z[1]),
	.A(ShadowLoadReg_2_22_2_y0_0[1]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[1])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[1] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[1]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[1]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[1]),
	.Y(ShadowLoadReg_2_22_2_y0_0[1]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[1]),
	.D(memory_13_Z[1]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[1])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[1]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[1]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[1]),
	.Y(ShadowLoadReg_2_22_2_0_y1[1]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[1]),
	.D(memory_14_Z[1]),
	.A(ShadowLoadReg_2_22_2_0_y0[1]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[1])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[1] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[1]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[1]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[1]),
	.Y(ShadowLoadReg_2_22_2_0_y0[1]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[1]),
	.D(memory_12_Z[1]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_3[0]  (
	.FCO(ShadowLoadReg_2_22_2_wmux_3_FCO[0]),
	.S(ShadowLoadReg_2_22_2_wmux_3_S[0]),
	.Y(N_4260),
	.B(ShadowLoadReg_2_22_2_0_y1[0]),
	.C(row_2_Z[0]),
	.D(VCC),
	.A(ShadowLoadReg_2_22_2_0_y3[0]),
	.FCI(ShadowLoadReg_2_22_2_co1_0[0])
);
defparam \ShadowLoadReg_2_22_2_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \ShadowLoadReg_2_22_2_wmux_2[0]  (
	.FCO(ShadowLoadReg_2_22_2_co1_0[0]),
	.S(ShadowLoadReg_2_22_2_wmux_2_S[0]),
	.Y(ShadowLoadReg_2_22_2_0_y3[0]),
	.B(row_2_Z[1]),
	.C(memory_11_Z[0]),
	.D(memory_15_Z[0]),
	.A(ShadowLoadReg_2_22_2_y0_0[0]),
	.FCI(ShadowLoadReg_2_22_2_co0_0[0])
);
defparam \ShadowLoadReg_2_22_2_wmux_2[0] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_wmux_1[0]  (
	.FCO(ShadowLoadReg_2_22_2_co0_0[0]),
	.S(ShadowLoadReg_2_22_2_wmux_1_S[0]),
	.Y(ShadowLoadReg_2_22_2_y0_0[0]),
	.B(row_2_Z[1]),
	.C(memory_9_Z[0]),
	.D(memory_13_Z[0]),
	.A(row_2_Z[2]),
	.FCI(ShadowLoadReg_2_22_2_0_co1[0])
);
defparam \ShadowLoadReg_2_22_2_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \ShadowLoadReg_2_22_2_wmux_0[0]  (
	.FCO(ShadowLoadReg_2_22_2_0_co1[0]),
	.S(ShadowLoadReg_2_22_2_wmux_0_S[0]),
	.Y(ShadowLoadReg_2_22_2_0_y1[0]),
	.B(row_2_Z[1]),
	.C(memory_10_Z[0]),
	.D(memory_14_Z[0]),
	.A(ShadowLoadReg_2_22_2_0_y0[0]),
	.FCI(ShadowLoadReg_2_22_2_0_co0[0])
);
defparam \ShadowLoadReg_2_22_2_wmux_0[0] .INIT=20'h0F588;
  ARI1 \ShadowLoadReg_2_22_2_0_wmux[0]  (
	.FCO(ShadowLoadReg_2_22_2_0_co0[0]),
	.S(ShadowLoadReg_2_22_2_0_wmux_S[0]),
	.Y(ShadowLoadReg_2_22_2_0_y0[0]),
	.B(row_2_Z[1]),
	.C(memory_8_Z[0]),
	.D(memory_12_Z[0]),
	.A(row_2_Z[2]),
	.FCI(VCC)
);
defparam \ShadowLoadReg_2_22_2_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[31]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[31]),
	.S(PRDATA_1_22_2_wmux_3_S[31]),
	.Y(N_3531),
	.B(PRDATA_1_22_2_0_y1[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[31]),
	.FCI(PRDATA_1_22_2_co1_0[31])
);
defparam \PRDATA_1_22_2_wmux_3[31] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[31]  (
	.FCO(PRDATA_1_22_2_co1_0[31]),
	.S(PRDATA_1_22_2_wmux_2_S[31]),
	.Y(PRDATA_1_22_2_0_y3[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[31]),
	.D(memory_15_Z[31]),
	.A(PRDATA_1_22_2_y0_0[31]),
	.FCI(PRDATA_1_22_2_co0_0[31])
);
defparam \PRDATA_1_22_2_wmux_2[31] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[31]  (
	.FCO(PRDATA_1_22_2_co0_0[31]),
	.S(PRDATA_1_22_2_wmux_1_S[31]),
	.Y(PRDATA_1_22_2_y0_0[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[31]),
	.D(memory_13_Z[31]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[31])
);
defparam \PRDATA_1_22_2_wmux_1[31] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[31]  (
	.FCO(PRDATA_1_22_2_0_co1[31]),
	.S(PRDATA_1_22_2_wmux_0_S[31]),
	.Y(PRDATA_1_22_2_0_y1[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[31]),
	.D(memory_14_Z[31]),
	.A(PRDATA_1_22_2_0_y0[31]),
	.FCI(PRDATA_1_22_2_0_co0[31])
);
defparam \PRDATA_1_22_2_wmux_0[31] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[31]  (
	.FCO(PRDATA_1_22_2_0_co0[31]),
	.S(PRDATA_1_22_2_0_wmux_S[31]),
	.Y(PRDATA_1_22_2_0_y0[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[31]),
	.D(memory_12_Z[31]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[31] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[30]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[30]),
	.S(PRDATA_1_22_2_wmux_3_S[30]),
	.Y(N_3530),
	.B(PRDATA_1_22_2_0_y1[30]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[30]),
	.FCI(PRDATA_1_22_2_co1_0[30])
);
defparam \PRDATA_1_22_2_wmux_3[30] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[30]  (
	.FCO(PRDATA_1_22_2_co1_0[30]),
	.S(PRDATA_1_22_2_wmux_2_S[30]),
	.Y(PRDATA_1_22_2_0_y3[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[30]),
	.D(memory_15_Z[30]),
	.A(PRDATA_1_22_2_y0_0[30]),
	.FCI(PRDATA_1_22_2_co0_0[30])
);
defparam \PRDATA_1_22_2_wmux_2[30] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[30]  (
	.FCO(PRDATA_1_22_2_co0_0[30]),
	.S(PRDATA_1_22_2_wmux_1_S[30]),
	.Y(PRDATA_1_22_2_y0_0[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[30]),
	.D(memory_13_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[30])
);
defparam \PRDATA_1_22_2_wmux_1[30] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[30]  (
	.FCO(PRDATA_1_22_2_0_co1[30]),
	.S(PRDATA_1_22_2_wmux_0_S[30]),
	.Y(PRDATA_1_22_2_0_y1[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[30]),
	.D(memory_14_Z[30]),
	.A(PRDATA_1_22_2_0_y0[30]),
	.FCI(PRDATA_1_22_2_0_co0[30])
);
defparam \PRDATA_1_22_2_wmux_0[30] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[30]  (
	.FCO(PRDATA_1_22_2_0_co0[30]),
	.S(PRDATA_1_22_2_0_wmux_S[30]),
	.Y(PRDATA_1_22_2_0_y0[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[30]),
	.D(memory_12_Z[30]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[30] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[29]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[29]),
	.S(PRDATA_1_22_2_wmux_3_S[29]),
	.Y(N_3529),
	.B(PRDATA_1_22_2_0_y1[29]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[29]),
	.FCI(PRDATA_1_22_2_co1_0[29])
);
defparam \PRDATA_1_22_2_wmux_3[29] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[29]  (
	.FCO(PRDATA_1_22_2_co1_0[29]),
	.S(PRDATA_1_22_2_wmux_2_S[29]),
	.Y(PRDATA_1_22_2_0_y3[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[29]),
	.D(memory_15_Z[29]),
	.A(PRDATA_1_22_2_y0_0[29]),
	.FCI(PRDATA_1_22_2_co0_0[29])
);
defparam \PRDATA_1_22_2_wmux_2[29] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[29]  (
	.FCO(PRDATA_1_22_2_co0_0[29]),
	.S(PRDATA_1_22_2_wmux_1_S[29]),
	.Y(PRDATA_1_22_2_y0_0[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[29]),
	.D(memory_13_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[29])
);
defparam \PRDATA_1_22_2_wmux_1[29] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[29]  (
	.FCO(PRDATA_1_22_2_0_co1[29]),
	.S(PRDATA_1_22_2_wmux_0_S[29]),
	.Y(PRDATA_1_22_2_0_y1[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[29]),
	.D(memory_14_Z[29]),
	.A(PRDATA_1_22_2_0_y0[29]),
	.FCI(PRDATA_1_22_2_0_co0[29])
);
defparam \PRDATA_1_22_2_wmux_0[29] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[29]  (
	.FCO(PRDATA_1_22_2_0_co0[29]),
	.S(PRDATA_1_22_2_0_wmux_S[29]),
	.Y(PRDATA_1_22_2_0_y0[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[29]),
	.D(memory_12_Z[29]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[29] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[27]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[27]),
	.S(PRDATA_1_22_2_wmux_3_S[27]),
	.Y(N_3527),
	.B(PRDATA_1_22_2_0_y1[27]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[27]),
	.FCI(PRDATA_1_22_2_co1_0[27])
);
defparam \PRDATA_1_22_2_wmux_3[27] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[27]  (
	.FCO(PRDATA_1_22_2_co1_0[27]),
	.S(PRDATA_1_22_2_wmux_2_S[27]),
	.Y(PRDATA_1_22_2_0_y3[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[27]),
	.D(memory_15_Z[27]),
	.A(PRDATA_1_22_2_y0_0[27]),
	.FCI(PRDATA_1_22_2_co0_0[27])
);
defparam \PRDATA_1_22_2_wmux_2[27] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[27]  (
	.FCO(PRDATA_1_22_2_co0_0[27]),
	.S(PRDATA_1_22_2_wmux_1_S[27]),
	.Y(PRDATA_1_22_2_y0_0[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[27]),
	.D(memory_13_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[27])
);
defparam \PRDATA_1_22_2_wmux_1[27] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[27]  (
	.FCO(PRDATA_1_22_2_0_co1[27]),
	.S(PRDATA_1_22_2_wmux_0_S[27]),
	.Y(PRDATA_1_22_2_0_y1[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[27]),
	.D(memory_14_Z[27]),
	.A(PRDATA_1_22_2_0_y0[27]),
	.FCI(PRDATA_1_22_2_0_co0[27])
);
defparam \PRDATA_1_22_2_wmux_0[27] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[27]  (
	.FCO(PRDATA_1_22_2_0_co0[27]),
	.S(PRDATA_1_22_2_0_wmux_S[27]),
	.Y(PRDATA_1_22_2_0_y0[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[27]),
	.D(memory_12_Z[27]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[27] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[25]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[25]),
	.S(PRDATA_1_22_2_wmux_3_S[25]),
	.Y(N_3525),
	.B(PRDATA_1_22_2_0_y1[25]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[25]),
	.FCI(PRDATA_1_22_2_co1_0[25])
);
defparam \PRDATA_1_22_2_wmux_3[25] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[25]  (
	.FCO(PRDATA_1_22_2_co1_0[25]),
	.S(PRDATA_1_22_2_wmux_2_S[25]),
	.Y(PRDATA_1_22_2_0_y3[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[25]),
	.D(memory_15_Z[25]),
	.A(PRDATA_1_22_2_y0_0[25]),
	.FCI(PRDATA_1_22_2_co0_0[25])
);
defparam \PRDATA_1_22_2_wmux_2[25] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[25]  (
	.FCO(PRDATA_1_22_2_co0_0[25]),
	.S(PRDATA_1_22_2_wmux_1_S[25]),
	.Y(PRDATA_1_22_2_y0_0[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[25]),
	.D(memory_13_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[25])
);
defparam \PRDATA_1_22_2_wmux_1[25] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[25]  (
	.FCO(PRDATA_1_22_2_0_co1[25]),
	.S(PRDATA_1_22_2_wmux_0_S[25]),
	.Y(PRDATA_1_22_2_0_y1[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[25]),
	.D(memory_14_Z[25]),
	.A(PRDATA_1_22_2_0_y0[25]),
	.FCI(PRDATA_1_22_2_0_co0[25])
);
defparam \PRDATA_1_22_2_wmux_0[25] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[25]  (
	.FCO(PRDATA_1_22_2_0_co0[25]),
	.S(PRDATA_1_22_2_0_wmux_S[25]),
	.Y(PRDATA_1_22_2_0_y0[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[25]),
	.D(memory_12_Z[25]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[25] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[22]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[22]),
	.S(PRDATA_1_22_2_wmux_3_S[22]),
	.Y(N_3522),
	.B(PRDATA_1_22_2_0_y1[22]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[22]),
	.FCI(PRDATA_1_22_2_co1_0[22])
);
defparam \PRDATA_1_22_2_wmux_3[22] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[22]  (
	.FCO(PRDATA_1_22_2_co1_0[22]),
	.S(PRDATA_1_22_2_wmux_2_S[22]),
	.Y(PRDATA_1_22_2_0_y3[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[22]),
	.D(memory_15_Z[22]),
	.A(PRDATA_1_22_2_y0_0[22]),
	.FCI(PRDATA_1_22_2_co0_0[22])
);
defparam \PRDATA_1_22_2_wmux_2[22] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[22]  (
	.FCO(PRDATA_1_22_2_co0_0[22]),
	.S(PRDATA_1_22_2_wmux_1_S[22]),
	.Y(PRDATA_1_22_2_y0_0[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[22]),
	.D(memory_13_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[22])
);
defparam \PRDATA_1_22_2_wmux_1[22] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[22]  (
	.FCO(PRDATA_1_22_2_0_co1[22]),
	.S(PRDATA_1_22_2_wmux_0_S[22]),
	.Y(PRDATA_1_22_2_0_y1[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[22]),
	.D(memory_14_Z[22]),
	.A(PRDATA_1_22_2_0_y0[22]),
	.FCI(PRDATA_1_22_2_0_co0[22])
);
defparam \PRDATA_1_22_2_wmux_0[22] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[22]  (
	.FCO(PRDATA_1_22_2_0_co0[22]),
	.S(PRDATA_1_22_2_0_wmux_S[22]),
	.Y(PRDATA_1_22_2_0_y0[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[22]),
	.D(memory_12_Z[22]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[22] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[20]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[20]),
	.S(PRDATA_1_22_2_wmux_3_S[20]),
	.Y(N_3520),
	.B(PRDATA_1_22_2_0_y1[20]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[20]),
	.FCI(PRDATA_1_22_2_co1_0[20])
);
defparam \PRDATA_1_22_2_wmux_3[20] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[20]  (
	.FCO(PRDATA_1_22_2_co1_0[20]),
	.S(PRDATA_1_22_2_wmux_2_S[20]),
	.Y(PRDATA_1_22_2_0_y3[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[20]),
	.D(memory_15_Z[20]),
	.A(PRDATA_1_22_2_y0_0[20]),
	.FCI(PRDATA_1_22_2_co0_0[20])
);
defparam \PRDATA_1_22_2_wmux_2[20] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[20]  (
	.FCO(PRDATA_1_22_2_co0_0[20]),
	.S(PRDATA_1_22_2_wmux_1_S[20]),
	.Y(PRDATA_1_22_2_y0_0[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[20]),
	.D(memory_13_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[20])
);
defparam \PRDATA_1_22_2_wmux_1[20] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[20]  (
	.FCO(PRDATA_1_22_2_0_co1[20]),
	.S(PRDATA_1_22_2_wmux_0_S[20]),
	.Y(PRDATA_1_22_2_0_y1[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[20]),
	.D(memory_14_Z[20]),
	.A(PRDATA_1_22_2_0_y0[20]),
	.FCI(PRDATA_1_22_2_0_co0[20])
);
defparam \PRDATA_1_22_2_wmux_0[20] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[20]  (
	.FCO(PRDATA_1_22_2_0_co0[20]),
	.S(PRDATA_1_22_2_0_wmux_S[20]),
	.Y(PRDATA_1_22_2_0_y0[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[20]),
	.D(memory_12_Z[20]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[20] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_3[18]  (
	.FCO(PRDATA_1_22_2_wmux_3_FCO[18]),
	.S(PRDATA_1_22_2_wmux_3_S[18]),
	.Y(N_3518),
	.B(PRDATA_1_22_2_0_y1[18]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(VCC),
	.A(PRDATA_1_22_2_0_y3[18]),
	.FCI(PRDATA_1_22_2_co1_0[18])
);
defparam \PRDATA_1_22_2_wmux_3[18] .INIT=20'h0EC2C;
  ARI1 \PRDATA_1_22_2_wmux_2[18]  (
	.FCO(PRDATA_1_22_2_co1_0[18]),
	.S(PRDATA_1_22_2_wmux_2_S[18]),
	.Y(PRDATA_1_22_2_0_y3[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_11_Z[18]),
	.D(memory_15_Z[18]),
	.A(PRDATA_1_22_2_y0_0[18]),
	.FCI(PRDATA_1_22_2_co0_0[18])
);
defparam \PRDATA_1_22_2_wmux_2[18] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_wmux_1[18]  (
	.FCO(PRDATA_1_22_2_co0_0[18]),
	.S(PRDATA_1_22_2_wmux_1_S[18]),
	.Y(PRDATA_1_22_2_y0_0[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_9_Z[18]),
	.D(memory_13_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(PRDATA_1_22_2_0_co1[18])
);
defparam \PRDATA_1_22_2_wmux_1[18] .INIT=20'h0FA44;
  ARI1 \PRDATA_1_22_2_wmux_0[18]  (
	.FCO(PRDATA_1_22_2_0_co1[18]),
	.S(PRDATA_1_22_2_wmux_0_S[18]),
	.Y(PRDATA_1_22_2_0_y1[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_10_Z[18]),
	.D(memory_14_Z[18]),
	.A(PRDATA_1_22_2_0_y0[18]),
	.FCI(PRDATA_1_22_2_0_co0[18])
);
defparam \PRDATA_1_22_2_wmux_0[18] .INIT=20'h0F588;
  ARI1 \PRDATA_1_22_2_0_wmux[18]  (
	.FCO(PRDATA_1_22_2_0_co0[18]),
	.S(PRDATA_1_22_2_0_wmux_S[18]),
	.Y(PRDATA_1_22_2_0_y0[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(memory_8_Z[18]),
	.D(memory_12_Z[18]),
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.FCI(VCC)
);
defparam \PRDATA_1_22_2_0_wmux[18] .INIT=20'h0FA44;
// @26:346
  CFG4 receive_reg_7_sn_m9_0_a2 (
	.A(UART_RX_State_d[2]),
	.B(receive_reg_7_sn_N_11),
	.C(receive_reg_1_sqmuxa_1_Z),
	.D(N_1484_i),
	.Y(receive_reg_7_1[0])
);
defparam receive_reg_7_sn_m9_0_a2.INIT=16'h0027;
// @26:375
  CFG4 g0 (
	.A(g0_6_Z),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.C(g0_1_0),
	.D(g0_sx_Z),
	.Y(prdata29)
);
defparam g0.INIT=16'h0020;
// @26:375
  CFG2 g0_sx (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.Y(g0_sx_Z)
);
defparam g0_sx.INIT=4'hD;
// @26:375
  CFG4 g0_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[11]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.Y(g0_1_0)
);
defparam g0_1.INIT=16'h0001;
  CFG2 g0_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[1]),
	.Y(g0_0_Z)
);
defparam g0_0.INIT=4'h1;
  CFG4 g0_6 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(g0_0_Z),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(g0_6_Z)
);
defparam g0_6.INIT=16'h0040;
  CFG3 \receive_reg_RNO_2[24]  (
	.A(receive_reg_Z[24]),
	.B(config_reg_Z[30]),
	.C(UART_RX_State_d[2]),
	.Y(G_9_0_a4_1_0)
);
defparam \receive_reg_RNO_2[24] .INIT=8'h20;
  CFG4 \receive_reg_RNO_1[24]  (
	.A(rx_reg[0]),
	.B(receive_reg_Z[24]),
	.C(config_reg_Z[30]),
	.D(N_1840),
	.Y(N_5)
);
defparam \receive_reg_RNO_1[24] .INIT=16'h0CAA;
  CFG4 \receive_reg_RNO_0[24]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.B(N_1484_i),
	.C(G_9_0_a4_1_0),
	.D(receive_reg_7_sn_N_11),
	.Y(G_9_0_0)
);
defparam \receive_reg_RNO_0[24] .INIT=16'hB888;
  CFG3 \receive_reg_RNO[24]  (
	.A(G_9_0_0),
	.B(receive_reg_7_1[0]),
	.C(N_5),
	.Y(receive_reg_7[24])
);
defparam \receive_reg_RNO[24] .INIT=8'hEA;
// @26:172
  CFG4 \receive_reg_RNO[7]  (
	.A(receive_N_5_4_i_1_0),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.C(receive_m4_4_0),
	.D(N_1484_i),
	.Y(receive_N_5_4_i)
);
defparam \receive_reg_RNO[7] .INIT=16'h0C05;
// @26:172
  CFG3 \receive_reg_RNO_0[7]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_7_sn_N_11_mux),
	.C(receive_reg_Z[7]),
	.Y(receive_N_5_4_i_1_0)
);
defparam \receive_reg_RNO_0[7] .INIT=8'h23;
// @26:172
  CFG4 \receive_reg_RNO[1]  (
	.A(receive_N_5_2_i_1_0),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.C(receive_m4_2_0),
	.D(N_1484_i),
	.Y(receive_N_5_2_i)
);
defparam \receive_reg_RNO[1] .INIT=16'h0C05;
// @26:172
  CFG3 \receive_reg_RNO_0[1]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_7_sn_N_11_mux),
	.C(receive_reg_Z[1]),
	.Y(receive_N_5_2_i_1_0)
);
defparam \receive_reg_RNO_0[1] .INIT=8'h23;
// @26:172
  CFG4 \receive_reg_RNO[2]  (
	.A(receive_N_5_3_i_1_0),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.C(receive_m4_3_0),
	.D(N_1484_i),
	.Y(receive_N_5_3_i)
);
defparam \receive_reg_RNO[2] .INIT=16'h0C05;
// @26:172
  CFG3 \receive_reg_RNO_0[2]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_7_sn_N_11_mux),
	.C(receive_reg_Z[2]),
	.Y(receive_N_5_3_i_1_0)
);
defparam \receive_reg_RNO_0[2] .INIT=8'h23;
// @26:346
  CFG4 \receive_reg_7[31]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[31]),
	.C(receive_reg_7_1[0]),
	.D(N_2578),
	.Y(receive_reg_7_Z[31])
);
defparam \receive_reg_7[31] .INIT=16'h4F44;
// @26:346
  CFG4 \receive_reg_7_1[31]  (
	.A(receive_reg_1_Z[31]),
	.B(rx_reg[7]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_1840),
	.Y(receive_reg_7_1_Z[31])
);
defparam \receive_reg_7_1[31] .INIT=16'h0ACC;
// @26:346
  CFG4 \receive_reg_7[30]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[30]),
	.C(receive_reg_7_1[0]),
	.D(N_2577),
	.Y(receive_reg_7_Z[30])
);
defparam \receive_reg_7[30] .INIT=16'h4F44;
// @26:346
  CFG4 \receive_reg_7_1[30]  (
	.A(receive_reg_1_Z[30]),
	.B(rx_reg[6]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_1840),
	.Y(receive_reg_7_1_Z[30])
);
defparam \receive_reg_7_1[30] .INIT=16'h0ACC;
// @26:346
  CFG4 \receive_reg_7[29]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[29]),
	.C(receive_reg_7_1[0]),
	.D(N_2576),
	.Y(receive_reg_7_Z[29])
);
defparam \receive_reg_7[29] .INIT=16'h4F44;
// @26:346
  CFG4 \receive_reg_7_1[29]  (
	.A(receive_reg_1_Z[29]),
	.B(rx_reg[5]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_1840),
	.Y(receive_reg_7_1_Z[29])
);
defparam \receive_reg_7_1[29] .INIT=16'h0ACC;
// @26:346
  CFG4 \receive_reg_7[28]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[28]),
	.C(receive_reg_7_1[0]),
	.D(N_2575),
	.Y(receive_reg_7_Z[28])
);
defparam \receive_reg_7[28] .INIT=16'h4F44;
// @26:346
  CFG4 \receive_reg_7_1[28]  (
	.A(receive_reg_1_Z[28]),
	.B(rx_reg[4]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_1840),
	.Y(receive_reg_7_1_Z[28])
);
defparam \receive_reg_7_1[28] .INIT=16'h0ACC;
// @26:346
  CFG4 \receive_reg_7[15]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[15]),
	.C(receive_reg_7_1[0]),
	.D(N_2562),
	.Y(receive_reg_7_Z[15])
);
defparam \receive_reg_7[15] .INIT=16'h1F11;
// @26:346
  CFG4 \receive_reg_7_1[15]  (
	.A(receive_reg_1_Z[15]),
	.B(rx_reg[7]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_6936),
	.Y(receive_reg_7_1_Z[15])
);
defparam \receive_reg_7_1[15] .INIT=16'h33F5;
// @26:346
  CFG4 \receive_reg_7[12]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[12]),
	.C(receive_reg_7_1[0]),
	.D(N_2559),
	.Y(receive_reg_7_Z[12])
);
defparam \receive_reg_7[12] .INIT=16'h1F11;
// @26:346
  CFG4 \receive_reg_7_1[12]  (
	.A(receive_reg_1_Z[12]),
	.B(rx_reg[4]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_6936),
	.Y(receive_reg_7_1_Z[12])
);
defparam \receive_reg_7_1[12] .INIT=16'h33F5;
// @26:346
  CFG4 \receive_reg_7[27]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[27]),
	.C(receive_reg_7_1[0]),
	.D(N_2574),
	.Y(receive_reg_7_Z[27])
);
defparam \receive_reg_7[27] .INIT=16'h4F44;
// @26:346
  CFG4 \receive_reg_7_1[27]  (
	.A(receive_reg_1_Z[27]),
	.B(rx_reg[3]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_1840),
	.Y(receive_reg_7_1_Z[27])
);
defparam \receive_reg_7_1[27] .INIT=16'h0ACC;
// @26:346
  CFG4 \receive_reg_7[22]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[22]),
	.C(receive_reg_7_1[0]),
	.D(N_2569),
	.Y(receive_reg_7_Z[22])
);
defparam \receive_reg_7[22] .INIT=16'h1F11;
// @26:346
  CFG4 \receive_reg_7_1[22]  (
	.A(receive_reg_1_Z[22]),
	.B(rx_reg[6]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_1816),
	.Y(receive_reg_7_1_Z[22])
);
defparam \receive_reg_7_1[22] .INIT=16'h55F3;
// @26:346
  CFG4 \receive_reg_7[10]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[10]),
	.C(receive_reg_7_1[0]),
	.D(N_2557),
	.Y(receive_reg_7_Z[10])
);
defparam \receive_reg_7[10] .INIT=16'h1F11;
// @26:346
  CFG4 \receive_reg_7_1[10]  (
	.A(receive_reg_1_Z[10]),
	.B(rx_reg[2]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_6936),
	.Y(receive_reg_7_1_Z[10])
);
defparam \receive_reg_7_1[10] .INIT=16'h33F5;
// @26:346
  CFG4 \receive_reg_7[25]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_Z[25]),
	.C(receive_reg_7_1[0]),
	.D(N_2572),
	.Y(receive_reg_7_Z[25])
);
defparam \receive_reg_7[25] .INIT=16'h4F44;
// @26:346
  CFG4 \receive_reg_7_1[25]  (
	.A(receive_reg_1_Z[25]),
	.B(rx_reg[1]),
	.C(receive_reg_7_sn_N_11_mux),
	.D(N_1840),
	.Y(receive_reg_7_1_Z[25])
);
defparam \receive_reg_7_1[25] .INIT=16'h0ACC;
// @26:346
  CFG4 \receive_reg_RNO_0[9]  (
	.A(receive_reg_1_Z[9]),
	.B(receive_m2_10_1_1),
	.C(receive_reg_7_sn_N_11_mux),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[9])
);
defparam \receive_reg_RNO_0[9] .INIT=16'hFCDC;
// @26:346
  CFG3 \receive_reg_RNO_1[9]  (
	.A(rx_reg[1]),
	.B(receive_reg_1_Z[9]),
	.C(N_6936),
	.Y(receive_m2_10_1_1)
);
defparam \receive_reg_RNO_1[9] .INIT=8'h53;
// @26:346
  CFG4 \receive_reg_RNO_0[8]  (
	.A(receive_reg_1_Z[8]),
	.B(receive_m2_11_1_1),
	.C(receive_reg_7_sn_N_11_mux),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[8])
);
defparam \receive_reg_RNO_0[8] .INIT=16'hFCDC;
// @26:346
  CFG3 \receive_reg_RNO_1[8]  (
	.A(rx_reg[0]),
	.B(receive_reg_1_Z[8]),
	.C(N_6936),
	.Y(receive_m2_11_1_1)
);
defparam \receive_reg_RNO_1[8] .INIT=8'h53;
// @26:346
  CFG4 \receive_reg_RNO_0[23]  (
	.A(receive_reg_7_sn_N_11_mux),
	.B(receive_reg_1_Z[23]),
	.C(receive_m2_0_1_1),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[23])
);
defparam \receive_reg_RNO_0[23] .INIT=16'hEB63;
// @26:346
  CFG3 \receive_reg_RNO_1[23]  (
	.A(rx_reg[7]),
	.B(receive_reg_1_Z[23]),
	.C(N_1816),
	.Y(receive_m2_0_1_1)
);
defparam \receive_reg_RNO_1[23] .INIT=8'h06;
// @26:346
  CFG4 \receive_reg_RNO_0[16]  (
	.A(receive_reg_7_sn_N_11_mux),
	.B(receive_reg_1_Z[16]),
	.C(receive_m2_8_1_1),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[16])
);
defparam \receive_reg_RNO_0[16] .INIT=16'hEB63;
// @26:346
  CFG3 \receive_reg_RNO_1[16]  (
	.A(rx_reg[0]),
	.B(receive_reg_1_Z[16]),
	.C(N_1816),
	.Y(receive_m2_8_1_1)
);
defparam \receive_reg_RNO_1[16] .INIT=8'h06;
// @26:346
  CFG4 \receive_reg_RNO_0[26]  (
	.A(receive_reg_1_Z[26]),
	.B(receive_m2_7_1_0),
	.C(receive_reg_7_sn_N_11_mux),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[26])
);
defparam \receive_reg_RNO_0[26] .INIT=16'hF9D9;
// @26:346
  CFG3 \receive_reg_RNO_1[26]  (
	.A(rx_reg[2]),
	.B(receive_reg_1_Z[26]),
	.C(N_1840),
	.Y(receive_m2_7_1_0)
);
defparam \receive_reg_RNO_1[26] .INIT=8'h06;
// @26:346
  CFG4 \receive_reg_RNO_0[20]  (
	.A(receive_reg_7_sn_N_11_mux),
	.B(receive_reg_1_Z[20]),
	.C(receive_m2_1_1_1),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[20])
);
defparam \receive_reg_RNO_0[20] .INIT=16'hEB63;
// @26:346
  CFG3 \receive_reg_RNO_1[20]  (
	.A(rx_reg[4]),
	.B(receive_reg_1_Z[20]),
	.C(N_1816),
	.Y(receive_m2_1_1_1)
);
defparam \receive_reg_RNO_1[20] .INIT=8'h06;
// @26:346
  CFG4 \receive_reg_RNO_0[14]  (
	.A(receive_reg_1_Z[14]),
	.B(receive_m2_9_1_1),
	.C(receive_reg_7_sn_N_11_mux),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[14])
);
defparam \receive_reg_RNO_0[14] .INIT=16'hFCDC;
// @26:346
  CFG3 \receive_reg_RNO_1[14]  (
	.A(rx_reg[6]),
	.B(receive_reg_1_Z[14]),
	.C(N_6936),
	.Y(receive_m2_9_1_1)
);
defparam \receive_reg_RNO_1[14] .INIT=8'h53;
// @26:346
  CFG4 \receive_reg_RNO_0[13]  (
	.A(receive_reg_1_Z[13]),
	.B(receive_m2_6_1_1),
	.C(receive_reg_7_sn_N_11_mux),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[13])
);
defparam \receive_reg_RNO_0[13] .INIT=16'hFCDC;
// @26:346
  CFG3 \receive_reg_RNO_1[13]  (
	.A(rx_reg[5]),
	.B(receive_reg_1_Z[13]),
	.C(N_6936),
	.Y(receive_m2_6_1_1)
);
defparam \receive_reg_RNO_1[13] .INIT=8'h53;
// @26:346
  CFG4 \receive_reg_RNO_0[18]  (
	.A(receive_reg_7_sn_N_11_mux),
	.B(receive_reg_1_Z[18]),
	.C(receive_m2_1_3),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[18])
);
defparam \receive_reg_RNO_0[18] .INIT=16'hEB63;
// @26:346
  CFG3 \receive_reg_RNO_1[18]  (
	.A(rx_reg[2]),
	.B(receive_reg_1_Z[18]),
	.C(N_1816),
	.Y(receive_m2_1_3)
);
defparam \receive_reg_RNO_1[18] .INIT=8'h06;
// @26:346
  CFG4 \receive_reg_RNO_0[11]  (
	.A(receive_reg_1_Z[11]),
	.B(receive_m2_5_1_1),
	.C(receive_reg_7_sn_N_11_mux),
	.D(receive_reg_7_sn_N_6),
	.Y(receive_reg_RNO_0_Z[11])
);
defparam \receive_reg_RNO_0[11] .INIT=16'hFCDC;
// @26:346
  CFG3 \receive_reg_RNO_1[11]  (
	.A(rx_reg[3]),
	.B(receive_reg_1_Z[11]),
	.C(N_6936),
	.Y(receive_m2_5_1_1)
);
defparam \receive_reg_RNO_1[11] .INIT=8'h53;
// @26:358
  CFG3 \PRDATA_1_23[16]  (
	.A(N_3516),
	.B(PRDATA_1_23_1_0_Z[16]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[16])
);
defparam \PRDATA_1_23[16] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[16]  (
	.A(PRDATA_1_14_1_wmux_0_Y[16]),
	.B(PRDATA_1_23_1_1_Z[16]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[16]),
	.Y(PRDATA_1_23_1_0_Z[16])
);
defparam \PRDATA_1_23_1_0[16] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[16]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[16]),
	.D(PRDATA_1_7_1_wmux_0_Y[16]),
	.Y(PRDATA_1_23_1_1_Z[16])
);
defparam \PRDATA_1_23_1_1[16] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[19]  (
	.A(N_3519),
	.B(PRDATA_1_23_1_0_Z[19]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[19])
);
defparam \PRDATA_1_23[19] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[19]  (
	.A(PRDATA_1_14_1_wmux_0_Y[19]),
	.B(PRDATA_1_23_1_1_Z[19]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[19]),
	.Y(PRDATA_1_23_1_0_Z[19])
);
defparam \PRDATA_1_23_1_0[19] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[19]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[19]),
	.D(PRDATA_1_7_1_wmux_0_Y[19]),
	.Y(PRDATA_1_23_1_1_Z[19])
);
defparam \PRDATA_1_23_1_1[19] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[17]  (
	.A(N_3517),
	.B(PRDATA_1_23_1_0_Z[17]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[17])
);
defparam \PRDATA_1_23[17] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[17]  (
	.A(PRDATA_1_14_1_wmux_0_Y[17]),
	.B(PRDATA_1_23_1_1_Z[17]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[17]),
	.Y(PRDATA_1_23_1_0_Z[17])
);
defparam \PRDATA_1_23_1_0[17] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[17]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[17]),
	.D(PRDATA_1_7_1_wmux_0_Y[17]),
	.Y(PRDATA_1_23_1_1_Z[17])
);
defparam \PRDATA_1_23_1_1[17] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[1]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[1]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[1]),
	.Y(ShadowLoadReg_2_23_1_0_Z[1])
);
defparam \ShadowLoadReg_2_23_1_0[1] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[1]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[1]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[1]),
	.Y(ShadowLoadReg_2_23_1_1_Z[1])
);
defparam \ShadowLoadReg_2_23_1_1[1] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[21]  (
	.A(N_3521),
	.B(PRDATA_1_23_1_0_Z[21]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[21])
);
defparam \PRDATA_1_23[21] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[21]  (
	.A(PRDATA_1_14_1_wmux_0_Y[21]),
	.B(PRDATA_1_23_1_1_Z[21]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[21]),
	.Y(PRDATA_1_23_1_0_Z[21])
);
defparam \PRDATA_1_23_1_0[21] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[21]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[21]),
	.D(PRDATA_1_7_1_wmux_0_Y[21]),
	.Y(PRDATA_1_23_1_1_Z[21])
);
defparam \PRDATA_1_23_1_1[21] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[18]  (
	.A(N_3518),
	.B(PRDATA_1_23_1_0_Z[18]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[18])
);
defparam \PRDATA_1_23[18] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[18]  (
	.A(PRDATA_1_14_1_wmux_0_Y[18]),
	.B(PRDATA_1_23_1_1_Z[18]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[18]),
	.Y(PRDATA_1_23_1_0_Z[18])
);
defparam \PRDATA_1_23_1_0[18] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[18]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[18]),
	.D(PRDATA_1_7_1_wmux_0_Y[18]),
	.Y(PRDATA_1_23_1_1_Z[18])
);
defparam \PRDATA_1_23_1_1[18] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[4]  (
	.A(N_3504),
	.B(PRDATA_1_23_1_0_Z[4]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[4])
);
defparam \PRDATA_1_23[4] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[4]  (
	.A(PRDATA_1_14_1_wmux_0_Y[4]),
	.B(PRDATA_1_23_1_1_Z[4]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[4]),
	.Y(PRDATA_1_23_1_0_Z[4])
);
defparam \PRDATA_1_23_1_0[4] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[4]),
	.D(PRDATA_1_7_1_wmux_0_Y[4]),
	.Y(PRDATA_1_23_1_1_Z[4])
);
defparam \PRDATA_1_23_1_1[4] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[20]  (
	.A(N_3520),
	.B(PRDATA_1_23_1_0_Z[20]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[20])
);
defparam \PRDATA_1_23[20] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[20]  (
	.A(PRDATA_1_14_1_wmux_0_Y[20]),
	.B(PRDATA_1_23_1_1_Z[20]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[20]),
	.Y(PRDATA_1_23_1_0_Z[20])
);
defparam \PRDATA_1_23_1_0[20] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[20]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[20]),
	.D(PRDATA_1_7_1_wmux_0_Y[20]),
	.Y(PRDATA_1_23_1_1_Z[20])
);
defparam \PRDATA_1_23_1_1[20] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[2]  (
	.A(N_3502),
	.B(PRDATA_1_23_1_0_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[2])
);
defparam \PRDATA_1_23[2] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[2]  (
	.A(PRDATA_1_14_1_wmux_0_Y[2]),
	.B(PRDATA_1_23_1_1_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[2]),
	.Y(PRDATA_1_23_1_0_Z[2])
);
defparam \PRDATA_1_23_1_0[2] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[2]),
	.D(PRDATA_1_7_1_wmux_0_Y[2]),
	.Y(PRDATA_1_23_1_1_Z[2])
);
defparam \PRDATA_1_23_1_1[2] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[15]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[15]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[15]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[15]),
	.Y(ShadowLoadReg_2_23_1_0_Z[15])
);
defparam \ShadowLoadReg_2_23_1_0[15] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[15]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[15]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[15]),
	.Y(ShadowLoadReg_2_23_1_1_Z[15])
);
defparam \ShadowLoadReg_2_23_1_1[15] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[14]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[14]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[14]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[14]),
	.Y(ShadowLoadReg_2_23_1_0_Z[14])
);
defparam \ShadowLoadReg_2_23_1_0[14] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[14]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[14]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[14]),
	.Y(ShadowLoadReg_2_23_1_1_Z[14])
);
defparam \ShadowLoadReg_2_23_1_1[14] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[5]  (
	.A(N_3505),
	.B(PRDATA_1_23_1_0_Z[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[5])
);
defparam \PRDATA_1_23[5] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[5]  (
	.A(PRDATA_1_14_1_wmux_0_Y[5]),
	.B(PRDATA_1_23_1_1_Z[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[5]),
	.Y(PRDATA_1_23_1_0_Z[5])
);
defparam \PRDATA_1_23_1_0[5] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[5]),
	.D(PRDATA_1_7_1_wmux_0_Y[5]),
	.Y(PRDATA_1_23_1_1_Z[5])
);
defparam \PRDATA_1_23_1_1[5] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[8]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[8]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[8]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[8]),
	.Y(ShadowLoadReg_2_23_1_0_Z[8])
);
defparam \ShadowLoadReg_2_23_1_0[8] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[8]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[8]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[8]),
	.Y(ShadowLoadReg_2_23_1_1_Z[8])
);
defparam \ShadowLoadReg_2_23_1_1[8] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[3]  (
	.A(N_3503),
	.B(PRDATA_1_23_1_0_Z[3]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[3])
);
defparam \PRDATA_1_23[3] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[3]  (
	.A(PRDATA_1_14_1_wmux_0_Y[3]),
	.B(PRDATA_1_23_1_1_Z[3]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[3]),
	.Y(PRDATA_1_23_1_0_Z[3])
);
defparam \PRDATA_1_23_1_0[3] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[3]),
	.D(PRDATA_1_7_1_wmux_0_Y[3]),
	.Y(PRDATA_1_23_1_1_Z[3])
);
defparam \PRDATA_1_23_1_1[3] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[2]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[2]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[2]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[2]),
	.Y(ShadowLoadReg_2_23_1_0_Z[2])
);
defparam \ShadowLoadReg_2_23_1_0[2] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[2]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[2]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[2]),
	.Y(ShadowLoadReg_2_23_1_1_Z[2])
);
defparam \ShadowLoadReg_2_23_1_1[2] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[6]  (
	.A(N_3506),
	.B(PRDATA_1_23_1_0_Z[6]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[6])
);
defparam \PRDATA_1_23[6] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[6]  (
	.A(PRDATA_1_14_1_wmux_0_Y[6]),
	.B(PRDATA_1_23_1_1_Z[6]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[6]),
	.Y(PRDATA_1_23_1_0_Z[6])
);
defparam \PRDATA_1_23_1_0[6] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[6]),
	.D(PRDATA_1_7_1_wmux_0_Y[6]),
	.Y(PRDATA_1_23_1_1_Z[6])
);
defparam \PRDATA_1_23_1_1[6] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[15]  (
	.A(N_3515),
	.B(PRDATA_1_23_1_0_Z[15]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[15])
);
defparam \PRDATA_1_23[15] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[15]  (
	.A(PRDATA_1_14_1_wmux_0_Y[15]),
	.B(PRDATA_1_23_1_1_Z[15]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[15]),
	.Y(PRDATA_1_23_1_0_Z[15])
);
defparam \PRDATA_1_23_1_0[15] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[15]),
	.D(PRDATA_1_7_1_wmux_0_Y[15]),
	.Y(PRDATA_1_23_1_1_Z[15])
);
defparam \PRDATA_1_23_1_1[15] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[12]  (
	.A(N_3512),
	.B(PRDATA_1_23_1_0_Z[12]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[12])
);
defparam \PRDATA_1_23[12] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[12]  (
	.A(PRDATA_1_14_1_wmux_0_Y[12]),
	.B(PRDATA_1_23_1_1_Z[12]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[12]),
	.Y(PRDATA_1_23_1_0_Z[12])
);
defparam \PRDATA_1_23_1_0[12] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[12]),
	.D(PRDATA_1_7_1_wmux_0_Y[12]),
	.Y(PRDATA_1_23_1_1_Z[12])
);
defparam \PRDATA_1_23_1_1[12] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[12]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[12]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[12]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[12]),
	.Y(ShadowLoadReg_2_23_1_0_Z[12])
);
defparam \ShadowLoadReg_2_23_1_0[12] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[12]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[12]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[12]),
	.Y(ShadowLoadReg_2_23_1_1_Z[12])
);
defparam \ShadowLoadReg_2_23_1_1[12] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[6]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[6]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[6]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[6]),
	.Y(ShadowLoadReg_2_23_1_0_Z[6])
);
defparam \ShadowLoadReg_2_23_1_0[6] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[6]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[6]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[6]),
	.Y(ShadowLoadReg_2_23_1_1_Z[6])
);
defparam \ShadowLoadReg_2_23_1_1[6] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[5]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[5]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[5]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[5]),
	.Y(ShadowLoadReg_2_23_1_0_Z[5])
);
defparam \ShadowLoadReg_2_23_1_0[5] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[5]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[5]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[5]),
	.Y(ShadowLoadReg_2_23_1_1_Z[5])
);
defparam \ShadowLoadReg_2_23_1_1[5] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[27]  (
	.A(N_3527),
	.B(PRDATA_1_23_1_0_Z[27]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[27])
);
defparam \PRDATA_1_23[27] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[27]  (
	.A(PRDATA_1_14_1_wmux_0_Y[27]),
	.B(PRDATA_1_23_1_1_Z[27]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[27]),
	.Y(PRDATA_1_23_1_0_Z[27])
);
defparam \PRDATA_1_23_1_0[27] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[27]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[27]),
	.D(PRDATA_1_7_1_wmux_0_Y[27]),
	.Y(PRDATA_1_23_1_1_Z[27])
);
defparam \PRDATA_1_23_1_1[27] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[26]  (
	.A(N_3526),
	.B(PRDATA_1_23_1_0_Z[26]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[26])
);
defparam \PRDATA_1_23[26] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[26]  (
	.A(PRDATA_1_14_1_wmux_0_Y[26]),
	.B(PRDATA_1_23_1_1_Z[26]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[26]),
	.Y(PRDATA_1_23_1_0_Z[26])
);
defparam \PRDATA_1_23_1_0[26] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[26]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[26]),
	.D(PRDATA_1_7_1_wmux_0_Y[26]),
	.Y(PRDATA_1_23_1_1_Z[26])
);
defparam \PRDATA_1_23_1_1[26] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[25]  (
	.A(N_3525),
	.B(PRDATA_1_23_1_0_Z[25]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[25])
);
defparam \PRDATA_1_23[25] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[25]  (
	.A(PRDATA_1_14_1_wmux_0_Y[25]),
	.B(PRDATA_1_23_1_1_Z[25]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[25]),
	.Y(PRDATA_1_23_1_0_Z[25])
);
defparam \PRDATA_1_23_1_0[25] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[25]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[25]),
	.D(PRDATA_1_7_1_wmux_0_Y[25]),
	.Y(PRDATA_1_23_1_1_Z[25])
);
defparam \PRDATA_1_23_1_1[25] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[22]  (
	.A(N_3522),
	.B(PRDATA_1_23_1_0_Z[22]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[22])
);
defparam \PRDATA_1_23[22] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[22]  (
	.A(PRDATA_1_14_1_wmux_0_Y[22]),
	.B(PRDATA_1_23_1_1_Z[22]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[22]),
	.Y(PRDATA_1_23_1_0_Z[22])
);
defparam \PRDATA_1_23_1_0[22] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[22]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[22]),
	.D(PRDATA_1_7_1_wmux_0_Y[22]),
	.Y(PRDATA_1_23_1_1_Z[22])
);
defparam \PRDATA_1_23_1_1[22] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[14]  (
	.A(N_3514),
	.B(PRDATA_1_23_1_0_Z[14]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[14])
);
defparam \PRDATA_1_23[14] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[14]  (
	.A(PRDATA_1_14_1_wmux_0_Y[14]),
	.B(PRDATA_1_23_1_1_Z[14]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[14]),
	.Y(PRDATA_1_23_1_0_Z[14])
);
defparam \PRDATA_1_23_1_0[14] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[14]),
	.D(PRDATA_1_7_1_wmux_0_Y[14]),
	.Y(PRDATA_1_23_1_1_Z[14])
);
defparam \PRDATA_1_23_1_1[14] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[13]  (
	.A(N_3513),
	.B(PRDATA_1_23_1_0_Z[13]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[13])
);
defparam \PRDATA_1_23[13] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[13]  (
	.A(PRDATA_1_14_1_wmux_0_Y[13]),
	.B(PRDATA_1_23_1_1_Z[13]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[13]),
	.Y(PRDATA_1_23_1_0_Z[13])
);
defparam \PRDATA_1_23_1_0[13] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[13]),
	.D(PRDATA_1_7_1_wmux_0_Y[13]),
	.Y(PRDATA_1_23_1_1_Z[13])
);
defparam \PRDATA_1_23_1_1[13] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[11]  (
	.A(N_3511),
	.B(PRDATA_1_23_1_0_Z[11]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[11])
);
defparam \PRDATA_1_23[11] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[11]  (
	.A(PRDATA_1_14_1_wmux_0_Y[11]),
	.B(PRDATA_1_23_1_1_Z[11]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[11]),
	.Y(PRDATA_1_23_1_0_Z[11])
);
defparam \PRDATA_1_23_1_0[11] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[11]),
	.D(PRDATA_1_7_1_wmux_0_Y[11]),
	.Y(PRDATA_1_23_1_1_Z[11])
);
defparam \PRDATA_1_23_1_1[11] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[10]  (
	.A(N_3510),
	.B(PRDATA_1_23_1_0_Z[10]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[10])
);
defparam \PRDATA_1_23[10] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[10]  (
	.A(PRDATA_1_14_1_wmux_0_Y[10]),
	.B(PRDATA_1_23_1_1_Z[10]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[10]),
	.Y(PRDATA_1_23_1_0_Z[10])
);
defparam \PRDATA_1_23_1_0[10] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[10]),
	.D(PRDATA_1_7_1_wmux_0_Y[10]),
	.Y(PRDATA_1_23_1_1_Z[10])
);
defparam \PRDATA_1_23_1_1[10] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[8]  (
	.A(N_3508),
	.B(PRDATA_1_23_1_0_Z[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[8])
);
defparam \PRDATA_1_23[8] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[8]  (
	.A(PRDATA_1_14_1_wmux_0_Y[8]),
	.B(PRDATA_1_23_1_1_Z[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[8]),
	.Y(PRDATA_1_23_1_0_Z[8])
);
defparam \PRDATA_1_23_1_0[8] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[8]),
	.D(PRDATA_1_7_1_wmux_0_Y[8]),
	.Y(PRDATA_1_23_1_1_Z[8])
);
defparam \PRDATA_1_23_1_1[8] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[7]  (
	.A(N_3507),
	.B(PRDATA_1_23_1_0_Z[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[7])
);
defparam \PRDATA_1_23[7] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[7]  (
	.A(PRDATA_1_14_1_wmux_0_Y[7]),
	.B(PRDATA_1_23_1_1_Z[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[7]),
	.Y(PRDATA_1_23_1_0_Z[7])
);
defparam \PRDATA_1_23_1_0[7] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[7]),
	.D(PRDATA_1_7_1_wmux_0_Y[7]),
	.Y(PRDATA_1_23_1_1_Z[7])
);
defparam \PRDATA_1_23_1_1[7] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[0]  (
	.A(N_3500),
	.B(PRDATA_1_23_1_0_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[0])
);
defparam \PRDATA_1_23[0] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[0]  (
	.A(PRDATA_1_14_1_wmux_0_Y[0]),
	.B(PRDATA_1_23_1_1_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[0]),
	.Y(PRDATA_1_23_1_0_Z[0])
);
defparam \PRDATA_1_23_1_0[0] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[0]),
	.D(PRDATA_1_7_1_wmux_0_Y[0]),
	.Y(PRDATA_1_23_1_1_Z[0])
);
defparam \PRDATA_1_23_1_1[0] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[13]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[13]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[13]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[13]),
	.Y(ShadowLoadReg_2_23_1_0_Z[13])
);
defparam \ShadowLoadReg_2_23_1_0[13] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[13]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[13]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[13]),
	.Y(ShadowLoadReg_2_23_1_1_Z[13])
);
defparam \ShadowLoadReg_2_23_1_1[13] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[10]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[10]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[10]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[10]),
	.Y(ShadowLoadReg_2_23_1_0_Z[10])
);
defparam \ShadowLoadReg_2_23_1_0[10] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[10]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[10]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[10]),
	.Y(ShadowLoadReg_2_23_1_1_Z[10])
);
defparam \ShadowLoadReg_2_23_1_1[10] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[9]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[9]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[9]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[9]),
	.Y(ShadowLoadReg_2_23_1_0_Z[9])
);
defparam \ShadowLoadReg_2_23_1_0[9] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[9]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[9]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[9]),
	.Y(ShadowLoadReg_2_23_1_1_Z[9])
);
defparam \ShadowLoadReg_2_23_1_1[9] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[7]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[7]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[7]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[7]),
	.Y(ShadowLoadReg_2_23_1_0_Z[7])
);
defparam \ShadowLoadReg_2_23_1_0[7] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[7]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[7]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[7]),
	.Y(ShadowLoadReg_2_23_1_1_Z[7])
);
defparam \ShadowLoadReg_2_23_1_1[7] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[4]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[4]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[4]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[4]),
	.Y(ShadowLoadReg_2_23_1_0_Z[4])
);
defparam \ShadowLoadReg_2_23_1_0[4] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[4]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[4]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[4]),
	.Y(ShadowLoadReg_2_23_1_1_Z[4])
);
defparam \ShadowLoadReg_2_23_1_1[4] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[3]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[3]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[3]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[3]),
	.Y(ShadowLoadReg_2_23_1_0_Z[3])
);
defparam \ShadowLoadReg_2_23_1_0[3] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[3]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[3]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[3]),
	.Y(ShadowLoadReg_2_23_1_1_Z[3])
);
defparam \ShadowLoadReg_2_23_1_1[3] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[1]  (
	.A(N_3501),
	.B(PRDATA_1_23_1_0_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[1])
);
defparam \PRDATA_1_23[1] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[1]  (
	.A(PRDATA_1_14_1_wmux_0_Y[1]),
	.B(PRDATA_1_23_1_1_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[1]),
	.Y(PRDATA_1_23_1_0_Z[1])
);
defparam \PRDATA_1_23_1_0[1] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[1]),
	.D(PRDATA_1_7_1_wmux_0_Y[1]),
	.Y(PRDATA_1_23_1_1_Z[1])
);
defparam \PRDATA_1_23_1_1[1] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[29]  (
	.A(N_3529),
	.B(PRDATA_1_23_1_0_Z[29]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[29])
);
defparam \PRDATA_1_23[29] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[29]  (
	.A(PRDATA_1_14_1_wmux_0_Y[29]),
	.B(PRDATA_1_23_1_1_Z[29]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[29]),
	.Y(PRDATA_1_23_1_0_Z[29])
);
defparam \PRDATA_1_23_1_0[29] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[29]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[29]),
	.D(PRDATA_1_7_1_wmux_0_Y[29]),
	.Y(PRDATA_1_23_1_1_Z[29])
);
defparam \PRDATA_1_23_1_1[29] .INIT=16'h4657;
// @26:358
  CFG3 \PRDATA_1_23[28]  (
	.A(N_3528),
	.B(PRDATA_1_23_1_0_Z[28]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[28])
);
defparam \PRDATA_1_23[28] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[28]  (
	.A(PRDATA_1_14_1_wmux_0_Y[28]),
	.B(PRDATA_1_23_1_1_Z[28]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[28]),
	.Y(PRDATA_1_23_1_0_Z[28])
);
defparam \PRDATA_1_23_1_0[28] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[28]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[28]),
	.D(PRDATA_1_7_1_wmux_0_Y[28]),
	.Y(PRDATA_1_23_1_1_Z[28])
);
defparam \PRDATA_1_23_1_1[28] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[0]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[0]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[0]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[0]),
	.Y(ShadowLoadReg_2_23_1_0_Z[0])
);
defparam \ShadowLoadReg_2_23_1_0[0] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[0]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[0]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[0]),
	.Y(ShadowLoadReg_2_23_1_1_Z[0])
);
defparam \ShadowLoadReg_2_23_1_1[0] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[16]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[16]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[16]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[16]),
	.Y(ShadowLoadReg_2_23_1_0_Z[16])
);
defparam \ShadowLoadReg_2_23_1_0[16] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[16]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[16]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[16]),
	.Y(ShadowLoadReg_2_23_1_1_Z[16])
);
defparam \ShadowLoadReg_2_23_1_1[16] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[11]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[11]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[11]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[11]),
	.Y(ShadowLoadReg_2_23_1_0_Z[11])
);
defparam \ShadowLoadReg_2_23_1_0[11] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[11]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[11]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[11]),
	.Y(ShadowLoadReg_2_23_1_1_Z[11])
);
defparam \ShadowLoadReg_2_23_1_1[11] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[23]  (
	.A(N_3523),
	.B(PRDATA_1_23_1_0_Z[23]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[23])
);
defparam \PRDATA_1_23[23] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[23]  (
	.A(PRDATA_1_14_1_wmux_0_Y[23]),
	.B(PRDATA_1_23_1_1_Z[23]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[23]),
	.Y(PRDATA_1_23_1_0_Z[23])
);
defparam \PRDATA_1_23_1_0[23] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[23]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[23]),
	.D(PRDATA_1_7_1_wmux_0_Y[23]),
	.Y(PRDATA_1_23_1_1_Z[23])
);
defparam \PRDATA_1_23_1_1[23] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[31]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[31]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[31]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[31]),
	.Y(ShadowLoadReg_2_23_1_0_Z[31])
);
defparam \ShadowLoadReg_2_23_1_0[31] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[31]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[31]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[31]),
	.Y(ShadowLoadReg_2_23_1_1_Z[31])
);
defparam \ShadowLoadReg_2_23_1_1[31] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[9]  (
	.A(N_3509),
	.B(PRDATA_1_23_1_0_Z[9]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[9])
);
defparam \PRDATA_1_23[9] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[9]  (
	.A(PRDATA_1_14_1_wmux_0_Y[9]),
	.B(PRDATA_1_23_1_1_Z[9]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[9]),
	.Y(PRDATA_1_23_1_0_Z[9])
);
defparam \PRDATA_1_23_1_0[9] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[9]),
	.D(PRDATA_1_7_1_wmux_0_Y[9]),
	.Y(PRDATA_1_23_1_1_Z[9])
);
defparam \PRDATA_1_23_1_1[9] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[25]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[25]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[25]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[25]),
	.Y(ShadowLoadReg_2_23_1_0_Z[25])
);
defparam \ShadowLoadReg_2_23_1_0[25] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[25]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[25]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[25]),
	.Y(ShadowLoadReg_2_23_1_1_Z[25])
);
defparam \ShadowLoadReg_2_23_1_1[25] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[24]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[24]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[24]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[24]),
	.Y(ShadowLoadReg_2_23_1_0_Z[24])
);
defparam \ShadowLoadReg_2_23_1_0[24] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[24]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[24]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[24]),
	.Y(ShadowLoadReg_2_23_1_1_Z[24])
);
defparam \ShadowLoadReg_2_23_1_1[24] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[23]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[23]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[23]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[23]),
	.Y(ShadowLoadReg_2_23_1_0_Z[23])
);
defparam \ShadowLoadReg_2_23_1_0[23] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[23]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[23]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[23]),
	.Y(ShadowLoadReg_2_23_1_1_Z[23])
);
defparam \ShadowLoadReg_2_23_1_1[23] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[19]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[19]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[19]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[19]),
	.Y(ShadowLoadReg_2_23_1_0_Z[19])
);
defparam \ShadowLoadReg_2_23_1_0[19] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[19]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[19]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[19]),
	.Y(ShadowLoadReg_2_23_1_1_Z[19])
);
defparam \ShadowLoadReg_2_23_1_1[19] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[18]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[18]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[18]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[18]),
	.Y(ShadowLoadReg_2_23_1_0_Z[18])
);
defparam \ShadowLoadReg_2_23_1_0[18] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[18]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[18]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[18]),
	.Y(ShadowLoadReg_2_23_1_1_Z[18])
);
defparam \ShadowLoadReg_2_23_1_1[18] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[17]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[17]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[17]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[17]),
	.Y(ShadowLoadReg_2_23_1_0_Z[17])
);
defparam \ShadowLoadReg_2_23_1_0[17] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[17]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[17]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[17]),
	.Y(ShadowLoadReg_2_23_1_1_Z[17])
);
defparam \ShadowLoadReg_2_23_1_1[17] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[30]  (
	.A(N_3530),
	.B(PRDATA_1_23_1_0_Z[30]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[30])
);
defparam \PRDATA_1_23[30] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[30]  (
	.A(PRDATA_1_14_1_wmux_0_Y[30]),
	.B(PRDATA_1_23_1_1_Z[30]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[30]),
	.Y(PRDATA_1_23_1_0_Z[30])
);
defparam \PRDATA_1_23_1_0[30] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[30]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[30]),
	.D(PRDATA_1_7_1_wmux_0_Y[30]),
	.Y(PRDATA_1_23_1_1_Z[30])
);
defparam \PRDATA_1_23_1_1[30] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[30]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[30]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[30]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[30]),
	.Y(ShadowLoadReg_2_23_1_0_Z[30])
);
defparam \ShadowLoadReg_2_23_1_0[30] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[30]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[30]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[30]),
	.Y(ShadowLoadReg_2_23_1_1_Z[30])
);
defparam \ShadowLoadReg_2_23_1_1[30] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[28]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[28]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[28]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[28]),
	.Y(ShadowLoadReg_2_23_1_0_Z[28])
);
defparam \ShadowLoadReg_2_23_1_0[28] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[28]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[28]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[28]),
	.Y(ShadowLoadReg_2_23_1_1_Z[28])
);
defparam \ShadowLoadReg_2_23_1_1[28] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[27]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[27]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[27]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[27]),
	.Y(ShadowLoadReg_2_23_1_0_Z[27])
);
defparam \ShadowLoadReg_2_23_1_0[27] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[27]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[27]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[27]),
	.Y(ShadowLoadReg_2_23_1_1_Z[27])
);
defparam \ShadowLoadReg_2_23_1_1[27] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[26]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[26]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[26]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[26]),
	.Y(ShadowLoadReg_2_23_1_0_Z[26])
);
defparam \ShadowLoadReg_2_23_1_0[26] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[26]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[26]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[26]),
	.Y(ShadowLoadReg_2_23_1_1_Z[26])
);
defparam \ShadowLoadReg_2_23_1_1[26] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[21]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[21]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[21]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[21]),
	.Y(ShadowLoadReg_2_23_1_0_Z[21])
);
defparam \ShadowLoadReg_2_23_1_0[21] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[21]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[21]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[21]),
	.Y(ShadowLoadReg_2_23_1_1_Z[21])
);
defparam \ShadowLoadReg_2_23_1_1[21] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[31]  (
	.A(N_3531),
	.B(PRDATA_1_23_1_0_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[31])
);
defparam \PRDATA_1_23[31] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[31]  (
	.A(PRDATA_1_14_1_wmux_0_Y[31]),
	.B(PRDATA_1_23_1_1_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[31]),
	.Y(PRDATA_1_23_1_0_Z[31])
);
defparam \PRDATA_1_23_1_0[31] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[31]),
	.D(PRDATA_1_7_1_wmux_0_Y[31]),
	.Y(PRDATA_1_23_1_1_Z[31])
);
defparam \PRDATA_1_23_1_1[31] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[20]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[20]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[20]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[20]),
	.Y(ShadowLoadReg_2_23_1_0_Z[20])
);
defparam \ShadowLoadReg_2_23_1_0[20] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[20]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[20]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[20]),
	.Y(ShadowLoadReg_2_23_1_1_Z[20])
);
defparam \ShadowLoadReg_2_23_1_1[20] .INIT=16'h4567;
// @26:358
  CFG3 \PRDATA_1_23[24]  (
	.A(N_3524),
	.B(PRDATA_1_23_1_0_Z[24]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(PRDATA_1[24])
);
defparam \PRDATA_1_23[24] .INIT=8'hA3;
// @26:358
  CFG4 \PRDATA_1_23_1_0[24]  (
	.A(PRDATA_1_14_1_wmux_0_Y[24]),
	.B(PRDATA_1_23_1_1_Z[24]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(PRDATA_1_14_1_wmux_1_Y[24]),
	.Y(PRDATA_1_23_1_0_Z[24])
);
defparam \PRDATA_1_23_1_0[24] .INIT=16'h4C7C;
// @26:358
  CFG4 \PRDATA_1_23_1_1[24]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_1_7_1_wmux_1_Y[24]),
	.D(PRDATA_1_7_1_wmux_0_Y[24]),
	.Y(PRDATA_1_23_1_1_Z[24])
);
defparam \PRDATA_1_23_1_1[24] .INIT=16'h4657;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[29]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[29]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[29]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[29]),
	.Y(ShadowLoadReg_2_23_1_0_Z[29])
);
defparam \ShadowLoadReg_2_23_1_0[29] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[29]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[29]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[29]),
	.Y(ShadowLoadReg_2_23_1_1_Z[29])
);
defparam \ShadowLoadReg_2_23_1_1[29] .INIT=16'h4567;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_0[22]  (
	.A(ShadowLoadReg_2_14_1_wmux_1_Y[22]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_23_1_1_Z[22]),
	.D(ShadowLoadReg_2_14_1_wmux_0_Y[22]),
	.Y(ShadowLoadReg_2_23_1_0_Z[22])
);
defparam \ShadowLoadReg_2_23_1_0[22] .INIT=16'h34F4;
// @26:301
  CFG4 \ShadowLoadReg_2_23_1_1[22]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[0]),
	.C(ShadowLoadReg_2_7_1_wmux_0_Y[22]),
	.D(ShadowLoadReg_2_7_1_wmux_1_Y[22]),
	.Y(ShadowLoadReg_2_23_1_1_Z[22])
);
defparam \ShadowLoadReg_2_23_1_1[22] .INIT=16'h4567;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[0]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[0]),
	.Y(N_1852)
);
defparam \PRDATA_10_iv_0_0_0_RNO[0] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[0]  (
	.A(rxMemory_3_Z[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[0]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[0])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[0] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[0]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[0])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[0] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[1]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[1]),
	.Y(N_1853)
);
defparam \PRDATA_10_iv_0_RNO[1] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[1]  (
	.A(rxMemory_3_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[1]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[1])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[1] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[1])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[1] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[3]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[3]),
	.Y(N_1854)
);
defparam \PRDATA_10_iv_0_0_0_RNO[3] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[3]  (
	.A(rxMemory_3_Z[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[3]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[3])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[3] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[3]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[3])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[3] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[7]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[7]),
	.Y(N_1855)
);
defparam \PRDATA_10_iv_0_0_0_RNO[7] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[7]  (
	.A(rxMemory_3_Z[7]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[7]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[7])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[7] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[7]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[7])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[7] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[10]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[10]),
	.Y(N_1856)
);
defparam \PRDATA_10_iv_0_0_0_RNO[10] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[10]  (
	.A(rxMemory_3_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[10]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[10])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[10] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[10]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[10]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[10])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[10] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[11]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[11]),
	.Y(N_1857)
);
defparam \PRDATA_10_iv_0_0_0_RNO[11] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[11]  (
	.A(rxMemory_3_Z[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[11]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[11])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[11] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[11]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[11])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[11] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[14]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[14]),
	.Y(N_1858)
);
defparam \PRDATA_10_iv_0_0_0_RNO[14] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[14]  (
	.A(rxMemory_3_Z[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[14]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[14])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[14] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[14]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[14])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[14] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[15]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[15]),
	.Y(N_1859)
);
defparam \PRDATA_10_iv_0_0_0_RNO[15] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[15]  (
	.A(rxMemory_3_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[15]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[15])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[15] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[15]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[15]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[15])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[15] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[18]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[18]),
	.Y(N_1860)
);
defparam \PRDATA_10_iv_0_0_0_RNO[18] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[18]  (
	.A(rxMemory_3_Z[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[18]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[18])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[18] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[18]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[18]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[18])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[18] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_0_0_RNO[19]  (
	.A(PRDATA_2_5_i_m2_i_m2_2_0_Z[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_i_m2_1_wmux_0_Y[19]),
	.Y(N_1861)
);
defparam \PRDATA_10_iv_0_0_0_RNO[19] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_2_0[19]  (
	.A(rxMemory_3_Z[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_i_m2_1_0_Z[19]),
	.Y(PRDATA_2_5_i_m2_i_m2_2_0_Z[19])
);
defparam \PRDATA_2_5_i_m2_i_m2_2_0[19] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_i_m2_1_0[19]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[19]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_i_m2_1_0_Z[19])
);
defparam \PRDATA_2_5_i_m2_i_m2_1_0[19] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[31]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[31]),
	.Y(N_1862)
);
defparam \PRDATA_10_iv_0_RNO[31] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[31]  (
	.A(rxMemory_3_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[31]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[31])
);
defparam \PRDATA_2_5_i_m2_2_0[31] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[31]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[31])
);
defparam \PRDATA_2_5_i_m2_1_0[31] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[30]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[30]),
	.Y(N_1863)
);
defparam \PRDATA_10_iv_0_RNO[30] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[30]  (
	.A(rxMemory_3_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[30]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[30])
);
defparam \PRDATA_2_5_i_m2_2_0[30] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[30]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[30]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[30])
);
defparam \PRDATA_2_5_i_m2_1_0[30] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[29]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[29]),
	.Y(N_1864)
);
defparam \PRDATA_10_iv_0_RNO[29] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[29]  (
	.A(rxMemory_3_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[29]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[29])
);
defparam \PRDATA_2_5_i_m2_2_0[29] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[29]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[29]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[29])
);
defparam \PRDATA_2_5_i_m2_1_0[29] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[28]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[28]),
	.Y(N_1865)
);
defparam \PRDATA_10_iv_0_RNO[28] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[28]  (
	.A(rxMemory_3_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[28]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[28])
);
defparam \PRDATA_2_5_i_m2_2_0[28] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[28]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[28]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[28])
);
defparam \PRDATA_2_5_i_m2_1_0[28] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[27]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[27]),
	.Y(N_1866)
);
defparam \PRDATA_10_iv_0_RNO[27] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[27]  (
	.A(rxMemory_3_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[27]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[27])
);
defparam \PRDATA_2_5_i_m2_2_0[27] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[27]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[27]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[27])
);
defparam \PRDATA_2_5_i_m2_1_0[27] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[26]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[26]),
	.Y(N_1867)
);
defparam \PRDATA_10_iv_0_RNO[26] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[26]  (
	.A(rxMemory_3_Z[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[26]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[26])
);
defparam \PRDATA_2_5_i_m2_2_0[26] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[26]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[26]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[26])
);
defparam \PRDATA_2_5_i_m2_1_0[26] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[25]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[25]),
	.Y(N_1868)
);
defparam \PRDATA_10_iv_0_RNO[25] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[25]  (
	.A(rxMemory_3_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[25]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[25])
);
defparam \PRDATA_2_5_i_m2_2_0[25] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[25]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[25]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[25])
);
defparam \PRDATA_2_5_i_m2_1_0[25] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[23]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[23]),
	.Y(N_1870)
);
defparam \PRDATA_10_iv_0_RNO[23] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[23]  (
	.A(rxMemory_3_Z[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[23]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[23])
);
defparam \PRDATA_2_5_i_m2_2_0[23] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[23]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[23]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[23])
);
defparam \PRDATA_2_5_i_m2_1_0[23] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[22]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[22]),
	.Y(N_1871)
);
defparam \PRDATA_10_iv_0_RNO[22] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[22]  (
	.A(rxMemory_3_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[22]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[22])
);
defparam \PRDATA_2_5_i_m2_2_0[22] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[22]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[22]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[22])
);
defparam \PRDATA_2_5_i_m2_1_0[22] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[21]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[21]),
	.Y(N_1872)
);
defparam \PRDATA_10_iv_0_RNO[21] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[21]  (
	.A(rxMemory_3_Z[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[21]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[21])
);
defparam \PRDATA_2_5_i_m2_2_0[21] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[21]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[21]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[21])
);
defparam \PRDATA_2_5_i_m2_1_0[21] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[20]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[20]),
	.Y(N_1873)
);
defparam \PRDATA_10_iv_0_RNO[20] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[20]  (
	.A(rxMemory_3_Z[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[20]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[20])
);
defparam \PRDATA_2_5_i_m2_2_0[20] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[20]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[20]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[20])
);
defparam \PRDATA_2_5_i_m2_1_0[20] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[17]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[17]),
	.Y(N_1874)
);
defparam \PRDATA_10_iv_0_RNO[17] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[17]  (
	.A(rxMemory_3_Z[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[17]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[17])
);
defparam \PRDATA_2_5_i_m2_2_0[17] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[17]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[17]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[17])
);
defparam \PRDATA_2_5_i_m2_1_0[17] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[16]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[16]),
	.Y(N_1875)
);
defparam \PRDATA_10_iv_0_RNO[16] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[16]  (
	.A(rxMemory_3_Z[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[16]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[16])
);
defparam \PRDATA_2_5_i_m2_2_0[16] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[16]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[16]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[16])
);
defparam \PRDATA_2_5_i_m2_1_0[16] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[13]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[13]),
	.Y(N_1876)
);
defparam \PRDATA_10_iv_0_RNO[13] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[13]  (
	.A(rxMemory_3_Z[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[13]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[13])
);
defparam \PRDATA_2_5_i_m2_2_0[13] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[13]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[13])
);
defparam \PRDATA_2_5_i_m2_1_0[13] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[12]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[12]),
	.Y(N_1877)
);
defparam \PRDATA_10_iv_0_RNO[12] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[12]  (
	.A(rxMemory_3_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[12]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[12])
);
defparam \PRDATA_2_5_i_m2_2_0[12] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[12]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[12]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[12])
);
defparam \PRDATA_2_5_i_m2_1_0[12] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[9]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[9]),
	.Y(N_1878)
);
defparam \PRDATA_10_iv_0_RNO[9] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[9]  (
	.A(rxMemory_3_Z[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[9]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[9])
);
defparam \PRDATA_2_5_i_m2_2_0[9] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[9]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[9])
);
defparam \PRDATA_2_5_i_m2_1_0[9] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[8]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[8]),
	.Y(N_1879)
);
defparam \PRDATA_10_iv_0_RNO[8] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[8]  (
	.A(rxMemory_3_Z[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[8]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[8])
);
defparam \PRDATA_2_5_i_m2_2_0[8] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[8])
);
defparam \PRDATA_2_5_i_m2_1_0[8] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[6]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[6]),
	.Y(N_1880)
);
defparam \PRDATA_10_iv_0_RNO[6] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[6]  (
	.A(rxMemory_3_Z[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[6]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[6])
);
defparam \PRDATA_2_5_i_m2_2_0[6] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[6]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[6]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[6])
);
defparam \PRDATA_2_5_i_m2_1_0[6] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[5]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[5]),
	.Y(N_1881)
);
defparam \PRDATA_10_iv_0_RNO[5] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[5]  (
	.A(rxMemory_3_Z[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[5]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[5])
);
defparam \PRDATA_2_5_i_m2_2_0[5] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[5]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[5])
);
defparam \PRDATA_2_5_i_m2_1_0[5] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[4]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[4]),
	.Y(N_1882)
);
defparam \PRDATA_10_iv_0_RNO[4] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[4]  (
	.A(rxMemory_3_Z[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[4]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[4])
);
defparam \PRDATA_2_5_i_m2_2_0[4] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[4]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[4])
);
defparam \PRDATA_2_5_i_m2_1_0[4] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[2]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[2]),
	.Y(N_1883)
);
defparam \PRDATA_10_iv_0_RNO[2] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[2]  (
	.A(rxMemory_3_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[2]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[2])
);
defparam \PRDATA_2_5_i_m2_2_0[2] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[2])
);
defparam \PRDATA_2_5_i_m2_1_0[2] .INIT=8'hAC;
  CFG3 \PRDATA_10_iv_0_RNO[24]  (
	.A(PRDATA_2_5_i_m2_2_0_Z[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(PRDATA_2_5_i_m2_1_wmux_0_Y[24]),
	.Y(N_1869)
);
defparam \PRDATA_10_iv_0_RNO[24] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_2_0[24]  (
	.A(rxMemory_3_Z[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(PRDATA_2_5_i_m2_1_0_Z[24]),
	.Y(PRDATA_2_5_i_m2_2_0_Z[24])
);
defparam \PRDATA_2_5_i_m2_2_0[24] .INIT=8'hB8;
// @26:361
  CFG3 \PRDATA_2_5_i_m2_1_0[24]  (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(rxMemory_2_Z[24]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(PRDATA_2_5_i_m2_1_0_Z[24])
);
defparam \PRDATA_2_5_i_m2_1_0[24] .INIT=8'hAC;
// @26:237
  CFG3 \rxpos_5[0]  (
	.A(status_reg_0_sqmuxa_Z),
	.B(pos_1_1_Z[0]),
	.C(un1_UART_RX_State_1_Z),
	.Y(rxpos_5_Z[0])
);
defparam \rxpos_5[0] .INIT=8'h41;
// @26:346
  CFG2 \config_reg_12_0_a2_0_0[1]  (
	.A(N_157_i),
	.B(config_reg_Z[1]),
	.Y(config_reg_12_0_a2_0[1])
);
defparam \config_reg_12_0_a2_0_0[1] .INIT=4'h4;
// @26:375
  CFG2 prdata29_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.Y(g0_1_Z)
);
defparam prdata29_1.INIT=4'h2;
// @26:213
  CFG2 \pos_1[0]  (
	.A(config_reg_Z[31]),
	.B(pos_Z[0]),
	.Y(pos_1_Z[0])
);
defparam \pos_1[0] .INIT=4'h4;
// @26:213
  CFG2 \pos_1[1]  (
	.A(config_reg_Z[31]),
	.B(pos_Z[1]),
	.Y(pos_1_Z[1])
);
defparam \pos_1[1] .INIT=4'h4;
// @26:213
  CFG2 \row_2[0]  (
	.A(config_reg_Z[31]),
	.B(row_Z[0]),
	.Y(row_2_Z[0])
);
defparam \row_2[0] .INIT=4'h4;
// @26:213
  CFG2 \row_2[1]  (
	.A(config_reg_Z[31]),
	.B(row_Z[1]),
	.Y(row_2_Z[1])
);
defparam \row_2[1] .INIT=4'h4;
// @26:213
  CFG2 \row_2[2]  (
	.A(config_reg_Z[31]),
	.B(row_Z[2]),
	.Y(row_2_Z[2])
);
defparam \row_2[2] .INIT=4'h4;
// @26:213
  CFG2 \row_2[3]  (
	.A(config_reg_Z[31]),
	.B(row_Z[3]),
	.Y(row_2_Z[3])
);
defparam \row_2[3] .INIT=4'h4;
// @26:213
  CFG2 \row_2[4]  (
	.A(config_reg_Z[31]),
	.B(row_Z[4]),
	.Y(row_2_Z[4])
);
defparam \row_2[4] .INIT=4'h4;
// @26:221
  CFG2 \pos_1_1[1]  (
	.A(config_reg_Z[30]),
	.B(rxpos_Z[1]),
	.Y(pos_1_1_Z[1])
);
defparam \pos_1_1[1] .INIT=4'h4;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[31]  (
	.A(prdata29),
	.B(receive_reg_Z[31]),
	.Y(receive_reg_m[31])
);
defparam \PRDATA_10_iv_4_RNO[31] .INIT=4'h8;
// @26:384
  CFG2 config_gap_reg_1_sqmuxa (
	.A(prdata28),
	.B(APBState_Z[1]),
	.Y(config_gap_reg_1_sqmuxa_Z)
);
defparam config_gap_reg_1_sqmuxa.INIT=4'h8;
// @26:270
  CFG2 \status_reg_19_f1[31]  (
	.A(status_reg_0_sqmuxa_1),
	.B(status_reg_Z[31]),
	.Y(status_reg_19_f1_Z[31])
);
defparam \status_reg_19_f1[31] .INIT=4'hE;
// @26:221
  CFG2 \receive_reg_1[8]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[8]),
	.Y(receive_reg_1_Z[8])
);
defparam \receive_reg_1[8] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[9]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[9]),
	.Y(receive_reg_1_Z[9])
);
defparam \receive_reg_1[9] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[10]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[10]),
	.Y(receive_reg_1_Z[10])
);
defparam \receive_reg_1[10] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[12]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[12]),
	.Y(receive_reg_1_Z[12])
);
defparam \receive_reg_1[12] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[14]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[14]),
	.Y(receive_reg_1_Z[14])
);
defparam \receive_reg_1[14] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[15]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[15]),
	.Y(receive_reg_1_Z[15])
);
defparam \receive_reg_1[15] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[22]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[22]),
	.Y(receive_reg_1_Z[22])
);
defparam \receive_reg_1[22] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[26]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[26]),
	.Y(receive_reg_1_Z[26])
);
defparam \receive_reg_1[26] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[27]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[27]),
	.Y(receive_reg_1_Z[27])
);
defparam \receive_reg_1[27] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[28]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[28]),
	.Y(receive_reg_1_Z[28])
);
defparam \receive_reg_1[28] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[29]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[29]),
	.Y(receive_reg_1_Z[29])
);
defparam \receive_reg_1[29] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[30]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[30]),
	.Y(receive_reg_1_Z[30])
);
defparam \receive_reg_1[30] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[31]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[31]),
	.Y(receive_reg_1_Z[31])
);
defparam \receive_reg_1[31] .INIT=4'h4;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[21]  (
	.A(prdata29),
	.B(receive_reg_Z[21]),
	.Y(receive_reg_m[21])
);
defparam \PRDATA_10_iv_4_RNO[21] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[25]  (
	.A(prdata29),
	.B(receive_reg_Z[25]),
	.Y(receive_reg_m[25])
);
defparam \PRDATA_10_iv_4_RNO[25] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[8]  (
	.A(prdata29),
	.B(receive_reg_Z[8]),
	.Y(receive_reg_m[8])
);
defparam \PRDATA_10_iv_4_RNO[8] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[27]  (
	.A(prdata29),
	.B(receive_reg_Z[27]),
	.Y(receive_reg_m[27])
);
defparam \PRDATA_10_iv_4_RNO[27] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[28]  (
	.A(prdata29),
	.B(receive_reg_Z[28]),
	.Y(receive_reg_m[28])
);
defparam \PRDATA_10_iv_4_RNO[28] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[29]  (
	.A(prdata29),
	.B(receive_reg_Z[29]),
	.Y(receive_reg_m[29])
);
defparam \PRDATA_10_iv_4_RNO[29] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[30]  (
	.A(prdata29),
	.B(receive_reg_Z[30]),
	.Y(receive_reg_m[30])
);
defparam \PRDATA_10_iv_4_RNO[30] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[26]  (
	.A(prdata29),
	.B(receive_reg_Z[26]),
	.Y(receive_reg_m[26])
);
defparam \PRDATA_10_iv_4_RNO[26] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[23]  (
	.A(prdata29),
	.B(receive_reg_Z[23]),
	.Y(receive_reg_m[23])
);
defparam \PRDATA_10_iv_4_RNO[23] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[22]  (
	.A(prdata29),
	.B(receive_reg_Z[22]),
	.Y(receive_reg_m[22])
);
defparam \PRDATA_10_iv_4_RNO[22] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[20]  (
	.A(prdata29),
	.B(receive_reg_Z[20]),
	.Y(receive_reg_m[20])
);
defparam \PRDATA_10_iv_4_RNO[20] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[17]  (
	.A(prdata29),
	.B(receive_reg_Z[17]),
	.Y(receive_reg_m[17])
);
defparam \PRDATA_10_iv_4_RNO[17] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[16]  (
	.A(prdata29),
	.B(receive_reg_Z[16]),
	.Y(receive_reg_m[16])
);
defparam \PRDATA_10_iv_4_RNO[16] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[13]  (
	.A(prdata29),
	.B(receive_reg_Z[13]),
	.Y(receive_reg_m[13])
);
defparam \PRDATA_10_iv_4_RNO[13] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[12]  (
	.A(prdata29),
	.B(receive_reg_Z[12]),
	.Y(receive_reg_m[12])
);
defparam \PRDATA_10_iv_4_RNO[12] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[9]  (
	.A(prdata29),
	.B(receive_reg_Z[9]),
	.Y(receive_reg_m[9])
);
defparam \PRDATA_10_iv_4_RNO[9] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[6]  (
	.A(prdata29),
	.B(receive_reg_Z[6]),
	.Y(receive_reg_m[6])
);
defparam \PRDATA_10_iv_4_RNO[6] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[4]  (
	.A(prdata29),
	.B(receive_reg_Z[4]),
	.Y(receive_reg_m[4])
);
defparam \PRDATA_10_iv_4_RNO[4] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[2]  (
	.A(prdata29),
	.B(receive_reg_Z[2]),
	.Y(receive_reg_m[2])
);
defparam \PRDATA_10_iv_4_RNO[2] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[1]  (
	.A(prdata29),
	.B(receive_reg_Z[1]),
	.Y(receive_reg_m[1])
);
defparam \PRDATA_10_iv_4_RNO[1] .INIT=4'h8;
// @26:365
  CFG2 prdata24_2_1_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.Y(prdata24_i_2)
);
defparam prdata24_2_1_a2.INIT=4'h1;
// @26:318
  CFG2 \UART_TX_State_RNIU81B1[2]  (
	.A(N_82_i),
	.B(UART_TX_State_Z[2]),
	.Y(status_reg_0_sqmuxa_1)
);
defparam \UART_TX_State_RNIU81B1[2] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[7]  (
	.A(prdata29),
	.B(receive_reg_Z[7]),
	.Y(N_2051)
);
defparam \PRDATA_10_iv_0_0_a2_0[7] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[3]  (
	.A(prdata29),
	.B(receive_reg_Z[3]),
	.Y(N_2059)
);
defparam \PRDATA_10_iv_0_0_a2_0[3] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[0]  (
	.A(prdata29),
	.B(receive_reg_Z[0]),
	.Y(N_2067)
);
defparam \PRDATA_10_iv_0_0_a2_0[0] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[19]  (
	.A(prdata29),
	.B(receive_reg_Z[19]),
	.Y(N_2075)
);
defparam \PRDATA_10_iv_0_0_a2_0[19] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[18]  (
	.A(prdata29),
	.B(receive_reg_Z[18]),
	.Y(N_2083)
);
defparam \PRDATA_10_iv_0_0_a2_0[18] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[15]  (
	.A(prdata29),
	.B(receive_reg_Z[15]),
	.Y(N_2091)
);
defparam \PRDATA_10_iv_0_0_a2_0[15] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[14]  (
	.A(prdata29),
	.B(receive_reg_Z[14]),
	.Y(N_2099)
);
defparam \PRDATA_10_iv_0_0_a2_0[14] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[11]  (
	.A(prdata29),
	.B(receive_reg_Z[11]),
	.Y(N_2107)
);
defparam \PRDATA_10_iv_0_0_a2_0[11] .INIT=4'h8;
// @26:355
  CFG2 \PRDATA_10_iv_0_0_a2_0[10]  (
	.A(prdata29),
	.B(receive_reg_Z[10]),
	.Y(N_2115)
);
defparam \PRDATA_10_iv_0_0_a2_0[10] .INIT=4'h8;
// @26:355
  CFG2 un2_paddr_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un2_paddr)
);
defparam un2_paddr_0_a2.INIT=4'h4;
// @26:359
  CFG2 un8_paddr_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(un8_paddr)
);
defparam un8_paddr_0_a2.INIT=4'h2;
// @26:346
  CFG2 memory_14_1_sqmuxa_1_i_0_0_a2_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(N_2582)
);
defparam memory_14_1_sqmuxa_1_i_0_0_a2_1.INIT=4'h1;
// @26:384
  CFG2 rxMemory_2_1_sqmuxa_0_a2_0_a2_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.Y(N_2583)
);
defparam rxMemory_2_1_sqmuxa_0_a2_0_a2_0.INIT=4'h4;
// @26:384
  CFG2 memory_0_1_sqmuxa_2_1_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.Y(memory_0_1_sqmuxa_2)
);
defparam memory_0_1_sqmuxa_2_1_a2.INIT=4'h1;
// @26:346
  CFG2 memory_13_1_sqmuxa_1_i_0_0_a2_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(N_2589)
);
defparam memory_13_1_sqmuxa_1_i_0_0_a2_1.INIT=4'h4;
// @26:346
  CFG2 memory_22_1_sqmuxa_1_i_0_0_a2_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.Y(N_2592)
);
defparam memory_22_1_sqmuxa_1_i_0_0_a2_0.INIT=4'h8;
// @26:347
  CFG2 PREADY_1_i_a2_0_a2_0_a2_0_a2 (
	.A(APBState_Z[0]),
	.B(APBState_Z[1]),
	.Y(N_152_i)
);
defparam PREADY_1_i_a2_0_a2_0_a2_0_a2.INIT=4'hE;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[5]  (
	.A(prdata29),
	.B(receive_reg_Z[5]),
	.Y(N_1490)
);
defparam \PRDATA_10_iv_4_RNO[5] .INIT=4'h7;
// @26:384
  CFG2 status_reg_1_sqmuxa_i_0_o2 (
	.A(prdata26),
	.B(APBState_Z[1]),
	.Y(N_1815)
);
defparam status_reg_1_sqmuxa_i_0_o2.INIT=4'h7;
// @26:312
  CFG2 un3_poslto1_i_o2 (
	.A(pos_1_Z[1]),
	.B(pos_1_Z[0]),
	.Y(N_1824)
);
defparam un3_poslto1_i_o2.INIT=4'h7;
// @26:346
  CFG2 un1_UART_TX_State_5_0_a2_0_a2 (
	.A(N_157_i),
	.B(UART_TX_State_Z[3]),
	.Y(un1_UART_TX_State_5_0_a2_0_a2_Z)
);
defparam un1_UART_TX_State_5_0_a2_0_a2.INIT=4'h1;
// @26:259
  CFG2 \status_reg_19_f1[30]  (
	.A(status_reg_0_sqmuxa_Z),
	.B(status_reg_Z[30]),
	.Y(status_reg_19_f1_Z[30])
);
defparam \status_reg_19_f1[30] .INIT=4'hE;
// @26:221
  CFG2 \receive_reg_1[16]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[16]),
	.Y(receive_reg_1_Z[16])
);
defparam \receive_reg_1[16] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[13]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[13]),
	.Y(receive_reg_1_Z[13])
);
defparam \receive_reg_1[13] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[11]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[11]),
	.Y(receive_reg_1_Z[11])
);
defparam \receive_reg_1[11] .INIT=4'h4;
// @26:346
  CFG2 receive_reg_7_sn_m8_e (
	.A(pos_1_1_Z[0]),
	.B(pos_1_1_Z[1]),
	.Y(receive_reg_7_sn_N_11)
);
defparam receive_reg_7_sn_m8_e.INIT=4'h1;
// @26:221
  CFG2 \rxrow_2[2]  (
	.A(config_reg_Z[30]),
	.B(rxrow_Z[2]),
	.Y(rxrow_2_Z[2])
);
defparam \rxrow_2[2] .INIT=4'h4;
// @26:221
  CFG2 \rxrow_2[1]  (
	.A(config_reg_Z[30]),
	.B(rxrow_Z[1]),
	.Y(rxrow_2_Z[1])
);
defparam \rxrow_2[1] .INIT=4'h4;
// @26:221
  CFG2 \rxrow_2[0]  (
	.A(config_reg_Z[30]),
	.B(rxrow_Z[0]),
	.Y(rxrow_2_Z[0])
);
defparam \rxrow_2[0] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[25]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[25]),
	.Y(receive_reg_1_Z[25])
);
defparam \receive_reg_1[25] .INIT=4'h4;
// @26:172
  CFG2 \UART_RX_State_ns_0_x3_0_x2[1]  (
	.A(UART_RX_State_Z[0]),
	.B(UART_RX_State_Z[1]),
	.Y(N_831_i)
);
defparam \UART_RX_State_ns_0_x3_0_x2[1] .INIT=4'h6;
// @26:172
  CFG2 UART_RX_State_s1_0_a2_0_a2 (
	.A(UART_RX_State_Z[0]),
	.B(UART_RX_State_Z[1]),
	.Y(UART_RX_State_d[2])
);
defparam UART_RX_State_s1_0_a2_0_a2.INIT=4'h2;
// @26:221
  CFG2 \pos_1_1[0]  (
	.A(config_reg_Z[30]),
	.B(rxpos_Z[0]),
	.Y(pos_1_1_Z[0])
);
defparam \pos_1_1[0] .INIT=4'h4;
// @26:346
  CFG2 receive_reg_7_sn_m5 (
	.A(receive_reg_1_sqmuxa_1_Z),
	.B(UART_RX_State_d[2]),
	.Y(receive_reg_7_sn_N_6)
);
defparam receive_reg_7_sn_m5.INIT=4'h2;
// @26:355
  CFG2 \PRDATA_10_iv_4_RNO[24]  (
	.A(prdata29),
	.B(receive_reg_Z[24]),
	.Y(receive_reg_m[24])
);
defparam \PRDATA_10_iv_4_RNO[24] .INIT=4'h8;
// @26:221
  CFG2 \receive_reg_1[23]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[23]),
	.Y(receive_reg_1_Z[23])
);
defparam \receive_reg_1[23] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[20]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[20]),
	.Y(receive_reg_1_Z[20])
);
defparam \receive_reg_1[20] .INIT=4'h4;
// @26:221
  CFG2 \receive_reg_1[18]  (
	.A(config_reg_Z[30]),
	.B(receive_reg_Z[18]),
	.Y(receive_reg_1_Z[18])
);
defparam \receive_reg_1[18] .INIT=4'h4;
// @26:355
  CFG4 \PRDATA_10_iv_2[2]  (
	.A(un5_tx_busy_2),
	.B(status_reg_Z[2]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[2])
);
defparam \PRDATA_10_iv_2[2] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[4]  (
	.A(un5_tx_busy_4),
	.B(status_reg_Z[4]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[4])
);
defparam \PRDATA_10_iv_2[4] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[20]  (
	.A(un5_tx_busy_20),
	.B(status_reg_Z[20]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[20])
);
defparam \PRDATA_10_iv_2[20] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[17]  (
	.A(un5_tx_busy_17),
	.B(status_reg_Z[17]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[17])
);
defparam \PRDATA_10_iv_2[17] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[6]  (
	.A(un5_tx_busy_6),
	.B(status_reg_Z[6]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[6])
);
defparam \PRDATA_10_iv_2[6] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[12]  (
	.A(un5_tx_busy_12),
	.B(status_reg_Z[12]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[12])
);
defparam \PRDATA_10_iv_2[12] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[13]  (
	.A(un5_tx_busy_13),
	.B(status_reg_Z[13]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[13])
);
defparam \PRDATA_10_iv_2[13] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[26]  (
	.A(un5_tx_busy_26),
	.B(status_reg_Z[26]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[26])
);
defparam \PRDATA_10_iv_2[26] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[16]  (
	.A(un5_tx_busy_16),
	.B(status_reg_Z[16]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[16])
);
defparam \PRDATA_10_iv_2[16] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[28]  (
	.A(un5_tx_busy_28),
	.B(transmit_counter_Z[28]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[28])
);
defparam \PRDATA_10_iv_2[28] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[27]  (
	.A(un5_tx_busy_27),
	.B(transmit_counter_Z[27]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[27])
);
defparam \PRDATA_10_iv_2[27] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[29]  (
	.A(un5_tx_busy_29),
	.B(transmit_counter_Z[29]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[29])
);
defparam \PRDATA_10_iv_2[29] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[1]  (
	.A(un5_tx_busy_1),
	.B(status_reg_Z[1]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[1])
);
defparam \PRDATA_10_iv_2[1] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[22]  (
	.A(un5_tx_busy_22),
	.B(status_reg_Z[22]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[22])
);
defparam \PRDATA_10_iv_2[22] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[23]  (
	.A(un5_tx_busy_23),
	.B(status_reg_Z[23]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[23])
);
defparam \PRDATA_10_iv_2[23] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[21]  (
	.A(un5_tx_busy_21),
	.B(transmit_counter_Z[21]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[21])
);
defparam \PRDATA_10_iv_2[21] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[5]  (
	.A(un5_tx_busy_5),
	.B(transmit_counter_Z[5]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[5])
);
defparam \PRDATA_10_iv_2[5] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[11]  (
	.A(un5_tx_busy_11),
	.B(transmit_counter_Z[11]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[11])
);
defparam \PRDATA_10_iv_0_0_2[11] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[10]  (
	.A(un5_tx_busy_10),
	.B(transmit_counter_Z[10]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[10])
);
defparam \PRDATA_10_iv_0_0_2[10] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[7]  (
	.A(un5_tx_busy_7),
	.B(transmit_counter_Z[7]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[7])
);
defparam \PRDATA_10_iv_0_0_2[7] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[3]  (
	.A(un5_tx_busy_3),
	.B(transmit_counter_Z[3]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[3])
);
defparam \PRDATA_10_iv_0_0_2[3] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[24]  (
	.A(un5_tx_busy_24),
	.B(status_reg_Z[24]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[24])
);
defparam \PRDATA_10_iv_2[24] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[31]  (
	.A(prdata28),
	.B(prdata26),
	.C(config_gap_reg_Z[31]),
	.D(status_reg_Z[31]),
	.Y(PRDATA_10_iv_2_Z[31])
);
defparam \PRDATA_10_iv_2[31] .INIT=16'hECA0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[18]  (
	.A(un5_tx_busy_18),
	.B(transmit_counter_Z[18]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[18])
);
defparam \PRDATA_10_iv_0_0_2[18] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[15]  (
	.A(un5_tx_busy_15),
	.B(transmit_counter_Z[15]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[15])
);
defparam \PRDATA_10_iv_0_0_2[15] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[0]  (
	.A(un5_tx_busy_0),
	.B(transmit_counter_Z[0]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[0])
);
defparam \PRDATA_10_iv_0_0_2[0] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[19]  (
	.A(un5_tx_busy_19),
	.B(transmit_counter_Z[19]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[19])
);
defparam \PRDATA_10_iv_0_0_2[19] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[9]  (
	.A(un5_tx_busy_9),
	.B(status_reg_Z[9]),
	.C(prdata26),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[9])
);
defparam \PRDATA_10_iv_2[9] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_2[14]  (
	.A(un5_tx_busy_14),
	.B(transmit_counter_Z[14]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_0_0_2_Z[14])
);
defparam \PRDATA_10_iv_0_0_2[14] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[25]  (
	.A(un5_tx_busy_25),
	.B(transmit_counter_Z[25]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[25])
);
defparam \PRDATA_10_iv_2[25] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[30]  (
	.A(un5_tx_busy_30),
	.B(transmit_counter_Z[30]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[30])
);
defparam \PRDATA_10_iv_2[30] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_2[8]  (
	.A(un5_tx_busy_8),
	.B(transmit_counter_Z[8]),
	.C(prdata24),
	.D(prdata28),
	.Y(PRDATA_10_iv_2_Z[8])
);
defparam \PRDATA_10_iv_2[8] .INIT=16'hEAC0;
// @26:172
  CFG3 \UART_TX_State_ns_i_0_0[4]  (
	.A(TX_finish),
	.B(UART_TX_State_Z[1]),
	.C(UART_TX_State_Z[2]),
	.Y(UART_TX_State_ns_i_0_0_Z[4])
);
defparam \UART_TX_State_ns_i_0_0[4] .INIT=8'h0B;
// @26:172
  CFG4 \UART_TX_State_ns_0_o2_i_a2_0_a2_6[0]  (
	.A(row_2_Z[1]),
	.B(row_2_Z[2]),
	.C(row_2_Z[0]),
	.D(row_2_Z[4]),
	.Y(UART_TX_State_ns_0_o2_i_a2_0_a2_6_Z[0])
);
defparam \UART_TX_State_ns_0_o2_i_a2_0_a2_6[0] .INIT=16'h0001;
// @26:172
  CFG3 \UART_TX_State_ns_0_o2_i_a2_0_a2_1[0]  (
	.A(config_reg_Z[1]),
	.B(pos_1_Z[1]),
	.C(config_reg_Z[2]),
	.Y(UART_TX_State_ns_0_o2_i_a2_0_a2_1_Z[0])
);
defparam \UART_TX_State_ns_0_o2_i_a2_0_a2_1[0] .INIT=8'h20;
// @26:172
  CFG3 \UART_TX_State_ns_0_a2_1_0_0[1]  (
	.A(TX_finish),
	.B(UART_TX_State_Z[1]),
	.C(UART_TX_State_Z[2]),
	.Y(UART_TX_State_ns_0_a2_1_0_0_Z[1])
);
defparam \UART_TX_State_ns_0_a2_1_0_0[1] .INIT=8'h08;
// @26:384
  CFG4 memory_0_1_sqmuxa_1_1 (
	.A(APBState_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(memory_0_1_sqmuxa_1_1_Z)
);
defparam memory_0_1_sqmuxa_1_1.INIT=16'h0002;
// @26:172
  CFG3 \UART_TX_State_ns_i_0_o2[4]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(prdata25_Z),
	.C(APBState_Z[1]),
	.Y(N_6162)
);
defparam \UART_TX_State_ns_i_0_o2[4] .INIT=8'hBF;
// @26:384
  CFG4 memory_7_1_sqmuxa_1_0_a2 (
	.A(APBState_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[4]),
	.Y(memory_7_1_sqmuxa_1_1)
);
defparam memory_7_1_sqmuxa_1_0_a2.INIT=16'h8000;
// @26:384
  CFG4 memory_0_1_sqmuxa_2_2_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(memory_0_1_sqmuxa_2_0)
);
defparam memory_0_1_sqmuxa_2_2_a2.INIT=16'h0010;
// @26:346
  CFG4 memory_6_1_sqmuxa_1_i_0_0_a2_1 (
	.A(APBState_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_2580)
);
defparam memory_6_1_sqmuxa_1_i_0_0_a2_1.INIT=16'h0020;
// @26:346
  CFG4 memory_14_1_sqmuxa_1_i_0_0_a2_2 (
	.A(APBState_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_2588)
);
defparam memory_14_1_sqmuxa_1_i_0_0_a2_2.INIT=16'h0080;
// @26:384
  CFG3 rxMemory_2_1_sqmuxa_0_a2_0_a2_1 (
	.A(APBState_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.Y(N_2590)
);
defparam rxMemory_2_1_sqmuxa_0_a2_0_a2_1.INIT=8'h20;
// @26:365
  CFG3 prdata24_2_0_0_a2_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[1]),
	.Y(N_2594)
);
defparam prdata24_2_0_0_a2_0.INIT=8'h01;
// @26:303
  CFG3 \pos_6[0]  (
	.A(pos_1_Z[0]),
	.B(pos_0_sqmuxa_1_Z),
	.C(UART_TX_State_Z[2]),
	.Y(pos_6_Z[0])
);
defparam \pos_6[0] .INIT=8'h12;
// @26:346
  CFG3 \config_reg_12[30]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.B(prdata25_Z),
	.C(APBState_Z[1]),
	.Y(config_reg_12_Z[30])
);
defparam \config_reg_12[30] .INIT=8'h80;
// @26:346
  CFG2 \APBState_RNIGS8S[1]  (
	.A(prdata25_Z),
	.B(APBState_Z[1]),
	.Y(N_1838_i)
);
defparam \APBState_RNIGS8S[1] .INIT=4'h8;
// @26:346
  CFG2 \APBState_RNIJ7MI[1]  (
	.A(prdata26),
	.B(APBState_Z[1]),
	.Y(N_1815_i)
);
defparam \APBState_RNIJ7MI[1] .INIT=4'h8;
// @26:303
  CFG3 \row_6_i_o2_0_i_o2[1]  (
	.A(pos_1_Z[0]),
	.B(pos_1_Z[1]),
	.C(row_2_Z[0]),
	.Y(N_1828)
);
defparam \row_6_i_o2_0_i_o2[1] .INIT=8'h7F;
// @26:273
  CFG3 un1_tx_busy_i_a2_0_a2 (
	.A(TX_busy),
	.B(UART_TX_State_Z[0]),
	.C(un5_tx_busy_cry_31_Z),
	.Y(gap_counter_lcry)
);
defparam un1_tx_busy_i_a2_0_a2.INIT=8'hFB;
// @26:270
  CFG4 GAPState_1_sqmuxa_i_a2 (
	.A(byte_counter_Z[3]),
	.B(UART_TX_State_Z[1]),
	.C(byte_counter_Z[4]),
	.D(TX_finish),
	.Y(N_143)
);
defparam GAPState_1_sqmuxa_i_a2.INIT=16'h8000;
// @26:172
  CFG3 byte_counter_c2 (
	.A(byte_counter_Z[2]),
	.B(byte_counter_Z[1]),
	.C(byte_counter_Z[0]),
	.Y(byte_counter_c2_Z)
);
defparam byte_counter_c2.INIT=8'h80;
// @26:172
  CFG3 \UART_RX_State_ns_0_a2_0_a2[0]  (
	.A(UART_RX_State_Z[0]),
	.B(RX_finish),
	.C(UART_RX_State_Z[1]),
	.Y(UART_RX_State_ns[0])
);
defparam \UART_RX_State_ns_0_a2_0_a2[0] .INIT=8'h54;
// @26:346
  CFG3 \config_reg_12[31]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.B(prdata25_Z),
	.C(APBState_Z[1]),
	.Y(config_reg_12_Z[31])
);
defparam \config_reg_12[31] .INIT=8'h80;
// @26:346
  CFG3 \receive_reg_7_1_0_o2_0[21]  (
	.A(UART_RX_State_d[2]),
	.B(pos_1_1_Z[0]),
	.C(receive_reg_1_sqmuxa_1_Z),
	.Y(N_1816)
);
defparam \receive_reg_7_1_0_o2_0[21] .INIT=8'h8D;
// @27:805
  CFG3 \pos_1_1_RNI7L191[1]  (
	.A(pos_1_1_Z[0]),
	.B(UART_RX_State_d[2]),
	.C(pos_1_1_Z[1]),
	.Y(N_6936)
);
defparam \pos_1_1_RNI7L191[1] .INIT=8'h08;
// @26:346
  CFG3 \receive_reg_7_0_0_o2[24]  (
	.A(pos_1_1_Z[0]),
	.B(UART_RX_State_d[2]),
	.C(pos_1_1_Z[1]),
	.Y(N_1840)
);
defparam \receive_reg_7_0_0_o2[24] .INIT=8'h7F;
// @26:172
  CFG2 \APBState_RNIIMUG[1]  (
	.A(prdata24),
	.B(APBState_Z[1]),
	.Y(N_6404_i)
);
defparam \APBState_RNIIMUG[1] .INIT=4'h8;
// @26:172
  CFG2 \APBState_RNIIS8S[1]  (
	.A(prdata27_Z),
	.B(APBState_Z[1]),
	.Y(N_6403_i)
);
defparam \APBState_RNIIS8S[1] .INIT=4'h8;
// @26:172
  CFG2 ShadowLoadReg_1_sqmuxa_i (
	.A(N_157_i),
	.B(config_reg_Z[31]),
	.Y(ShadowLoadReg_1_sqmuxa_i_Z)
);
defparam ShadowLoadReg_1_sqmuxa_i.INIT=4'hE;
// @26:346
  CFG2 \APBState_RNIPBB04[1]  (
	.A(prdata29),
	.B(APBState_Z[1]),
	.Y(N_1484_i)
);
defparam \APBState_RNIPBB04[1] .INIT=4'h8;
// @26:346
  CFG4 \rxMemory_0_7[31]  (
	.A(receive_reg_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[31])
);
defparam \rxMemory_0_7[31] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[31]  (
	.A(receive_reg_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[31])
);
defparam \rxMemory_5_7[31] .INIT=16'hCCA0;
// @26:346
  CFG4 \status_reg_22[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.B(prdata26),
	.C(APBState_Z[1]),
	.D(pos_1_Z[1]),
	.Y(status_reg_22_Z[2])
);
defparam \status_reg_22[2] .INIT=16'hBF80;
// @26:346
  CFG4 \status_reg_22[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(prdata26),
	.C(APBState_Z[1]),
	.D(pos_1_Z[0]),
	.Y(status_reg_22_Z[1])
);
defparam \status_reg_22[1] .INIT=16'hBF80;
// @26:346
  CFG4 \rxMemory_2_7[23]  (
	.A(receive_reg_Z[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[23])
);
defparam \rxMemory_2_7[23] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[20]  (
	.A(receive_reg_Z[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[20])
);
defparam \rxMemory_2_7[20] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[23]  (
	.A(receive_reg_Z[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[23])
);
defparam \rxMemory_1_7[23] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[20]  (
	.A(receive_reg_Z[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[20])
);
defparam \rxMemory_1_7[20] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[23]  (
	.A(receive_reg_Z[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[23])
);
defparam \rxMemory_0_7[23] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[20]  (
	.A(receive_reg_Z[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[20])
);
defparam \rxMemory_0_7[20] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[23]  (
	.A(receive_reg_Z[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[23])
);
defparam \rxMemory_4_7[23] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[20]  (
	.A(receive_reg_Z[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[20])
);
defparam \rxMemory_4_7[20] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[17]  (
	.A(receive_reg_Z[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[17])
);
defparam \rxMemory_4_7[17] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[4]  (
	.A(receive_reg_Z[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[4])
);
defparam \rxMemory_4_7[4] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[23]  (
	.A(receive_reg_Z[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[23])
);
defparam \rxMemory_3_7[23] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[20]  (
	.A(receive_reg_Z[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[20])
);
defparam \rxMemory_3_7[20] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[17]  (
	.A(receive_reg_Z[17]),
	.B(rxMemory_3_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[17])
);
defparam \rxMemory_3_7[17] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_3_7[4]  (
	.A(receive_reg_Z[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[4])
);
defparam \rxMemory_3_7[4] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[1]  (
	.A(receive_reg_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[1])
);
defparam \rxMemory_3_7[1] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[2]  (
	.A(receive_reg_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[2])
);
defparam \rxMemory_3_7[2] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[6]  (
	.A(receive_reg_Z[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[6])
);
defparam \rxMemory_3_7[6] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[7]  (
	.A(receive_reg_Z[7]),
	.B(rxMemory_3_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[7])
);
defparam \rxMemory_3_7[7] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_3_7[9]  (
	.A(receive_reg_Z[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[9])
);
defparam \rxMemory_3_7[9] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[11]  (
	.A(receive_reg_Z[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[11])
);
defparam \rxMemory_3_7[11] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[13]  (
	.A(receive_reg_Z[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[13])
);
defparam \rxMemory_3_7[13] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[14]  (
	.A(receive_reg_Z[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[14])
);
defparam \rxMemory_3_7[14] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[18]  (
	.A(receive_reg_Z[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[18])
);
defparam \rxMemory_3_7[18] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[25]  (
	.A(receive_reg_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[25])
);
defparam \rxMemory_3_7[25] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[26]  (
	.A(receive_reg_Z[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[26])
);
defparam \rxMemory_3_7[26] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[28]  (
	.A(receive_reg_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[28])
);
defparam \rxMemory_3_7[28] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[31]  (
	.A(receive_reg_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[31])
);
defparam \rxMemory_3_7[31] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[1]  (
	.A(receive_reg_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[1])
);
defparam \rxMemory_4_7[1] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[2]  (
	.A(receive_reg_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[2])
);
defparam \rxMemory_4_7[2] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[6]  (
	.A(receive_reg_Z[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[6])
);
defparam \rxMemory_4_7[6] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[7]  (
	.A(receive_reg_Z[7]),
	.B(rxMemory_4_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[7])
);
defparam \rxMemory_4_7[7] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_4_7[9]  (
	.A(receive_reg_Z[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[9])
);
defparam \rxMemory_4_7[9] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[11]  (
	.A(receive_reg_Z[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[11])
);
defparam \rxMemory_4_7[11] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[13]  (
	.A(receive_reg_Z[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[13])
);
defparam \rxMemory_4_7[13] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[14]  (
	.A(receive_reg_Z[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[14])
);
defparam \rxMemory_4_7[14] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[18]  (
	.A(receive_reg_Z[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[18])
);
defparam \rxMemory_4_7[18] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[25]  (
	.A(receive_reg_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[25])
);
defparam \rxMemory_4_7[25] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[26]  (
	.A(receive_reg_Z[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[26])
);
defparam \rxMemory_4_7[26] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[28]  (
	.A(receive_reg_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[28])
);
defparam \rxMemory_4_7[28] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[31]  (
	.A(receive_reg_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[31])
);
defparam \rxMemory_4_7[31] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[1]  (
	.A(receive_reg_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[1])
);
defparam \rxMemory_5_7[1] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[2]  (
	.A(receive_reg_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[2])
);
defparam \rxMemory_5_7[2] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[6]  (
	.A(receive_reg_Z[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[6])
);
defparam \rxMemory_5_7[6] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[7]  (
	.A(receive_reg_Z[7]),
	.B(rxMemory_5_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[7])
);
defparam \rxMemory_5_7[7] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_5_7[9]  (
	.A(receive_reg_Z[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[9])
);
defparam \rxMemory_5_7[9] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[11]  (
	.A(receive_reg_Z[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[11])
);
defparam \rxMemory_5_7[11] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[13]  (
	.A(receive_reg_Z[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[13])
);
defparam \rxMemory_5_7[13] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[14]  (
	.A(receive_reg_Z[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[14])
);
defparam \rxMemory_5_7[14] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[18]  (
	.A(receive_reg_Z[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[18])
);
defparam \rxMemory_5_7[18] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[20]  (
	.A(receive_reg_Z[20]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[20])
);
defparam \rxMemory_5_7[20] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[23]  (
	.A(receive_reg_Z[23]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[23])
);
defparam \rxMemory_5_7[23] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[25]  (
	.A(receive_reg_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[25])
);
defparam \rxMemory_5_7[25] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[26]  (
	.A(receive_reg_Z[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[26])
);
defparam \rxMemory_5_7[26] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[28]  (
	.A(receive_reg_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[28])
);
defparam \rxMemory_5_7[28] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[1]  (
	.A(receive_reg_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[1])
);
defparam \rxMemory_0_7[1] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[2]  (
	.A(receive_reg_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[2])
);
defparam \rxMemory_0_7[2] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[6]  (
	.A(receive_reg_Z[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[6])
);
defparam \rxMemory_0_7[6] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[7]  (
	.A(receive_reg_Z[7]),
	.B(rxMemory_0_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[7])
);
defparam \rxMemory_0_7[7] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_0_7[9]  (
	.A(receive_reg_Z[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[9])
);
defparam \rxMemory_0_7[9] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[11]  (
	.A(receive_reg_Z[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[11])
);
defparam \rxMemory_0_7[11] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[13]  (
	.A(receive_reg_Z[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[13])
);
defparam \rxMemory_0_7[13] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[14]  (
	.A(receive_reg_Z[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[14])
);
defparam \rxMemory_0_7[14] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[18]  (
	.A(receive_reg_Z[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[18])
);
defparam \rxMemory_0_7[18] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[25]  (
	.A(receive_reg_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[25])
);
defparam \rxMemory_0_7[25] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[26]  (
	.A(receive_reg_Z[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[26])
);
defparam \rxMemory_0_7[26] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[1]  (
	.A(receive_reg_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[1])
);
defparam \rxMemory_1_7[1] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[2]  (
	.A(receive_reg_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[2])
);
defparam \rxMemory_1_7[2] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[6]  (
	.A(receive_reg_Z[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[6])
);
defparam \rxMemory_1_7[6] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[7]  (
	.A(receive_reg_Z[7]),
	.B(rxMemory_1_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[7])
);
defparam \rxMemory_1_7[7] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_1_7[9]  (
	.A(receive_reg_Z[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[9])
);
defparam \rxMemory_1_7[9] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[11]  (
	.A(receive_reg_Z[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[11])
);
defparam \rxMemory_1_7[11] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[13]  (
	.A(receive_reg_Z[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[13])
);
defparam \rxMemory_1_7[13] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[14]  (
	.A(receive_reg_Z[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[14])
);
defparam \rxMemory_1_7[14] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[18]  (
	.A(receive_reg_Z[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[18])
);
defparam \rxMemory_1_7[18] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[25]  (
	.A(receive_reg_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[25])
);
defparam \rxMemory_1_7[25] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[26]  (
	.A(receive_reg_Z[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[26])
);
defparam \rxMemory_1_7[26] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[28]  (
	.A(receive_reg_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[28])
);
defparam \rxMemory_1_7[28] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[31]  (
	.A(receive_reg_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[31])
);
defparam \rxMemory_1_7[31] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[1]  (
	.A(receive_reg_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[1])
);
defparam \rxMemory_2_7[1] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[2]  (
	.A(receive_reg_Z[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[2]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[2])
);
defparam \rxMemory_2_7[2] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[6]  (
	.A(receive_reg_Z[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[6])
);
defparam \rxMemory_2_7[6] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[7]  (
	.A(receive_reg_Z[7]),
	.B(rxMemory_2_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[7])
);
defparam \rxMemory_2_7[7] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_2_7[9]  (
	.A(receive_reg_Z[9]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[9])
);
defparam \rxMemory_2_7[9] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[11]  (
	.A(receive_reg_Z[11]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[11])
);
defparam \rxMemory_2_7[11] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[13]  (
	.A(receive_reg_Z[13]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[13])
);
defparam \rxMemory_2_7[13] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[14]  (
	.A(receive_reg_Z[14]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[14])
);
defparam \rxMemory_2_7[14] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[18]  (
	.A(receive_reg_Z[18]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[18])
);
defparam \rxMemory_2_7[18] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[25]  (
	.A(receive_reg_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[25])
);
defparam \rxMemory_2_7[25] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[26]  (
	.A(receive_reg_Z[26]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[26])
);
defparam \rxMemory_2_7[26] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[28]  (
	.A(receive_reg_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[28])
);
defparam \rxMemory_2_7[28] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[31]  (
	.A(receive_reg_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[31])
);
defparam \rxMemory_2_7[31] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[16]  (
	.A(receive_reg_Z[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[16])
);
defparam \rxMemory_3_7[16] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7[30]  (
	.A(receive_reg_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(rxMemory_3_7_Z[30])
);
defparam \rxMemory_3_7[30] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[5]  (
	.A(receive_reg_Z[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[5])
);
defparam \rxMemory_4_7[5] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[16]  (
	.A(receive_reg_Z[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[16])
);
defparam \rxMemory_4_7[16] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7[30]  (
	.A(receive_reg_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(rxMemory_4_7_Z[30])
);
defparam \rxMemory_4_7[30] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[4]  (
	.A(receive_reg_Z[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[4])
);
defparam \rxMemory_5_7[4] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[16]  (
	.A(receive_reg_Z[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[16])
);
defparam \rxMemory_5_7[16] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7[30]  (
	.A(receive_reg_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(rxMemory_5_7_Z[30])
);
defparam \rxMemory_5_7[30] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[4]  (
	.A(receive_reg_Z[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[4])
);
defparam \rxMemory_0_7[4] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[16]  (
	.A(receive_reg_Z[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[16])
);
defparam \rxMemory_0_7[16] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7[30]  (
	.A(receive_reg_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(rxMemory_0_7_Z[30])
);
defparam \rxMemory_0_7[30] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[4]  (
	.A(receive_reg_Z[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[4])
);
defparam \rxMemory_1_7[4] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[16]  (
	.A(receive_reg_Z[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[16])
);
defparam \rxMemory_1_7[16] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7[30]  (
	.A(receive_reg_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(rxMemory_1_7_Z[30])
);
defparam \rxMemory_1_7[30] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[4]  (
	.A(receive_reg_Z[4]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[4])
);
defparam \rxMemory_2_7[4] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[16]  (
	.A(receive_reg_Z[16]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[16])
);
defparam \rxMemory_2_7[16] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7[30]  (
	.A(receive_reg_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(rxMemory_2_7_Z[30])
);
defparam \rxMemory_2_7[30] .INIT=16'hCCA0;
// @26:346
  CFG4 \status_reg_22_i_m2_i_m2[4]  (
	.A(APBState_Z[1]),
	.B(row_2_Z[0]),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.D(prdata26),
	.Y(N_2010)
);
defparam \status_reg_22_i_m2_i_m2[4] .INIT=16'hE4CC;
// @26:346
  CFG4 \status_reg_22_i_m2_i_m2[5]  (
	.A(APBState_Z[1]),
	.B(row_2_Z[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.D(prdata26),
	.Y(N_2011)
);
defparam \status_reg_22_i_m2_i_m2[5] .INIT=16'hE4CC;
// @26:346
  CFG4 \status_reg_22_i_m2_i_m2[7]  (
	.A(APBState_Z[1]),
	.B(row_2_Z[3]),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[7]),
	.D(prdata26),
	.Y(N_2013)
);
defparam \status_reg_22_i_m2_i_m2[7] .INIT=16'hE4CC;
// @26:346
  CFG4 \status_reg_22_i_m2_i_m2[8]  (
	.A(APBState_Z[1]),
	.B(row_2_Z[4]),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.D(prdata26),
	.Y(N_2014)
);
defparam \status_reg_22_i_m2_i_m2[8] .INIT=16'hE4CC;
// @26:346
  CFG4 \status_reg_22_i_m2_i_m2[6]  (
	.A(APBState_Z[1]),
	.B(row_2_Z[2]),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.D(prdata26),
	.Y(N_2012)
);
defparam \status_reg_22_i_m2_i_m2[6] .INIT=16'hE4CC;
// @26:346
  CFG3 receive_reg_7_sn_m8 (
	.A(receive_reg_1_sqmuxa_1_Z),
	.B(UART_RX_State_d[2]),
	.C(receive_reg_7_sn_N_11),
	.Y(receive_reg_7_sn_N_11_mux)
);
defparam receive_reg_7_sn_m8.INIT=8'hE2;
// @26:355
  CFG4 \PRDATA_10_iv_4[2]  (
	.A(config_baud_reg_Z[2]),
	.B(receive_reg_m[2]),
	.C(PRDATA_10_iv_2_Z[2]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[2])
);
defparam \PRDATA_10_iv_4[2] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[2]  (
	.A(config_reg_Z[2]),
	.B(N_1883),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[2])
);
defparam \PRDATA_10_iv_0[2] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[4]  (
	.A(config_baud_reg_Z[4]),
	.B(receive_reg_m[4]),
	.C(PRDATA_10_iv_2_Z[4]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[4])
);
defparam \PRDATA_10_iv_4[4] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[4]  (
	.A(config_reg_Z[4]),
	.B(N_1882),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[4])
);
defparam \PRDATA_10_iv_0[4] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[20]  (
	.A(config_baud_reg_Z[20]),
	.B(receive_reg_m[20]),
	.C(PRDATA_10_iv_2_Z[20]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[20])
);
defparam \PRDATA_10_iv_4[20] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[20]  (
	.A(config_reg_Z[20]),
	.B(N_1873),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[20])
);
defparam \PRDATA_10_iv_0[20] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[17]  (
	.A(config_baud_reg_Z[17]),
	.B(receive_reg_m[17]),
	.C(PRDATA_10_iv_2_Z[17]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[17])
);
defparam \PRDATA_10_iv_4[17] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[17]  (
	.A(config_reg_Z[17]),
	.B(N_1874),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[17])
);
defparam \PRDATA_10_iv_0[17] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[6]  (
	.A(config_baud_reg_Z[6]),
	.B(receive_reg_m[6]),
	.C(PRDATA_10_iv_2_Z[6]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[6])
);
defparam \PRDATA_10_iv_4[6] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[6]  (
	.A(config_reg_Z[6]),
	.B(N_1880),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[6])
);
defparam \PRDATA_10_iv_0[6] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[12]  (
	.A(config_baud_reg_Z[12]),
	.B(receive_reg_m[12]),
	.C(PRDATA_10_iv_2_Z[12]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[12])
);
defparam \PRDATA_10_iv_4[12] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[12]  (
	.A(config_reg_Z[12]),
	.B(N_1877),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[12])
);
defparam \PRDATA_10_iv_0[12] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[13]  (
	.A(config_baud_reg_Z[13]),
	.B(receive_reg_m[13]),
	.C(PRDATA_10_iv_2_Z[13]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[13])
);
defparam \PRDATA_10_iv_4[13] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[13]  (
	.A(config_reg_Z[13]),
	.B(N_1876),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[13])
);
defparam \PRDATA_10_iv_0[13] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[26]  (
	.A(config_baud_reg_Z[26]),
	.B(receive_reg_m[26]),
	.C(PRDATA_10_iv_2_Z[26]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[26])
);
defparam \PRDATA_10_iv_4[26] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[26]  (
	.A(config_reg_Z[26]),
	.B(N_1867),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[26])
);
defparam \PRDATA_10_iv_0[26] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[16]  (
	.A(config_baud_reg_Z[16]),
	.B(receive_reg_m[16]),
	.C(PRDATA_10_iv_2_Z[16]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[16])
);
defparam \PRDATA_10_iv_4[16] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[16]  (
	.A(config_reg_Z[16]),
	.B(N_1875),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[16])
);
defparam \PRDATA_10_iv_0[16] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[28]  (
	.A(config_baud_reg_Z[28]),
	.B(receive_reg_m[28]),
	.C(PRDATA_10_iv_2_Z[28]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[28])
);
defparam \PRDATA_10_iv_4[28] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[28]  (
	.A(config_reg_Z[28]),
	.B(N_1865),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[28])
);
defparam \PRDATA_10_iv_0[28] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[27]  (
	.A(config_baud_reg_Z[27]),
	.B(receive_reg_m[27]),
	.C(PRDATA_10_iv_2_Z[27]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[27])
);
defparam \PRDATA_10_iv_4[27] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[27]  (
	.A(config_reg_Z[27]),
	.B(N_1866),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[27])
);
defparam \PRDATA_10_iv_0[27] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[29]  (
	.A(config_baud_reg_Z[29]),
	.B(receive_reg_m[29]),
	.C(PRDATA_10_iv_2_Z[29]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[29])
);
defparam \PRDATA_10_iv_4[29] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[29]  (
	.A(config_reg_Z[29]),
	.B(N_1864),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[29])
);
defparam \PRDATA_10_iv_0[29] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[1]  (
	.A(config_baud_reg_Z[1]),
	.B(receive_reg_m[1]),
	.C(PRDATA_10_iv_2_Z[1]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[1])
);
defparam \PRDATA_10_iv_4[1] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[1]  (
	.A(config_reg_Z[1]),
	.B(N_1853),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[1])
);
defparam \PRDATA_10_iv_0[1] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[22]  (
	.A(config_baud_reg_Z[22]),
	.B(receive_reg_m[22]),
	.C(PRDATA_10_iv_2_Z[22]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[22])
);
defparam \PRDATA_10_iv_4[22] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[22]  (
	.A(config_reg_Z[22]),
	.B(N_1871),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[22])
);
defparam \PRDATA_10_iv_0[22] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[23]  (
	.A(config_baud_reg_Z[23]),
	.B(receive_reg_m[23]),
	.C(PRDATA_10_iv_2_Z[23]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[23])
);
defparam \PRDATA_10_iv_4[23] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[23]  (
	.A(config_reg_Z[23]),
	.B(N_1870),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[23])
);
defparam \PRDATA_10_iv_0[23] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[21]  (
	.A(config_baud_reg_Z[21]),
	.B(receive_reg_m[21]),
	.C(PRDATA_10_iv_2_Z[21]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[21])
);
defparam \PRDATA_10_iv_4[21] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[21]  (
	.A(config_reg_Z[21]),
	.B(N_1872),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[21])
);
defparam \PRDATA_10_iv_0[21] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[5]  (
	.A(N_1490),
	.B(config_baud_reg_Z[5]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_2_Z[5]),
	.Y(PRDATA_10_iv_4_Z[5])
);
defparam \PRDATA_10_iv_4[5] .INIT=16'hFFD5;
// @26:355
  CFG4 \PRDATA_10_iv_0[5]  (
	.A(config_reg_Z[5]),
	.B(N_1881),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[5])
);
defparam \PRDATA_10_iv_0[5] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[11]  (
	.A(N_2107),
	.B(config_baud_reg_Z[11]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[11]),
	.Y(PRDATA_10_iv_0_0_4_Z[11])
);
defparam \PRDATA_10_iv_0_0_4[11] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[11]  (
	.A(config_reg_Z[11]),
	.B(N_1857),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[11])
);
defparam \PRDATA_10_iv_0_0_0[11] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[10]  (
	.A(N_2115),
	.B(config_baud_reg_Z[10]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[10]),
	.Y(PRDATA_10_iv_0_0_4_Z[10])
);
defparam \PRDATA_10_iv_0_0_4[10] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[10]  (
	.A(config_reg_Z[10]),
	.B(N_1856),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[10])
);
defparam \PRDATA_10_iv_0_0_0[10] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[7]  (
	.A(N_2051),
	.B(config_baud_reg_Z[7]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[7]),
	.Y(PRDATA_10_iv_0_0_4_Z[7])
);
defparam \PRDATA_10_iv_0_0_4[7] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[7]  (
	.A(config_reg_Z[7]),
	.B(N_1855),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[7])
);
defparam \PRDATA_10_iv_0_0_0[7] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[3]  (
	.A(N_2059),
	.B(config_baud_reg_Z[3]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[3]),
	.Y(PRDATA_10_iv_0_0_4_Z[3])
);
defparam \PRDATA_10_iv_0_0_4[3] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[3]  (
	.A(config_reg_Z[3]),
	.B(N_1854),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[3])
);
defparam \PRDATA_10_iv_0_0_0[3] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[24]  (
	.A(config_baud_reg_Z[24]),
	.B(receive_reg_m[24]),
	.C(PRDATA_10_iv_2_Z[24]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[24])
);
defparam \PRDATA_10_iv_4[24] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[24]  (
	.A(config_reg_Z[24]),
	.B(N_1869),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[24])
);
defparam \PRDATA_10_iv_0[24] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[31]  (
	.A(config_baud_reg_Z[31]),
	.B(receive_reg_m[31]),
	.C(PRDATA_10_iv_2_Z[31]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[31])
);
defparam \PRDATA_10_iv_4[31] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[31]  (
	.A(config_reg_Z[31]),
	.B(N_1862),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[31])
);
defparam \PRDATA_10_iv_0[31] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[18]  (
	.A(N_2083),
	.B(config_baud_reg_Z[18]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[18]),
	.Y(PRDATA_10_iv_0_0_4_Z[18])
);
defparam \PRDATA_10_iv_0_0_4[18] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[18]  (
	.A(config_reg_Z[18]),
	.B(N_1860),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[18])
);
defparam \PRDATA_10_iv_0_0_0[18] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[15]  (
	.A(N_2091),
	.B(config_baud_reg_Z[15]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[15]),
	.Y(PRDATA_10_iv_0_0_4_Z[15])
);
defparam \PRDATA_10_iv_0_0_4[15] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[15]  (
	.A(config_reg_Z[15]),
	.B(N_1859),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[15])
);
defparam \PRDATA_10_iv_0_0_0[15] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[0]  (
	.A(N_2067),
	.B(config_baud_reg_Z[0]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[0]),
	.Y(PRDATA_10_iv_0_0_4_Z[0])
);
defparam \PRDATA_10_iv_0_0_4[0] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[0]  (
	.A(config_reg_Z[0]),
	.B(N_1852),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[0])
);
defparam \PRDATA_10_iv_0_0_0[0] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[19]  (
	.A(N_2075),
	.B(config_baud_reg_Z[19]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[19]),
	.Y(PRDATA_10_iv_0_0_4_Z[19])
);
defparam \PRDATA_10_iv_0_0_4[19] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[19]  (
	.A(config_reg_Z[19]),
	.B(N_1861),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[19])
);
defparam \PRDATA_10_iv_0_0_0[19] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[9]  (
	.A(config_baud_reg_Z[9]),
	.B(receive_reg_m[9]),
	.C(PRDATA_10_iv_2_Z[9]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[9])
);
defparam \PRDATA_10_iv_4[9] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[9]  (
	.A(config_reg_Z[9]),
	.B(N_1878),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[9])
);
defparam \PRDATA_10_iv_0[9] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_4[14]  (
	.A(N_2099),
	.B(config_baud_reg_Z[14]),
	.C(prdata27_Z),
	.D(PRDATA_10_iv_0_0_2_Z[14]),
	.Y(PRDATA_10_iv_0_0_4_Z[14])
);
defparam \PRDATA_10_iv_0_0_4[14] .INIT=16'hFFEA;
// @26:355
  CFG4 \PRDATA_10_iv_0_0_0[14]  (
	.A(config_reg_Z[14]),
	.B(N_1858),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_0_0_Z[14])
);
defparam \PRDATA_10_iv_0_0_0[14] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[25]  (
	.A(config_baud_reg_Z[25]),
	.B(receive_reg_m[25]),
	.C(PRDATA_10_iv_2_Z[25]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[25])
);
defparam \PRDATA_10_iv_4[25] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[25]  (
	.A(config_reg_Z[25]),
	.B(N_1868),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[25])
);
defparam \PRDATA_10_iv_0[25] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[30]  (
	.A(config_baud_reg_Z[30]),
	.B(receive_reg_m[30]),
	.C(PRDATA_10_iv_2_Z[30]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[30])
);
defparam \PRDATA_10_iv_4[30] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[30]  (
	.A(config_reg_Z[30]),
	.B(N_1863),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[30])
);
defparam \PRDATA_10_iv_0[30] .INIT=16'hEAC0;
// @26:355
  CFG4 \PRDATA_10_iv_4[8]  (
	.A(config_baud_reg_Z[8]),
	.B(receive_reg_m[8]),
	.C(PRDATA_10_iv_2_Z[8]),
	.D(prdata27_Z),
	.Y(PRDATA_10_iv_4_Z[8])
);
defparam \PRDATA_10_iv_4[8] .INIT=16'hFEFC;
// @26:355
  CFG4 \PRDATA_10_iv_0[8]  (
	.A(config_reg_Z[8]),
	.B(N_1879),
	.C(un8_paddr),
	.D(prdata25_Z),
	.Y(PRDATA_10_iv_0_Z[8])
);
defparam \PRDATA_10_iv_0[8] .INIT=16'hEAC0;
// @26:172
  CFG4 \UART_TX_State_ns_0_tz_0[5]  (
	.A(N_143),
	.B(un5_tx_busy_cry_31_Z),
	.C(TX_busy),
	.D(UART_TX_State_Z[0]),
	.Y(UART_TX_State_ns_0_tz_0_Z[5])
);
defparam \UART_TX_State_ns_0_tz_0[5] .INIT=16'hFEAA;
// @26:373
  CFG4 prdata28_0_a2_0_a2_0_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[1]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[7]),
	.Y(prdata28_0_a2_0_a2_0_0_Z)
);
defparam prdata28_0_a2_0_a2_0_0.INIT=16'h0001;
// @26:384
  CFG4 memory_23_1_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(memory_7_1_sqmuxa_1_1),
	.D(un2_paddr),
	.Y(memory_23_1_sqmuxa_Z)
);
defparam memory_23_1_sqmuxa.INIT=16'h4000;
// @26:384
  CFG4 memory_15_1_sqmuxa (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(memory_7_1_sqmuxa_1_1),
	.D(un2_paddr),
	.Y(memory_15_1_sqmuxa_Z)
);
defparam memory_15_1_sqmuxa.INIT=16'h2000;
// @26:172
  CFG3 \APBState_ns_1_0_.m3_0_a2_0_a2_0_a2  (
	.A(MSS_STAMP_UND_TELEMETRY_6_PSELx),
	.B(N_152_i),
	.C(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.Y(APBState_ns[0])
);
defparam \APBState_ns_1_0_.m3_0_a2_0_a2_0_a2 .INIT=8'h02;
// @26:346
  CFG4 receive_reg_1_sqmuxa_1 (
	.A(RX_finish),
	.B(UART_RX_State_Z[1]),
	.C(UART_RX_State_Z[0]),
	.D(receive_reg_7_sn_N_11),
	.Y(receive_reg_1_sqmuxa_1_Z)
);
defparam receive_reg_1_sqmuxa_1.INIT=16'h0100;
// @26:365
  CFG4 prdata24_3_0_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[11]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[9]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[8]),
	.Y(prdata24_i_3_0)
);
defparam prdata24_3_0_0_a2.INIT=16'h0001;
// @26:172
  CFG4 \UART_TX_State_ns_0_a2_0_1[1]  (
	.A(UART_TX_State_Z[1]),
	.B(GAPState_Z[0]),
	.C(gap_counter_lcry),
	.D(UART_TX_State_Z[2]),
	.Y(UART_TX_State_ns_0_a2_0_1_Z[1])
);
defparam \UART_TX_State_ns_0_a2_0_1[1] .INIT=16'h0001;
// @26:250
  CFG4 rxMemory_0_1_sqmuxa_1_2 (
	.A(UART_RX_State_Z[1]),
	.B(UART_RX_State_Z[0]),
	.C(pos_1_1_Z[1]),
	.D(pos_1_1_Z[0]),
	.Y(rxpos_0_sqmuxa)
);
defparam rxMemory_0_1_sqmuxa_1_2.INIT=16'h2000;
// @26:384
  CFG3 rxMemory_2_1_sqmuxa_0_a2_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(N_2590),
	.C(N_2583),
	.Y(rxMemory_2_1_sqmuxa)
);
defparam rxMemory_2_1_sqmuxa_0_a2_0_a2.INIT=8'h40;
// @26:384
  CFG3 rxMemory_4_1_sqmuxa_0_a2_0_a2 (
	.A(N_2590),
	.B(g0_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(rxMemory_4_1_sqmuxa)
);
defparam rxMemory_4_1_sqmuxa_0_a2_0_a2.INIT=8'h08;
// @26:384
  CFG4 rxMemory_0_1_sqmuxa (
	.A(APBState_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(memory_0_1_sqmuxa_2),
	.D(un8_paddr),
	.Y(rxMemory_0_1_sqmuxa_Z)
);
defparam rxMemory_0_1_sqmuxa.INIT=16'h2000;
// @26:270
  CFG3 pos_0_sqmuxa_1 (
	.A(N_1824),
	.B(N_82_i),
	.C(UART_TX_State_Z[2]),
	.Y(pos_0_sqmuxa_1_Z)
);
defparam pos_0_sqmuxa_1.INIT=8'hD0;
// @26:303
  CFG4 \pos_6[1]  (
	.A(pos_1_Z[1]),
	.B(pos_0_sqmuxa_1_Z),
	.C(UART_TX_State_Z[2]),
	.D(pos_1_Z[0]),
	.Y(pos_6_Z[1])
);
defparam \pos_6[1] .INIT=16'h1222;
// @26:346
  CFG4 \receive_reg_7_4[0]  (
	.A(receive_reg_7_sn_N_6),
	.B(N_1484_i),
	.C(rx_reg[0]),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.Y(N_2547)
);
defparam \receive_reg_7_4[0] .INIT=16'hDC10;
// @26:346
  CFG4 \receive_reg_7_4[4]  (
	.A(receive_reg_7_sn_N_6),
	.B(N_1484_i),
	.C(rx_reg[4]),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[4]),
	.Y(N_2551)
);
defparam \receive_reg_7_4[4] .INIT=16'hDC10;
// @26:346
  CFG4 \receive_reg_7_4[5]  (
	.A(receive_reg_7_sn_N_6),
	.B(N_1484_i),
	.C(rx_reg[5]),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.Y(N_2552)
);
defparam \receive_reg_7_4[5] .INIT=16'hDC10;
// @26:346
  CFG4 \receive_reg_7_4[6]  (
	.A(receive_reg_7_sn_N_6),
	.B(N_1484_i),
	.C(rx_reg[6]),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[6]),
	.Y(N_2553)
);
defparam \receive_reg_7_4[6] .INIT=16'hDC10;
// @26:346
  CFG4 memory_22_1_sqmuxa_1_i_0_0_a2_2 (
	.A(APBState_Z[1]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.D(un2_paddr),
	.Y(N_2587)
);
defparam memory_22_1_sqmuxa_1_i_0_0_a2_2.INIT=16'h2000;
// @26:346
  CFG4 \status_reg_22_0_0[3]  (
	.A(config_reg_Z[31]),
	.B(status_reg_Z[3]),
	.C(N_1815),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.Y(status_reg_22[3])
);
defparam \status_reg_22_0_0[3] .INIT=16'h4F40;
// @26:346
  CFG4 \rxMemory_2_7_i_i[29]  (
	.A(receive_reg_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_396)
);
defparam \rxMemory_2_7_i_i[29] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[27]  (
	.A(receive_reg_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_400)
);
defparam \rxMemory_2_7_i_i[27] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[24]  (
	.A(receive_reg_Z[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_404)
);
defparam \rxMemory_2_7_i_i[24] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[22]  (
	.A(receive_reg_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_408)
);
defparam \rxMemory_2_7_i_i[22] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[21]  (
	.A(receive_reg_Z[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_412)
);
defparam \rxMemory_2_7_i_i[21] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[19]  (
	.A(receive_reg_Z[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_416)
);
defparam \rxMemory_2_7_i_i[19] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[17]  (
	.A(receive_reg_Z[17]),
	.B(rxMemory_2_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_420)
);
defparam \rxMemory_2_7_i_i[17] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_2_7_i_i[15]  (
	.A(receive_reg_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_424)
);
defparam \rxMemory_2_7_i_i[15] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[12]  (
	.A(receive_reg_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_428)
);
defparam \rxMemory_2_7_i_i[12] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[10]  (
	.A(receive_reg_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_432)
);
defparam \rxMemory_2_7_i_i[10] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[8]  (
	.A(receive_reg_Z[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_436)
);
defparam \rxMemory_2_7_i_i[8] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[5]  (
	.A(receive_reg_Z[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_440)
);
defparam \rxMemory_2_7_i_i[5] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_2_7_i_i[3]  (
	.A(receive_reg_Z[3]),
	.B(rxMemory_2_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_444)
);
defparam \rxMemory_2_7_i_i[3] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_2_7_i_i[0]  (
	.A(receive_reg_Z[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.D(rxMemory_2_1_sqmuxa),
	.Y(N_448)
);
defparam \rxMemory_2_7_i_i[0] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[29]  (
	.A(receive_reg_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_452)
);
defparam \rxMemory_1_7_i_i[29] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[27]  (
	.A(receive_reg_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_456)
);
defparam \rxMemory_1_7_i_i[27] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[22]  (
	.A(receive_reg_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_464)
);
defparam \rxMemory_1_7_i_i[22] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[21]  (
	.A(receive_reg_Z[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_468)
);
defparam \rxMemory_1_7_i_i[21] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[19]  (
	.A(receive_reg_Z[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_472)
);
defparam \rxMemory_1_7_i_i[19] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[17]  (
	.A(receive_reg_Z[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_476)
);
defparam \rxMemory_1_7_i_i[17] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[15]  (
	.A(receive_reg_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_480)
);
defparam \rxMemory_1_7_i_i[15] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[12]  (
	.A(receive_reg_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_484)
);
defparam \rxMemory_1_7_i_i[12] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[10]  (
	.A(receive_reg_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_488)
);
defparam \rxMemory_1_7_i_i[10] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[8]  (
	.A(receive_reg_Z[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_492)
);
defparam \rxMemory_1_7_i_i[8] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[5]  (
	.A(receive_reg_Z[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_496)
);
defparam \rxMemory_1_7_i_i[5] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[3]  (
	.A(receive_reg_Z[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_500)
);
defparam \rxMemory_1_7_i_i[3] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[0]  (
	.A(receive_reg_Z[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_504)
);
defparam \rxMemory_1_7_i_i[0] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[29]  (
	.A(receive_reg_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_508)
);
defparam \rxMemory_0_7_i_i[29] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[28]  (
	.A(receive_reg_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_512)
);
defparam \rxMemory_0_7_i_i[28] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[27]  (
	.A(receive_reg_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_516)
);
defparam \rxMemory_0_7_i_i[27] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[24]  (
	.A(receive_reg_Z[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_520)
);
defparam \rxMemory_0_7_i_i[24] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[22]  (
	.A(receive_reg_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_524)
);
defparam \rxMemory_0_7_i_i[22] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[21]  (
	.A(receive_reg_Z[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_528)
);
defparam \rxMemory_0_7_i_i[21] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[19]  (
	.A(receive_reg_Z[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_532)
);
defparam \rxMemory_0_7_i_i[19] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[17]  (
	.A(receive_reg_Z[17]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_536)
);
defparam \rxMemory_0_7_i_i[17] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[15]  (
	.A(receive_reg_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_540)
);
defparam \rxMemory_0_7_i_i[15] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[12]  (
	.A(receive_reg_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_544)
);
defparam \rxMemory_0_7_i_i[12] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[10]  (
	.A(receive_reg_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_548)
);
defparam \rxMemory_0_7_i_i[10] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[8]  (
	.A(receive_reg_Z[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_552)
);
defparam \rxMemory_0_7_i_i[8] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[5]  (
	.A(receive_reg_Z[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_556)
);
defparam \rxMemory_0_7_i_i[5] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[3]  (
	.A(receive_reg_Z[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_560)
);
defparam \rxMemory_0_7_i_i[3] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_0_7_i_i[0]  (
	.A(receive_reg_Z[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.D(rxMemory_0_1_sqmuxa_Z),
	.Y(N_564)
);
defparam \rxMemory_0_7_i_i[0] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[29]  (
	.A(receive_reg_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_568)
);
defparam \rxMemory_5_7_i_i[29] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[27]  (
	.A(receive_reg_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_572)
);
defparam \rxMemory_5_7_i_i[27] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[22]  (
	.A(receive_reg_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_580)
);
defparam \rxMemory_5_7_i_i[22] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[21]  (
	.A(receive_reg_Z[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_584)
);
defparam \rxMemory_5_7_i_i[21] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[19]  (
	.A(receive_reg_Z[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_586)
);
defparam \rxMemory_5_7_i_i[19] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[17]  (
	.A(receive_reg_Z[17]),
	.B(rxMemory_5_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_588)
);
defparam \rxMemory_5_7_i_i[17] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_5_7_i_i[15]  (
	.A(receive_reg_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_591)
);
defparam \rxMemory_5_7_i_i[15] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[12]  (
	.A(receive_reg_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_595)
);
defparam \rxMemory_5_7_i_i[12] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[10]  (
	.A(receive_reg_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_599)
);
defparam \rxMemory_5_7_i_i[10] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[8]  (
	.A(receive_reg_Z[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_603)
);
defparam \rxMemory_5_7_i_i[8] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[5]  (
	.A(receive_reg_Z[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_607)
);
defparam \rxMemory_5_7_i_i[5] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[3]  (
	.A(receive_reg_Z[3]),
	.B(rxMemory_5_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_611)
);
defparam \rxMemory_5_7_i_i[3] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_5_7_i_i[0]  (
	.A(receive_reg_Z[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_615)
);
defparam \rxMemory_5_7_i_i[0] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[29]  (
	.A(receive_reg_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_619)
);
defparam \rxMemory_4_7_i_i[29] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[27]  (
	.A(receive_reg_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_623)
);
defparam \rxMemory_4_7_i_i[27] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[24]  (
	.A(receive_reg_Z[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_627)
);
defparam \rxMemory_4_7_i_i[24] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[22]  (
	.A(receive_reg_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_631)
);
defparam \rxMemory_4_7_i_i[22] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[21]  (
	.A(receive_reg_Z[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_635)
);
defparam \rxMemory_4_7_i_i[21] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[19]  (
	.A(receive_reg_Z[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_639)
);
defparam \rxMemory_4_7_i_i[19] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[15]  (
	.A(receive_reg_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_643)
);
defparam \rxMemory_4_7_i_i[15] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[12]  (
	.A(receive_reg_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_647)
);
defparam \rxMemory_4_7_i_i[12] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[10]  (
	.A(receive_reg_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_651)
);
defparam \rxMemory_4_7_i_i[10] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[8]  (
	.A(receive_reg_Z[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_655)
);
defparam \rxMemory_4_7_i_i[8] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[3]  (
	.A(receive_reg_Z[3]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_659)
);
defparam \rxMemory_4_7_i_i[3] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_4_7_i_i[0]  (
	.A(receive_reg_Z[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.D(rxMemory_4_1_sqmuxa),
	.Y(N_663)
);
defparam \rxMemory_4_7_i_i[0] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[29]  (
	.A(receive_reg_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_667)
);
defparam \rxMemory_3_7_i_i[29] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[27]  (
	.A(receive_reg_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_671)
);
defparam \rxMemory_3_7_i_i[27] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[24]  (
	.A(receive_reg_Z[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_675)
);
defparam \rxMemory_3_7_i_i[24] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[22]  (
	.A(receive_reg_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_679)
);
defparam \rxMemory_3_7_i_i[22] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[21]  (
	.A(receive_reg_Z[21]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_683)
);
defparam \rxMemory_3_7_i_i[21] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[19]  (
	.A(receive_reg_Z[19]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_687)
);
defparam \rxMemory_3_7_i_i[19] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[15]  (
	.A(receive_reg_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_691)
);
defparam \rxMemory_3_7_i_i[15] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[12]  (
	.A(receive_reg_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_695)
);
defparam \rxMemory_3_7_i_i[12] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[10]  (
	.A(receive_reg_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_699)
);
defparam \rxMemory_3_7_i_i[10] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[8]  (
	.A(receive_reg_Z[8]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_703)
);
defparam \rxMemory_3_7_i_i[8] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[5]  (
	.A(receive_reg_Z[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[5]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_707)
);
defparam \rxMemory_3_7_i_i[5] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_3_7_i_i[3]  (
	.A(receive_reg_Z[3]),
	.B(rxMemory_3_1_sqmuxa_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_711)
);
defparam \rxMemory_3_7_i_i[3] .INIT=16'hF088;
// @26:346
  CFG4 \rxMemory_3_7_i_i[0]  (
	.A(receive_reg_Z[0]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[0]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.D(rxMemory_3_1_sqmuxa),
	.Y(N_715)
);
defparam \rxMemory_3_7_i_i[0] .INIT=16'hCCA0;
// @26:346
  CFG4 \config_reg_12_0[1]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(prdata25_Z),
	.C(APBState_Z[1]),
	.D(config_reg_12_0_a2_0[1]),
	.Y(config_reg_12[1])
);
defparam \config_reg_12_0[1] .INIT=16'hBF80;
// @26:303
  CFG4 \row_6_i_o2_1_i_o2[4]  (
	.A(pos_1_Z[0]),
	.B(pos_1_Z[1]),
	.C(row_2_Z[0]),
	.D(row_2_Z[1]),
	.Y(N_1830)
);
defparam \row_6_i_o2_1_i_o2[4] .INIT=16'h7FFF;
// @26:346
  CFG4 \receive_reg_7_4[3]  (
	.A(receive_reg_7_sn_N_6),
	.B(N_1484_i),
	.C(rx_reg[3]),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[3]),
	.Y(N_2550)
);
defparam \receive_reg_7_4[3] .INIT=16'hDC10;
// @26:255
  CFG4 \rxpos_RNO[1]  (
	.A(UART_RX_State_Z[1]),
	.B(UART_RX_State_Z[0]),
	.C(pos_1_1_Z[1]),
	.D(pos_1_1_Z[0]),
	.Y(rxpos_RNO_Z[1])
);
defparam \rxpos_RNO[1] .INIT=16'hD2F0;
// @26:346
  CFG4 \rxMemory_5_7_i_i[24]  (
	.A(receive_reg_Z[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.D(rxMemory_5_1_sqmuxa),
	.Y(N_576)
);
defparam \rxMemory_5_7_i_i[24] .INIT=16'hCCA0;
// @26:346
  CFG4 \rxMemory_1_7_i_i[24]  (
	.A(receive_reg_Z[24]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[24]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.D(rxMemory_1_1_sqmuxa),
	.Y(N_460)
);
defparam \rxMemory_1_7_i_i[24] .INIT=16'hCCA0;
// @26:172
  CFG3 rxMemory_5_1_sqmuxa_1_RNIJ6J9 (
	.A(rxMemory_5_1_sqmuxa),
	.B(config_reg_Z[30]),
	.C(rxMemory_5_1_sqmuxa_1_Z),
	.Y(rxMemory_5_1_sqmuxa_2_i)
);
defparam rxMemory_5_1_sqmuxa_1_RNIJ6J9.INIT=8'hFE;
// @26:172
  CFG3 rxMemory_4_1_sqmuxa_0_a2_0_a2_RNIG5DJ (
	.A(rxMemory_4_1_sqmuxa),
	.B(config_reg_Z[30]),
	.C(rxMemory_4_1_sqmuxa_1_Z),
	.Y(rxMemory_4_1_sqmuxa_2_i)
);
defparam rxMemory_4_1_sqmuxa_0_a2_0_a2_RNIG5DJ.INIT=8'hFE;
// @26:172
  CFG3 rxMemory_3_1_sqmuxa_1_RNIE7AE (
	.A(rxMemory_3_1_sqmuxa),
	.B(config_reg_Z[30]),
	.C(rxMemory_3_1_sqmuxa_1_Z),
	.Y(rxMemory_3_1_sqmuxa_2_i)
);
defparam rxMemory_3_1_sqmuxa_1_RNIE7AE.INIT=8'hFE;
// @26:172
  CFG3 rxMemory_2_1_sqmuxa_0_a2_0_a2_RNIC97P (
	.A(rxMemory_2_1_sqmuxa),
	.B(config_reg_Z[30]),
	.C(rxMemory_2_1_sqmuxa_1_Z),
	.Y(rxMemory_2_1_sqmuxa_2_i)
);
defparam rxMemory_2_1_sqmuxa_0_a2_0_a2_RNIC97P.INIT=8'hFE;
// @26:172
  CFG3 rxMemory_1_1_sqmuxa_1_RNIAB4K (
	.A(rxMemory_1_1_sqmuxa),
	.B(config_reg_Z[30]),
	.C(rxMemory_1_1_sqmuxa_1_Z),
	.Y(rxMemory_1_1_sqmuxa_2_i)
);
defparam rxMemory_1_1_sqmuxa_1_RNIAB4K.INIT=8'hFE;
// @26:172
  CFG3 rxMemory_0_1_sqmuxa_RNI6AJ3 (
	.A(rxMemory_0_1_sqmuxa_Z),
	.B(config_reg_Z[30]),
	.C(rxMemory_0_1_sqmuxa_1_Z),
	.Y(rxMemory_0_1_sqmuxa_2_i)
);
defparam rxMemory_0_1_sqmuxa_RNI6AJ3.INIT=8'hFE;
// @26:346
  CFG4 \receive_reg_RNO_1[7]  (
	.A(rx_reg[7]),
	.B(receive_reg_7_sn_N_11_mux),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(receive_m4_4_0)
);
defparam \receive_reg_RNO_1[7] .INIT=16'h00C4;
// @26:346
  CFG4 \receive_reg_RNO_1[1]  (
	.A(rx_reg[1]),
	.B(receive_reg_7_sn_N_11_mux),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(receive_m4_2_0)
);
defparam \receive_reg_RNO_1[1] .INIT=16'h00C4;
// @26:346
  CFG4 \receive_reg_RNO_1[2]  (
	.A(rx_reg[2]),
	.B(receive_reg_7_sn_N_11_mux),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(receive_m4_3_0)
);
defparam \receive_reg_RNO_1[2] .INIT=16'h00C4;
// @26:346
  CFG3 \receive_reg_7_1_0_a2_2_0[21]  (
	.A(UART_RX_State_d[2]),
	.B(pos_1_1_Z[0]),
	.C(receive_reg_7_sn_N_11),
	.Y(receive_reg_7_1_0_a2_2_0_Z[21])
);
defparam \receive_reg_7_1_0_a2_2_0[21] .INIT=8'h02;
// @26:346
  CFG4 \status_reg_22[31]  (
	.A(config_reg_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.C(status_reg_19_f1_Z[31]),
	.D(N_1815),
	.Y(status_reg_22_Z[31])
);
defparam \status_reg_22[31] .INIT=16'h50CC;
// @26:346
  CFG4 \receive_reg_7_4[10]  (
	.A(receive_reg_1_Z[10]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[10]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2557)
);
defparam \receive_reg_7_4[10] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[12]  (
	.A(receive_reg_1_Z[12]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[12]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2559)
);
defparam \receive_reg_7_4[12] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[15]  (
	.A(receive_reg_1_Z[15]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[15]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2562)
);
defparam \receive_reg_7_4[15] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[22]  (
	.A(receive_reg_1_Z[22]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[22]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2569)
);
defparam \receive_reg_7_4[22] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[25]  (
	.A(receive_reg_1_Z[25]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[25]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2572)
);
defparam \receive_reg_7_4[25] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[27]  (
	.A(receive_reg_1_Z[27]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[27]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2574)
);
defparam \receive_reg_7_4[27] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[28]  (
	.A(receive_reg_1_Z[28]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[28]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2575)
);
defparam \receive_reg_7_4[28] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[29]  (
	.A(receive_reg_1_Z[29]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[29]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2576)
);
defparam \receive_reg_7_4[29] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[30]  (
	.A(receive_reg_1_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2577)
);
defparam \receive_reg_7_4[30] .INIT=16'hCC0A;
// @26:346
  CFG4 \receive_reg_7_4[31]  (
	.A(receive_reg_1_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[31]),
	.C(receive_reg_7_sn_N_6),
	.D(N_1484_i),
	.Y(N_2578)
);
defparam \receive_reg_7_4[31] .INIT=16'hCC0A;
// @26:346
  CFG4 \status_reg_22[30]  (
	.A(config_reg_Z[30]),
	.B(MSS_STAMP_UND_TELEMETRY_PWDATA[30]),
	.C(status_reg_19_f1_Z[30]),
	.D(N_1815),
	.Y(status_reg_22_Z[30])
);
defparam \status_reg_22[30] .INIT=16'h50CC;
// @26:355
  CFG3 \PRDATA_10_iv_3[2]  (
	.A(transmit_counter_Z[2]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[2]),
	.Y(PRDATA_10_iv_3_Z[2])
);
defparam \PRDATA_10_iv_3[2] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[4]  (
	.A(transmit_counter_Z[4]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[4]),
	.Y(PRDATA_10_iv_3_Z[4])
);
defparam \PRDATA_10_iv_3[4] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[20]  (
	.A(transmit_counter_Z[20]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[20]),
	.Y(PRDATA_10_iv_3_Z[20])
);
defparam \PRDATA_10_iv_3[20] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[17]  (
	.A(transmit_counter_Z[17]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[17]),
	.Y(PRDATA_10_iv_3_Z[17])
);
defparam \PRDATA_10_iv_3[17] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[6]  (
	.A(transmit_counter_Z[6]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[6]),
	.Y(PRDATA_10_iv_3_Z[6])
);
defparam \PRDATA_10_iv_3[6] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[12]  (
	.A(transmit_counter_Z[12]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[12]),
	.Y(PRDATA_10_iv_3_Z[12])
);
defparam \PRDATA_10_iv_3[12] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[13]  (
	.A(transmit_counter_Z[13]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[13]),
	.Y(PRDATA_10_iv_3_Z[13])
);
defparam \PRDATA_10_iv_3[13] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[26]  (
	.A(transmit_counter_Z[26]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[26]),
	.Y(PRDATA_10_iv_3_Z[26])
);
defparam \PRDATA_10_iv_3[26] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[16]  (
	.A(transmit_counter_Z[16]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[16]),
	.Y(PRDATA_10_iv_3_Z[16])
);
defparam \PRDATA_10_iv_3[16] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[28]  (
	.A(status_reg_Z[28]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_Z[28]),
	.Y(PRDATA_10_iv_3_Z[28])
);
defparam \PRDATA_10_iv_3[28] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[27]  (
	.A(status_reg_Z[27]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_Z[27]),
	.Y(PRDATA_10_iv_3_Z[27])
);
defparam \PRDATA_10_iv_3[27] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[29]  (
	.A(status_reg_Z[29]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_Z[29]),
	.Y(PRDATA_10_iv_3_Z[29])
);
defparam \PRDATA_10_iv_3[29] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[1]  (
	.A(transmit_counter_Z[1]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[1]),
	.Y(PRDATA_10_iv_3_Z[1])
);
defparam \PRDATA_10_iv_3[1] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[22]  (
	.A(transmit_counter_Z[22]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[22]),
	.Y(PRDATA_10_iv_3_Z[22])
);
defparam \PRDATA_10_iv_3[22] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[23]  (
	.A(transmit_counter_Z[23]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[23]),
	.Y(PRDATA_10_iv_3_Z[23])
);
defparam \PRDATA_10_iv_3[23] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[21]  (
	.A(status_reg_Z[21]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_Z[21]),
	.Y(PRDATA_10_iv_3_Z[21])
);
defparam \PRDATA_10_iv_3[21] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[5]  (
	.A(status_reg_Z[5]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_Z[5]),
	.Y(PRDATA_10_iv_3_Z[5])
);
defparam \PRDATA_10_iv_3[5] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[11]  (
	.A(status_reg_Z[11]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[11]),
	.Y(PRDATA_10_iv_0_0_3_Z[11])
);
defparam \PRDATA_10_iv_0_0_3[11] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[10]  (
	.A(status_reg_Z[10]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[10]),
	.Y(PRDATA_10_iv_0_0_3_Z[10])
);
defparam \PRDATA_10_iv_0_0_3[10] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[7]  (
	.A(status_reg_Z[7]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[7]),
	.Y(PRDATA_10_iv_0_0_3_Z[7])
);
defparam \PRDATA_10_iv_0_0_3[7] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[3]  (
	.A(status_reg_Z[3]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[3]),
	.Y(PRDATA_10_iv_0_0_3_Z[3])
);
defparam \PRDATA_10_iv_0_0_3[3] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[24]  (
	.A(transmit_counter_Z[24]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[24]),
	.Y(PRDATA_10_iv_3_Z[24])
);
defparam \PRDATA_10_iv_3[24] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[31]  (
	.A(transmit_counter_Z[31]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[31]),
	.Y(PRDATA_10_iv_3_Z[31])
);
defparam \PRDATA_10_iv_3[31] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[18]  (
	.A(status_reg_Z[18]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[18]),
	.Y(PRDATA_10_iv_0_0_3_Z[18])
);
defparam \PRDATA_10_iv_0_0_3[18] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[15]  (
	.A(status_reg_Z[15]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[15]),
	.Y(PRDATA_10_iv_0_0_3_Z[15])
);
defparam \PRDATA_10_iv_0_0_3[15] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[0]  (
	.A(status_reg_Z[0]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[0]),
	.Y(PRDATA_10_iv_0_0_3_Z[0])
);
defparam \PRDATA_10_iv_0_0_3[0] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[19]  (
	.A(status_reg_Z[19]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[19]),
	.Y(PRDATA_10_iv_0_0_3_Z[19])
);
defparam \PRDATA_10_iv_0_0_3[19] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[9]  (
	.A(transmit_counter_Z[9]),
	.B(prdata24),
	.C(PRDATA_10_iv_0_Z[9]),
	.Y(PRDATA_10_iv_3_Z[9])
);
defparam \PRDATA_10_iv_3[9] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_0_0_3[14]  (
	.A(status_reg_Z[14]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_0_0_Z[14]),
	.Y(PRDATA_10_iv_0_0_3_Z[14])
);
defparam \PRDATA_10_iv_0_0_3[14] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[25]  (
	.A(status_reg_Z[25]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_Z[25]),
	.Y(PRDATA_10_iv_3_Z[25])
);
defparam \PRDATA_10_iv_3[25] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[30]  (
	.A(status_reg_Z[30]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_Z[30]),
	.Y(PRDATA_10_iv_3_Z[30])
);
defparam \PRDATA_10_iv_3[30] .INIT=8'hF8;
// @26:355
  CFG3 \PRDATA_10_iv_3[8]  (
	.A(status_reg_Z[8]),
	.B(prdata26),
	.C(PRDATA_10_iv_0_Z[8]),
	.Y(PRDATA_10_iv_3_Z[8])
);
defparam \PRDATA_10_iv_3[8] .INIT=8'hF8;
// @26:172
  CFG4 \UART_TX_State_ns_0_tz_0[1]  (
	.A(byte_counter_Z[4]),
	.B(byte_counter_Z[3]),
	.C(UART_TX_State_ns_0_a2_1_0_0_Z[1]),
	.D(UART_TX_State_ns_0_a2_0_1_Z[1]),
	.Y(UART_TX_State_ns_0_tz_0_Z[1])
);
defparam \UART_TX_State_ns_0_tz_0[1] .INIT=16'hFF70;
// @26:172
  CFG4 \APBState_ns_1_0_.m5_0_a2_0_a2_0_a2  (
	.A(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.B(MSS_STAMP_UND_TELEMETRY_6_PSELx),
	.C(N_152_i),
	.D(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.Y(APBState_ns[1])
);
defparam \APBState_ns_1_0_.m5_0_a2_0_a2_0_a2 .INIT=16'h0800;
// @26:270
  CFG3 GAPState_1_sqmuxa_i_0 (
	.A(N_143),
	.B(status_reg_0_sqmuxa_1),
	.C(config_reg_Z[31]),
	.Y(GAPState_1_sqmuxa_i_0_Z)
);
defparam GAPState_1_sqmuxa_i_0.INIT=8'hFE;
// @26:172
  CFG4 \UART_TX_State_ns_0_o2_i_a2_0_a2[0]  (
	.A(pos_1_Z[0]),
	.B(row_2_Z[3]),
	.C(UART_TX_State_ns_0_o2_i_a2_0_a2_1_Z[0]),
	.D(UART_TX_State_ns_0_o2_i_a2_0_a2_6_Z[0]),
	.Y(N_980)
);
defparam \UART_TX_State_ns_0_o2_i_a2_0_a2[0] .INIT=16'h1000;
// @26:259
  CFG4 un13_rxrow (
	.A(rxrow_2_Z[2]),
	.B(rxrow_Z[1]),
	.C(receive_reg_7_sn_N_11),
	.D(rxrow_2_Z[0]),
	.Y(un13_rxrow_Z)
);
defparam un13_rxrow.INIT=16'h0080;
// @26:250
  CFG4 rxMemory_0_1_sqmuxa_1 (
	.A(rxrow_2_Z[2]),
	.B(rxrow_2_Z[1]),
	.C(rxrow_2_Z[0]),
	.D(rxpos_0_sqmuxa),
	.Y(rxMemory_0_1_sqmuxa_1_Z)
);
defparam rxMemory_0_1_sqmuxa_1.INIT=16'h0100;
// @26:250
  CFG4 rxMemory_1_1_sqmuxa_1 (
	.A(rxrow_2_Z[2]),
	.B(rxrow_2_Z[1]),
	.C(rxrow_2_Z[0]),
	.D(rxpos_0_sqmuxa),
	.Y(rxMemory_1_1_sqmuxa_1_Z)
);
defparam rxMemory_1_1_sqmuxa_1.INIT=16'h1000;
// @26:250
  CFG4 rxMemory_2_1_sqmuxa_1 (
	.A(rxrow_2_Z[1]),
	.B(rxrow_Z[2]),
	.C(rxpos_0_sqmuxa),
	.D(rxrow_2_Z[0]),
	.Y(rxMemory_2_1_sqmuxa_1_Z)
);
defparam rxMemory_2_1_sqmuxa_1.INIT=16'h0020;
// @26:250
  CFG4 rxMemory_3_1_sqmuxa_1 (
	.A(rxrow_2_Z[2]),
	.B(rxrow_Z[0]),
	.C(rxpos_0_sqmuxa),
	.D(rxrow_2_Z[1]),
	.Y(rxMemory_3_1_sqmuxa_1_Z)
);
defparam rxMemory_3_1_sqmuxa_1.INIT=16'h4000;
// @26:250
  CFG4 rxMemory_4_1_sqmuxa_1 (
	.A(rxrow_2_Z[2]),
	.B(rxrow_2_Z[1]),
	.C(rxrow_2_Z[0]),
	.D(rxpos_0_sqmuxa),
	.Y(rxMemory_4_1_sqmuxa_1_Z)
);
defparam rxMemory_4_1_sqmuxa_1.INIT=16'h0200;
// @26:250
  CFG4 rxMemory_5_1_sqmuxa_1 (
	.A(rxrow_2_Z[1]),
	.B(rxrow_Z[2]),
	.C(rxpos_0_sqmuxa),
	.D(rxrow_2_Z[0]),
	.Y(rxMemory_5_1_sqmuxa_1_Z)
);
defparam rxMemory_5_1_sqmuxa_1.INIT=16'h4000;
// @26:367
  CFG3 prdata25_2 (
	.A(N_2594),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(prdata24_i_3_0),
	.Y(prdata25_2_Z)
);
defparam prdata25_2.INIT=8'h20;
// @26:346
  CFG4 memory_0_1_sqmuxa_1_1_RNICBS81 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(memory_0_1_sqmuxa_1_1_Z),
	.D(un2_paddr),
	.Y(N_181_i)
);
defparam memory_0_1_sqmuxa_1_1_RNICBS81.INIT=16'h1000;
// @26:346
  CFG4 memory_7_1_sqmuxa_1_a2_RNI49PE1_1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(memory_7_1_sqmuxa_1_1),
	.D(un2_paddr),
	.Y(N_174_i)
);
defparam memory_7_1_sqmuxa_1_a2_RNI49PE1_1.INIT=16'h1000;
// @26:346
  CFG4 memory_7_1_sqmuxa_1_a2_RNI49PE1_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(memory_7_1_sqmuxa_1_1),
	.D(un2_paddr),
	.Y(N_166_i)
);
defparam memory_7_1_sqmuxa_1_a2_RNI49PE1_0.INIT=16'h2000;
// @26:346
  CFG4 memory_7_1_sqmuxa_1_0_a2_RNI49PE1 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[5]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.C(memory_7_1_sqmuxa_1_1),
	.D(un2_paddr),
	.Y(N_158_i)
);
defparam memory_7_1_sqmuxa_1_0_a2_RNI49PE1.INIT=16'h4000;
// @26:384
  CFG3 rxMemory_1_1_sqmuxa_0_a2_0_a2 (
	.A(N_2590),
	.B(memory_0_1_sqmuxa_2),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(rxMemory_1_1_sqmuxa)
);
defparam rxMemory_1_1_sqmuxa_0_a2_0_a2.INIT=8'h80;
// @26:384
  CFG3 rxMemory_3_1_sqmuxa_0_a2_0_a2 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(N_2590),
	.C(N_2583),
	.Y(rxMemory_3_1_sqmuxa)
);
defparam rxMemory_3_1_sqmuxa_0_a2_0_a2.INIT=8'h80;
// @26:384
  CFG3 rxMemory_5_1_sqmuxa_0_a2_1_a2 (
	.A(N_2590),
	.B(g0_1_Z),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(rxMemory_5_1_sqmuxa)
);
defparam rxMemory_5_1_sqmuxa_0_a2_1_a2.INIT=8'h80;
// @26:172
  CFG4 INTERRUPT_RNO (
	.A(status_reg_Z[31]),
	.B(config_reg_Z[0]),
	.C(N_1815),
	.D(status_reg_Z[30]),
	.Y(N_760_i)
);
defparam INTERRUPT_RNO.INIT=16'hC880;
// @26:172
  CFG4 \UART_TX_State_RNO[2]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(prdata25_Z),
	.C(UART_TX_State_Z[3]),
	.D(APBState_Z[1]),
	.Y(N_6158_i)
);
defparam \UART_TX_State_RNO[2] .INIT=16'hB0F0;
// @26:172
  CFG4 \UART_TX_State_RNO[3]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[1]),
	.B(prdata25_Z),
	.C(APBState_Z[1]),
	.D(N_157_i),
	.Y(N_6159_i)
);
defparam \UART_TX_State_RNO[3] .INIT=16'hBF00;
// @26:371
  CFG4 prdata27 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(prdata25_2_Z),
	.D(prdata24_i_2),
	.Y(prdata27_Z)
);
defparam prdata27.INIT=16'h8000;
// @26:259
  CFG3 status_reg_0_sqmuxa (
	.A(UART_RX_State_Z[0]),
	.B(un13_rxrow_Z),
	.C(UART_RX_State_Z[1]),
	.Y(status_reg_0_sqmuxa_Z)
);
defparam status_reg_0_sqmuxa.INIT=8'h80;
// @26:367
  CFG4 prdata25 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[3]),
	.C(prdata25_2_Z),
	.D(prdata24_i_2),
	.Y(prdata25_Z)
);
defparam prdata25.INIT=16'h2000;
// @26:172
  CFG4 \UART_TX_State_ns_0_a2_1_1[1]  (
	.A(UART_TX_State_Z[2]),
	.B(N_980),
	.C(UART_TX_State_Z[0]),
	.D(UART_TX_State_Z[1]),
	.Y(UART_TX_State_ns_0_a2_1_1_Z[1])
);
defparam \UART_TX_State_ns_0_a2_1_1[1] .INIT=16'h0004;
// @26:346
  CFG4 \receive_reg_7[0]  (
	.A(N_2547),
	.B(receive_reg_7_1[0]),
	.C(receive_reg_Z[0]),
	.D(config_reg_Z[30]),
	.Y(receive_reg_7_Z[0])
);
defparam \receive_reg_7[0] .INIT=16'h22E2;
// @26:346
  CFG4 \receive_reg_7[3]  (
	.A(N_2550),
	.B(receive_reg_7_1[0]),
	.C(receive_reg_Z[3]),
	.D(config_reg_Z[30]),
	.Y(receive_reg_7_Z[3])
);
defparam \receive_reg_7[3] .INIT=16'h22E2;
// @26:346
  CFG4 \receive_reg_7[4]  (
	.A(N_2551),
	.B(receive_reg_7_1[0]),
	.C(receive_reg_Z[4]),
	.D(config_reg_Z[30]),
	.Y(receive_reg_7_Z[4])
);
defparam \receive_reg_7[4] .INIT=16'h22E2;
// @26:346
  CFG4 \receive_reg_7[5]  (
	.A(N_2552),
	.B(receive_reg_7_1[0]),
	.C(receive_reg_Z[5]),
	.D(config_reg_Z[30]),
	.Y(receive_reg_7_Z[5])
);
defparam \receive_reg_7[5] .INIT=16'h22E2;
// @26:346
  CFG4 \receive_reg_7[6]  (
	.A(N_2553),
	.B(receive_reg_7_1[0]),
	.C(receive_reg_Z[6]),
	.D(config_reg_Z[30]),
	.Y(receive_reg_7_Z[6])
);
defparam \receive_reg_7[6] .INIT=16'h22E2;
// @26:346
  CFG4 memory_22_1_sqmuxa_1_i_0_0 (
	.A(config_reg_Z[31]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(N_2592),
	.D(N_2587),
	.Y(N_123)
);
defparam memory_22_1_sqmuxa_1_i_0_0.INIT=16'hBAAA;
// @26:346
  CFG4 memory_21_1_sqmuxa_1_i_0_0 (
	.A(g0_1_Z),
	.B(N_2587),
	.C(config_reg_Z[31]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(memory_21_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_21_1_sqmuxa_1_i_0_0.INIT=16'hF8F0;
// @26:346
  CFG4 memory_20_1_sqmuxa_1_i_0_0 (
	.A(g0_1_Z),
	.B(N_2587),
	.C(config_reg_Z[31]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(memory_20_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_20_1_sqmuxa_1_i_0_0.INIT=16'hF0F8;
// @26:346
  CFG4 memory_19_1_sqmuxa_1_i_0_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(config_reg_Z[31]),
	.C(N_2587),
	.D(N_2583),
	.Y(memory_19_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_19_1_sqmuxa_1_i_0_0.INIT=16'hECCC;
// @26:346
  CFG4 memory_18_1_sqmuxa_1_i_0_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.B(config_reg_Z[31]),
	.C(N_2587),
	.D(N_2583),
	.Y(memory_18_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_18_1_sqmuxa_1_i_0_0.INIT=16'hDCCC;
// @26:346
  CFG4 memory_17_1_sqmuxa_1_i_0_0 (
	.A(memory_0_1_sqmuxa_2),
	.B(N_2587),
	.C(config_reg_Z[31]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(memory_17_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_17_1_sqmuxa_1_i_0_0.INIT=16'hF8F0;
// @26:346
  CFG4 memory_16_1_sqmuxa_1_i_0_0 (
	.A(memory_0_1_sqmuxa_2),
	.B(N_2587),
	.C(config_reg_Z[31]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.Y(N_108)
);
defparam memory_16_1_sqmuxa_1_i_0_0.INIT=16'hF0F8;
// @26:346
  CFG4 memory_14_1_sqmuxa_1_i_0_0 (
	.A(N_2592),
	.B(config_reg_Z[31]),
	.C(N_2588),
	.D(N_2582),
	.Y(N_106)
);
defparam memory_14_1_sqmuxa_1_i_0_0.INIT=16'hECCC;
// @26:346
  CFG4 memory_13_1_sqmuxa_1_i_0_0 (
	.A(g0_1_Z),
	.B(N_2588),
	.C(config_reg_Z[31]),
	.D(N_2589),
	.Y(memory_13_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_13_1_sqmuxa_1_i_0_0.INIT=16'hF8F0;
// @26:346
  CFG4 memory_12_1_sqmuxa_1_i_0_0 (
	.A(config_reg_Z[31]),
	.B(N_2582),
	.C(g0_1_Z),
	.D(N_2588),
	.Y(memory_12_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_12_1_sqmuxa_1_i_0_0.INIT=16'hEAAA;
// @26:346
  CFG4 memory_11_1_sqmuxa_1_i_0_0 (
	.A(N_2589),
	.B(config_reg_Z[31]),
	.C(N_2588),
	.D(N_2583),
	.Y(N_100)
);
defparam memory_11_1_sqmuxa_1_i_0_0.INIT=16'hECCC;
// @26:346
  CFG4 memory_10_1_sqmuxa_1_i_0_0 (
	.A(N_2583),
	.B(N_2588),
	.C(config_reg_Z[31]),
	.D(N_2582),
	.Y(N_98)
);
defparam memory_10_1_sqmuxa_1_i_0_0.INIT=16'hF8F0;
// @26:346
  CFG4 memory_9_1_sqmuxa_1_i_0_0 (
	.A(memory_0_1_sqmuxa_2),
	.B(N_2588),
	.C(config_reg_Z[31]),
	.D(N_2589),
	.Y(memory_9_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_9_1_sqmuxa_1_i_0_0.INIT=16'hF8F0;
// @26:346
  CFG4 memory_8_1_sqmuxa_1_i_0_0 (
	.A(config_reg_Z[31]),
	.B(N_2582),
	.C(memory_0_1_sqmuxa_2),
	.D(N_2588),
	.Y(memory_8_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_8_1_sqmuxa_1_i_0_0.INIT=16'hEAAA;
// @26:346
  CFG4 memory_6_1_sqmuxa_1_i_0_0 (
	.A(config_reg_Z[31]),
	.B(N_2592),
	.C(N_2582),
	.D(N_2580),
	.Y(N_92)
);
defparam memory_6_1_sqmuxa_1_i_0_0.INIT=16'hEAAA;
// @26:346
  CFG4 memory_5_1_sqmuxa_1_i_0_0 (
	.A(g0_1_Z),
	.B(N_2580),
	.C(config_reg_Z[31]),
	.D(N_2589),
	.Y(N_90)
);
defparam memory_5_1_sqmuxa_1_i_0_0.INIT=16'hF8F0;
// @26:346
  CFG4 memory_4_1_sqmuxa_1_i_0_0 (
	.A(g0_1_Z),
	.B(N_2580),
	.C(config_reg_Z[31]),
	.D(N_2582),
	.Y(N_88)
);
defparam memory_4_1_sqmuxa_1_i_0_0.INIT=16'hF8F0;
// @26:346
  CFG4 memory_3_1_sqmuxa_1_i_0_0 (
	.A(config_reg_Z[31]),
	.B(N_2589),
	.C(N_2583),
	.D(N_2580),
	.Y(N_86)
);
defparam memory_3_1_sqmuxa_1_i_0_0.INIT=16'hEAAA;
// @26:346
  CFG4 memory_2_1_sqmuxa_1_i_0_0 (
	.A(config_reg_Z[31]),
	.B(N_2582),
	.C(N_2583),
	.D(N_2580),
	.Y(N_84)
);
defparam memory_2_1_sqmuxa_1_i_0_0.INIT=16'hEAAA;
// @26:346
  CFG4 memory_1_1_sqmuxa_1_i_0_0 (
	.A(memory_0_1_sqmuxa_2),
	.B(N_2580),
	.C(config_reg_Z[31]),
	.D(N_2589),
	.Y(memory_1_1_sqmuxa_1_i_0_0_Z)
);
defparam memory_1_1_sqmuxa_1_i_0_0.INIT=16'hF8F0;
// @26:303
  CFG4 \row_6_i_o2_i_o2[4]  (
	.A(row_2_Z[2]),
	.B(N_1828),
	.C(UART_TX_State_Z[2]),
	.D(row_2_Z[1]),
	.Y(N_1841)
);
defparam \row_6_i_o2_i_o2[4] .INIT=16'hDFFF;
// @26:172
  CFG2 \UART_TX_State_ns_0_a2[0]  (
	.A(N_980),
	.B(UART_TX_State_Z[5]),
	.Y(N_113)
);
defparam \UART_TX_State_ns_0_a2[0] .INIT=4'h4;
// @26:252
  CFG3 status_reg_0_sqmuxa_RNII48V (
	.A(rxpos_0_sqmuxa),
	.B(status_reg_0_sqmuxa_Z),
	.C(rxrow_2_Z[0]),
	.Y(CO0_0)
);
defparam status_reg_0_sqmuxa_RNII48V.INIT=8'hE0;
// @26:172
  CFG3 memory_0_1_sqmuxa_2_2_a2_RNIN9R8 (
	.A(config_reg_Z[31]),
	.B(memory_0_1_sqmuxa_1_1_Z),
	.C(memory_0_1_sqmuxa_2_0),
	.Y(memory_0_1_sqmuxa_1_i)
);
defparam memory_0_1_sqmuxa_2_2_a2_RNIN9R8.INIT=8'hEA;
// @26:172
  CFG2 memory_15_1_sqmuxa_RNIBFP (
	.A(memory_15_1_sqmuxa_Z),
	.B(config_reg_Z[31]),
	.Y(memory_15_1_sqmuxa_1_i)
);
defparam memory_15_1_sqmuxa_RNIBFP.INIT=4'hE;
// @26:172
  CFG3 memory_0_1_sqmuxa_2_2_a2_RNIF7OE (
	.A(config_reg_Z[31]),
	.B(memory_0_1_sqmuxa_2_0),
	.C(memory_7_1_sqmuxa_1_1),
	.Y(memory_7_1_sqmuxa_1_i)
);
defparam memory_0_1_sqmuxa_2_2_a2_RNIF7OE.INIT=8'hEA;
// @26:172
  CFG2 memory_23_1_sqmuxa_RNIA7UF (
	.A(memory_23_1_sqmuxa_Z),
	.B(config_reg_Z[31]),
	.Y(memory_23_1_sqmuxa_1_i)
);
defparam memory_23_1_sqmuxa_RNIA7UF.INIT=4'hE;
// @27:805
  CFG3 memory_13_1_sqmuxa_1_i_0_0_a2_1_RNI7OQS (
	.A(memory_0_1_sqmuxa_2),
	.B(N_2580),
	.C(N_2589),
	.Y(N_180_i)
);
defparam memory_13_1_sqmuxa_1_i_0_0_a2_1_RNI7OQS.INIT=8'h80;
// @27:805
  CFG3 rxMemory_2_1_sqmuxa_0_a2_0_a2_0_RNIIGOM (
	.A(N_2583),
	.B(N_2580),
	.C(N_2582),
	.Y(N_179_i)
);
defparam rxMemory_2_1_sqmuxa_0_a2_0_a2_0_RNIIGOM.INIT=8'h80;
// @27:805
  CFG3 memory_13_1_sqmuxa_1_i_0_0_a2_1_RNIHQGR (
	.A(N_2589),
	.B(N_2583),
	.C(N_2580),
	.Y(N_178_i)
);
defparam memory_13_1_sqmuxa_1_i_0_0_a2_1_RNIHQGR.INIT=8'h80;
// @27:805
  CFG3 prdata29_1_RNIMEAF (
	.A(g0_1_Z),
	.B(N_2580),
	.C(N_2582),
	.Y(N_177_i)
);
defparam prdata29_1_RNIMEAF.INIT=8'h80;
// @27:805
  CFG3 memory_13_1_sqmuxa_1_i_0_0_a2_1_RNILO2K (
	.A(g0_1_Z),
	.B(N_2580),
	.C(N_2589),
	.Y(N_176_i)
);
defparam memory_13_1_sqmuxa_1_i_0_0_a2_1_RNILO2K.INIT=8'h80;
// @27:805
  CFG3 memory_22_1_sqmuxa_1_i_0_0_a2_0_RNI0LKL (
	.A(N_2592),
	.B(N_2582),
	.C(N_2580),
	.Y(N_175_i)
);
defparam memory_22_1_sqmuxa_1_i_0_0_a2_0_RNI0LKL.INIT=8'h80;
// @27:805
  CFG3 memory_0_1_sqmuxa_2_1_a2_RNIOQSF (
	.A(N_2588),
	.B(N_2582),
	.C(memory_0_1_sqmuxa_2),
	.Y(N_173_i)
);
defparam memory_0_1_sqmuxa_2_1_a2_RNIOQSF.INIT=8'h80;
// @27:805
  CFG3 memory_13_1_sqmuxa_1_i_0_0_a2_1_RNIN4LK (
	.A(memory_0_1_sqmuxa_2),
	.B(N_2588),
	.C(N_2589),
	.Y(N_172_i)
);
defparam memory_13_1_sqmuxa_1_i_0_0_a2_1_RNIN4LK.INIT=8'h80;
// @27:805
  CFG3 memory_14_1_sqmuxa_1_i_0_0_a2_2_RNI2TIE (
	.A(N_2582),
	.B(N_2583),
	.C(N_2588),
	.Y(N_171_i)
);
defparam memory_14_1_sqmuxa_1_i_0_0_a2_2_RNI2TIE.INIT=8'h80;
// @27:805
  CFG3 memory_13_1_sqmuxa_1_i_0_0_a2_1_RNI17BJ (
	.A(N_2588),
	.B(N_2589),
	.C(N_2583),
	.Y(N_170_i)
);
defparam memory_13_1_sqmuxa_1_i_0_0_a2_1_RNI17BJ.INIT=8'h80;
// @27:805
  CFG3 memory_14_1_sqmuxa_1_i_0_0_a2_2_RNI6R47 (
	.A(N_2588),
	.B(N_2582),
	.C(g0_1_Z),
	.Y(N_169_i)
);
defparam memory_14_1_sqmuxa_1_i_0_0_a2_2_RNI6R47.INIT=8'h80;
// @27:805
  CFG3 memory_13_1_sqmuxa_1_i_0_0_a2_1_RNI55TB (
	.A(g0_1_Z),
	.B(N_2588),
	.C(N_2589),
	.Y(N_168_i)
);
defparam memory_13_1_sqmuxa_1_i_0_0_a2_1_RNI55TB.INIT=8'h80;
// @27:805
  CFG3 memory_22_1_sqmuxa_1_i_0_0_a2_0_RNIG1FD (
	.A(N_2588),
	.B(N_2592),
	.C(N_2582),
	.Y(N_167_i)
);
defparam memory_22_1_sqmuxa_1_i_0_0_a2_0_RNIG1FD.INIT=8'h80;
// @27:805
  CFG4 memory_0_1_sqmuxa_2_a2_RNIJEFA1_0 (
	.A(memory_0_1_sqmuxa_2),
	.B(N_2580),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.Y(N_165_i)
);
defparam memory_0_1_sqmuxa_2_a2_RNIJEFA1_0.INIT=16'h0800;
// @27:805
  CFG4 memory_0_1_sqmuxa_2_1_a2_RNIJEFA1 (
	.A(memory_0_1_sqmuxa_2),
	.B(N_2580),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.Y(N_164_i)
);
defparam memory_0_1_sqmuxa_2_1_a2_RNIJEFA1.INIT=16'h8000;
// @27:805
  CFG4 rxMemory_2_1_sqmuxa_0_a2_0_a2_0_RNITG591_0 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(N_2580),
	.D(N_2583),
	.Y(N_163_i)
);
defparam rxMemory_2_1_sqmuxa_0_a2_0_a2_0_RNITG591_0.INIT=16'h2000;
// @27:805
  CFG4 rxMemory_2_1_sqmuxa_0_a2_0_a2_0_RNITG591 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(N_2580),
	.D(N_2583),
	.Y(N_162_i)
);
defparam rxMemory_2_1_sqmuxa_0_a2_0_a2_0_RNITG591.INIT=16'h8000;
// @27:805
  CFG4 prdata29_1_RNI1FN11_0 (
	.A(g0_1_Z),
	.B(N_2580),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.Y(N_161_i)
);
defparam prdata29_1_RNI1FN11_0.INIT=16'h0800;
// @27:805
  CFG4 prdata29_1_RNI1FN11 (
	.A(g0_1_Z),
	.B(N_2580),
	.C(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.D(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.Y(N_160_i)
);
defparam prdata29_1_RNI1FN11.INIT=16'h8000;
// @27:805
  CFG4 memory_22_1_sqmuxa_1_i_0_0_a2_0_RNIBL181 (
	.A(MSS_STAMP_UND_TELEMETRY_PADDR[6]),
	.B(MSS_STAMP_UND_TELEMETRY_PADDR[2]),
	.C(N_2580),
	.D(N_2592),
	.Y(N_159_i)
);
defparam memory_22_1_sqmuxa_1_i_0_0_a2_0_RNIBL181.INIT=16'h2000;
// @26:346
  CFG4 \receive_reg_7_1_0_a2_3_0[21]  (
	.A(N_1816),
	.B(receive_reg_7_sn_N_11_mux),
	.C(config_reg_Z[30]),
	.D(UART_RX_State_d[2]),
	.Y(receive_reg_7_1_0_a2_3_0_Z[21])
);
defparam \receive_reg_7_1_0_a2_3_0[21] .INIT=16'h0E0A;
// @26:355
  CFG4 \PRDATA_10_iv[31]  (
	.A(PRDATA_10_iv_4_Z[31]),
	.B(PRDATA_10_iv_3_Z[31]),
	.C(un2_paddr),
	.D(PRDATA_1[31]),
	.Y(PRDATA_10[31])
);
defparam \PRDATA_10_iv[31] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[5]  (
	.A(PRDATA_10_iv_4_Z[5]),
	.B(PRDATA_10_iv_3_Z[5]),
	.C(un2_paddr),
	.D(PRDATA_1[5]),
	.Y(PRDATA_10[5])
);
defparam \PRDATA_10_iv[5] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[21]  (
	.A(PRDATA_10_iv_4_Z[21]),
	.B(PRDATA_10_iv_3_Z[21]),
	.C(un2_paddr),
	.D(PRDATA_1[21]),
	.Y(PRDATA_10[21])
);
defparam \PRDATA_10_iv[21] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[25]  (
	.A(PRDATA_10_iv_4_Z[25]),
	.B(PRDATA_10_iv_3_Z[25]),
	.C(un2_paddr),
	.D(PRDATA_1[25]),
	.Y(PRDATA_10[25])
);
defparam \PRDATA_10_iv[25] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[8]  (
	.A(PRDATA_10_iv_4_Z[8]),
	.B(PRDATA_10_iv_3_Z[8]),
	.C(un2_paddr),
	.D(PRDATA_1[8]),
	.Y(PRDATA_10[8])
);
defparam \PRDATA_10_iv[8] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[30]  (
	.A(PRDATA_10_iv_4_Z[30]),
	.B(PRDATA_10_iv_3_Z[30]),
	.C(un2_paddr),
	.D(PRDATA_1[30]),
	.Y(PRDATA_10[30])
);
defparam \PRDATA_10_iv[30] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[29]  (
	.A(PRDATA_10_iv_4_Z[29]),
	.B(PRDATA_10_iv_3_Z[29]),
	.C(un2_paddr),
	.D(PRDATA_1[29]),
	.Y(PRDATA_10[29])
);
defparam \PRDATA_10_iv[29] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[27]  (
	.A(PRDATA_10_iv_4_Z[27]),
	.B(PRDATA_10_iv_3_Z[27]),
	.C(un2_paddr),
	.D(PRDATA_1[27]),
	.Y(PRDATA_10[27])
);
defparam \PRDATA_10_iv[27] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[28]  (
	.A(PRDATA_10_iv_4_Z[28]),
	.B(PRDATA_10_iv_3_Z[28]),
	.C(un2_paddr),
	.D(PRDATA_1[28]),
	.Y(PRDATA_10[28])
);
defparam \PRDATA_10_iv[28] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[26]  (
	.A(PRDATA_10_iv_4_Z[26]),
	.B(PRDATA_10_iv_3_Z[26]),
	.C(un2_paddr),
	.D(PRDATA_1[26]),
	.Y(PRDATA_10[26])
);
defparam \PRDATA_10_iv[26] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[13]  (
	.A(PRDATA_10_iv_4_Z[13]),
	.B(PRDATA_10_iv_3_Z[13]),
	.C(un2_paddr),
	.D(PRDATA_1[13]),
	.Y(PRDATA_10[13])
);
defparam \PRDATA_10_iv[13] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[12]  (
	.A(PRDATA_10_iv_4_Z[12]),
	.B(PRDATA_10_iv_3_Z[12]),
	.C(un2_paddr),
	.D(PRDATA_1[12]),
	.Y(PRDATA_10[12])
);
defparam \PRDATA_10_iv[12] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[16]  (
	.A(PRDATA_10_iv_4_Z[16]),
	.B(PRDATA_10_iv_3_Z[16]),
	.C(un2_paddr),
	.D(PRDATA_1[16]),
	.Y(PRDATA_10[16])
);
defparam \PRDATA_10_iv[16] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[17]  (
	.A(PRDATA_10_iv_4_Z[17]),
	.B(PRDATA_10_iv_3_Z[17]),
	.C(un2_paddr),
	.D(PRDATA_1[17]),
	.Y(PRDATA_10[17])
);
defparam \PRDATA_10_iv[17] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[20]  (
	.A(PRDATA_10_iv_4_Z[20]),
	.B(PRDATA_10_iv_3_Z[20]),
	.C(un2_paddr),
	.D(PRDATA_1[20]),
	.Y(PRDATA_10[20])
);
defparam \PRDATA_10_iv[20] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[23]  (
	.A(PRDATA_10_iv_4_Z[23]),
	.B(PRDATA_10_iv_3_Z[23]),
	.C(un2_paddr),
	.D(PRDATA_1[23]),
	.Y(PRDATA_10[23])
);
defparam \PRDATA_10_iv[23] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[22]  (
	.A(PRDATA_10_iv_4_Z[22]),
	.B(PRDATA_10_iv_3_Z[22]),
	.C(un2_paddr),
	.D(PRDATA_1[22]),
	.Y(PRDATA_10[22])
);
defparam \PRDATA_10_iv[22] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[1]  (
	.A(PRDATA_10_iv_4_Z[1]),
	.B(PRDATA_10_iv_3_Z[1]),
	.C(un2_paddr),
	.D(PRDATA_1[1]),
	.Y(PRDATA_10[1])
);
defparam \PRDATA_10_iv[1] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[2]  (
	.A(PRDATA_10_iv_4_Z[2]),
	.B(PRDATA_10_iv_3_Z[2]),
	.C(un2_paddr),
	.D(PRDATA_1[2]),
	.Y(PRDATA_10[2])
);
defparam \PRDATA_10_iv[2] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[4]  (
	.A(PRDATA_10_iv_4_Z[4]),
	.B(PRDATA_10_iv_3_Z[4]),
	.C(un2_paddr),
	.D(PRDATA_1[4]),
	.Y(PRDATA_10[4])
);
defparam \PRDATA_10_iv[4] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[6]  (
	.A(PRDATA_10_iv_4_Z[6]),
	.B(PRDATA_10_iv_3_Z[6]),
	.C(un2_paddr),
	.D(PRDATA_1[6]),
	.Y(PRDATA_10[6])
);
defparam \PRDATA_10_iv[6] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[9]  (
	.A(PRDATA_10_iv_4_Z[9]),
	.B(PRDATA_10_iv_3_Z[9]),
	.C(un2_paddr),
	.D(PRDATA_1[9]),
	.Y(PRDATA_10[9])
);
defparam \PRDATA_10_iv[9] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[10]  (
	.A(PRDATA_10_iv_0_0_4_Z[10]),
	.B(PRDATA_10_iv_0_0_3_Z[10]),
	.C(un2_paddr),
	.D(PRDATA_1[10]),
	.Y(PRDATA_10[10])
);
defparam \PRDATA_10_iv_0_0[10] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[11]  (
	.A(PRDATA_10_iv_0_0_4_Z[11]),
	.B(PRDATA_10_iv_0_0_3_Z[11]),
	.C(un2_paddr),
	.D(PRDATA_1[11]),
	.Y(PRDATA_10[11])
);
defparam \PRDATA_10_iv_0_0[11] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[14]  (
	.A(PRDATA_10_iv_0_0_4_Z[14]),
	.B(PRDATA_10_iv_0_0_3_Z[14]),
	.C(un2_paddr),
	.D(PRDATA_1[14]),
	.Y(PRDATA_10[14])
);
defparam \PRDATA_10_iv_0_0[14] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[15]  (
	.A(PRDATA_10_iv_0_0_4_Z[15]),
	.B(PRDATA_10_iv_0_0_3_Z[15]),
	.C(un2_paddr),
	.D(PRDATA_1[15]),
	.Y(PRDATA_10[15])
);
defparam \PRDATA_10_iv_0_0[15] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[18]  (
	.A(PRDATA_10_iv_0_0_4_Z[18]),
	.B(PRDATA_10_iv_0_0_3_Z[18]),
	.C(un2_paddr),
	.D(PRDATA_1[18]),
	.Y(PRDATA_10[18])
);
defparam \PRDATA_10_iv_0_0[18] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[19]  (
	.A(PRDATA_10_iv_0_0_4_Z[19]),
	.B(PRDATA_10_iv_0_0_3_Z[19]),
	.C(un2_paddr),
	.D(PRDATA_1[19]),
	.Y(PRDATA_10[19])
);
defparam \PRDATA_10_iv_0_0[19] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[0]  (
	.A(PRDATA_10_iv_0_0_4_Z[0]),
	.B(PRDATA_10_iv_0_0_3_Z[0]),
	.C(un2_paddr),
	.D(PRDATA_1[0]),
	.Y(PRDATA_10[0])
);
defparam \PRDATA_10_iv_0_0[0] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[3]  (
	.A(PRDATA_10_iv_0_0_4_Z[3]),
	.B(PRDATA_10_iv_0_0_3_Z[3]),
	.C(un2_paddr),
	.D(PRDATA_1[3]),
	.Y(PRDATA_10[3])
);
defparam \PRDATA_10_iv_0_0[3] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv_0_0[7]  (
	.A(PRDATA_10_iv_0_0_4_Z[7]),
	.B(PRDATA_10_iv_0_0_3_Z[7]),
	.C(un2_paddr),
	.D(PRDATA_1[7]),
	.Y(PRDATA_10[7])
);
defparam \PRDATA_10_iv_0_0[7] .INIT=16'hFEEE;
// @26:355
  CFG4 \PRDATA_10_iv[24]  (
	.A(PRDATA_10_iv_4_Z[24]),
	.B(PRDATA_10_iv_3_Z[24]),
	.C(un2_paddr),
	.D(PRDATA_1[24]),
	.Y(PRDATA_10[24])
);
defparam \PRDATA_10_iv[24] .INIT=16'hFEEE;
// @27:805
  CFG3 \UART_TX_State_RNIHNAM[5]  (
	.A(N_980),
	.B(UART_TX_State_Z[5]),
	.C(gap_counter_lcry),
	.Y(byte_counterlde_0_0)
);
defparam \UART_TX_State_RNIHNAM[5] .INIT=8'h8F;
// @26:172
  CFG4 \UART_TX_State_ns_a3_0_2_i_o2[5]  (
	.A(row_2_Z[4]),
	.B(row_2_Z[3]),
	.C(N_1830),
	.D(row_2_Z[2]),
	.Y(N_82)
);
defparam \UART_TX_State_ns_a3_0_2_i_o2[5] .INIT=16'h7D77;
// @26:373
  CFG4 prdata28_0_a2_0_a2 (
	.A(prdata24_i_3_0),
	.B(g0_1_Z),
	.C(prdata28_0_a2_0_a2_0_0_Z),
	.D(N_2582),
	.Y(prdata28)
);
defparam prdata28_0_a2_0_a2.INIT=16'h8000;
// @26:369
  CFG4 prdata26_0_a2_0_a2 (
	.A(prdata24_i_3_0),
	.B(N_2583),
	.C(prdata28_0_a2_0_a2_0_0_Z),
	.D(N_2582),
	.Y(prdata26)
);
defparam prdata26_0_a2_0_a2.INIT=16'h8000;
// @26:365
  CFG4 prdata24_0_a2_1_a2 (
	.A(prdata24_i_3_0),
	.B(memory_0_1_sqmuxa_2),
	.C(prdata28_0_a2_0_a2_0_0_Z),
	.D(N_2582),
	.Y(prdata24)
);
defparam prdata24_0_a2_1_a2.INIT=16'h8000;
// @26:237
  CFG3 un1_UART_RX_State_1 (
	.A(UART_RX_State_Z[0]),
	.B(un13_rxrow_Z),
	.C(UART_RX_State_Z[1]),
	.Y(un1_UART_RX_State_1_Z)
);
defparam un1_UART_RX_State_1.INIT=8'h2F;
// @26:172
  CFG4 \row_RNO[0]  (
	.A(N_1824),
	.B(UART_TX_State_Z[2]),
	.C(N_82_i),
	.D(row_2_Z[0]),
	.Y(N_6153_i)
);
defparam \row_RNO[0] .INIT=16'h3B04;
// @26:346
  CFG4 \receive_reg_7_1_0_0[19]  (
	.A(receive_reg_7_1_0_a2_2_0_Z[21]),
	.B(rx_reg[3]),
	.C(N_1484_i),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[19]),
	.Y(receive_reg_7_1_0_0_Z[19])
);
defparam \receive_reg_7_1_0_0[19] .INIT=16'hF808;
// @26:346
  CFG4 \receive_reg_7_1_0_0[21]  (
	.A(receive_reg_7_1_0_a2_2_0_Z[21]),
	.B(rx_reg[5]),
	.C(N_1484_i),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[21]),
	.Y(receive_reg_7_1_0_0_Z[21])
);
defparam \receive_reg_7_1_0_0[21] .INIT=16'hF808;
// @26:346
  CFG4 \receive_reg_7_1_0_0[17]  (
	.A(receive_reg_7_1_0_a2_2_0_Z[21]),
	.B(rx_reg[1]),
	.C(N_1484_i),
	.D(MSS_STAMP_UND_TELEMETRY_PWDATA[17]),
	.Y(receive_reg_7_1_0_0_Z[17])
);
defparam \receive_reg_7_1_0_0[17] .INIT=16'hF808;
// @26:172
  CFG4 \UART_TX_State_ns_0[0]  (
	.A(GAPState_Z[0]),
	.B(gap_counter_lcry),
	.C(N_113),
	.D(N_6162),
	.Y(UART_TX_State_ns[0])
);
defparam \UART_TX_State_ns_0[0] .INIT=16'hF2FF;
// @27:805
  CFG3 \UART_TX_State_RNIF0C12[2]  (
	.A(byte_counterlde_0_0),
	.B(UART_TX_State_Z[2]),
	.C(N_82_i),
	.Y(byte_countere)
);
defparam \UART_TX_State_RNIF0C12[2] .INIT=8'hAE;
// @26:172
  CFG4 byte_counter_n2 (
	.A(byte_counter_Z[0]),
	.B(byte_counterlde_0_0),
	.C(byte_counter_Z[2]),
	.D(byte_counter_Z[1]),
	.Y(byte_counter_n2_Z)
);
defparam byte_counter_n2.INIT=16'h1230;
// @26:172
  CFG4 \row_6_i_o2_1_i_o2_RNILUN71[4]  (
	.A(row_2_Z[4]),
	.B(row_2_Z[3]),
	.C(N_1830),
	.D(row_2_Z[2]),
	.Y(N_82_i)
);
defparam \row_6_i_o2_1_i_o2_RNILUN71[4] .INIT=16'h8288;
// @26:237
  CFG3 \rxrow_6[1]  (
	.A(rxrow_2_Z[1]),
	.B(status_reg_0_sqmuxa_Z),
	.C(CO0_0),
	.Y(rxrow_6_Z[1])
);
defparam \rxrow_6[1] .INIT=8'h12;
// @26:172
  CFG4 \row_RNO[1]  (
	.A(N_1828),
	.B(N_82_i),
	.C(UART_TX_State_Z[2]),
	.D(row_2_Z[1]),
	.Y(N_1474_i)
);
defparam \row_RNO[1] .INIT=16'h2F10;
// @26:172
  CFG3 \receive_reg_RNO[18]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[18]),
	.B(receive_reg_RNO_0_Z[18]),
	.C(N_1484_i),
	.Y(receive_N_5_i)
);
defparam \receive_reg_RNO[18] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[16]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[16]),
	.B(receive_reg_RNO_0_Z[16]),
	.C(N_1484_i),
	.Y(receive_N_5_8_i)
);
defparam \receive_reg_RNO[16] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[14]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[14]),
	.B(receive_reg_RNO_0_Z[14]),
	.C(N_1484_i),
	.Y(receive_N_5_9_i)
);
defparam \receive_reg_RNO[14] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[13]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[13]),
	.B(receive_reg_RNO_0_Z[13]),
	.C(N_1484_i),
	.Y(receive_N_5_6_i)
);
defparam \receive_reg_RNO[13] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[11]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[11]),
	.B(receive_reg_RNO_0_Z[11]),
	.C(N_1484_i),
	.Y(receive_N_5_5_i)
);
defparam \receive_reg_RNO[11] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[9]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[9]),
	.B(receive_reg_RNO_0_Z[9]),
	.C(N_1484_i),
	.Y(receive_N_5_10_i)
);
defparam \receive_reg_RNO[9] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[8]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[8]),
	.B(receive_reg_RNO_0_Z[8]),
	.C(N_1484_i),
	.Y(receive_N_5_11_i)
);
defparam \receive_reg_RNO[8] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[26]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[26]),
	.B(receive_reg_RNO_0_Z[26]),
	.C(N_1484_i),
	.Y(receive_N_5_7_i)
);
defparam \receive_reg_RNO[26] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[23]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[23]),
	.B(receive_reg_RNO_0_Z[23]),
	.C(N_1484_i),
	.Y(receive_N_5_0_i)
);
defparam \receive_reg_RNO[23] .INIT=8'hA3;
// @26:172
  CFG3 \receive_reg_RNO[20]  (
	.A(MSS_STAMP_UND_TELEMETRY_PWDATA[20]),
	.B(receive_reg_RNO_0_Z[20]),
	.C(N_1484_i),
	.Y(receive_N_5_1_i)
);
defparam \receive_reg_RNO[20] .INIT=8'hA3;
// @26:172
  CFG4 \UART_TX_State_ns_0[1]  (
	.A(UART_TX_State_ns_0_a2_1_1_Z[1]),
	.B(N_6162),
	.C(un1_UART_TX_State_5_0_a2_0_a2_Z),
	.D(UART_TX_State_ns_0_tz_0_Z[1]),
	.Y(UART_TX_State_ns[1])
);
defparam \UART_TX_State_ns_0[1] .INIT=16'hC080;
// @26:172
  CFG3 byte_counter_n1 (
	.A(byte_counter_Z[0]),
	.B(byte_counterlde_0_0),
	.C(byte_counter_Z[1]),
	.Y(byte_counter_n1_Z)
);
defparam byte_counter_n1.INIT=8'h12;
// @26:172
  CFG3 byte_counter_n3 (
	.A(byte_counter_Z[3]),
	.B(byte_counter_c2_Z),
	.C(byte_counterlde_0_0),
	.Y(byte_counter_n3_Z)
);
defparam byte_counter_n3.INIT=8'h06;
// @26:237
  CFG4 \rxrow_6[2]  (
	.A(rxrow_2_Z[2]),
	.B(rxrow_2_Z[1]),
	.C(status_reg_0_sqmuxa_Z),
	.D(CO0_0),
	.Y(rxrow_6_Z[2])
);
defparam \rxrow_6[2] .INIT=16'h060A;
// @26:172
  CFG4 \row_RNO[3]  (
	.A(N_1841),
	.B(N_82_i),
	.C(UART_TX_State_Z[2]),
	.D(row_2_Z[3]),
	.Y(N_6150_i)
);
defparam \row_RNO[3] .INIT=16'h2A15;
// @26:172
  CFG4 \row_RNO[2]  (
	.A(N_1830),
	.B(N_82_i),
	.C(UART_TX_State_Z[2]),
	.D(row_2_Z[2]),
	.Y(N_6151_i)
);
defparam \row_RNO[2] .INIT=16'h2F10;
// @26:346
  CFG4 \receive_reg_7_1_0[21]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_0_0_Z[21]),
	.C(receive_reg_Z[21]),
	.D(receive_reg_7_1_0_a2_3_0_Z[21]),
	.Y(receive_reg_7[21])
);
defparam \receive_reg_7_1_0[21] .INIT=16'hDCCC;
// @26:346
  CFG4 \receive_reg_7_1_0[19]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_0_0_Z[19]),
	.C(receive_reg_Z[19]),
	.D(receive_reg_7_1_0_a2_3_0_Z[21]),
	.Y(receive_reg_7[19])
);
defparam \receive_reg_7_1_0[19] .INIT=16'hDCCC;
// @26:346
  CFG4 \receive_reg_7_1_0[17]  (
	.A(N_1484_i),
	.B(receive_reg_7_1_0_0_Z[17]),
	.C(receive_reg_Z[17]),
	.D(receive_reg_7_1_0_a2_3_0_Z[21]),
	.Y(receive_reg_7[17])
);
defparam \receive_reg_7_1_0[17] .INIT=16'hDCCC;
// @26:172
  CFG4 \UART_TX_State_ns_0[5]  (
	.A(UART_TX_State_Z[2]),
	.B(UART_TX_State_ns_0_tz_0_Z[5]),
	.C(N_82),
	.D(N_6162),
	.Y(UART_TX_State_ns[5])
);
defparam \UART_TX_State_ns_0[5] .INIT=16'hCE00;
// @26:172
  CFG4 byte_counter_n4 (
	.A(byte_counter_Z[3]),
	.B(byte_counter_Z[4]),
	.C(byte_counterlde_0_0),
	.D(byte_counter_c2_Z),
	.Y(byte_counter_n4_Z)
);
defparam byte_counter_n4.INIT=16'h060C;
// @26:172
  CFG4 \row_RNO[4]  (
	.A(N_1841),
	.B(status_reg_0_sqmuxa_1),
	.C(row_2_Z[3]),
	.D(row_2_Z[4]),
	.Y(N_6149_i)
);
defparam \row_RNO[4] .INIT=16'h2310;
// @26:172
  CFG2 \byte_counter_RNO[0]  (
	.A(byte_counterlde_0_0),
	.B(byte_counter_Z[0]),
	.Y(N_5892_i)
);
defparam \byte_counter_RNO[0] .INIT=4'h1;
// @26:172
  CFG4 \UART_TX_State_RNO[1]  (
	.A(UART_TX_State_Z[1]),
	.B(UART_TX_State_ns_i_0_0_Z[4]),
	.C(N_82),
	.D(N_6162),
	.Y(N_70_i)
);
defparam \UART_TX_State_RNO[1] .INIT=16'h3200;
// @26:143
  UART_TX c_TX (
	.UART_TX_State_0(UART_TX_State_Z[0]),
	.tx_reg(tx_reg_Z[7:0]),
	.LED_FPGA_LOADED(LED_FPGA_LOADED),
	.TX_start(TX_start),
	.gap_countere(gap_countere),
	.gap_counter_lcry(gap_counter_lcry),
	.un1_count_clk_cry_30_i(un1_count_clk_cry_30_i),
	.un1_count_clk_cry_30_S(un1_count_clk_cry_30_S),
	.un1_count_clk_cry_29_S(un1_count_clk_cry_29_S),
	.un1_count_clk_cry_28_S(un1_count_clk_cry_28_S),
	.un1_count_clk_cry_27_S(un1_count_clk_cry_27_S),
	.un1_count_clk_cry_26_S(un1_count_clk_cry_26_S),
	.un1_count_clk_cry_25_S(un1_count_clk_cry_25_S),
	.un1_count_clk_cry_24_S(un1_count_clk_cry_24_S),
	.un1_count_clk_cry_23_S(un1_count_clk_cry_23_S),
	.un1_count_clk_cry_22_S(un1_count_clk_cry_22_S),
	.un1_count_clk_cry_21_S(un1_count_clk_cry_21_S),
	.un1_count_clk_cry_20_S(un1_count_clk_cry_20_S),
	.un1_count_clk_cry_19_S(un1_count_clk_cry_19_S),
	.un1_count_clk_cry_18_S(un1_count_clk_cry_18_S),
	.un1_count_clk_cry_17_S(un1_count_clk_cry_17_S),
	.un1_count_clk_cry_16_S(un1_count_clk_cry_16_S),
	.un1_count_clk_cry_15_S(un1_count_clk_cry_15_S),
	.un1_count_clk_cry_14_S(un1_count_clk_cry_14_S),
	.un1_count_clk_cry_13_S(un1_count_clk_cry_13_S),
	.un1_count_clk_cry_12_S(un1_count_clk_cry_12_S),
	.un1_count_clk_cry_11_S(un1_count_clk_cry_11_S),
	.un1_count_clk_cry_10_S(un1_count_clk_cry_10_S),
	.un1_count_clk_cry_9_S(un1_count_clk_cry_9_S),
	.un1_count_clk_cry_8_S(un1_count_clk_cry_8_S),
	.un1_count_clk_cry_7_S(un1_count_clk_cry_7_S),
	.un1_count_clk_cry_6_S(un1_count_clk_cry_6_S),
	.un1_count_clk_cry_5_S(un1_count_clk_cry_5_S),
	.un1_count_clk_cry_4_S(un1_count_clk_cry_4_S),
	.un1_count_clk_cry_3_S(un1_count_clk_cry_3_S),
	.un1_count_clk_cry_2_S(un1_count_clk_cry_2_S),
	.un1_count_clk_cry_1_S(un1_count_clk_cry_1_S),
	.un1_count_clk_cry_0_Y(un1_count_clk_cry_0_Y),
	.TX_finish(TX_finish),
	.TX_busy(TX_busy),
	.TM_TXD_c(TM_TXD_c),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst)
);
// @26:152
  UART_RX c_RX (
	.rx_reg(rx_reg[7:0]),
	.config_baud_reg(config_baud_reg_Z[30:0]),
	.un1_count_clk_cry_0_Y(un1_count_clk_cry_0_Y),
	.un1_count_clk_cry_30_S(un1_count_clk_cry_30_S),
	.un1_count_clk_cry_29_S(un1_count_clk_cry_29_S),
	.un1_count_clk_cry_28_S(un1_count_clk_cry_28_S),
	.un1_count_clk_cry_27_S(un1_count_clk_cry_27_S),
	.un1_count_clk_cry_26_S(un1_count_clk_cry_26_S),
	.un1_count_clk_cry_25_S(un1_count_clk_cry_25_S),
	.un1_count_clk_cry_24_S(un1_count_clk_cry_24_S),
	.un1_count_clk_cry_23_S(un1_count_clk_cry_23_S),
	.un1_count_clk_cry_22_S(un1_count_clk_cry_22_S),
	.un1_count_clk_cry_21_S(un1_count_clk_cry_21_S),
	.un1_count_clk_cry_20_S(un1_count_clk_cry_20_S),
	.un1_count_clk_cry_19_S(un1_count_clk_cry_19_S),
	.un1_count_clk_cry_18_S(un1_count_clk_cry_18_S),
	.un1_count_clk_cry_17_S(un1_count_clk_cry_17_S),
	.un1_count_clk_cry_16_S(un1_count_clk_cry_16_S),
	.un1_count_clk_cry_15_S(un1_count_clk_cry_15_S),
	.un1_count_clk_cry_14_S(un1_count_clk_cry_14_S),
	.un1_count_clk_cry_13_S(un1_count_clk_cry_13_S),
	.un1_count_clk_cry_12_S(un1_count_clk_cry_12_S),
	.un1_count_clk_cry_11_S(un1_count_clk_cry_11_S),
	.un1_count_clk_cry_10_S(un1_count_clk_cry_10_S),
	.un1_count_clk_cry_9_S(un1_count_clk_cry_9_S),
	.un1_count_clk_cry_8_S(un1_count_clk_cry_8_S),
	.un1_count_clk_cry_7_S(un1_count_clk_cry_7_S),
	.un1_count_clk_cry_6_S(un1_count_clk_cry_6_S),
	.un1_count_clk_cry_5_S(un1_count_clk_cry_5_S),
	.un1_count_clk_cry_4_S(un1_count_clk_cry_4_S),
	.un1_count_clk_cry_3_S(un1_count_clk_cry_3_S),
	.un1_count_clk_cry_2_S(un1_count_clk_cry_2_S),
	.un1_count_clk_cry_1_S(un1_count_clk_cry_1_S),
	.TM_RXD_c(TM_RXD_c),
	.RX_finish(RX_finish),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.un1_count_clk_cry_30_i(un1_count_clk_cry_30_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* telemetry */

module root (
  DAPI_RXD,
  DEVRST_N,
  F_MISO,
  IN_RXSM_LO,
  IN_RXSM_SODS,
  IN_RXSM_SOE,
  STAMP1_DRDY_SGR1,
  STAMP1_DRDY_SGR2,
  STAMP1_DRDY_TEMP,
  STAMP1_MISO,
  STAMP2_DRDY_SGR1,
  STAMP2_DRDY_SGR2,
  STAMP2_DRDY_TEMP,
  STAMP2_MISO,
  STAMP3_DRDY_SGR1,
  STAMP3_DRDY_SGR2,
  STAMP3_DRDY_TEMP,
  STAMP3_MISO,
  STAMP4_DRDY_SGR1,
  STAMP4_DRDY_SGR2,
  STAMP4_DRDY_TEMP,
  STAMP4_MISO,
  STAMP5_DRDY_SGR1,
  STAMP5_DRDY_SGR2,
  STAMP5_DRDY_TEMP,
  STAMP5_MISO,
  STAMP6_DRDY_SGR1,
  STAMP6_DRDY_SGR2,
  STAMP6_DRDY_TEMP,
  STAMP6_MISO,
  TM_RXD,
  DAPI_RTS,
  DAPI_TXD,
  F_CLK,
  F_CS1,
  F_CS2,
  F_MOSI,
  LED_FPGA_LOADED,
  LED_HB_MEMSYNC,
  LED_HB_MSS,
  LED_RECORDING,
  OUT_ADC_START,
  PORT_A,
  PORT_B,
  STAMP1_CS_SGR1,
  STAMP1_CS_SGR2,
  STAMP1_CS_TEMP,
  STAMP1_MOSI,
  STAMP1_SCLK,
  STAMP2_CS_SGR1,
  STAMP2_CS_SGR2,
  STAMP2_CS_TEMP,
  STAMP2_MOSI,
  STAMP2_SCLK,
  STAMP3_CS_SGR1,
  STAMP3_CS_SGR2,
  STAMP3_CS_TEMP,
  STAMP3_MOSI,
  STAMP3_SCLK,
  STAMP4_CS_SGR1,
  STAMP4_CS_SGR2,
  STAMP4_CS_TEMP,
  STAMP4_MOSI,
  STAMP4_SCLK,
  STAMP5_CS_SGR1,
  STAMP5_CS_SGR2,
  STAMP5_CS_TEMP,
  STAMP5_MOSI,
  STAMP5_SCLK,
  STAMP6_CS_SGR1,
  STAMP6_CS_SGR2,
  STAMP6_CS_TEMP,
  STAMP6_MOSI,
  STAMP6_SCLK,
  TM_TXD,
  IO_WP
)
;
input DAPI_RXD ;
input DEVRST_N ;
input F_MISO ;
input IN_RXSM_LO ;
input IN_RXSM_SODS ;
input IN_RXSM_SOE ;
input STAMP1_DRDY_SGR1 ;
input STAMP1_DRDY_SGR2 ;
input STAMP1_DRDY_TEMP ;
input STAMP1_MISO ;
input STAMP2_DRDY_SGR1 ;
input STAMP2_DRDY_SGR2 ;
input STAMP2_DRDY_TEMP ;
input STAMP2_MISO ;
input STAMP3_DRDY_SGR1 ;
input STAMP3_DRDY_SGR2 ;
input STAMP3_DRDY_TEMP ;
input STAMP3_MISO ;
input STAMP4_DRDY_SGR1 ;
input STAMP4_DRDY_SGR2 ;
input STAMP4_DRDY_TEMP ;
input STAMP4_MISO ;
input STAMP5_DRDY_SGR1 ;
input STAMP5_DRDY_SGR2 ;
input STAMP5_DRDY_TEMP ;
input STAMP5_MISO ;
input STAMP6_DRDY_SGR1 ;
input STAMP6_DRDY_SGR2 ;
input STAMP6_DRDY_TEMP ;
input STAMP6_MISO ;
input TM_RXD ;
output DAPI_RTS ;
output DAPI_TXD ;
output F_CLK ;
output F_CS1 ;
output F_CS2 ;
output F_MOSI ;
output LED_FPGA_LOADED ;
output LED_HB_MEMSYNC ;
output LED_HB_MSS ;
output LED_RECORDING ;
output OUT_ADC_START ;
output PORT_A ;
output PORT_B ;
output STAMP1_CS_SGR1 ;
output STAMP1_CS_SGR2 ;
output STAMP1_CS_TEMP ;
output STAMP1_MOSI ;
output STAMP1_SCLK ;
output STAMP2_CS_SGR1 ;
output STAMP2_CS_SGR2 ;
output STAMP2_CS_TEMP ;
output STAMP2_MOSI ;
output STAMP2_SCLK ;
output STAMP3_CS_SGR1 ;
output STAMP3_CS_SGR2 ;
output STAMP3_CS_TEMP ;
output STAMP3_MOSI ;
output STAMP3_SCLK ;
output STAMP4_CS_SGR1 ;
output STAMP4_CS_SGR2 ;
output STAMP4_CS_TEMP ;
output STAMP4_MOSI ;
output STAMP4_SCLK ;
output STAMP5_CS_SGR1 ;
output STAMP5_CS_SGR2 ;
output STAMP5_CS_TEMP ;
output STAMP5_MOSI ;
output STAMP5_SCLK ;
output STAMP6_CS_SGR1 ;
output STAMP6_CS_SGR2 ;
output STAMP6_CS_TEMP ;
output STAMP6_MOSI ;
output STAMP6_SCLK ;
output TM_TXD ;
output IO_WP ;
wire DAPI_RXD ;
wire DEVRST_N ;
wire F_MISO ;
wire IN_RXSM_LO ;
wire IN_RXSM_SODS ;
wire IN_RXSM_SOE ;
wire STAMP1_DRDY_SGR1 ;
wire STAMP1_DRDY_SGR2 ;
wire STAMP1_DRDY_TEMP ;
wire STAMP1_MISO ;
wire STAMP2_DRDY_SGR1 ;
wire STAMP2_DRDY_SGR2 ;
wire STAMP2_DRDY_TEMP ;
wire STAMP2_MISO ;
wire STAMP3_DRDY_SGR1 ;
wire STAMP3_DRDY_SGR2 ;
wire STAMP3_DRDY_TEMP ;
wire STAMP3_MISO ;
wire STAMP4_DRDY_SGR1 ;
wire STAMP4_DRDY_SGR2 ;
wire STAMP4_DRDY_TEMP ;
wire STAMP4_MISO ;
wire STAMP5_DRDY_SGR1 ;
wire STAMP5_DRDY_SGR2 ;
wire STAMP5_DRDY_TEMP ;
wire STAMP5_MISO ;
wire STAMP6_DRDY_SGR1 ;
wire STAMP6_DRDY_SGR2 ;
wire STAMP6_DRDY_TEMP ;
wire STAMP6_MISO ;
wire TM_RXD ;
wire DAPI_RTS ;
wire DAPI_TXD ;
wire F_CLK ;
wire F_CS1 ;
wire F_CS2 ;
wire F_MOSI ;
wire LED_FPGA_LOADED ;
wire LED_HB_MEMSYNC ;
wire LED_HB_MSS ;
wire LED_RECORDING ;
wire OUT_ADC_START ;
wire PORT_A ;
wire PORT_B ;
wire STAMP1_CS_SGR1 ;
wire STAMP1_CS_SGR2 ;
wire STAMP1_CS_TEMP ;
wire STAMP1_MOSI ;
wire STAMP1_SCLK ;
wire STAMP2_CS_SGR1 ;
wire STAMP2_CS_SGR2 ;
wire STAMP2_CS_TEMP ;
wire STAMP2_MOSI ;
wire STAMP2_SCLK ;
wire STAMP3_CS_SGR1 ;
wire STAMP3_CS_SGR2 ;
wire STAMP3_CS_TEMP ;
wire STAMP3_MOSI ;
wire STAMP3_SCLK ;
wire STAMP4_CS_SGR1 ;
wire STAMP4_CS_SGR2 ;
wire STAMP4_CS_TEMP ;
wire STAMP4_MOSI ;
wire STAMP4_SCLK ;
wire STAMP5_CS_SGR1 ;
wire STAMP5_CS_SGR2 ;
wire STAMP5_CS_TEMP ;
wire STAMP5_MOSI ;
wire STAMP5_SCLK ;
wire STAMP6_CS_SGR1 ;
wire STAMP6_CS_SGR2 ;
wire STAMP6_CS_TEMP ;
wire STAMP6_MOSI ;
wire STAMP6_SCLK ;
wire TM_TXD ;
<<<<<<< HEAD
wire IO_WP ;
wire [31:0] MSS_STAMP_1_PRDATA;
wire [31:0] MSS_STAMP_2_PRDATA;
wire [31:0] MSS_STAMP_3_PRDATA;
wire [31:0] MSS_STAMP_4_PRDATA;
wire [31:0] MSS_STAMP_5_PRDATA;
wire [31:0] MSS_STAMP_PRDATA;
wire [11:0] MSS_STAMP_PADDR;
wire [31:0] MSS_STAMP_PWDATA;
=======
wire [31:0] MSS_STAMP_UND_TELEMETRY_1_PRDATA;
wire [31:0] MSS_STAMP_UND_TELEMETRY_2_PRDATA;
wire [31:0] MSS_STAMP_UND_TELEMETRY_3_PRDATA;
wire [31:0] MSS_STAMP_UND_TELEMETRY_4_PRDATA;
wire [31:0] MSS_STAMP_UND_TELEMETRY_5_PRDATA;
wire [31:0] MSS_STAMP_UND_TELEMETRY_6_PRDATA;
wire [31:0] MSS_STAMP_UND_TELEMETRY_PRDATA;
wire [11:0] MSS_STAMP_UND_TELEMETRY_PADDR;
wire [31:0] MSS_STAMP_UND_TELEMETRY_PWDATA;
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
wire GND ;
wire MSS_MSS_READY ;
wire MSS_INIT_DONE ;
wire VCC ;
wire STAMP1_new_avail ;
wire STAMP2_new_avail ;
wire MSS_STAMP_UND_TELEMETRY_1_PREADY ;
wire STAMP3_new_avail ;
wire MSS_STAMP_UND_TELEMETRY_2_PREADY ;
wire STAMP4_new_avail ;
wire MSS_STAMP_UND_TELEMETRY_3_PREADY ;
wire STAMP5_new_avail ;
wire MSS_STAMP_UND_TELEMETRY_4_PREADY ;
wire STAMP6_new_avail ;
wire MSS_STAMP_UND_TELEMETRY_5_PREADY ;
wire telemetry_0_INTERRUPT ;
wire MSS_STAMP_UND_TELEMETRY_6_PREADY ;
wire MSS_STAMP_UND_TELEMETRY_PREADY ;
wire MSS_FIC_0_CLK ;
wire MSS_STAMP_UND_TELEMETRY_PENABLE ;
wire MSS_STAMP_UND_TELEMETRY_1_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_PWRITE ;
wire MSS_STAMP_UND_TELEMETRY_2_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_3_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_4_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_5_PSELx ;
wire MSS_STAMP_UND_TELEMETRY_6_PSELx ;
wire mosi_1 ;
wire mosi_1_0 ;
wire mosi_1_1 ;
wire mosi_1_2 ;
wire mosi_1_3 ;
wire mosi_1_4 ;
wire LED_FPGA_LOADED_arst ;
wire NN_1 ;
wire MSS_POWER_ON_RESET_N ;
wire MSS_STAMP_UND_TELEMETRY_PSELx ;
wire STAMP1_un14_paddr_i_0 ;
wire DAPI_RXD_c ;
wire F_MISO_c ;
wire IN_RXSM_LO_c ;
wire IN_RXSM_SODS_c ;
wire IN_RXSM_SOE_c ;
wire STAMP1_DRDY_SGR1_c ;
wire STAMP1_DRDY_SGR2_c ;
wire STAMP1_DRDY_TEMP_c ;
wire STAMP1_MISO_c ;
wire STAMP2_DRDY_SGR1_c ;
wire STAMP2_DRDY_SGR2_c ;
wire STAMP2_DRDY_TEMP_c ;
wire STAMP2_MISO_c ;
wire STAMP3_DRDY_SGR1_c ;
wire STAMP3_DRDY_SGR2_c ;
wire STAMP3_DRDY_TEMP_c ;
wire STAMP3_MISO_c ;
wire STAMP4_DRDY_SGR1_c ;
wire STAMP4_DRDY_SGR2_c ;
wire STAMP4_DRDY_TEMP_c ;
wire STAMP4_MISO_c ;
wire STAMP5_DRDY_SGR1_c ;
wire STAMP5_DRDY_SGR2_c ;
wire STAMP5_DRDY_TEMP_c ;
wire STAMP5_MISO_c ;
wire STAMP6_DRDY_SGR1_c ;
wire STAMP6_DRDY_SGR2_c ;
wire STAMP6_DRDY_TEMP_c ;
wire STAMP6_MISO_c ;
wire TM_RXD_c ;
wire IO_WP_c ;
wire DAPI_RTS_c ;
wire DAPI_TXD_c ;
wire F_CLK_c ;
wire F_CS1_c ;
wire F_CS2_c ;
wire F_MOSI_c ;
wire LED_HB_MEMSYNC_c ;
wire LED_HB_MSS_c ;
wire LED_RECORDING_c ;
wire OUT_ADC_START_c ;
wire STAMP1_CS_SGR1_c ;
wire STAMP1_CS_SGR2_c ;
wire STAMP1_CS_TEMP_c ;
wire STAMP1_SCLK_c ;
wire STAMP2_CS_SGR1_c ;
wire STAMP2_CS_SGR2_c ;
wire STAMP2_CS_TEMP_c ;
wire STAMP2_SCLK_c ;
wire STAMP3_CS_SGR1_c ;
wire STAMP3_CS_SGR2_c ;
wire STAMP3_CS_TEMP_c ;
wire STAMP3_SCLK_c ;
wire STAMP4_CS_SGR1_c ;
wire STAMP4_CS_SGR2_c ;
wire STAMP4_CS_TEMP_c ;
wire STAMP4_SCLK_c ;
wire STAMP5_CS_SGR1_c ;
wire STAMP5_CS_SGR2_c ;
wire STAMP5_CS_TEMP_c ;
wire STAMP5_SCLK_c ;
wire STAMP6_CS_SGR1_c ;
wire STAMP6_CS_SGR2_c ;
wire STAMP6_CS_TEMP_c ;
wire STAMP6_SCLK_c ;
wire TM_TXD_c ;
wire STAMP1_un56_paddr_5 ;
wire STAMP1_N_292 ;
wire STAMP1_un56_paddr_2_0_0_0 ;
wire mosi_cl_4 ;
wire mosi_cl_3 ;
wire mosi_cl_2 ;
wire mosi_cl_1 ;
wire mosi_cl_0 ;
wire mosi_cl ;
  CLKINT AND3_0_RNILQT1 (
	.Y(LED_FPGA_LOADED_arst),
	.A(NN_1)
);
// @27:21
  INBUF DAPI_RXD_ibuf (
	.Y(DAPI_RXD_c),
	.PAD(DAPI_RXD)
);
// @27:23
  INBUF F_MISO_ibuf (
	.Y(F_MISO_c),
	.PAD(F_MISO)
);
// @27:24
  INBUF IN_RXSM_LO_ibuf (
	.Y(IN_RXSM_LO_c),
	.PAD(IN_RXSM_LO)
);
// @27:25
  INBUF IN_RXSM_SODS_ibuf (
	.Y(IN_RXSM_SODS_c),
	.PAD(IN_RXSM_SODS)
);
// @27:26
  INBUF IN_RXSM_SOE_ibuf (
	.Y(IN_RXSM_SOE_c),
	.PAD(IN_RXSM_SOE)
);
<<<<<<< HEAD
// @24:27
=======
// @27:27
  INBUF IN_WP_ibuf (
	.Y(IN_WP_c),
	.PAD(IN_WP)
);
// @27:28
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP1_DRDY_SGR1_ibuf (
	.Y(STAMP1_DRDY_SGR1_c),
	.PAD(STAMP1_DRDY_SGR1)
);
<<<<<<< HEAD
// @24:28
=======
// @27:29
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP1_DRDY_SGR2_ibuf (
	.Y(STAMP1_DRDY_SGR2_c),
	.PAD(STAMP1_DRDY_SGR2)
);
<<<<<<< HEAD
// @24:29
=======
// @27:30
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP1_DRDY_TEMP_ibuf (
	.Y(STAMP1_DRDY_TEMP_c),
	.PAD(STAMP1_DRDY_TEMP)
);
<<<<<<< HEAD
// @24:30
=======
// @27:31
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP1_MISO_ibuf (
	.Y(STAMP1_MISO_c),
	.PAD(STAMP1_MISO)
);
<<<<<<< HEAD
// @24:31
=======
// @27:32
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP2_DRDY_SGR1_ibuf (
	.Y(STAMP2_DRDY_SGR1_c),
	.PAD(STAMP2_DRDY_SGR1)
);
<<<<<<< HEAD
// @24:32
=======
// @27:33
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP2_DRDY_SGR2_ibuf (
	.Y(STAMP2_DRDY_SGR2_c),
	.PAD(STAMP2_DRDY_SGR2)
);
<<<<<<< HEAD
// @24:33
=======
// @27:34
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP2_DRDY_TEMP_ibuf (
	.Y(STAMP2_DRDY_TEMP_c),
	.PAD(STAMP2_DRDY_TEMP)
);
<<<<<<< HEAD
// @24:34
=======
// @27:35
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP2_MISO_ibuf (
	.Y(STAMP2_MISO_c),
	.PAD(STAMP2_MISO)
);
<<<<<<< HEAD
// @24:35
=======
// @27:36
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP3_DRDY_SGR1_ibuf (
	.Y(STAMP3_DRDY_SGR1_c),
	.PAD(STAMP3_DRDY_SGR1)
);
<<<<<<< HEAD
// @24:36
=======
// @27:37
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP3_DRDY_SGR2_ibuf (
	.Y(STAMP3_DRDY_SGR2_c),
	.PAD(STAMP3_DRDY_SGR2)
);
<<<<<<< HEAD
// @24:37
=======
// @27:38
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP3_DRDY_TEMP_ibuf (
	.Y(STAMP3_DRDY_TEMP_c),
	.PAD(STAMP3_DRDY_TEMP)
);
<<<<<<< HEAD
// @24:38
=======
// @27:39
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP3_MISO_ibuf (
	.Y(STAMP3_MISO_c),
	.PAD(STAMP3_MISO)
);
<<<<<<< HEAD
// @24:39
=======
// @27:40
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP4_DRDY_SGR1_ibuf (
	.Y(STAMP4_DRDY_SGR1_c),
	.PAD(STAMP4_DRDY_SGR1)
);
<<<<<<< HEAD
// @24:40
=======
// @27:41
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP4_DRDY_SGR2_ibuf (
	.Y(STAMP4_DRDY_SGR2_c),
	.PAD(STAMP4_DRDY_SGR2)
);
<<<<<<< HEAD
// @24:41
=======
// @27:42
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP4_DRDY_TEMP_ibuf (
	.Y(STAMP4_DRDY_TEMP_c),
	.PAD(STAMP4_DRDY_TEMP)
);
<<<<<<< HEAD
// @24:42
=======
// @27:43
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP4_MISO_ibuf (
	.Y(STAMP4_MISO_c),
	.PAD(STAMP4_MISO)
);
<<<<<<< HEAD
// @24:43
=======
// @27:44
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP5_DRDY_SGR1_ibuf (
	.Y(STAMP5_DRDY_SGR1_c),
	.PAD(STAMP5_DRDY_SGR1)
);
<<<<<<< HEAD
// @24:44
=======
// @27:45
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP5_DRDY_SGR2_ibuf (
	.Y(STAMP5_DRDY_SGR2_c),
	.PAD(STAMP5_DRDY_SGR2)
);
<<<<<<< HEAD
// @24:45
=======
// @27:46
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP5_DRDY_TEMP_ibuf (
	.Y(STAMP5_DRDY_TEMP_c),
	.PAD(STAMP5_DRDY_TEMP)
);
<<<<<<< HEAD
// @24:46
=======
// @27:47
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP5_MISO_ibuf (
	.Y(STAMP5_MISO_c),
	.PAD(STAMP5_MISO)
);
<<<<<<< HEAD
// @24:47
=======
// @27:48
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP6_DRDY_SGR1_ibuf (
	.Y(STAMP6_DRDY_SGR1_c),
	.PAD(STAMP6_DRDY_SGR1)
);
<<<<<<< HEAD
// @24:48
=======
// @27:49
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP6_DRDY_SGR2_ibuf (
	.Y(STAMP6_DRDY_SGR2_c),
	.PAD(STAMP6_DRDY_SGR2)
);
<<<<<<< HEAD
// @24:49
=======
// @27:50
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP6_DRDY_TEMP_ibuf (
	.Y(STAMP6_DRDY_TEMP_c),
	.PAD(STAMP6_DRDY_TEMP)
);
<<<<<<< HEAD
// @24:50
=======
// @27:51
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF STAMP6_MISO_ibuf (
	.Y(STAMP6_MISO_c),
	.PAD(STAMP6_MISO)
);
<<<<<<< HEAD
// @24:51
=======
// @27:52
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  INBUF TM_RXD_ibuf (
	.Y(TM_RXD_c),
	.PAD(TM_RXD)
);
<<<<<<< HEAD
// @24:98
  OUTBUF IO_WP_obuf (
	.PAD(IO_WP),
	.D(IO_WP_c)
);
// @24:53
=======
// @27:54
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF DAPI_RTS_obuf (
	.PAD(DAPI_RTS),
	.D(DAPI_RTS_c)
);
<<<<<<< HEAD
// @24:54
=======
// @27:55
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF DAPI_TXD_obuf (
	.PAD(DAPI_TXD),
	.D(DAPI_TXD_c)
);
<<<<<<< HEAD
// @24:55
=======
// @27:56
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF F_CLK_obuf (
	.PAD(F_CLK),
	.D(F_CLK_c)
);
<<<<<<< HEAD
// @24:56
=======
// @27:57
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF F_CS1_obuf (
	.PAD(F_CS1),
	.D(F_CS1_c)
);
<<<<<<< HEAD
// @24:57
=======
// @27:58
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF F_CS2_obuf (
	.PAD(F_CS2),
	.D(F_CS2_c)
);
<<<<<<< HEAD
// @24:58
=======
// @27:59
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF F_MOSI_obuf (
	.PAD(F_MOSI),
	.D(F_MOSI_c)
);
<<<<<<< HEAD
// @24:59
=======
// @27:60
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF LED_FPGA_LOADED_obuf (
	.PAD(LED_FPGA_LOADED),
	.D(NN_1)
);
<<<<<<< HEAD
// @24:60
=======
// @27:61
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF LED_HB_MEMSYNC_obuf (
	.PAD(LED_HB_MEMSYNC),
	.D(LED_HB_MEMSYNC_c)
);
<<<<<<< HEAD
// @24:61
=======
// @27:62
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF LED_HB_MSS_obuf (
	.PAD(LED_HB_MSS),
	.D(LED_HB_MSS_c)
);
<<<<<<< HEAD
// @24:62
=======
// @27:63
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF LED_RECORDING_obuf (
	.PAD(LED_RECORDING),
	.D(LED_RECORDING_c)
);
<<<<<<< HEAD
// @24:63
=======
// @27:64
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF OUT_ADC_START_obuf (
	.PAD(OUT_ADC_START),
	.D(OUT_ADC_START_c)
);
<<<<<<< HEAD
// @24:64
=======
// @27:65
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF PORT_A_obuf (
	.PAD(PORT_A),
	.D(GND)
);
<<<<<<< HEAD
// @24:65
=======
// @27:66
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF PORT_B_obuf (
	.PAD(PORT_B),
	.D(GND)
);
<<<<<<< HEAD
// @24:66
=======
// @27:67
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP1_CS_SGR1_obuf (
	.PAD(STAMP1_CS_SGR1),
	.D(STAMP1_CS_SGR1_c)
);
<<<<<<< HEAD
// @24:67
=======
// @27:68
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP1_CS_SGR2_obuf (
	.PAD(STAMP1_CS_SGR2),
	.D(STAMP1_CS_SGR2_c)
);
<<<<<<< HEAD
// @24:68
=======
// @27:69
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP1_CS_TEMP_obuf (
	.PAD(STAMP1_CS_TEMP),
	.D(STAMP1_CS_TEMP_c)
);
<<<<<<< HEAD
// @24:69
=======
// @27:70
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  TRIBUFF STAMP1_MOSI_obuft (
	.PAD(STAMP1_MOSI),
	.D(mosi_1),
	.E(mosi_cl)
);
<<<<<<< HEAD
// @24:70
=======
// @27:71
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP1_SCLK_obuf (
	.PAD(STAMP1_SCLK),
	.D(STAMP1_SCLK_c)
);
<<<<<<< HEAD
// @24:71
=======
// @27:72
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP2_CS_SGR1_obuf (
	.PAD(STAMP2_CS_SGR1),
	.D(STAMP2_CS_SGR1_c)
);
<<<<<<< HEAD
// @24:72
=======
// @27:73
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP2_CS_SGR2_obuf (
	.PAD(STAMP2_CS_SGR2),
	.D(STAMP2_CS_SGR2_c)
);
<<<<<<< HEAD
// @24:73
=======
// @27:74
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP2_CS_TEMP_obuf (
	.PAD(STAMP2_CS_TEMP),
	.D(STAMP2_CS_TEMP_c)
);
<<<<<<< HEAD
// @24:74
=======
// @27:75
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  TRIBUFF STAMP2_MOSI_obuft (
	.PAD(STAMP2_MOSI),
	.D(mosi_1_0),
	.E(mosi_cl_0)
);
<<<<<<< HEAD
// @24:75
=======
// @27:76
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP2_SCLK_obuf (
	.PAD(STAMP2_SCLK),
	.D(STAMP2_SCLK_c)
);
<<<<<<< HEAD
// @24:76
=======
// @27:77
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP3_CS_SGR1_obuf (
	.PAD(STAMP3_CS_SGR1),
	.D(STAMP3_CS_SGR1_c)
);
<<<<<<< HEAD
// @24:77
=======
// @27:78
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP3_CS_SGR2_obuf (
	.PAD(STAMP3_CS_SGR2),
	.D(STAMP3_CS_SGR2_c)
);
<<<<<<< HEAD
// @24:78
=======
// @27:79
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP3_CS_TEMP_obuf (
	.PAD(STAMP3_CS_TEMP),
	.D(STAMP3_CS_TEMP_c)
);
<<<<<<< HEAD
// @24:79
=======
// @27:80
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  TRIBUFF STAMP3_MOSI_obuft (
	.PAD(STAMP3_MOSI),
	.D(mosi_1_1),
	.E(mosi_cl_1)
);
<<<<<<< HEAD
// @24:80
=======
// @27:81
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP3_SCLK_obuf (
	.PAD(STAMP3_SCLK),
	.D(STAMP3_SCLK_c)
);
<<<<<<< HEAD
// @24:81
=======
// @27:82
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP4_CS_SGR1_obuf (
	.PAD(STAMP4_CS_SGR1),
	.D(STAMP4_CS_SGR1_c)
);
<<<<<<< HEAD
// @24:82
=======
// @27:83
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP4_CS_SGR2_obuf (
	.PAD(STAMP4_CS_SGR2),
	.D(STAMP4_CS_SGR2_c)
);
<<<<<<< HEAD
// @24:83
=======
// @27:84
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP4_CS_TEMP_obuf (
	.PAD(STAMP4_CS_TEMP),
	.D(STAMP4_CS_TEMP_c)
);
<<<<<<< HEAD
// @24:84
=======
// @27:85
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  TRIBUFF STAMP4_MOSI_obuft (
	.PAD(STAMP4_MOSI),
	.D(mosi_1_2),
	.E(mosi_cl_2)
);
<<<<<<< HEAD
// @24:85
=======
// @27:86
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP4_SCLK_obuf (
	.PAD(STAMP4_SCLK),
	.D(STAMP4_SCLK_c)
);
<<<<<<< HEAD
// @24:86
=======
// @27:87
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP5_CS_SGR1_obuf (
	.PAD(STAMP5_CS_SGR1),
	.D(STAMP5_CS_SGR1_c)
);
<<<<<<< HEAD
// @24:87
=======
// @27:88
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP5_CS_SGR2_obuf (
	.PAD(STAMP5_CS_SGR2),
	.D(STAMP5_CS_SGR2_c)
);
<<<<<<< HEAD
// @24:88
=======
// @27:89
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP5_CS_TEMP_obuf (
	.PAD(STAMP5_CS_TEMP),
	.D(STAMP5_CS_TEMP_c)
);
<<<<<<< HEAD
// @24:89
=======
// @27:90
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  TRIBUFF STAMP5_MOSI_obuft (
	.PAD(STAMP5_MOSI),
	.D(mosi_1_3),
	.E(mosi_cl_3)
);
<<<<<<< HEAD
// @24:90
=======
// @27:91
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP5_SCLK_obuf (
	.PAD(STAMP5_SCLK),
	.D(STAMP5_SCLK_c)
);
<<<<<<< HEAD
// @24:91
=======
// @27:92
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP6_CS_SGR1_obuf (
	.PAD(STAMP6_CS_SGR1),
	.D(STAMP6_CS_SGR1_c)
);
<<<<<<< HEAD
// @24:92
=======
// @27:93
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP6_CS_SGR2_obuf (
	.PAD(STAMP6_CS_SGR2),
	.D(STAMP6_CS_SGR2_c)
);
<<<<<<< HEAD
// @24:93
=======
// @27:94
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP6_CS_TEMP_obuf (
	.PAD(STAMP6_CS_TEMP),
	.D(STAMP6_CS_TEMP_c)
);
<<<<<<< HEAD
// @24:94
=======
// @27:95
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  TRIBUFF STAMP6_MOSI_obuft (
	.PAD(STAMP6_MOSI),
	.D(mosi_1_4),
	.E(mosi_cl_4)
);
<<<<<<< HEAD
// @24:95
=======
// @27:96
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF STAMP6_SCLK_obuf (
	.PAD(STAMP6_SCLK),
	.D(STAMP6_SCLK_c)
);
<<<<<<< HEAD
// @24:96
=======
// @27:97
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  OUTBUF TM_TXD_obuf (
	.PAD(TM_TXD),
	.D(TM_TXD_c)
);
<<<<<<< HEAD
// @24:514
=======
// @27:531
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  AND3 AND3_0 (
	.Y(NN_1),
	.A(MSS_POWER_ON_RESET_N),
	.B(MSS_MSS_READY),
	.C(MSS_INIT_DONE)
);
<<<<<<< HEAD
// @24:524
  root_sb MSS (
	.MSS_STAMP_PADDR(MSS_STAMP_PADDR[11:0]),
	.MSS_STAMP_PWDATA(MSS_STAMP_PWDATA[31:0]),
	.MSS_STAMP_2_PRDATA(MSS_STAMP_2_PRDATA[31:0]),
	.MSS_STAMP_PRDATA(MSS_STAMP_PRDATA[31:0]),
	.MSS_STAMP_4_PRDATA(MSS_STAMP_4_PRDATA[31:0]),
	.MSS_STAMP_5_PRDATA(MSS_STAMP_5_PRDATA[31:0]),
	.MSS_STAMP_1_PRDATA(MSS_STAMP_1_PRDATA[31:0]),
	.MSS_STAMP_3_PRDATA(MSS_STAMP_3_PRDATA[31:0]),
	.MSS_STAMP_PREADY(MSS_STAMP_PREADY),
	.MSS_STAMP_4_PREADY(MSS_STAMP_4_PREADY),
	.MSS_STAMP_5_PREADY(MSS_STAMP_5_PREADY),
	.MSS_STAMP_1_PREADY(MSS_STAMP_1_PREADY),
	.MSS_STAMP_3_PREADY(MSS_STAMP_3_PREADY),
	.MSS_STAMP_2_PREADY(MSS_STAMP_2_PREADY),
	.IO_WP_c(IO_WP_c),
	.MSS_STAMP_PENABLE(MSS_STAMP_PENABLE),
	.MSS_STAMP_PWRITE(MSS_STAMP_PWRITE),
=======
// @27:541
  root_sb MSS (
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_4_PRDATA(MSS_STAMP_UND_TELEMETRY_4_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PRDATA(MSS_STAMP_UND_TELEMETRY_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_3_PRDATA(MSS_STAMP_UND_TELEMETRY_3_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_5_PRDATA(MSS_STAMP_UND_TELEMETRY_5_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_1_PRDATA(MSS_STAMP_UND_TELEMETRY_1_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_6_PRDATA(MSS_STAMP_UND_TELEMETRY_6_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_2_PRDATA(MSS_STAMP_UND_TELEMETRY_2_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
	.LED_HB_MSS_c(LED_HB_MSS_c),
	.LED_RECORDING_c(LED_RECORDING_c),
	.F_CS2_c(F_CS2_c),
	.F_CS1_c(F_CS1_c),
	.OUT_ADC_START_c(OUT_ADC_START_c),
	.LED_HB_MEMSYNC_c(LED_HB_MEMSYNC_c),
	.DAPI_TXD_c(DAPI_TXD_c),
	.DAPI_RTS_c(DAPI_RTS_c),
<<<<<<< HEAD
	.TM_TXD_c(TM_TXD_c),
=======
	.F_CS1_c(F_CS1_c),
	.F_CS2_c(F_CS2_c),
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
	.F_CLK_c(F_CLK_c),
	.F_MOSI_c(F_MOSI_c),
	.STAMP1_new_avail(STAMP1_new_avail),
	.STAMP2_new_avail(STAMP2_new_avail),
	.STAMP3_new_avail(STAMP3_new_avail),
	.STAMP4_new_avail(STAMP4_new_avail),
	.STAMP5_new_avail(STAMP5_new_avail),
	.STAMP6_new_avail(STAMP6_new_avail),
	.telemetry_0_INTERRUPT(telemetry_0_INTERRUPT),
	.IN_RXSM_LO_c(IN_RXSM_LO_c),
	.IN_RXSM_SOE_c(IN_RXSM_SOE_c),
	.IN_RXSM_SODS_c(IN_RXSM_SODS_c),
	.DAPI_RXD_c(DAPI_RXD_c),
	.F_MISO_c(F_MISO_c),
	.MSS_MSS_READY(MSS_MSS_READY),
	.MSS_INIT_DONE(MSS_INIT_DONE),
	.MSS_STAMP_UND_TELEMETRY_5_PSELx(MSS_STAMP_UND_TELEMETRY_5_PSELx),
	.MSS_STAMP_UND_TELEMETRY_PSELx(MSS_STAMP_UND_TELEMETRY_PSELx),
	.MSS_STAMP_UND_TELEMETRY_1_PSELx(MSS_STAMP_UND_TELEMETRY_1_PSELx),
	.MSS_STAMP_UND_TELEMETRY_2_PSELx(MSS_STAMP_UND_TELEMETRY_2_PSELx),
	.MSS_STAMP_UND_TELEMETRY_3_PSELx(MSS_STAMP_UND_TELEMETRY_3_PSELx),
	.MSS_STAMP_UND_TELEMETRY_4_PSELx(MSS_STAMP_UND_TELEMETRY_4_PSELx),
	.MSS_STAMP_UND_TELEMETRY_6_PSELx(MSS_STAMP_UND_TELEMETRY_6_PSELx),
	.MSS_STAMP_UND_TELEMETRY_PREADY(MSS_STAMP_UND_TELEMETRY_PREADY),
	.MSS_STAMP_UND_TELEMETRY_1_PREADY(MSS_STAMP_UND_TELEMETRY_1_PREADY),
	.MSS_STAMP_UND_TELEMETRY_5_PREADY(MSS_STAMP_UND_TELEMETRY_5_PREADY),
	.MSS_STAMP_UND_TELEMETRY_3_PREADY(MSS_STAMP_UND_TELEMETRY_3_PREADY),
	.MSS_STAMP_UND_TELEMETRY_2_PREADY(MSS_STAMP_UND_TELEMETRY_2_PREADY),
	.MSS_STAMP_UND_TELEMETRY_6_PREADY(MSS_STAMP_UND_TELEMETRY_6_PREADY),
	.MSS_STAMP_UND_TELEMETRY_4_PREADY(MSS_STAMP_UND_TELEMETRY_4_PREADY),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.DEVRST_N(DEVRST_N),
	.POWER_ON_RESET_N(MSS_POWER_ON_RESET_N)
);
<<<<<<< HEAD
// @24:615
=======
// @27:637
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  STAMP_10 STAMP1 (
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:0]),
	.MSS_STAMP_UND_TELEMETRY_PRDATA(MSS_STAMP_UND_TELEMETRY_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.mosi_cl(mosi_cl),
	.mosi_1(mosi_1),
	.STAMP1_SCLK_c(STAMP1_SCLK_c),
	.STAMP1_MISO_c(STAMP1_MISO_c),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.un56_paddr_2_0_0_0_1z(STAMP1_un56_paddr_2_0_0_0),
	.un56_paddr_5_1z(STAMP1_un56_paddr_5),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.N_292(STAMP1_N_292),
	.MSS_STAMP_UND_TELEMETRY_PSELx(MSS_STAMP_UND_TELEMETRY_PSELx),
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.MSS_STAMP_UND_TELEMETRY_PREADY(MSS_STAMP_UND_TELEMETRY_PREADY),
	.STAMP1_CS_SGR2_c(STAMP1_CS_SGR2_c),
	.STAMP1_CS_TEMP_c(STAMP1_CS_TEMP_c),
	.STAMP1_CS_SGR1_c(STAMP1_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP1_new_avail(STAMP1_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP1_DRDY_TEMP_c(STAMP1_DRDY_TEMP_c),
	.STAMP1_DRDY_SGR2_c(STAMP1_DRDY_SGR2_c),
	.STAMP1_DRDY_SGR1_c(STAMP1_DRDY_SGR1_c)
);
<<<<<<< HEAD
// @24:643
=======
// @27:665
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  STAMP_10_0 STAMP2 (
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:2]),
	.MSS_STAMP_UND_TELEMETRY_1_PRDATA(MSS_STAMP_UND_TELEMETRY_1_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.mosi_cl_0(mosi_cl_0),
	.mosi_1_0(mosi_1_0),
	.STAMP2_SCLK_c(STAMP2_SCLK_c),
	.STAMP2_MISO_c(STAMP2_MISO_c),
	.un56_paddr_5(STAMP1_un56_paddr_5),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.MSS_STAMP_UND_TELEMETRY_1_PSELx(MSS_STAMP_UND_TELEMETRY_1_PSELx),
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.N_292(STAMP1_N_292),
	.un56_paddr_2_0_0_0(STAMP1_un56_paddr_2_0_0_0),
	.MSS_STAMP_UND_TELEMETRY_1_PREADY(MSS_STAMP_UND_TELEMETRY_1_PREADY),
	.STAMP2_CS_SGR2_c(STAMP2_CS_SGR2_c),
	.STAMP2_CS_TEMP_c(STAMP2_CS_TEMP_c),
	.STAMP2_CS_SGR1_c(STAMP2_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP2_new_avail(STAMP2_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP2_DRDY_SGR1_c(STAMP2_DRDY_SGR1_c),
	.STAMP2_DRDY_SGR2_c(STAMP2_DRDY_SGR2_c),
	.STAMP2_DRDY_TEMP_c(STAMP2_DRDY_TEMP_c)
);
<<<<<<< HEAD
// @24:671
=======
// @27:693
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  STAMP_10_1 STAMP3 (
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:2]),
	.MSS_STAMP_UND_TELEMETRY_2_PRDATA(MSS_STAMP_UND_TELEMETRY_2_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.mosi_cl_1(mosi_cl_1),
	.mosi_1_1(mosi_1_1),
	.STAMP3_SCLK_c(STAMP3_SCLK_c),
	.STAMP3_MISO_c(STAMP3_MISO_c),
	.un56_paddr_5(STAMP1_un56_paddr_5),
	.N_292(STAMP1_N_292),
	.un56_paddr_2_0_0_0(STAMP1_un56_paddr_2_0_0_0),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.MSS_STAMP_UND_TELEMETRY_2_PSELx(MSS_STAMP_UND_TELEMETRY_2_PSELx),
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.MSS_STAMP_UND_TELEMETRY_2_PREADY(MSS_STAMP_UND_TELEMETRY_2_PREADY),
	.STAMP3_CS_SGR2_c(STAMP3_CS_SGR2_c),
	.STAMP3_CS_TEMP_c(STAMP3_CS_TEMP_c),
	.STAMP3_CS_SGR1_c(STAMP3_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP3_new_avail(STAMP3_new_avail),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.STAMP3_DRDY_SGR1_c(STAMP3_DRDY_SGR1_c),
	.STAMP3_DRDY_SGR2_c(STAMP3_DRDY_SGR2_c),
	.STAMP3_DRDY_TEMP_c(STAMP3_DRDY_TEMP_c)
);
<<<<<<< HEAD
// @24:699
=======
// @27:721
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  STAMP_10_2 STAMP4 (
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:4]),
	.MSS_STAMP_UND_TELEMETRY_3_PRDATA(MSS_STAMP_UND_TELEMETRY_3_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.mosi_cl_2(mosi_cl_2),
	.mosi_1_2(mosi_1_2),
	.STAMP4_SCLK_c(STAMP4_SCLK_c),
	.STAMP4_MISO_c(STAMP4_MISO_c),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.N_292(STAMP1_N_292),
	.MSS_STAMP_UND_TELEMETRY_3_PSELx(MSS_STAMP_UND_TELEMETRY_3_PSELx),
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.MSS_STAMP_UND_TELEMETRY_3_PREADY(MSS_STAMP_UND_TELEMETRY_3_PREADY),
	.STAMP4_CS_SGR2_c(STAMP4_CS_SGR2_c),
	.STAMP4_CS_TEMP_c(STAMP4_CS_TEMP_c),
	.STAMP4_CS_SGR1_c(STAMP4_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP4_new_avail(STAMP4_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP4_DRDY_SGR1_c(STAMP4_DRDY_SGR1_c),
	.STAMP4_DRDY_SGR2_c(STAMP4_DRDY_SGR2_c),
	.STAMP4_DRDY_TEMP_c(STAMP4_DRDY_TEMP_c)
);
<<<<<<< HEAD
// @24:727
=======
// @27:749
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  STAMP_10_3 STAMP5 (
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:4]),
	.MSS_STAMP_UND_TELEMETRY_4_PRDATA(MSS_STAMP_UND_TELEMETRY_4_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.mosi_cl_3(mosi_cl_3),
	.mosi_1_3(mosi_1_3),
	.STAMP5_SCLK_c(STAMP5_SCLK_c),
	.STAMP5_MISO_c(STAMP5_MISO_c),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.N_292(STAMP1_N_292),
	.MSS_STAMP_UND_TELEMETRY_4_PSELx(MSS_STAMP_UND_TELEMETRY_4_PSELx),
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.MSS_STAMP_UND_TELEMETRY_4_PREADY(MSS_STAMP_UND_TELEMETRY_4_PREADY),
	.STAMP5_CS_SGR2_c(STAMP5_CS_SGR2_c),
	.STAMP5_CS_TEMP_c(STAMP5_CS_TEMP_c),
	.STAMP5_CS_SGR1_c(STAMP5_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP5_new_avail(STAMP5_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP5_DRDY_SGR1_c(STAMP5_DRDY_SGR1_c),
	.STAMP5_DRDY_SGR2_c(STAMP5_DRDY_SGR2_c),
	.STAMP5_DRDY_TEMP_c(STAMP5_DRDY_TEMP_c)
);
<<<<<<< HEAD
// @24:755
=======
// @27:777
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
  STAMP_10_4 STAMP6 (
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:4]),
	.MSS_STAMP_UND_TELEMETRY_5_PRDATA(MSS_STAMP_UND_TELEMETRY_5_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.mosi_cl_4(mosi_cl_4),
	.mosi_1_4(mosi_1_4),
	.STAMP6_SCLK_c(STAMP6_SCLK_c),
	.STAMP6_MISO_c(STAMP6_MISO_c),
	.MSS_STAMP_UND_TELEMETRY_5_PSELx(MSS_STAMP_UND_TELEMETRY_5_PSELx),
	.un14_paddr_i_0(STAMP1_un14_paddr_i_0),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.N_292(STAMP1_N_292),
	.MSS_STAMP_UND_TELEMETRY_5_PREADY(MSS_STAMP_UND_TELEMETRY_5_PREADY),
	.STAMP6_CS_SGR2_c(STAMP6_CS_SGR2_c),
	.STAMP6_CS_TEMP_c(STAMP6_CS_TEMP_c),
	.STAMP6_CS_SGR1_c(STAMP6_CS_SGR1_c),
	.LED_FPGA_LOADED(NN_1),
	.STAMP6_new_avail(STAMP6_new_avail),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.STAMP6_DRDY_TEMP_c(STAMP6_DRDY_TEMP_c),
	.STAMP6_DRDY_SGR2_c(STAMP6_DRDY_SGR2_c),
	.STAMP6_DRDY_SGR1_c(STAMP6_DRDY_SGR1_c)
);
// @27:805
  telemetry telemetry_0 (
	.MSS_STAMP_UND_TELEMETRY_PADDR(MSS_STAMP_UND_TELEMETRY_PADDR[11:0]),
	.MSS_STAMP_UND_TELEMETRY_6_PRDATA(MSS_STAMP_UND_TELEMETRY_6_PRDATA[31:0]),
	.MSS_STAMP_UND_TELEMETRY_PWDATA(MSS_STAMP_UND_TELEMETRY_PWDATA[31:0]),
	.TM_RXD_c(TM_RXD_c),
	.TM_TXD_c(TM_TXD_c),
	.LED_FPGA_LOADED(NN_1),
	.MSS_STAMP_UND_TELEMETRY_PENABLE(MSS_STAMP_UND_TELEMETRY_PENABLE),
	.MSS_STAMP_UND_TELEMETRY_PWRITE(MSS_STAMP_UND_TELEMETRY_PWRITE),
	.MSS_STAMP_UND_TELEMETRY_6_PSELx(MSS_STAMP_UND_TELEMETRY_6_PSELx),
	.telemetry_0_INTERRUPT(telemetry_0_INTERRUPT),
	.MSS_STAMP_UND_TELEMETRY_6_PREADY(MSS_STAMP_UND_TELEMETRY_6_PREADY),
	.MSS_FIC_0_CLK(MSS_FIC_0_CLK),
	.LED_FPGA_LOADED_arst(LED_FPGA_LOADED_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* root */

