# UART
My implementation of a UART RX/TX module in SystemVerilog.
