

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'
================================================================
* Date:           Thu Dec 29 16:03:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_200  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MATMUL_LOOP1  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      108|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      150|    -|
|Register             |        -|     -|    40975|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    40975|      258|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        4|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln223_1_fu_269_p2              |         +|   0|  0|  19|           8|           8|
    |add_ln223_fu_263_p2                |         +|   0|  0|  19|           8|           8|
    |add_ln224_fu_280_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln226_fu_317_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln227_fu_327_p2                |         +|   0|  0|  14|           7|           7|
    |i_63_fu_249_p2                     |         +|   0|  0|  10|           3|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln221_fu_243_p2               |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 108|          48|          47|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+------+-----------+
    |                Name                | LUT| Input Size| Bits | Total Bits|
    +------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                           |  14|          3|     1|          3|
    |ap_done_int                         |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|     1|          2|
    |ap_sig_allocacmp_i                  |   9|          2|     3|          6|
    |ap_sig_allocacmp_this_p3_10_load_1  |   9|          2|  8192|      16384|
    |ap_sig_allocacmp_this_p4_10_load_1  |   9|          2|  8192|      16384|
    |i_48_fu_82                          |   9|          2|     3|          6|
    |this_p1_10_fu_94                    |   9|          2|  8192|      16384|
    |this_p3_10_fu_90                    |   9|          2|  8192|      16384|
    |this_p4_10_fu_86                    |   9|          2|  8192|      16384|
    |this_pMem_address0                  |  14|          3|     8|         24|
    |this_pMem_address1                  |  14|          3|     8|         24|
    |this_pMem_we0                       |   9|          2|  1024|       2048|
    |this_pMem_we1                       |   9|          2|  1024|       2048|
    +------------------------------------+----+-----------+------+-----------+
    |Total                               | 150|         33| 43034|      86085|
    +------------------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------------+------+----+------+-----------+
    |                Name                |  FF  | LUT| Bits | Const Bits|
    +------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                           |     2|   0|     2|          0|
    |ap_done_reg                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1             |     1|   0|     1|          0|
    |i_48_fu_82                          |     3|   0|     3|          0|
    |icmp_ln221_reg_387                  |     1|   0|     1|          0|
    |this_p1_10_fu_94                    |  8192|   0|  8192|          0|
    |this_p3_10_fu_90                    |  8192|   0|  8192|          0|
    |this_p3_ret_reg_407                 |  8192|   0|  8192|          0|
    |this_p4_10_fu_86                    |  8192|   0|  8192|          0|
    |this_p4_ret_reg_413                 |  8192|   0|  8192|          0|
    |zext_ln223_1_reg_391                |     3|   0|     7|          4|
    |zext_ln223_1_reg_391_pp0_iter1_reg  |     3|   0|     7|          4|
    +------------------------------------+------+----+------+-----------+
    |Total                               | 40975|   0| 40983|          8|
    +------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+--------------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP1|  return value|
|this_p1_9                       |   in|  8192|     ap_none|                            this_p1_9|        scalar|
|this_p3_9                       |   in|  8192|     ap_none|                            this_p3_9|        scalar|
|this_p4_9                       |   in|  8192|     ap_none|                            this_p4_9|        scalar|
|itr_cast                        |   in|     3|     ap_none|                             itr_cast|        scalar|
|this_pMem_address0              |  out|     8|   ap_memory|                            this_pMem|         array|
|this_pMem_ce0                   |  out|     1|   ap_memory|                            this_pMem|         array|
|this_pMem_we0                   |  out|  1024|   ap_memory|                            this_pMem|         array|
|this_pMem_d0                    |  out|  8192|   ap_memory|                            this_pMem|         array|
|this_pMem_q0                    |   in|  8192|   ap_memory|                            this_pMem|         array|
|this_pMem_address1              |  out|     8|   ap_memory|                            this_pMem|         array|
|this_pMem_ce1                   |  out|     1|   ap_memory|                            this_pMem|         array|
|this_pMem_we1                   |  out|  1024|   ap_memory|                            this_pMem|         array|
|this_pMem_d1                    |  out|  8192|   ap_memory|                            this_pMem|         array|
|this_pMem_q1                    |   in|  8192|   ap_memory|                            this_pMem|         array|
|addr1                           |   in|     8|     ap_none|                                addr1|        scalar|
|zext_ln223_2                    |   in|     5|     ap_none|                         zext_ln223_2|        scalar|
|addr2_cast_cast                 |   in|     6|     ap_none|                      addr2_cast_cast|        scalar|
|this_p1_10_out                  |  out|  8192|      ap_vld|                       this_p1_10_out|       pointer|
|this_p1_10_out_ap_vld           |  out|     1|      ap_vld|                       this_p1_10_out|       pointer|
|this_p3_10_out                  |  out|  8192|      ap_vld|                       this_p3_10_out|       pointer|
|this_p3_10_out_ap_vld           |  out|     1|      ap_vld|                       this_p3_10_out|       pointer|
|this_p4_10_out                  |  out|  8192|      ap_vld|                       this_p4_10_out|       pointer|
|this_p4_10_out_ap_vld           |  out|     1|      ap_vld|                       this_p4_10_out|       pointer|
+--------------------------------+-----+------+------------+-------------------------------------+--------------+

