
RTOS_Controlled_IoT_Weather_Station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb48  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f0  0800ecd8  0800ecd8  0000fcd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f5c8  0800f5c8  000111f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f5c8  0800f5c8  000105c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f5d0  0800f5d0  000111f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f5d0  0800f5d0  000105d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f5d4  0800f5d4  000105d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800f5d8  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000111f0  2**0
                  CONTENTS
 10 .bss          00013b3c  200001f0  200001f0  000111f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20013d2c  20013d2c  000111f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000111f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ceb3  00000000  00000000  00011220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ddb  00000000  00000000  0002e0d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019c8  00000000  00000000  00031eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000143b  00000000  00000000  00033878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027911  00000000  00000000  00034cb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023834  00000000  00000000  0005c5c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8ebc  00000000  00000000  0007fdf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00178cb4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000081f4  00000000  00000000  00178cf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000b3  00000000  00000000  00180eec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ecc0 	.word	0x0800ecc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800ecc0 	.word	0x0800ecc0

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20013208 	.word	0x20013208

08000264 <strcmp>:
 8000264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000268:	f811 3b01 	ldrb.w	r3, [r1], #1
 800026c:	2a01      	cmp	r2, #1
 800026e:	bf28      	it	cs
 8000270:	429a      	cmpcs	r2, r3
 8000272:	d0f7      	beq.n	8000264 <strcmp>
 8000274:	1ad0      	subs	r0, r2, r3
 8000276:	4770      	bx	lr
	...

08000280 <memchr>:
 8000280:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000284:	2a10      	cmp	r2, #16
 8000286:	db2b      	blt.n	80002e0 <memchr+0x60>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	d008      	beq.n	80002a0 <memchr+0x20>
 800028e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000292:	3a01      	subs	r2, #1
 8000294:	428b      	cmp	r3, r1
 8000296:	d02d      	beq.n	80002f4 <memchr+0x74>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	b342      	cbz	r2, 80002f0 <memchr+0x70>
 800029e:	d1f6      	bne.n	800028e <memchr+0xe>
 80002a0:	b4f0      	push	{r4, r5, r6, r7}
 80002a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002aa:	f022 0407 	bic.w	r4, r2, #7
 80002ae:	f07f 0700 	mvns.w	r7, #0
 80002b2:	2300      	movs	r3, #0
 80002b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002b8:	3c08      	subs	r4, #8
 80002ba:	ea85 0501 	eor.w	r5, r5, r1
 80002be:	ea86 0601 	eor.w	r6, r6, r1
 80002c2:	fa85 f547 	uadd8	r5, r5, r7
 80002c6:	faa3 f587 	sel	r5, r3, r7
 80002ca:	fa86 f647 	uadd8	r6, r6, r7
 80002ce:	faa5 f687 	sel	r6, r5, r7
 80002d2:	b98e      	cbnz	r6, 80002f8 <memchr+0x78>
 80002d4:	d1ee      	bne.n	80002b4 <memchr+0x34>
 80002d6:	bcf0      	pop	{r4, r5, r6, r7}
 80002d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002dc:	f002 0207 	and.w	r2, r2, #7
 80002e0:	b132      	cbz	r2, 80002f0 <memchr+0x70>
 80002e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e6:	3a01      	subs	r2, #1
 80002e8:	ea83 0301 	eor.w	r3, r3, r1
 80002ec:	b113      	cbz	r3, 80002f4 <memchr+0x74>
 80002ee:	d1f8      	bne.n	80002e2 <memchr+0x62>
 80002f0:	2000      	movs	r0, #0
 80002f2:	4770      	bx	lr
 80002f4:	3801      	subs	r0, #1
 80002f6:	4770      	bx	lr
 80002f8:	2d00      	cmp	r5, #0
 80002fa:	bf06      	itte	eq
 80002fc:	4635      	moveq	r5, r6
 80002fe:	3803      	subeq	r0, #3
 8000300:	3807      	subne	r0, #7
 8000302:	f015 0f01 	tst.w	r5, #1
 8000306:	d107      	bne.n	8000318 <memchr+0x98>
 8000308:	3001      	adds	r0, #1
 800030a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800030e:	bf02      	ittt	eq
 8000310:	3001      	addeq	r0, #1
 8000312:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000316:	3001      	addeq	r0, #1
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	3801      	subs	r0, #1
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop

08000320 <strlen>:
 8000320:	4603      	mov	r3, r0
 8000322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000326:	2a00      	cmp	r2, #0
 8000328:	d1fb      	bne.n	8000322 <strlen+0x2>
 800032a:	1a18      	subs	r0, r3, r0
 800032c:	3801      	subs	r0, #1
 800032e:	4770      	bx	lr

08000330 <__aeabi_drsub>:
 8000330:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	e002      	b.n	800033c <__adddf3>
 8000336:	bf00      	nop

08000338 <__aeabi_dsub>:
 8000338:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800033c <__adddf3>:
 800033c:	b530      	push	{r4, r5, lr}
 800033e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000342:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000346:	ea94 0f05 	teq	r4, r5
 800034a:	bf08      	it	eq
 800034c:	ea90 0f02 	teqeq	r0, r2
 8000350:	bf1f      	itttt	ne
 8000352:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000356:	ea55 0c02 	orrsne.w	ip, r5, r2
 800035a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800035e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000362:	f000 80e2 	beq.w	800052a <__adddf3+0x1ee>
 8000366:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800036a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800036e:	bfb8      	it	lt
 8000370:	426d      	neglt	r5, r5
 8000372:	dd0c      	ble.n	800038e <__adddf3+0x52>
 8000374:	442c      	add	r4, r5
 8000376:	ea80 0202 	eor.w	r2, r0, r2
 800037a:	ea81 0303 	eor.w	r3, r1, r3
 800037e:	ea82 0000 	eor.w	r0, r2, r0
 8000382:	ea83 0101 	eor.w	r1, r3, r1
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	2d36      	cmp	r5, #54	@ 0x36
 8000390:	bf88      	it	hi
 8000392:	bd30      	pophi	{r4, r5, pc}
 8000394:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000398:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800039c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003a4:	d002      	beq.n	80003ac <__adddf3+0x70>
 80003a6:	4240      	negs	r0, r0
 80003a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003b8:	d002      	beq.n	80003c0 <__adddf3+0x84>
 80003ba:	4252      	negs	r2, r2
 80003bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003c0:	ea94 0f05 	teq	r4, r5
 80003c4:	f000 80a7 	beq.w	8000516 <__adddf3+0x1da>
 80003c8:	f1a4 0401 	sub.w	r4, r4, #1
 80003cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003d0:	db0d      	blt.n	80003ee <__adddf3+0xb2>
 80003d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003d6:	fa22 f205 	lsr.w	r2, r2, r5
 80003da:	1880      	adds	r0, r0, r2
 80003dc:	f141 0100 	adc.w	r1, r1, #0
 80003e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003e4:	1880      	adds	r0, r0, r2
 80003e6:	fa43 f305 	asr.w	r3, r3, r5
 80003ea:	4159      	adcs	r1, r3
 80003ec:	e00e      	b.n	800040c <__adddf3+0xd0>
 80003ee:	f1a5 0520 	sub.w	r5, r5, #32
 80003f2:	f10e 0e20 	add.w	lr, lr, #32
 80003f6:	2a01      	cmp	r2, #1
 80003f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003fc:	bf28      	it	cs
 80003fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000402:	fa43 f305 	asr.w	r3, r3, r5
 8000406:	18c0      	adds	r0, r0, r3
 8000408:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800040c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000410:	d507      	bpl.n	8000422 <__adddf3+0xe6>
 8000412:	f04f 0e00 	mov.w	lr, #0
 8000416:	f1dc 0c00 	rsbs	ip, ip, #0
 800041a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800041e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000422:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000426:	d31b      	bcc.n	8000460 <__adddf3+0x124>
 8000428:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800042c:	d30c      	bcc.n	8000448 <__adddf3+0x10c>
 800042e:	0849      	lsrs	r1, r1, #1
 8000430:	ea5f 0030 	movs.w	r0, r0, rrx
 8000434:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000438:	f104 0401 	add.w	r4, r4, #1
 800043c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000440:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000444:	f080 809a 	bcs.w	800057c <__adddf3+0x240>
 8000448:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800044c:	bf08      	it	eq
 800044e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000452:	f150 0000 	adcs.w	r0, r0, #0
 8000456:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800045a:	ea41 0105 	orr.w	r1, r1, r5
 800045e:	bd30      	pop	{r4, r5, pc}
 8000460:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000464:	4140      	adcs	r0, r0
 8000466:	eb41 0101 	adc.w	r1, r1, r1
 800046a:	3c01      	subs	r4, #1
 800046c:	bf28      	it	cs
 800046e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000472:	d2e9      	bcs.n	8000448 <__adddf3+0x10c>
 8000474:	f091 0f00 	teq	r1, #0
 8000478:	bf04      	itt	eq
 800047a:	4601      	moveq	r1, r0
 800047c:	2000      	moveq	r0, #0
 800047e:	fab1 f381 	clz	r3, r1
 8000482:	bf08      	it	eq
 8000484:	3320      	addeq	r3, #32
 8000486:	f1a3 030b 	sub.w	r3, r3, #11
 800048a:	f1b3 0220 	subs.w	r2, r3, #32
 800048e:	da0c      	bge.n	80004aa <__adddf3+0x16e>
 8000490:	320c      	adds	r2, #12
 8000492:	dd08      	ble.n	80004a6 <__adddf3+0x16a>
 8000494:	f102 0c14 	add.w	ip, r2, #20
 8000498:	f1c2 020c 	rsb	r2, r2, #12
 800049c:	fa01 f00c 	lsl.w	r0, r1, ip
 80004a0:	fa21 f102 	lsr.w	r1, r1, r2
 80004a4:	e00c      	b.n	80004c0 <__adddf3+0x184>
 80004a6:	f102 0214 	add.w	r2, r2, #20
 80004aa:	bfd8      	it	le
 80004ac:	f1c2 0c20 	rsble	ip, r2, #32
 80004b0:	fa01 f102 	lsl.w	r1, r1, r2
 80004b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004b8:	bfdc      	itt	le
 80004ba:	ea41 010c 	orrle.w	r1, r1, ip
 80004be:	4090      	lslle	r0, r2
 80004c0:	1ae4      	subs	r4, r4, r3
 80004c2:	bfa2      	ittt	ge
 80004c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004c8:	4329      	orrge	r1, r5
 80004ca:	bd30      	popge	{r4, r5, pc}
 80004cc:	ea6f 0404 	mvn.w	r4, r4
 80004d0:	3c1f      	subs	r4, #31
 80004d2:	da1c      	bge.n	800050e <__adddf3+0x1d2>
 80004d4:	340c      	adds	r4, #12
 80004d6:	dc0e      	bgt.n	80004f6 <__adddf3+0x1ba>
 80004d8:	f104 0414 	add.w	r4, r4, #20
 80004dc:	f1c4 0220 	rsb	r2, r4, #32
 80004e0:	fa20 f004 	lsr.w	r0, r0, r4
 80004e4:	fa01 f302 	lsl.w	r3, r1, r2
 80004e8:	ea40 0003 	orr.w	r0, r0, r3
 80004ec:	fa21 f304 	lsr.w	r3, r1, r4
 80004f0:	ea45 0103 	orr.w	r1, r5, r3
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f1c4 040c 	rsb	r4, r4, #12
 80004fa:	f1c4 0220 	rsb	r2, r4, #32
 80004fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000502:	fa01 f304 	lsl.w	r3, r1, r4
 8000506:	ea40 0003 	orr.w	r0, r0, r3
 800050a:	4629      	mov	r1, r5
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	fa21 f004 	lsr.w	r0, r1, r4
 8000512:	4629      	mov	r1, r5
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f094 0f00 	teq	r4, #0
 800051a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800051e:	bf06      	itte	eq
 8000520:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000524:	3401      	addeq	r4, #1
 8000526:	3d01      	subne	r5, #1
 8000528:	e74e      	b.n	80003c8 <__adddf3+0x8c>
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf18      	it	ne
 8000530:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000534:	d029      	beq.n	800058a <__adddf3+0x24e>
 8000536:	ea94 0f05 	teq	r4, r5
 800053a:	bf08      	it	eq
 800053c:	ea90 0f02 	teqeq	r0, r2
 8000540:	d005      	beq.n	800054e <__adddf3+0x212>
 8000542:	ea54 0c00 	orrs.w	ip, r4, r0
 8000546:	bf04      	itt	eq
 8000548:	4619      	moveq	r1, r3
 800054a:	4610      	moveq	r0, r2
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	ea91 0f03 	teq	r1, r3
 8000552:	bf1e      	ittt	ne
 8000554:	2100      	movne	r1, #0
 8000556:	2000      	movne	r0, #0
 8000558:	bd30      	popne	{r4, r5, pc}
 800055a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800055e:	d105      	bne.n	800056c <__adddf3+0x230>
 8000560:	0040      	lsls	r0, r0, #1
 8000562:	4149      	adcs	r1, r1
 8000564:	bf28      	it	cs
 8000566:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800056a:	bd30      	pop	{r4, r5, pc}
 800056c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000570:	bf3c      	itt	cc
 8000572:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000576:	bd30      	popcc	{r4, r5, pc}
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800057c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000580:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000584:	f04f 0000 	mov.w	r0, #0
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf1a      	itte	ne
 8000590:	4619      	movne	r1, r3
 8000592:	4610      	movne	r0, r2
 8000594:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000598:	bf1c      	itt	ne
 800059a:	460b      	movne	r3, r1
 800059c:	4602      	movne	r2, r0
 800059e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005a2:	bf06      	itte	eq
 80005a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005a8:	ea91 0f03 	teqeq	r1, r3
 80005ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005b0:	bd30      	pop	{r4, r5, pc}
 80005b2:	bf00      	nop

080005b4 <__aeabi_ui2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f04f 0500 	mov.w	r5, #0
 80005cc:	f04f 0100 	mov.w	r1, #0
 80005d0:	e750      	b.n	8000474 <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_i2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ec:	bf48      	it	mi
 80005ee:	4240      	negmi	r0, r0
 80005f0:	f04f 0100 	mov.w	r1, #0
 80005f4:	e73e      	b.n	8000474 <__adddf3+0x138>
 80005f6:	bf00      	nop

080005f8 <__aeabi_f2d>:
 80005f8:	0042      	lsls	r2, r0, #1
 80005fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000602:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000606:	bf1f      	itttt	ne
 8000608:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800060c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000610:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000614:	4770      	bxne	lr
 8000616:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800061a:	bf08      	it	eq
 800061c:	4770      	bxeq	lr
 800061e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000622:	bf04      	itt	eq
 8000624:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000628:	4770      	bxeq	lr
 800062a:	b530      	push	{r4, r5, lr}
 800062c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000630:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000638:	e71c      	b.n	8000474 <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_ul2d>:
 800063c:	ea50 0201 	orrs.w	r2, r0, r1
 8000640:	bf08      	it	eq
 8000642:	4770      	bxeq	lr
 8000644:	b530      	push	{r4, r5, lr}
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	e00a      	b.n	8000662 <__aeabi_l2d+0x16>

0800064c <__aeabi_l2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800065a:	d502      	bpl.n	8000662 <__aeabi_l2d+0x16>
 800065c:	4240      	negs	r0, r0
 800065e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000662:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000666:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800066a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800066e:	f43f aed8 	beq.w	8000422 <__adddf3+0xe6>
 8000672:	f04f 0203 	mov.w	r2, #3
 8000676:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800067a:	bf18      	it	ne
 800067c:	3203      	addne	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800068a:	f1c2 0320 	rsb	r3, r2, #32
 800068e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 fe03 	lsl.w	lr, r1, r3
 800069a:	ea40 000e 	orr.w	r0, r0, lr
 800069e:	fa21 f102 	lsr.w	r1, r1, r2
 80006a2:	4414      	add	r4, r2
 80006a4:	e6bd      	b.n	8000422 <__adddf3+0xe6>
 80006a6:	bf00      	nop

080006a8 <__aeabi_dmul>:
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006b6:	bf1d      	ittte	ne
 80006b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006bc:	ea94 0f0c 	teqne	r4, ip
 80006c0:	ea95 0f0c 	teqne	r5, ip
 80006c4:	f000 f8de 	bleq	8000884 <__aeabi_dmul+0x1dc>
 80006c8:	442c      	add	r4, r5
 80006ca:	ea81 0603 	eor.w	r6, r1, r3
 80006ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006da:	bf18      	it	ne
 80006dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006e8:	d038      	beq.n	800075c <__aeabi_dmul+0xb4>
 80006ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ee:	f04f 0500 	mov.w	r5, #0
 80006f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006fe:	f04f 0600 	mov.w	r6, #0
 8000702:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000706:	f09c 0f00 	teq	ip, #0
 800070a:	bf18      	it	ne
 800070c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000710:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000714:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000718:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800071c:	d204      	bcs.n	8000728 <__aeabi_dmul+0x80>
 800071e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000722:	416d      	adcs	r5, r5
 8000724:	eb46 0606 	adc.w	r6, r6, r6
 8000728:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800072c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000730:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000734:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000738:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800073c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000740:	bf88      	it	hi
 8000742:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000746:	d81e      	bhi.n	8000786 <__aeabi_dmul+0xde>
 8000748:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800074c:	bf08      	it	eq
 800074e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000752:	f150 0000 	adcs.w	r0, r0, #0
 8000756:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000760:	ea46 0101 	orr.w	r1, r6, r1
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	ea81 0103 	eor.w	r1, r1, r3
 800076c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000770:	bfc2      	ittt	gt
 8000772:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000776:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800077a:	bd70      	popgt	{r4, r5, r6, pc}
 800077c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000780:	f04f 0e00 	mov.w	lr, #0
 8000784:	3c01      	subs	r4, #1
 8000786:	f300 80ab 	bgt.w	80008e0 <__aeabi_dmul+0x238>
 800078a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800078e:	bfde      	ittt	le
 8000790:	2000      	movle	r0, #0
 8000792:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000796:	bd70      	pople	{r4, r5, r6, pc}
 8000798:	f1c4 0400 	rsb	r4, r4, #0
 800079c:	3c20      	subs	r4, #32
 800079e:	da35      	bge.n	800080c <__aeabi_dmul+0x164>
 80007a0:	340c      	adds	r4, #12
 80007a2:	dc1b      	bgt.n	80007dc <__aeabi_dmul+0x134>
 80007a4:	f104 0414 	add.w	r4, r4, #20
 80007a8:	f1c4 0520 	rsb	r5, r4, #32
 80007ac:	fa00 f305 	lsl.w	r3, r0, r5
 80007b0:	fa20 f004 	lsr.w	r0, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea40 0002 	orr.w	r0, r0, r2
 80007bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007c8:	fa21 f604 	lsr.w	r6, r1, r4
 80007cc:	eb42 0106 	adc.w	r1, r2, r6
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f1c4 040c 	rsb	r4, r4, #12
 80007e0:	f1c4 0520 	rsb	r5, r4, #32
 80007e4:	fa00 f304 	lsl.w	r3, r0, r4
 80007e8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ec:	fa01 f204 	lsl.w	r2, r1, r4
 80007f0:	ea40 0002 	orr.w	r0, r0, r2
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007fc:	f141 0100 	adc.w	r1, r1, #0
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 0520 	rsb	r5, r4, #32
 8000810:	fa00 f205 	lsl.w	r2, r0, r5
 8000814:	ea4e 0e02 	orr.w	lr, lr, r2
 8000818:	fa20 f304 	lsr.w	r3, r0, r4
 800081c:	fa01 f205 	lsl.w	r2, r1, r5
 8000820:	ea43 0302 	orr.w	r3, r3, r2
 8000824:	fa21 f004 	lsr.w	r0, r1, r4
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	fa21 f204 	lsr.w	r2, r1, r4
 8000830:	ea20 0002 	bic.w	r0, r0, r2
 8000834:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800083c:	bf08      	it	eq
 800083e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000842:	bd70      	pop	{r4, r5, r6, pc}
 8000844:	f094 0f00 	teq	r4, #0
 8000848:	d10f      	bne.n	800086a <__aeabi_dmul+0x1c2>
 800084a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800084e:	0040      	lsls	r0, r0, #1
 8000850:	eb41 0101 	adc.w	r1, r1, r1
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf08      	it	eq
 800085a:	3c01      	subeq	r4, #1
 800085c:	d0f7      	beq.n	800084e <__aeabi_dmul+0x1a6>
 800085e:	ea41 0106 	orr.w	r1, r1, r6
 8000862:	f095 0f00 	teq	r5, #0
 8000866:	bf18      	it	ne
 8000868:	4770      	bxne	lr
 800086a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800086e:	0052      	lsls	r2, r2, #1
 8000870:	eb43 0303 	adc.w	r3, r3, r3
 8000874:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000878:	bf08      	it	eq
 800087a:	3d01      	subeq	r5, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1c6>
 800087e:	ea43 0306 	orr.w	r3, r3, r6
 8000882:	4770      	bx	lr
 8000884:	ea94 0f0c 	teq	r4, ip
 8000888:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088c:	bf18      	it	ne
 800088e:	ea95 0f0c 	teqne	r5, ip
 8000892:	d00c      	beq.n	80008ae <__aeabi_dmul+0x206>
 8000894:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000898:	bf18      	it	ne
 800089a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800089e:	d1d1      	bne.n	8000844 <__aeabi_dmul+0x19c>
 80008a0:	ea81 0103 	eor.w	r1, r1, r3
 80008a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a8:	f04f 0000 	mov.w	r0, #0
 80008ac:	bd70      	pop	{r4, r5, r6, pc}
 80008ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b2:	bf06      	itte	eq
 80008b4:	4610      	moveq	r0, r2
 80008b6:	4619      	moveq	r1, r3
 80008b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008bc:	d019      	beq.n	80008f2 <__aeabi_dmul+0x24a>
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	d102      	bne.n	80008ca <__aeabi_dmul+0x222>
 80008c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008c8:	d113      	bne.n	80008f2 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	d105      	bne.n	80008dc <__aeabi_dmul+0x234>
 80008d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008d4:	bf1c      	itt	ne
 80008d6:	4610      	movne	r0, r2
 80008d8:	4619      	movne	r1, r3
 80008da:	d10a      	bne.n	80008f2 <__aeabi_dmul+0x24a>
 80008dc:	ea81 0103 	eor.w	r1, r1, r3
 80008e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	bd70      	pop	{r4, r5, r6, pc}
 80008f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008fa:	bd70      	pop	{r4, r5, r6, pc}

080008fc <__aeabi_ddiv>:
 80008fc:	b570      	push	{r4, r5, r6, lr}
 80008fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000902:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000906:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800090a:	bf1d      	ittte	ne
 800090c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000910:	ea94 0f0c 	teqne	r4, ip
 8000914:	ea95 0f0c 	teqne	r5, ip
 8000918:	f000 f8a7 	bleq	8000a6a <__aeabi_ddiv+0x16e>
 800091c:	eba4 0405 	sub.w	r4, r4, r5
 8000920:	ea81 0e03 	eor.w	lr, r1, r3
 8000924:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000928:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800092c:	f000 8088 	beq.w	8000a40 <__aeabi_ddiv+0x144>
 8000930:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000934:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000938:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800093c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000940:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000944:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000948:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800094c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000950:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000954:	429d      	cmp	r5, r3
 8000956:	bf08      	it	eq
 8000958:	4296      	cmpeq	r6, r2
 800095a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800095e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000962:	d202      	bcs.n	800096a <__aeabi_ddiv+0x6e>
 8000964:	085b      	lsrs	r3, r3, #1
 8000966:	ea4f 0232 	mov.w	r2, r2, rrx
 800096a:	1ab6      	subs	r6, r6, r2
 800096c:	eb65 0503 	sbc.w	r5, r5, r3
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800097a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	ebb6 0e02 	subs.w	lr, r6, r2
 800099a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800099e:	bf22      	ittt	cs
 80009a0:	1ab6      	subcs	r6, r6, r2
 80009a2:	4675      	movcs	r5, lr
 80009a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009dc:	d018      	beq.n	8000a10 <__aeabi_ddiv+0x114>
 80009de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009fa:	d1c0      	bne.n	800097e <__aeabi_ddiv+0x82>
 80009fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a00:	d10b      	bne.n	8000a1a <__aeabi_ddiv+0x11e>
 8000a02:	ea41 0100 	orr.w	r1, r1, r0
 8000a06:	f04f 0000 	mov.w	r0, #0
 8000a0a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a0e:	e7b6      	b.n	800097e <__aeabi_ddiv+0x82>
 8000a10:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a14:	bf04      	itt	eq
 8000a16:	4301      	orreq	r1, r0
 8000a18:	2000      	moveq	r0, #0
 8000a1a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a1e:	bf88      	it	hi
 8000a20:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a24:	f63f aeaf 	bhi.w	8000786 <__aeabi_dmul+0xde>
 8000a28:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a2c:	bf04      	itt	eq
 8000a2e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a36:	f150 0000 	adcs.w	r0, r0, #0
 8000a3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a3e:	bd70      	pop	{r4, r5, r6, pc}
 8000a40:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a44:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a48:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a4c:	bfc2      	ittt	gt
 8000a4e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a56:	bd70      	popgt	{r4, r5, r6, pc}
 8000a58:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a5c:	f04f 0e00 	mov.w	lr, #0
 8000a60:	3c01      	subs	r4, #1
 8000a62:	e690      	b.n	8000786 <__aeabi_dmul+0xde>
 8000a64:	ea45 0e06 	orr.w	lr, r5, r6
 8000a68:	e68d      	b.n	8000786 <__aeabi_dmul+0xde>
 8000a6a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a6e:	ea94 0f0c 	teq	r4, ip
 8000a72:	bf08      	it	eq
 8000a74:	ea95 0f0c 	teqeq	r5, ip
 8000a78:	f43f af3b 	beq.w	80008f2 <__aeabi_dmul+0x24a>
 8000a7c:	ea94 0f0c 	teq	r4, ip
 8000a80:	d10a      	bne.n	8000a98 <__aeabi_ddiv+0x19c>
 8000a82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a86:	f47f af34 	bne.w	80008f2 <__aeabi_dmul+0x24a>
 8000a8a:	ea95 0f0c 	teq	r5, ip
 8000a8e:	f47f af25 	bne.w	80008dc <__aeabi_dmul+0x234>
 8000a92:	4610      	mov	r0, r2
 8000a94:	4619      	mov	r1, r3
 8000a96:	e72c      	b.n	80008f2 <__aeabi_dmul+0x24a>
 8000a98:	ea95 0f0c 	teq	r5, ip
 8000a9c:	d106      	bne.n	8000aac <__aeabi_ddiv+0x1b0>
 8000a9e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aa2:	f43f aefd 	beq.w	80008a0 <__aeabi_dmul+0x1f8>
 8000aa6:	4610      	mov	r0, r2
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	e722      	b.n	80008f2 <__aeabi_dmul+0x24a>
 8000aac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ab6:	f47f aec5 	bne.w	8000844 <__aeabi_dmul+0x19c>
 8000aba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000abe:	f47f af0d 	bne.w	80008dc <__aeabi_dmul+0x234>
 8000ac2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ac6:	f47f aeeb 	bne.w	80008a0 <__aeabi_dmul+0x1f8>
 8000aca:	e712      	b.n	80008f2 <__aeabi_dmul+0x24a>

08000acc <__gedf2>:
 8000acc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ad0:	e006      	b.n	8000ae0 <__cmpdf2+0x4>
 8000ad2:	bf00      	nop

08000ad4 <__ledf2>:
 8000ad4:	f04f 0c01 	mov.w	ip, #1
 8000ad8:	e002      	b.n	8000ae0 <__cmpdf2+0x4>
 8000ada:	bf00      	nop

08000adc <__cmpdf2>:
 8000adc:	f04f 0c01 	mov.w	ip, #1
 8000ae0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	bf18      	it	ne
 8000af2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000af6:	d01b      	beq.n	8000b30 <__cmpdf2+0x54>
 8000af8:	b001      	add	sp, #4
 8000afa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000afe:	bf0c      	ite	eq
 8000b00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b04:	ea91 0f03 	teqne	r1, r3
 8000b08:	bf02      	ittt	eq
 8000b0a:	ea90 0f02 	teqeq	r0, r2
 8000b0e:	2000      	moveq	r0, #0
 8000b10:	4770      	bxeq	lr
 8000b12:	f110 0f00 	cmn.w	r0, #0
 8000b16:	ea91 0f03 	teq	r1, r3
 8000b1a:	bf58      	it	pl
 8000b1c:	4299      	cmppl	r1, r3
 8000b1e:	bf08      	it	eq
 8000b20:	4290      	cmpeq	r0, r2
 8000b22:	bf2c      	ite	cs
 8000b24:	17d8      	asrcs	r0, r3, #31
 8000b26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b2a:	f040 0001 	orr.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d102      	bne.n	8000b40 <__cmpdf2+0x64>
 8000b3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3e:	d107      	bne.n	8000b50 <__cmpdf2+0x74>
 8000b40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d1d6      	bne.n	8000af8 <__cmpdf2+0x1c>
 8000b4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4e:	d0d3      	beq.n	8000af8 <__cmpdf2+0x1c>
 8000b50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_cdrcmple>:
 8000b58:	4684      	mov	ip, r0
 8000b5a:	4610      	mov	r0, r2
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	468c      	mov	ip, r1
 8000b60:	4619      	mov	r1, r3
 8000b62:	4663      	mov	r3, ip
 8000b64:	e000      	b.n	8000b68 <__aeabi_cdcmpeq>
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdcmpeq>:
 8000b68:	b501      	push	{r0, lr}
 8000b6a:	f7ff ffb7 	bl	8000adc <__cmpdf2>
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	bf48      	it	mi
 8000b72:	f110 0f00 	cmnmi.w	r0, #0
 8000b76:	bd01      	pop	{r0, pc}

08000b78 <__aeabi_dcmpeq>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff fff4 	bl	8000b68 <__aeabi_cdcmpeq>
 8000b80:	bf0c      	ite	eq
 8000b82:	2001      	moveq	r0, #1
 8000b84:	2000      	movne	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmplt>:
 8000b8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b90:	f7ff ffea 	bl	8000b68 <__aeabi_cdcmpeq>
 8000b94:	bf34      	ite	cc
 8000b96:	2001      	movcc	r0, #1
 8000b98:	2000      	movcs	r0, #0
 8000b9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_dcmple>:
 8000ba0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba4:	f7ff ffe0 	bl	8000b68 <__aeabi_cdcmpeq>
 8000ba8:	bf94      	ite	ls
 8000baa:	2001      	movls	r0, #1
 8000bac:	2000      	movhi	r0, #0
 8000bae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_dcmpge>:
 8000bb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb8:	f7ff ffce 	bl	8000b58 <__aeabi_cdrcmple>
 8000bbc:	bf94      	ite	ls
 8000bbe:	2001      	movls	r0, #1
 8000bc0:	2000      	movhi	r0, #0
 8000bc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_dcmpgt>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff ffc4 	bl	8000b58 <__aeabi_cdrcmple>
 8000bd0:	bf34      	ite	cc
 8000bd2:	2001      	movcc	r0, #1
 8000bd4:	2000      	movcs	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmpun>:
 8000bdc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000be0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000be4:	d102      	bne.n	8000bec <__aeabi_dcmpun+0x10>
 8000be6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bea:	d10a      	bne.n	8000c02 <__aeabi_dcmpun+0x26>
 8000bec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x20>
 8000bf6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_dcmpun+0x26>
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0001 	mov.w	r0, #1
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2iz>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d215      	bcs.n	8000c3e <__aeabi_d2iz+0x36>
 8000c12:	d511      	bpl.n	8000c38 <__aeabi_d2iz+0x30>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d912      	bls.n	8000c44 <__aeabi_d2iz+0x3c>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c32:	bf18      	it	ne
 8000c34:	4240      	negne	r0, r0
 8000c36:	4770      	bx	lr
 8000c38:	f04f 0000 	mov.w	r0, #0
 8000c3c:	4770      	bx	lr
 8000c3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c42:	d105      	bne.n	8000c50 <__aeabi_d2iz+0x48>
 8000c44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	bf08      	it	eq
 8000c4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c4e:	4770      	bx	lr
 8000c50:	f04f 0000 	mov.w	r0, #0
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_ldivmod>:
 8000cf8:	b97b      	cbnz	r3, 8000d1a <__aeabi_ldivmod+0x22>
 8000cfa:	b972      	cbnz	r2, 8000d1a <__aeabi_ldivmod+0x22>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bfbe      	ittt	lt
 8000d00:	2000      	movlt	r0, #0
 8000d02:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d06:	e006      	blt.n	8000d16 <__aeabi_ldivmod+0x1e>
 8000d08:	bf08      	it	eq
 8000d0a:	2800      	cmpeq	r0, #0
 8000d0c:	bf1c      	itt	ne
 8000d0e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d12:	f04f 30ff 	movne.w	r0, #4294967295
 8000d16:	f000 b9b5 	b.w	8001084 <__aeabi_idiv0>
 8000d1a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d22:	2900      	cmp	r1, #0
 8000d24:	db09      	blt.n	8000d3a <__aeabi_ldivmod+0x42>
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	db1a      	blt.n	8000d60 <__aeabi_ldivmod+0x68>
 8000d2a:	f000 f84d 	bl	8000dc8 <__udivmoddi4>
 8000d2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d36:	b004      	add	sp, #16
 8000d38:	4770      	bx	lr
 8000d3a:	4240      	negs	r0, r0
 8000d3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db1b      	blt.n	8000d7c <__aeabi_ldivmod+0x84>
 8000d44:	f000 f840 	bl	8000dc8 <__udivmoddi4>
 8000d48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d50:	b004      	add	sp, #16
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	4252      	negs	r2, r2
 8000d5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d5e:	4770      	bx	lr
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	f000 f82f 	bl	8000dc8 <__udivmoddi4>
 8000d6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d72:	b004      	add	sp, #16
 8000d74:	4240      	negs	r0, r0
 8000d76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d7a:	4770      	bx	lr
 8000d7c:	4252      	negs	r2, r2
 8000d7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d82:	f000 f821 	bl	8000dc8 <__udivmoddi4>
 8000d86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d8e:	b004      	add	sp, #16
 8000d90:	4252      	negs	r2, r2
 8000d92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_uldivmod>:
 8000d98:	b953      	cbnz	r3, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9a:	b94a      	cbnz	r2, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	bf08      	it	eq
 8000da0:	2800      	cmpeq	r0, #0
 8000da2:	bf1c      	itt	ne
 8000da4:	f04f 31ff 	movne.w	r1, #4294967295
 8000da8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dac:	f000 b96a 	b.w	8001084 <__aeabi_idiv0>
 8000db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000db8:	f000 f806 	bl	8000dc8 <__udivmoddi4>
 8000dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dc4:	b004      	add	sp, #16
 8000dc6:	4770      	bx	lr

08000dc8 <__udivmoddi4>:
 8000dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dcc:	9d08      	ldr	r5, [sp, #32]
 8000dce:	460c      	mov	r4, r1
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d14e      	bne.n	8000e72 <__udivmoddi4+0xaa>
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	458c      	cmp	ip, r1
 8000dd8:	4686      	mov	lr, r0
 8000dda:	fab2 f282 	clz	r2, r2
 8000dde:	d962      	bls.n	8000ea6 <__udivmoddi4+0xde>
 8000de0:	b14a      	cbz	r2, 8000df6 <__udivmoddi4+0x2e>
 8000de2:	f1c2 0320 	rsb	r3, r2, #32
 8000de6:	4091      	lsls	r1, r2
 8000de8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df0:	4319      	orrs	r1, r3
 8000df2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfa:	fa1f f68c 	uxth.w	r6, ip
 8000dfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e06:	fb07 1114 	mls	r1, r7, r4, r1
 8000e0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0e:	fb04 f106 	mul.w	r1, r4, r6
 8000e12:	4299      	cmp	r1, r3
 8000e14:	d90a      	bls.n	8000e2c <__udivmoddi4+0x64>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e1e:	f080 8112 	bcs.w	8001046 <__udivmoddi4+0x27e>
 8000e22:	4299      	cmp	r1, r3
 8000e24:	f240 810f 	bls.w	8001046 <__udivmoddi4+0x27e>
 8000e28:	3c02      	subs	r4, #2
 8000e2a:	4463      	add	r3, ip
 8000e2c:	1a59      	subs	r1, r3, r1
 8000e2e:	fa1f f38e 	uxth.w	r3, lr
 8000e32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e36:	fb07 1110 	mls	r1, r7, r0, r1
 8000e3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3e:	fb00 f606 	mul.w	r6, r0, r6
 8000e42:	429e      	cmp	r6, r3
 8000e44:	d90a      	bls.n	8000e5c <__udivmoddi4+0x94>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e4e:	f080 80fc 	bcs.w	800104a <__udivmoddi4+0x282>
 8000e52:	429e      	cmp	r6, r3
 8000e54:	f240 80f9 	bls.w	800104a <__udivmoddi4+0x282>
 8000e58:	4463      	add	r3, ip
 8000e5a:	3802      	subs	r0, #2
 8000e5c:	1b9b      	subs	r3, r3, r6
 8000e5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e62:	2100      	movs	r1, #0
 8000e64:	b11d      	cbz	r5, 8000e6e <__udivmoddi4+0xa6>
 8000e66:	40d3      	lsrs	r3, r2
 8000e68:	2200      	movs	r2, #0
 8000e6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d905      	bls.n	8000e82 <__udivmoddi4+0xba>
 8000e76:	b10d      	cbz	r5, 8000e7c <__udivmoddi4+0xb4>
 8000e78:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4608      	mov	r0, r1
 8000e80:	e7f5      	b.n	8000e6e <__udivmoddi4+0xa6>
 8000e82:	fab3 f183 	clz	r1, r3
 8000e86:	2900      	cmp	r1, #0
 8000e88:	d146      	bne.n	8000f18 <__udivmoddi4+0x150>
 8000e8a:	42a3      	cmp	r3, r4
 8000e8c:	d302      	bcc.n	8000e94 <__udivmoddi4+0xcc>
 8000e8e:	4290      	cmp	r0, r2
 8000e90:	f0c0 80f0 	bcc.w	8001074 <__udivmoddi4+0x2ac>
 8000e94:	1a86      	subs	r6, r0, r2
 8000e96:	eb64 0303 	sbc.w	r3, r4, r3
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	2d00      	cmp	r5, #0
 8000e9e:	d0e6      	beq.n	8000e6e <__udivmoddi4+0xa6>
 8000ea0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ea4:	e7e3      	b.n	8000e6e <__udivmoddi4+0xa6>
 8000ea6:	2a00      	cmp	r2, #0
 8000ea8:	f040 8090 	bne.w	8000fcc <__udivmoddi4+0x204>
 8000eac:	eba1 040c 	sub.w	r4, r1, ip
 8000eb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000eb4:	fa1f f78c 	uxth.w	r7, ip
 8000eb8:	2101      	movs	r1, #1
 8000eba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ebe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ec2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ec6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000eca:	fb07 f006 	mul.w	r0, r7, r6
 8000ece:	4298      	cmp	r0, r3
 8000ed0:	d908      	bls.n	8000ee4 <__udivmoddi4+0x11c>
 8000ed2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000eda:	d202      	bcs.n	8000ee2 <__udivmoddi4+0x11a>
 8000edc:	4298      	cmp	r0, r3
 8000ede:	f200 80cd 	bhi.w	800107c <__udivmoddi4+0x2b4>
 8000ee2:	4626      	mov	r6, r4
 8000ee4:	1a1c      	subs	r4, r3, r0
 8000ee6:	fa1f f38e 	uxth.w	r3, lr
 8000eea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eee:	fb08 4410 	mls	r4, r8, r0, r4
 8000ef2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ef6:	fb00 f707 	mul.w	r7, r0, r7
 8000efa:	429f      	cmp	r7, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x148>
 8000efe:	eb1c 0303 	adds.w	r3, ip, r3
 8000f02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x146>
 8000f08:	429f      	cmp	r7, r3
 8000f0a:	f200 80b0 	bhi.w	800106e <__udivmoddi4+0x2a6>
 8000f0e:	4620      	mov	r0, r4
 8000f10:	1bdb      	subs	r3, r3, r7
 8000f12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f16:	e7a5      	b.n	8000e64 <__udivmoddi4+0x9c>
 8000f18:	f1c1 0620 	rsb	r6, r1, #32
 8000f1c:	408b      	lsls	r3, r1
 8000f1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000f22:	431f      	orrs	r7, r3
 8000f24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f28:	fa04 f301 	lsl.w	r3, r4, r1
 8000f2c:	ea43 030c 	orr.w	r3, r3, ip
 8000f30:	40f4      	lsrs	r4, r6
 8000f32:	fa00 f801 	lsl.w	r8, r0, r1
 8000f36:	0c38      	lsrs	r0, r7, #16
 8000f38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000f40:	fa1f fc87 	uxth.w	ip, r7
 8000f44:	fb00 441e 	mls	r4, r0, lr, r4
 8000f48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000f50:	45a1      	cmp	r9, r4
 8000f52:	fa02 f201 	lsl.w	r2, r2, r1
 8000f56:	d90a      	bls.n	8000f6e <__udivmoddi4+0x1a6>
 8000f58:	193c      	adds	r4, r7, r4
 8000f5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f5e:	f080 8084 	bcs.w	800106a <__udivmoddi4+0x2a2>
 8000f62:	45a1      	cmp	r9, r4
 8000f64:	f240 8081 	bls.w	800106a <__udivmoddi4+0x2a2>
 8000f68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f6c:	443c      	add	r4, r7
 8000f6e:	eba4 0409 	sub.w	r4, r4, r9
 8000f72:	fa1f f983 	uxth.w	r9, r3
 8000f76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000f7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f86:	45a4      	cmp	ip, r4
 8000f88:	d907      	bls.n	8000f9a <__udivmoddi4+0x1d2>
 8000f8a:	193c      	adds	r4, r7, r4
 8000f8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f90:	d267      	bcs.n	8001062 <__udivmoddi4+0x29a>
 8000f92:	45a4      	cmp	ip, r4
 8000f94:	d965      	bls.n	8001062 <__udivmoddi4+0x29a>
 8000f96:	3b02      	subs	r3, #2
 8000f98:	443c      	add	r4, r7
 8000f9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000fa2:	eba4 040c 	sub.w	r4, r4, ip
 8000fa6:	429c      	cmp	r4, r3
 8000fa8:	46ce      	mov	lr, r9
 8000faa:	469c      	mov	ip, r3
 8000fac:	d351      	bcc.n	8001052 <__udivmoddi4+0x28a>
 8000fae:	d04e      	beq.n	800104e <__udivmoddi4+0x286>
 8000fb0:	b155      	cbz	r5, 8000fc8 <__udivmoddi4+0x200>
 8000fb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000fb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000fba:	fa04 f606 	lsl.w	r6, r4, r6
 8000fbe:	40cb      	lsrs	r3, r1
 8000fc0:	431e      	orrs	r6, r3
 8000fc2:	40cc      	lsrs	r4, r1
 8000fc4:	e9c5 6400 	strd	r6, r4, [r5]
 8000fc8:	2100      	movs	r1, #0
 8000fca:	e750      	b.n	8000e6e <__udivmoddi4+0xa6>
 8000fcc:	f1c2 0320 	rsb	r3, r2, #32
 8000fd0:	fa20 f103 	lsr.w	r1, r0, r3
 8000fd4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fd8:	fa24 f303 	lsr.w	r3, r4, r3
 8000fdc:	4094      	lsls	r4, r2
 8000fde:	430c      	orrs	r4, r1
 8000fe0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fe4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fe8:	fa1f f78c 	uxth.w	r7, ip
 8000fec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ff0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ff4:	0c23      	lsrs	r3, r4, #16
 8000ff6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ffa:	fb00 f107 	mul.w	r1, r0, r7
 8000ffe:	4299      	cmp	r1, r3
 8001000:	d908      	bls.n	8001014 <__udivmoddi4+0x24c>
 8001002:	eb1c 0303 	adds.w	r3, ip, r3
 8001006:	f100 36ff 	add.w	r6, r0, #4294967295
 800100a:	d22c      	bcs.n	8001066 <__udivmoddi4+0x29e>
 800100c:	4299      	cmp	r1, r3
 800100e:	d92a      	bls.n	8001066 <__udivmoddi4+0x29e>
 8001010:	3802      	subs	r0, #2
 8001012:	4463      	add	r3, ip
 8001014:	1a5b      	subs	r3, r3, r1
 8001016:	b2a4      	uxth	r4, r4
 8001018:	fbb3 f1f8 	udiv	r1, r3, r8
 800101c:	fb08 3311 	mls	r3, r8, r1, r3
 8001020:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001024:	fb01 f307 	mul.w	r3, r1, r7
 8001028:	42a3      	cmp	r3, r4
 800102a:	d908      	bls.n	800103e <__udivmoddi4+0x276>
 800102c:	eb1c 0404 	adds.w	r4, ip, r4
 8001030:	f101 36ff 	add.w	r6, r1, #4294967295
 8001034:	d213      	bcs.n	800105e <__udivmoddi4+0x296>
 8001036:	42a3      	cmp	r3, r4
 8001038:	d911      	bls.n	800105e <__udivmoddi4+0x296>
 800103a:	3902      	subs	r1, #2
 800103c:	4464      	add	r4, ip
 800103e:	1ae4      	subs	r4, r4, r3
 8001040:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001044:	e739      	b.n	8000eba <__udivmoddi4+0xf2>
 8001046:	4604      	mov	r4, r0
 8001048:	e6f0      	b.n	8000e2c <__udivmoddi4+0x64>
 800104a:	4608      	mov	r0, r1
 800104c:	e706      	b.n	8000e5c <__udivmoddi4+0x94>
 800104e:	45c8      	cmp	r8, r9
 8001050:	d2ae      	bcs.n	8000fb0 <__udivmoddi4+0x1e8>
 8001052:	ebb9 0e02 	subs.w	lr, r9, r2
 8001056:	eb63 0c07 	sbc.w	ip, r3, r7
 800105a:	3801      	subs	r0, #1
 800105c:	e7a8      	b.n	8000fb0 <__udivmoddi4+0x1e8>
 800105e:	4631      	mov	r1, r6
 8001060:	e7ed      	b.n	800103e <__udivmoddi4+0x276>
 8001062:	4603      	mov	r3, r0
 8001064:	e799      	b.n	8000f9a <__udivmoddi4+0x1d2>
 8001066:	4630      	mov	r0, r6
 8001068:	e7d4      	b.n	8001014 <__udivmoddi4+0x24c>
 800106a:	46d6      	mov	lr, sl
 800106c:	e77f      	b.n	8000f6e <__udivmoddi4+0x1a6>
 800106e:	4463      	add	r3, ip
 8001070:	3802      	subs	r0, #2
 8001072:	e74d      	b.n	8000f10 <__udivmoddi4+0x148>
 8001074:	4606      	mov	r6, r0
 8001076:	4623      	mov	r3, r4
 8001078:	4608      	mov	r0, r1
 800107a:	e70f      	b.n	8000e9c <__udivmoddi4+0xd4>
 800107c:	3e02      	subs	r6, #2
 800107e:	4463      	add	r3, ip
 8001080:	e730      	b.n	8000ee4 <__udivmoddi4+0x11c>
 8001082:	bf00      	nop

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08c      	sub	sp, #48	@ 0x30
 800108c:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	2319      	movs	r3, #25
 8001096:	9301      	str	r3, [sp, #4]
 8001098:	463b      	mov	r3, r7
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	2288      	movs	r2, #136	@ 0x88
 80010a0:	21ec      	movs	r1, #236	@ 0xec
 80010a2:	4857      	ldr	r0, [pc, #348]	@ (8001200 <TrimRead+0x178>)
 80010a4:	f003 fb54 	bl	8004750 <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);
 80010a8:	463b      	mov	r3, r7
 80010aa:	3319      	adds	r3, #25
 80010ac:	f04f 32ff 	mov.w	r2, #4294967295
 80010b0:	9202      	str	r2, [sp, #8]
 80010b2:	2207      	movs	r2, #7
 80010b4:	9201      	str	r2, [sp, #4]
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	2301      	movs	r3, #1
 80010ba:	22e1      	movs	r2, #225	@ 0xe1
 80010bc:	21ec      	movs	r1, #236	@ 0xec
 80010be:	4850      	ldr	r0, [pc, #320]	@ (8001200 <TrimRead+0x178>)
 80010c0:	f003 fb46 	bl	8004750 <HAL_I2C_Mem_Read>

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 80010c4:	787b      	ldrb	r3, [r7, #1]
 80010c6:	021b      	lsls	r3, r3, #8
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	783b      	ldrb	r3, [r7, #0]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001204 <TrimRead+0x17c>)
 80010d6:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 80010d8:	78fb      	ldrb	r3, [r7, #3]
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	b21a      	sxth	r2, r3
 80010de:	78bb      	ldrb	r3, [r7, #2]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	4313      	orrs	r3, r2
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	4b48      	ldr	r3, [pc, #288]	@ (8001208 <TrimRead+0x180>)
 80010e8:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 80010ea:	797b      	ldrb	r3, [r7, #5]
 80010ec:	021b      	lsls	r3, r3, #8
 80010ee:	b21a      	sxth	r2, r3
 80010f0:	793b      	ldrb	r3, [r7, #4]
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	4b44      	ldr	r3, [pc, #272]	@ (800120c <TrimRead+0x184>)
 80010fa:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b21a      	sxth	r2, r3
 8001102:	797b      	ldrb	r3, [r7, #5]
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b21b      	sxth	r3, r3
 800110a:	b29a      	uxth	r2, r3
 800110c:	4b40      	ldr	r3, [pc, #256]	@ (8001210 <TrimRead+0x188>)
 800110e:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 8001110:	7a7b      	ldrb	r3, [r7, #9]
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	b21a      	sxth	r2, r3
 8001116:	79bb      	ldrb	r3, [r7, #6]
 8001118:	b21b      	sxth	r3, r3
 800111a:	4313      	orrs	r3, r2
 800111c:	b21a      	sxth	r2, r3
 800111e:	4b3d      	ldr	r3, [pc, #244]	@ (8001214 <TrimRead+0x18c>)
 8001120:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 8001122:	7afb      	ldrb	r3, [r7, #11]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	b21a      	sxth	r2, r3
 8001128:	7abb      	ldrb	r3, [r7, #10]
 800112a:	b21b      	sxth	r3, r3
 800112c:	4313      	orrs	r3, r2
 800112e:	b21a      	sxth	r2, r3
 8001130:	4b39      	ldr	r3, [pc, #228]	@ (8001218 <TrimRead+0x190>)
 8001132:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 8001134:	7b7b      	ldrb	r3, [r7, #13]
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	b21a      	sxth	r2, r3
 800113a:	7b3b      	ldrb	r3, [r7, #12]
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21a      	sxth	r2, r3
 8001142:	4b36      	ldr	r3, [pc, #216]	@ (800121c <TrimRead+0x194>)
 8001144:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	b21a      	sxth	r2, r3
 800114c:	7bbb      	ldrb	r3, [r7, #14]
 800114e:	b21b      	sxth	r3, r3
 8001150:	4313      	orrs	r3, r2
 8001152:	b21a      	sxth	r2, r3
 8001154:	4b32      	ldr	r3, [pc, #200]	@ (8001220 <TrimRead+0x198>)
 8001156:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 8001158:	7c7b      	ldrb	r3, [r7, #17]
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	b21a      	sxth	r2, r3
 800115e:	7c3b      	ldrb	r3, [r7, #16]
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21a      	sxth	r2, r3
 8001166:	4b2f      	ldr	r3, [pc, #188]	@ (8001224 <TrimRead+0x19c>)
 8001168:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 800116a:	7cfb      	ldrb	r3, [r7, #19]
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	7cbb      	ldrb	r3, [r7, #18]
 8001172:	b21b      	sxth	r3, r3
 8001174:	4313      	orrs	r3, r2
 8001176:	b21a      	sxth	r2, r3
 8001178:	4b2b      	ldr	r3, [pc, #172]	@ (8001228 <TrimRead+0x1a0>)
 800117a:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 800117c:	7d7b      	ldrb	r3, [r7, #21]
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	b21a      	sxth	r2, r3
 8001182:	7d3b      	ldrb	r3, [r7, #20]
 8001184:	b21b      	sxth	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b21a      	sxth	r2, r3
 800118a:	4b28      	ldr	r3, [pc, #160]	@ (800122c <TrimRead+0x1a4>)
 800118c:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 800118e:	7dfb      	ldrb	r3, [r7, #23]
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	b21a      	sxth	r2, r3
 8001194:	7dbb      	ldrb	r3, [r7, #22]
 8001196:	b21b      	sxth	r3, r3
 8001198:	4313      	orrs	r3, r2
 800119a:	b21a      	sxth	r2, r3
 800119c:	4b24      	ldr	r3, [pc, #144]	@ (8001230 <TrimRead+0x1a8>)
 800119e:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 80011a0:	7e3b      	ldrb	r3, [r7, #24]
 80011a2:	461a      	mov	r2, r3
 80011a4:	4b23      	ldr	r3, [pc, #140]	@ (8001234 <TrimRead+0x1ac>)
 80011a6:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 80011a8:	7ebb      	ldrb	r3, [r7, #26]
 80011aa:	021b      	lsls	r3, r3, #8
 80011ac:	b21a      	sxth	r2, r3
 80011ae:	7e7b      	ldrb	r3, [r7, #25]
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	4b20      	ldr	r3, [pc, #128]	@ (8001238 <TrimRead+0x1b0>)
 80011b8:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 80011ba:	7efb      	ldrb	r3, [r7, #27]
 80011bc:	461a      	mov	r2, r3
 80011be:	4b1f      	ldr	r3, [pc, #124]	@ (800123c <TrimRead+0x1b4>)
 80011c0:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 80011c2:	7f3b      	ldrb	r3, [r7, #28]
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	7f7b      	ldrb	r3, [r7, #29]
 80011ca:	b21b      	sxth	r3, r3
 80011cc:	f003 030f 	and.w	r3, r3, #15
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	4313      	orrs	r3, r2
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001240 <TrimRead+0x1b8>)
 80011d8:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 80011da:	7fbb      	ldrb	r3, [r7, #30]
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	b21a      	sxth	r2, r3
 80011e0:	7f7b      	ldrb	r3, [r7, #29]
 80011e2:	091b      	lsrs	r3, r3, #4
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	b21b      	sxth	r3, r3
 80011e8:	4313      	orrs	r3, r2
 80011ea:	b21a      	sxth	r2, r3
 80011ec:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <TrimRead+0x1bc>)
 80011ee:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 80011f0:	7ffb      	ldrb	r3, [r7, #31]
 80011f2:	b21a      	sxth	r2, r3
 80011f4:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <TrimRead+0x1c0>)
 80011f6:	801a      	strh	r2, [r3, #0]
}
 80011f8:	bf00      	nop
 80011fa:	3720      	adds	r7, #32
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200002b4 	.word	0x200002b4
 8001204:	20000244 	.word	0x20000244
 8001208:	2000024c 	.word	0x2000024c
 800120c:	2000024e 	.word	0x2000024e
 8001210:	20000246 	.word	0x20000246
 8001214:	20000250 	.word	0x20000250
 8001218:	20000252 	.word	0x20000252
 800121c:	20000254 	.word	0x20000254
 8001220:	20000256 	.word	0x20000256
 8001224:	20000258 	.word	0x20000258
 8001228:	2000025a 	.word	0x2000025a
 800122c:	2000025c 	.word	0x2000025c
 8001230:	2000025e 	.word	0x2000025e
 8001234:	20000248 	.word	0x20000248
 8001238:	20000260 	.word	0x20000260
 800123c:	2000024a 	.word	0x2000024a
 8001240:	20000262 	.word	0x20000262
 8001244:	20000264 	.word	0x20000264
 8001248:	20000266 	.word	0x20000266

0800124c <BME280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b089      	sub	sp, #36	@ 0x24
 8001250:	af04      	add	r7, sp, #16
 8001252:	4604      	mov	r4, r0
 8001254:	4608      	mov	r0, r1
 8001256:	4611      	mov	r1, r2
 8001258:	461a      	mov	r2, r3
 800125a:	4623      	mov	r3, r4
 800125c:	71fb      	strb	r3, [r7, #7]
 800125e:	4603      	mov	r3, r0
 8001260:	71bb      	strb	r3, [r7, #6]
 8001262:	460b      	mov	r3, r1
 8001264:	717b      	strb	r3, [r7, #5]
 8001266:	4613      	mov	r3, r2
 8001268:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 800126a:	f7ff ff0d 	bl	8001088 <TrimRead>


	uint8_t datatowrite = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 8001276:	23b6      	movs	r3, #182	@ 0xb6
 8001278:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 800127a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800127e:	9302      	str	r3, [sp, #8]
 8001280:	2301      	movs	r3, #1
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	f107 030f 	add.w	r3, r7, #15
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2301      	movs	r3, #1
 800128c:	22e0      	movs	r2, #224	@ 0xe0
 800128e:	21ec      	movs	r1, #236	@ 0xec
 8001290:	4858      	ldr	r0, [pc, #352]	@ (80013f4 <BME280_Config+0x1a8>)
 8001292:	f003 f957 	bl	8004544 <HAL_I2C_Mem_Write>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d002      	beq.n	80012a2 <BME280_Config+0x56>
	{
		return -1;
 800129c:	f04f 33ff 	mov.w	r3, #4294967295
 80012a0:	e0a3      	b.n	80013ea <BME280_Config+0x19e>
	}

	HAL_Delay (100);
 80012a2:	2064      	movs	r0, #100	@ 0x64
 80012a4:	f001 fd7a 	bl	8002d9c <HAL_Delay>


	// write the humidity oversampling to 0xF2
	datatowrite = osrs_h;
 80012a8:	797b      	ldrb	r3, [r7, #5]
 80012aa:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80012ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012b0:	9302      	str	r3, [sp, #8]
 80012b2:	2301      	movs	r3, #1
 80012b4:	9301      	str	r3, [sp, #4]
 80012b6:	f107 030f 	add.w	r3, r7, #15
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	2301      	movs	r3, #1
 80012be:	22f2      	movs	r2, #242	@ 0xf2
 80012c0:	21ec      	movs	r1, #236	@ 0xec
 80012c2:	484c      	ldr	r0, [pc, #304]	@ (80013f4 <BME280_Config+0x1a8>)
 80012c4:	f003 f93e 	bl	8004544 <HAL_I2C_Mem_Write>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <BME280_Config+0x88>
	{
		return -1;
 80012ce:	f04f 33ff 	mov.w	r3, #4294967295
 80012d2:	e08a      	b.n	80013ea <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 80012d4:	2064      	movs	r0, #100	@ 0x64
 80012d6:	f001 fd61 	bl	8002d9c <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datacheck, 1, 1000);
 80012da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012de:	9302      	str	r3, [sp, #8]
 80012e0:	2301      	movs	r3, #1
 80012e2:	9301      	str	r3, [sp, #4]
 80012e4:	f107 030e 	add.w	r3, r7, #14
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	2301      	movs	r3, #1
 80012ec:	22f2      	movs	r2, #242	@ 0xf2
 80012ee:	21ec      	movs	r1, #236	@ 0xec
 80012f0:	4840      	ldr	r0, [pc, #256]	@ (80013f4 <BME280_Config+0x1a8>)
 80012f2:	f003 fa2d 	bl	8004750 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 80012f6:	7bba      	ldrb	r2, [r7, #14]
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d002      	beq.n	8001304 <BME280_Config+0xb8>
	{
		return -1;
 80012fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001302:	e072      	b.n	80013ea <BME280_Config+0x19e>
	}


	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 8001304:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001308:	015b      	lsls	r3, r3, #5
 800130a:	b25a      	sxtb	r2, r3
 800130c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	b25b      	sxtb	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b25b      	sxtb	r3, r3
 8001318:	b2db      	uxtb	r3, r3
 800131a:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 800131c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001320:	9302      	str	r3, [sp, #8]
 8001322:	2301      	movs	r3, #1
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	f107 030f 	add.w	r3, r7, #15
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	2301      	movs	r3, #1
 800132e:	22f5      	movs	r2, #245	@ 0xf5
 8001330:	21ec      	movs	r1, #236	@ 0xec
 8001332:	4830      	ldr	r0, [pc, #192]	@ (80013f4 <BME280_Config+0x1a8>)
 8001334:	f003 f906 	bl	8004544 <HAL_I2C_Mem_Write>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d002      	beq.n	8001344 <BME280_Config+0xf8>
	{
		return -1;
 800133e:	f04f 33ff 	mov.w	r3, #4294967295
 8001342:	e052      	b.n	80013ea <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 8001344:	2064      	movs	r0, #100	@ 0x64
 8001346:	f001 fd29 	bl	8002d9c <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 800134a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800134e:	9302      	str	r3, [sp, #8]
 8001350:	2301      	movs	r3, #1
 8001352:	9301      	str	r3, [sp, #4]
 8001354:	f107 030e 	add.w	r3, r7, #14
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	2301      	movs	r3, #1
 800135c:	22f5      	movs	r2, #245	@ 0xf5
 800135e:	21ec      	movs	r1, #236	@ 0xec
 8001360:	4824      	ldr	r0, [pc, #144]	@ (80013f4 <BME280_Config+0x1a8>)
 8001362:	f003 f9f5 	bl	8004750 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001366:	7bba      	ldrb	r2, [r7, #14]
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	429a      	cmp	r2, r3
 800136c:	d002      	beq.n	8001374 <BME280_Config+0x128>
	{
		return -1;
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
 8001372:	e03a      	b.n	80013ea <BME280_Config+0x19e>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	015b      	lsls	r3, r3, #5
 8001378:	b25a      	sxtb	r2, r3
 800137a:	79bb      	ldrb	r3, [r7, #6]
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	b25b      	sxtb	r3, r3
 8001380:	4313      	orrs	r3, r2
 8001382:	b25a      	sxtb	r2, r3
 8001384:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001388:	4313      	orrs	r3, r2
 800138a:	b25b      	sxtb	r3, r3
 800138c:	b2db      	uxtb	r3, r3
 800138e:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001390:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001394:	9302      	str	r3, [sp, #8]
 8001396:	2301      	movs	r3, #1
 8001398:	9301      	str	r3, [sp, #4]
 800139a:	f107 030f 	add.w	r3, r7, #15
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2301      	movs	r3, #1
 80013a2:	22f4      	movs	r2, #244	@ 0xf4
 80013a4:	21ec      	movs	r1, #236	@ 0xec
 80013a6:	4813      	ldr	r0, [pc, #76]	@ (80013f4 <BME280_Config+0x1a8>)
 80013a8:	f003 f8cc 	bl	8004544 <HAL_I2C_Mem_Write>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <BME280_Config+0x16c>
	{
		return -1;
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	e018      	b.n	80013ea <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 80013b8:	2064      	movs	r0, #100	@ 0x64
 80013ba:	f001 fcef 	bl	8002d9c <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 80013be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013c2:	9302      	str	r3, [sp, #8]
 80013c4:	2301      	movs	r3, #1
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	f107 030e 	add.w	r3, r7, #14
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	22f4      	movs	r2, #244	@ 0xf4
 80013d2:	21ec      	movs	r1, #236	@ 0xec
 80013d4:	4807      	ldr	r0, [pc, #28]	@ (80013f4 <BME280_Config+0x1a8>)
 80013d6:	f003 f9bb 	bl	8004750 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 80013da:	7bba      	ldrb	r2, [r7, #14]
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d002      	beq.n	80013e8 <BME280_Config+0x19c>
	{
		return -1;
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295
 80013e6:	e000      	b.n	80013ea <BME280_Config+0x19e>
	}

	return 0;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd90      	pop	{r4, r7, pc}
 80013f2:	bf00      	nop
 80013f4:	200002b4 	.word	0x200002b4

080013f8 <BMEReadRaw>:


int BMEReadRaw(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af04      	add	r7, sp, #16
	uint8_t RawData[8];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 80013fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001402:	9302      	str	r3, [sp, #8]
 8001404:	2301      	movs	r3, #1
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	4b1e      	ldr	r3, [pc, #120]	@ (8001484 <BMEReadRaw+0x8c>)
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	2301      	movs	r3, #1
 800140e:	22d0      	movs	r2, #208	@ 0xd0
 8001410:	21ec      	movs	r1, #236	@ 0xec
 8001412:	481d      	ldr	r0, [pc, #116]	@ (8001488 <BMEReadRaw+0x90>)
 8001414:	f003 f99c 	bl	8004750 <HAL_I2C_Mem_Read>

	if (chipID == 0x60)
 8001418:	4b1a      	ldr	r3, [pc, #104]	@ (8001484 <BMEReadRaw+0x8c>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b60      	cmp	r3, #96	@ 0x60
 800141e:	d12a      	bne.n	8001476 <BMEReadRaw+0x7e>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 8, HAL_MAX_DELAY);
 8001420:	f04f 33ff 	mov.w	r3, #4294967295
 8001424:	9302      	str	r3, [sp, #8]
 8001426:	2308      	movs	r3, #8
 8001428:	9301      	str	r3, [sp, #4]
 800142a:	463b      	mov	r3, r7
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	2301      	movs	r3, #1
 8001430:	22f7      	movs	r2, #247	@ 0xf7
 8001432:	21ec      	movs	r1, #236	@ 0xec
 8001434:	4814      	ldr	r0, [pc, #80]	@ (8001488 <BMEReadRaw+0x90>)
 8001436:	f003 f98b 	bl	8004750 <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 800143a:	783b      	ldrb	r3, [r7, #0]
 800143c:	031a      	lsls	r2, r3, #12
 800143e:	787b      	ldrb	r3, [r7, #1]
 8001440:	011b      	lsls	r3, r3, #4
 8001442:	4313      	orrs	r3, r2
 8001444:	78ba      	ldrb	r2, [r7, #2]
 8001446:	0912      	lsrs	r2, r2, #4
 8001448:	b2d2      	uxtb	r2, r2
 800144a:	4313      	orrs	r3, r2
 800144c:	4a0f      	ldr	r2, [pc, #60]	@ (800148c <BMEReadRaw+0x94>)
 800144e:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 8001450:	78fb      	ldrb	r3, [r7, #3]
 8001452:	031a      	lsls	r2, r3, #12
 8001454:	793b      	ldrb	r3, [r7, #4]
 8001456:	011b      	lsls	r3, r3, #4
 8001458:	4313      	orrs	r3, r2
 800145a:	797a      	ldrb	r2, [r7, #5]
 800145c:	0912      	lsrs	r2, r2, #4
 800145e:	b2d2      	uxtb	r2, r2
 8001460:	4313      	orrs	r3, r2
 8001462:	4a0b      	ldr	r2, [pc, #44]	@ (8001490 <BMEReadRaw+0x98>)
 8001464:	6013      	str	r3, [r2, #0]
		hRaw = (RawData[6]<<8)|(RawData[7]);
 8001466:	79bb      	ldrb	r3, [r7, #6]
 8001468:	021b      	lsls	r3, r3, #8
 800146a:	79fa      	ldrb	r2, [r7, #7]
 800146c:	4313      	orrs	r3, r2
 800146e:	4a09      	ldr	r2, [pc, #36]	@ (8001494 <BMEReadRaw+0x9c>)
 8001470:	6013      	str	r3, [r2, #0]

		return 0;
 8001472:	2300      	movs	r3, #0
 8001474:	e001      	b.n	800147a <BMEReadRaw+0x82>
	}

	else return -1;
 8001476:	f04f 33ff 	mov.w	r3, #4294967295
}
 800147a:	4618      	mov	r0, r3
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000234 	.word	0x20000234
 8001488:	200002b4 	.word	0x200002b4
 800148c:	2000023c 	.word	0x2000023c
 8001490:	20000238 	.word	0x20000238
 8001494:	20000240 	.word	0x20000240

08001498 <BME280_compensate_T_int32>:
/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123 equals 51.23 DegC.
   t_fine carries fine temperature as global value
*/
int32_t t_fine;
int32_t BME280_compensate_T_int32(int32_t adc_T)
{
 8001498:	b480      	push	{r7}
 800149a:	b087      	sub	sp, #28
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	10da      	asrs	r2, r3, #3
 80014a4:	4b19      	ldr	r3, [pc, #100]	@ (800150c <BME280_compensate_T_int32+0x74>)
 80014a6:	881b      	ldrh	r3, [r3, #0]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	4a18      	ldr	r2, [pc, #96]	@ (8001510 <BME280_compensate_T_int32+0x78>)
 80014ae:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014b2:	fb02 f303 	mul.w	r3, r2, r3
 80014b6:	12db      	asrs	r3, r3, #11
 80014b8:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	111b      	asrs	r3, r3, #4
 80014be:	4a13      	ldr	r2, [pc, #76]	@ (800150c <BME280_compensate_T_int32+0x74>)
 80014c0:	8812      	ldrh	r2, [r2, #0]
 80014c2:	1a9b      	subs	r3, r3, r2
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	1112      	asrs	r2, r2, #4
 80014c8:	4910      	ldr	r1, [pc, #64]	@ (800150c <BME280_compensate_T_int32+0x74>)
 80014ca:	8809      	ldrh	r1, [r1, #0]
 80014cc:	1a52      	subs	r2, r2, r1
 80014ce:	fb02 f303 	mul.w	r3, r2, r3
 80014d2:	131b      	asrs	r3, r3, #12
 80014d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001514 <BME280_compensate_T_int32+0x7c>)
 80014d6:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014da:	fb02 f303 	mul.w	r3, r2, r3
 80014de:	139b      	asrs	r3, r3, #14
 80014e0:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 80014e2:	697a      	ldr	r2, [r7, #20]
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	4413      	add	r3, r2
 80014e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001518 <BME280_compensate_T_int32+0x80>)
 80014ea:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 80014ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001518 <BME280_compensate_T_int32+0x80>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4613      	mov	r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	4413      	add	r3, r2
 80014f6:	3380      	adds	r3, #128	@ 0x80
 80014f8:	121b      	asrs	r3, r3, #8
 80014fa:	60fb      	str	r3, [r7, #12]
	return T;
 80014fc:	68fb      	ldr	r3, [r7, #12]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	371c      	adds	r7, #28
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	20000244 	.word	0x20000244
 8001510:	2000024c 	.word	0x2000024c
 8001514:	2000024e 	.word	0x2000024e
 8001518:	20000268 	.word	0x20000268

0800151c <BME280_compensate_P_int64>:
#if SUPPORT_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
   Output value of 24674867 represents 24674867/256 = 96386.2 Pa = 963.862 hPa
*/
uint32_t BME280_compensate_P_int64(int32_t adc_P)
{
 800151c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001520:	b0ca      	sub	sp, #296	@ 0x128
 8001522:	af00      	add	r7, sp, #0
 8001524:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8001528:	4baf      	ldr	r3, [pc, #700]	@ (80017e8 <BME280_compensate_P_int64+0x2cc>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	17da      	asrs	r2, r3, #31
 800152e:	461c      	mov	r4, r3
 8001530:	4615      	mov	r5, r2
 8001532:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8001536:	f145 3bff 	adc.w	fp, r5, #4294967295
 800153a:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 800153e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001542:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001546:	fb03 f102 	mul.w	r1, r3, r2
 800154a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800154e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001552:	fb02 f303 	mul.w	r3, r2, r3
 8001556:	18ca      	adds	r2, r1, r3
 8001558:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800155c:	fba3 8903 	umull	r8, r9, r3, r3
 8001560:	eb02 0309 	add.w	r3, r2, r9
 8001564:	4699      	mov	r9, r3
 8001566:	4ba1      	ldr	r3, [pc, #644]	@ (80017ec <BME280_compensate_P_int64+0x2d0>)
 8001568:	f9b3 3000 	ldrsh.w	r3, [r3]
 800156c:	b21b      	sxth	r3, r3
 800156e:	17da      	asrs	r2, r3, #31
 8001570:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001574:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001578:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800157c:	4603      	mov	r3, r0
 800157e:	fb03 f209 	mul.w	r2, r3, r9
 8001582:	460b      	mov	r3, r1
 8001584:	fb08 f303 	mul.w	r3, r8, r3
 8001588:	4413      	add	r3, r2
 800158a:	4602      	mov	r2, r0
 800158c:	fba8 1202 	umull	r1, r2, r8, r2
 8001590:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001594:	460a      	mov	r2, r1
 8001596:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 800159a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800159e:	4413      	add	r3, r2
 80015a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80015a4:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80015a8:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80015ac:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 80015b0:	4b8f      	ldr	r3, [pc, #572]	@ (80017f0 <BME280_compensate_P_int64+0x2d4>)
 80015b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	17da      	asrs	r2, r3, #31
 80015ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80015be:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80015c2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80015c6:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80015ca:	462a      	mov	r2, r5
 80015cc:	fb02 f203 	mul.w	r2, r2, r3
 80015d0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015d4:	4621      	mov	r1, r4
 80015d6:	fb01 f303 	mul.w	r3, r1, r3
 80015da:	441a      	add	r2, r3
 80015dc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80015e0:	4621      	mov	r1, r4
 80015e2:	fba3 1301 	umull	r1, r3, r3, r1
 80015e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80015ea:	460b      	mov	r3, r1
 80015ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80015f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80015f4:	18d3      	adds	r3, r2, r3
 80015f6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80015fa:	f04f 0000 	mov.w	r0, #0
 80015fe:	f04f 0100 	mov.w	r1, #0
 8001602:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001606:	462b      	mov	r3, r5
 8001608:	0459      	lsls	r1, r3, #17
 800160a:	4623      	mov	r3, r4
 800160c:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001610:	4623      	mov	r3, r4
 8001612:	0458      	lsls	r0, r3, #17
 8001614:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001618:	1814      	adds	r4, r2, r0
 800161a:	643c      	str	r4, [r7, #64]	@ 0x40
 800161c:	414b      	adcs	r3, r1
 800161e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001620:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001624:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8001628:	4b72      	ldr	r3, [pc, #456]	@ (80017f4 <BME280_compensate_P_int64+0x2d8>)
 800162a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800162e:	b21b      	sxth	r3, r3
 8001630:	17da      	asrs	r2, r3, #31
 8001632:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001636:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800163a:	f04f 0000 	mov.w	r0, #0
 800163e:	f04f 0100 	mov.w	r1, #0
 8001642:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001646:	00d9      	lsls	r1, r3, #3
 8001648:	2000      	movs	r0, #0
 800164a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800164e:	1814      	adds	r4, r2, r0
 8001650:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001652:	414b      	adcs	r3, r1
 8001654:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001656:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800165a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 800165e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001662:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001666:	fb03 f102 	mul.w	r1, r3, r2
 800166a:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800166e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001672:	fb02 f303 	mul.w	r3, r2, r3
 8001676:	18ca      	adds	r2, r1, r3
 8001678:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800167c:	fba3 1303 	umull	r1, r3, r3, r3
 8001680:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001684:	460b      	mov	r3, r1
 8001686:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800168a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800168e:	18d3      	adds	r3, r2, r3
 8001690:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001694:	4b58      	ldr	r3, [pc, #352]	@ (80017f8 <BME280_compensate_P_int64+0x2dc>)
 8001696:	f9b3 3000 	ldrsh.w	r3, [r3]
 800169a:	b21b      	sxth	r3, r3
 800169c:	17da      	asrs	r2, r3, #31
 800169e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80016a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80016a6:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80016aa:	462b      	mov	r3, r5
 80016ac:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80016b0:	4642      	mov	r2, r8
 80016b2:	fb02 f203 	mul.w	r2, r2, r3
 80016b6:	464b      	mov	r3, r9
 80016b8:	4621      	mov	r1, r4
 80016ba:	fb01 f303 	mul.w	r3, r1, r3
 80016be:	4413      	add	r3, r2
 80016c0:	4622      	mov	r2, r4
 80016c2:	4641      	mov	r1, r8
 80016c4:	fba2 1201 	umull	r1, r2, r2, r1
 80016c8:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80016cc:	460a      	mov	r2, r1
 80016ce:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80016d2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80016d6:	4413      	add	r3, r2
 80016d8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80016dc:	f04f 0000 	mov.w	r0, #0
 80016e0:	f04f 0100 	mov.w	r1, #0
 80016e4:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80016e8:	4623      	mov	r3, r4
 80016ea:	0a18      	lsrs	r0, r3, #8
 80016ec:	462b      	mov	r3, r5
 80016ee:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80016f2:	462b      	mov	r3, r5
 80016f4:	1219      	asrs	r1, r3, #8
 80016f6:	4b41      	ldr	r3, [pc, #260]	@ (80017fc <BME280_compensate_P_int64+0x2e0>)
 80016f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	17da      	asrs	r2, r3, #31
 8001700:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001704:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001708:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800170c:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001710:	464a      	mov	r2, r9
 8001712:	fb02 f203 	mul.w	r2, r2, r3
 8001716:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800171a:	4644      	mov	r4, r8
 800171c:	fb04 f303 	mul.w	r3, r4, r3
 8001720:	441a      	add	r2, r3
 8001722:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001726:	4644      	mov	r4, r8
 8001728:	fba3 4304 	umull	r4, r3, r3, r4
 800172c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001730:	4623      	mov	r3, r4
 8001732:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001736:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800173a:	18d3      	adds	r3, r2, r3
 800173c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	f04f 0300 	mov.w	r3, #0
 8001748:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 800174c:	464c      	mov	r4, r9
 800174e:	0323      	lsls	r3, r4, #12
 8001750:	4644      	mov	r4, r8
 8001752:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001756:	4644      	mov	r4, r8
 8001758:	0322      	lsls	r2, r4, #12
 800175a:	1884      	adds	r4, r0, r2
 800175c:	633c      	str	r4, [r7, #48]	@ 0x30
 800175e:	eb41 0303 	adc.w	r3, r1, r3
 8001762:	637b      	str	r3, [r7, #52]	@ 0x34
 8001764:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001768:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 800176c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001770:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001774:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8001778:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800177c:	4b20      	ldr	r3, [pc, #128]	@ (8001800 <BME280_compensate_P_int64+0x2e4>)
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	b29b      	uxth	r3, r3
 8001782:	2200      	movs	r2, #0
 8001784:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001788:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800178c:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001790:	462b      	mov	r3, r5
 8001792:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001796:	4642      	mov	r2, r8
 8001798:	fb02 f203 	mul.w	r2, r2, r3
 800179c:	464b      	mov	r3, r9
 800179e:	4621      	mov	r1, r4
 80017a0:	fb01 f303 	mul.w	r3, r1, r3
 80017a4:	4413      	add	r3, r2
 80017a6:	4622      	mov	r2, r4
 80017a8:	4641      	mov	r1, r8
 80017aa:	fba2 1201 	umull	r1, r2, r2, r1
 80017ae:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80017b2:	460a      	mov	r2, r1
 80017b4:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80017b8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80017bc:	4413      	add	r3, r2
 80017be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	f04f 0300 	mov.w	r3, #0
 80017ca:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80017ce:	4629      	mov	r1, r5
 80017d0:	104a      	asrs	r2, r1, #1
 80017d2:	4629      	mov	r1, r5
 80017d4:	17cb      	asrs	r3, r1, #31
 80017d6:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 80017da:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80017de:	4313      	orrs	r3, r2
 80017e0:	d110      	bne.n	8001804 <BME280_compensate_P_int64+0x2e8>
	{
		return 0; // avoid exception caused by division by zero
 80017e2:	2300      	movs	r3, #0
 80017e4:	e154      	b.n	8001a90 <BME280_compensate_P_int64+0x574>
 80017e6:	bf00      	nop
 80017e8:	20000268 	.word	0x20000268
 80017ec:	20000258 	.word	0x20000258
 80017f0:	20000256 	.word	0x20000256
 80017f4:	20000254 	.word	0x20000254
 80017f8:	20000252 	.word	0x20000252
 80017fc:	20000250 	.word	0x20000250
 8001800:	20000246 	.word	0x20000246
	}
	p = 1048576-adc_P;
 8001804:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001808:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 800180c:	17da      	asrs	r2, r3, #31
 800180e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001810:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001812:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001816:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 800181a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800181e:	105b      	asrs	r3, r3, #1
 8001820:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001824:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001828:	07db      	lsls	r3, r3, #31
 800182a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800182e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001832:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001836:	4621      	mov	r1, r4
 8001838:	1a89      	subs	r1, r1, r2
 800183a:	67b9      	str	r1, [r7, #120]	@ 0x78
 800183c:	4629      	mov	r1, r5
 800183e:	eb61 0303 	sbc.w	r3, r1, r3
 8001842:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001844:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001848:	4622      	mov	r2, r4
 800184a:	462b      	mov	r3, r5
 800184c:	1891      	adds	r1, r2, r2
 800184e:	6239      	str	r1, [r7, #32]
 8001850:	415b      	adcs	r3, r3
 8001852:	627b      	str	r3, [r7, #36]	@ 0x24
 8001854:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001858:	4621      	mov	r1, r4
 800185a:	1851      	adds	r1, r2, r1
 800185c:	61b9      	str	r1, [r7, #24]
 800185e:	4629      	mov	r1, r5
 8001860:	414b      	adcs	r3, r1
 8001862:	61fb      	str	r3, [r7, #28]
 8001864:	f04f 0200 	mov.w	r2, #0
 8001868:	f04f 0300 	mov.w	r3, #0
 800186c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001870:	4649      	mov	r1, r9
 8001872:	018b      	lsls	r3, r1, #6
 8001874:	4641      	mov	r1, r8
 8001876:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800187a:	4641      	mov	r1, r8
 800187c:	018a      	lsls	r2, r1, #6
 800187e:	4641      	mov	r1, r8
 8001880:	1889      	adds	r1, r1, r2
 8001882:	6139      	str	r1, [r7, #16]
 8001884:	4649      	mov	r1, r9
 8001886:	eb43 0101 	adc.w	r1, r3, r1
 800188a:	6179      	str	r1, [r7, #20]
 800188c:	f04f 0200 	mov.w	r2, #0
 8001890:	f04f 0300 	mov.w	r3, #0
 8001894:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001898:	4649      	mov	r1, r9
 800189a:	008b      	lsls	r3, r1, #2
 800189c:	4641      	mov	r1, r8
 800189e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018a2:	4641      	mov	r1, r8
 80018a4:	008a      	lsls	r2, r1, #2
 80018a6:	4610      	mov	r0, r2
 80018a8:	4619      	mov	r1, r3
 80018aa:	4603      	mov	r3, r0
 80018ac:	4622      	mov	r2, r4
 80018ae:	189b      	adds	r3, r3, r2
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	460b      	mov	r3, r1
 80018b4:	462a      	mov	r2, r5
 80018b6:	eb42 0303 	adc.w	r3, r2, r3
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	f04f 0200 	mov.w	r2, #0
 80018c0:	f04f 0300 	mov.w	r3, #0
 80018c4:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80018c8:	4649      	mov	r1, r9
 80018ca:	008b      	lsls	r3, r1, #2
 80018cc:	4641      	mov	r1, r8
 80018ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018d2:	4641      	mov	r1, r8
 80018d4:	008a      	lsls	r2, r1, #2
 80018d6:	4610      	mov	r0, r2
 80018d8:	4619      	mov	r1, r3
 80018da:	4603      	mov	r3, r0
 80018dc:	4622      	mov	r2, r4
 80018de:	189b      	adds	r3, r3, r2
 80018e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80018e2:	462b      	mov	r3, r5
 80018e4:	460a      	mov	r2, r1
 80018e6:	eb42 0303 	adc.w	r3, r2, r3
 80018ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80018ec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80018f0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80018f4:	f7ff fa00 	bl	8000cf8 <__aeabi_ldivmod>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001900:	4b66      	ldr	r3, [pc, #408]	@ (8001a9c <BME280_compensate_P_int64+0x580>)
 8001902:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001906:	b21b      	sxth	r3, r3
 8001908:	17da      	asrs	r2, r3, #31
 800190a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800190c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800190e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001912:	f04f 0000 	mov.w	r0, #0
 8001916:	f04f 0100 	mov.w	r1, #0
 800191a:	0b50      	lsrs	r0, r2, #13
 800191c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001920:	1359      	asrs	r1, r3, #13
 8001922:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001926:	462b      	mov	r3, r5
 8001928:	fb00 f203 	mul.w	r2, r0, r3
 800192c:	4623      	mov	r3, r4
 800192e:	fb03 f301 	mul.w	r3, r3, r1
 8001932:	4413      	add	r3, r2
 8001934:	4622      	mov	r2, r4
 8001936:	fba2 1200 	umull	r1, r2, r2, r0
 800193a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800193e:	460a      	mov	r2, r1
 8001940:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001944:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001948:	4413      	add	r3, r2
 800194a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800194e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001952:	f04f 0000 	mov.w	r0, #0
 8001956:	f04f 0100 	mov.w	r1, #0
 800195a:	0b50      	lsrs	r0, r2, #13
 800195c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001960:	1359      	asrs	r1, r3, #13
 8001962:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001966:	462b      	mov	r3, r5
 8001968:	fb00 f203 	mul.w	r2, r0, r3
 800196c:	4623      	mov	r3, r4
 800196e:	fb03 f301 	mul.w	r3, r3, r1
 8001972:	4413      	add	r3, r2
 8001974:	4622      	mov	r2, r4
 8001976:	fba2 1200 	umull	r1, r2, r2, r0
 800197a:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800197e:	460a      	mov	r2, r1
 8001980:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001984:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001988:	4413      	add	r3, r2
 800198a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	f04f 0300 	mov.w	r3, #0
 8001996:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800199a:	4621      	mov	r1, r4
 800199c:	0e4a      	lsrs	r2, r1, #25
 800199e:	4629      	mov	r1, r5
 80019a0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80019a4:	4629      	mov	r1, r5
 80019a6:	164b      	asrs	r3, r1, #25
 80019a8:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 80019ac:	4b3c      	ldr	r3, [pc, #240]	@ (8001aa0 <BME280_compensate_P_int64+0x584>)
 80019ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	17da      	asrs	r2, r3, #31
 80019b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80019b8:	667a      	str	r2, [r7, #100]	@ 0x64
 80019ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80019be:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80019c2:	462a      	mov	r2, r5
 80019c4:	fb02 f203 	mul.w	r2, r2, r3
 80019c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80019cc:	4621      	mov	r1, r4
 80019ce:	fb01 f303 	mul.w	r3, r1, r3
 80019d2:	4413      	add	r3, r2
 80019d4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80019d8:	4621      	mov	r1, r4
 80019da:	fba2 1201 	umull	r1, r2, r2, r1
 80019de:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80019e2:	460a      	mov	r2, r1
 80019e4:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80019e8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80019ec:	4413      	add	r3, r2
 80019ee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	f04f 0300 	mov.w	r3, #0
 80019fa:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 80019fe:	4621      	mov	r1, r4
 8001a00:	0cca      	lsrs	r2, r1, #19
 8001a02:	4629      	mov	r1, r5
 8001a04:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a08:	4629      	mov	r1, r5
 8001a0a:	14cb      	asrs	r3, r1, #19
 8001a0c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001a10:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001a14:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a18:	1884      	adds	r4, r0, r2
 8001a1a:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001a1c:	eb41 0303 	adc.w	r3, r1, r3
 8001a20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001a22:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a26:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001a2a:	4621      	mov	r1, r4
 8001a2c:	1889      	adds	r1, r1, r2
 8001a2e:	6539      	str	r1, [r7, #80]	@ 0x50
 8001a30:	4629      	mov	r1, r5
 8001a32:	eb43 0101 	adc.w	r1, r3, r1
 8001a36:	6579      	str	r1, [r7, #84]	@ 0x54
 8001a38:	f04f 0000 	mov.w	r0, #0
 8001a3c:	f04f 0100 	mov.w	r1, #0
 8001a40:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001a44:	4623      	mov	r3, r4
 8001a46:	0a18      	lsrs	r0, r3, #8
 8001a48:	462b      	mov	r3, r5
 8001a4a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001a4e:	462b      	mov	r3, r5
 8001a50:	1219      	asrs	r1, r3, #8
 8001a52:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <BME280_compensate_P_int64+0x588>)
 8001a54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	17da      	asrs	r2, r3, #31
 8001a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001a5e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	f04f 0300 	mov.w	r3, #0
 8001a68:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001a6c:	464c      	mov	r4, r9
 8001a6e:	0123      	lsls	r3, r4, #4
 8001a70:	4644      	mov	r4, r8
 8001a72:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001a76:	4644      	mov	r4, r8
 8001a78:	0122      	lsls	r2, r4, #4
 8001a7a:	1884      	adds	r4, r0, r2
 8001a7c:	603c      	str	r4, [r7, #0]
 8001a7e:	eb41 0303 	adc.w	r3, r1, r3
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001a88:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 8001a8c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001a96:	46bd      	mov	sp, r7
 8001a98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a9c:	2000025e 	.word	0x2000025e
 8001aa0:	2000025c 	.word	0x2000025c
 8001aa4:	2000025a 	.word	0x2000025a

08001aa8 <bme280_compensate_H_int32>:

/* Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
   Output value of 47445 represents 47445/1024 = 46.333 %RH
*/
uint32_t bme280_compensate_H_int32(int32_t adc_H)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
 8001ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8001b64 <bme280_compensate_H_int32+0xbc>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001ab8:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	039a      	lsls	r2, r3, #14
 8001abe:	4b2a      	ldr	r3, [pc, #168]	@ (8001b68 <bme280_compensate_H_int32+0xc0>)
 8001ac0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ac4:	051b      	lsls	r3, r3, #20
 8001ac6:	1ad2      	subs	r2, r2, r3
 8001ac8:	4b28      	ldr	r3, [pc, #160]	@ (8001b6c <bme280_compensate_H_int32+0xc4>)
 8001aca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ace:	4619      	mov	r1, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	fb01 f303 	mul.w	r3, r1, r3
 8001ad6:	1ad3      	subs	r3, r2, r3
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001ad8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001adc:	13db      	asrs	r3, r3, #15
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001ade:	4a24      	ldr	r2, [pc, #144]	@ (8001b70 <bme280_compensate_H_int32+0xc8>)
 8001ae0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001ae4:	4611      	mov	r1, r2
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	fb01 f202 	mul.w	r2, r1, r2
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001aec:	1292      	asrs	r2, r2, #10
 8001aee:	4921      	ldr	r1, [pc, #132]	@ (8001b74 <bme280_compensate_H_int32+0xcc>)
 8001af0:	8809      	ldrh	r1, [r1, #0]
 8001af2:	4608      	mov	r0, r1
 8001af4:	68f9      	ldr	r1, [r7, #12]
 8001af6:	fb00 f101 	mul.w	r1, r0, r1
 8001afa:	12c9      	asrs	r1, r1, #11
 8001afc:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001b00:	fb01 f202 	mul.w	r2, r1, r2
							((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2) +\
 8001b04:	1292      	asrs	r2, r2, #10
 8001b06:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8001b0a:	491b      	ldr	r1, [pc, #108]	@ (8001b78 <bme280_compensate_H_int32+0xd0>)
 8001b0c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001b10:	fb01 f202 	mul.w	r2, r1, r2
 8001b14:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
					8192) >> 14));
 8001b18:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001b1a:	fb02 f303 	mul.w	r3, r2, r3
 8001b1e:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	13db      	asrs	r3, r3, #15
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	13d2      	asrs	r2, r2, #15
 8001b28:	fb02 f303 	mul.w	r3, r2, r3
 8001b2c:	11db      	asrs	r3, r3, #7
			((int32_t)dig_H1)) >> 4));
 8001b2e:	4a13      	ldr	r2, [pc, #76]	@ (8001b7c <bme280_compensate_H_int32+0xd4>)
 8001b30:	8812      	ldrh	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b32:	fb02 f303 	mul.w	r3, r2, r3
			((int32_t)dig_H1)) >> 4));
 8001b36:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b38:	68fa      	ldr	r2, [r7, #12]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001b44:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001b4c:	bfa8      	it	ge
 8001b4e:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001b52:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(v_x1_u32r>>12);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	131b      	asrs	r3, r3, #12
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	20000268 	.word	0x20000268
 8001b68:	20000262 	.word	0x20000262
 8001b6c:	20000264 	.word	0x20000264
 8001b70:	20000266 	.word	0x20000266
 8001b74:	2000024a 	.word	0x2000024a
 8001b78:	20000260 	.word	0x20000260
 8001b7c:	20000248 	.word	0x20000248

08001b80 <BME280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BME280_Measure (void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8001b84:	f7ff fc38 	bl	80013f8 <BMEReadRaw>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d16c      	bne.n	8001c68 <BME280_Measure+0xe8>
	{
		  if (tRaw == 0x800000) SD.Temperature = 0; // value in case temp measurement was disabled
 8001b8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c84 <BME280_Measure+0x104>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001b96:	d104      	bne.n	8001ba2 <BME280_Measure+0x22>
 8001b98:	4b3b      	ldr	r3, [pc, #236]	@ (8001c88 <BME280_Measure+0x108>)
 8001b9a:	f04f 0200 	mov.w	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	e016      	b.n	8001bd0 <BME280_Measure+0x50>
		  else
		  {
			  SD.Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 8001ba2:	4b38      	ldr	r3, [pc, #224]	@ (8001c84 <BME280_Measure+0x104>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff fc76 	bl	8001498 <BME280_compensate_T_int32>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fd10 	bl	80005d4 <__aeabi_i2d>
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	4b34      	ldr	r3, [pc, #208]	@ (8001c8c <BME280_Measure+0x10c>)
 8001bba:	f7fe fe9f 	bl	80008fc <__aeabi_ddiv>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4610      	mov	r0, r2
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f7ff f847 	bl	8000c58 <__aeabi_d2f>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	4a2e      	ldr	r2, [pc, #184]	@ (8001c88 <BME280_Measure+0x108>)
 8001bce:	6013      	str	r3, [r2, #0]
		  }

		  if (pRaw == 0x800000) SD.Pressure = 0; // value in case temp measurement was disabled
 8001bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8001c90 <BME280_Measure+0x110>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001bd8:	d104      	bne.n	8001be4 <BME280_Measure+0x64>
 8001bda:	4b2b      	ldr	r3, [pc, #172]	@ (8001c88 <BME280_Measure+0x108>)
 8001bdc:	f04f 0200 	mov.w	r2, #0
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	e01f      	b.n	8001c24 <BME280_Measure+0xa4>
		  else
		  {
#if SUPPORT_64BIT
			  SD.Pressure = (((BME280_compensate_P_int64 (pRaw))/256.0)/1000);  // as per datasheet, the pressure is x256
 8001be4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c90 <BME280_Measure+0x110>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fc97 	bl	800151c <BME280_compensate_P_int64>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe fcdf 	bl	80005b4 <__aeabi_ui2d>
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	4b26      	ldr	r3, [pc, #152]	@ (8001c94 <BME280_Measure+0x114>)
 8001bfc:	f7fe fe7e 	bl	80008fc <__aeabi_ddiv>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4610      	mov	r0, r2
 8001c06:	4619      	mov	r1, r3
 8001c08:	f04f 0200 	mov.w	r2, #0
 8001c0c:	4b22      	ldr	r3, [pc, #136]	@ (8001c98 <BME280_Measure+0x118>)
 8001c0e:	f7fe fe75 	bl	80008fc <__aeabi_ddiv>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f7ff f81d 	bl	8000c58 <__aeabi_d2f>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	4a19      	ldr	r2, [pc, #100]	@ (8001c88 <BME280_Measure+0x108>)
 8001c22:	6053      	str	r3, [r2, #4]
			  SD.Pressure = (BME280_compensate_P_int32 (pRaw));  // as per datasheet, the pressure is Pa

#endif
		  }

		  if (hRaw == 0x8000) SD.Humidity = 0; // value in case temp measurement was disabled
 8001c24:	4b1d      	ldr	r3, [pc, #116]	@ (8001c9c <BME280_Measure+0x11c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c2c:	d104      	bne.n	8001c38 <BME280_Measure+0xb8>
 8001c2e:	4b16      	ldr	r3, [pc, #88]	@ (8001c88 <BME280_Measure+0x108>)
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
	// if the device is detached
	else
	{
		SD.Temperature = SD.Pressure = SD.Humidity = 0;
	}
}
 8001c36:	e023      	b.n	8001c80 <BME280_Measure+0x100>
			  SD.Humidity = (bme280_compensate_H_int32 (hRaw))/1024.0;  // as per datasheet, the temp is x1024
 8001c38:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <BME280_Measure+0x11c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff ff33 	bl	8001aa8 <bme280_compensate_H_int32>
 8001c42:	4603      	mov	r3, r0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7fe fcb5 	bl	80005b4 <__aeabi_ui2d>
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <BME280_Measure+0x120>)
 8001c50:	f7fe fe54 	bl	80008fc <__aeabi_ddiv>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4610      	mov	r0, r2
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	f7fe fffc 	bl	8000c58 <__aeabi_d2f>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4a09      	ldr	r2, [pc, #36]	@ (8001c88 <BME280_Measure+0x108>)
 8001c64:	6093      	str	r3, [r2, #8]
}
 8001c66:	e00b      	b.n	8001c80 <BME280_Measure+0x100>
		SD.Temperature = SD.Pressure = SD.Humidity = 0;
 8001c68:	4b07      	ldr	r3, [pc, #28]	@ (8001c88 <BME280_Measure+0x108>)
 8001c6a:	f04f 0200 	mov.w	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <BME280_Measure+0x108>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	4a04      	ldr	r2, [pc, #16]	@ (8001c88 <BME280_Measure+0x108>)
 8001c76:	6053      	str	r3, [r2, #4]
 8001c78:	4b03      	ldr	r3, [pc, #12]	@ (8001c88 <BME280_Measure+0x108>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	4a02      	ldr	r2, [pc, #8]	@ (8001c88 <BME280_Measure+0x108>)
 8001c7e:	6013      	str	r3, [r2, #0]
}
 8001c80:	bf00      	nop
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000238 	.word	0x20000238
 8001c88:	2000020c 	.word	0x2000020c
 8001c8c:	40590000 	.word	0x40590000
 8001c90:	2000023c 	.word	0x2000023c
 8001c94:	40700000 	.word	0x40700000
 8001c98:	408f4000 	.word	0x408f4000
 8001c9c:	20000240 	.word	0x20000240
 8001ca0:	40900000 	.word	0x40900000

08001ca4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001caa:	f001 f835 	bl	8002d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cae:	f000 f863 	bl	8001d78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cb2:	f000 f969 	bl	8001f88 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001cb6:	f000 f8bd 	bl	8001e34 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001cba:	f000 f90d 	bl	8001ed8 <MX_I2C1_Init>
  MX_UART5_Init();
 8001cbe:	f000 f939 	bl	8001f34 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_SYSVIEW_Conf();
 8001cc2:	f007 fcbb 	bl	800963c <SEGGER_SYSVIEW_Conf>
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);	//ensure proper priority grouping for freeRTOS//?
 8001cc6:	2003      	movs	r0, #3
 8001cc8:	f001 feec 	bl	8003aa4 <HAL_NVIC_SetPriorityGrouping>
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);//?
 8001ccc:	2200      	movs	r2, #0
 8001cce:	210f      	movs	r1, #15
 8001cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd4:	f001 ff06 	bl	8003ae4 <HAL_NVIC_SetPriority>


  // Initialize BME280
  BME280_Config(OSRS_2, OSRS_16, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 8001cd8:	2304      	movs	r3, #4
 8001cda:	9301      	str	r3, [sp, #4]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	2105      	movs	r1, #5
 8001ce6:	2002      	movs	r0, #2
 8001ce8:	f7ff fab0 	bl	800124c <BME280_Config>

  // Create RTOS Queue & Semaphore
  SensorDataMutex = xSemaphoreCreateMutex();
 8001cec:	2001      	movs	r0, #1
 8001cee:	f005 fbe1 	bl	80074b4 <xQueueCreateMutex>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4a18      	ldr	r2, [pc, #96]	@ (8001d58 <main+0xb4>)
 8001cf6:	6013      	str	r3, [r2, #0]
  assert_param(SensorDataMutex!=NULL);
 8001cf8:	4b17      	ldr	r3, [pc, #92]	@ (8001d58 <main+0xb4>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d103      	bne.n	8001d08 <main+0x64>
 8001d00:	21ad      	movs	r1, #173	@ 0xad
 8001d02:	4816      	ldr	r0, [pc, #88]	@ (8001d5c <main+0xb8>)
 8001d04:	f000 fc8a 	bl	800261c <assert_failed>

  /* Create RTOS Tasks */
  assert_param(xTaskCreate(Task_SensorRead, "SensorTask", 1024, NULL, 3, &SensorTaskHandle) == pdPASS);
 8001d08:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <main+0xbc>)
 8001d0a:	9301      	str	r3, [sp, #4]
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	2300      	movs	r3, #0
 8001d12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d16:	4913      	ldr	r1, [pc, #76]	@ (8001d64 <main+0xc0>)
 8001d18:	4813      	ldr	r0, [pc, #76]	@ (8001d68 <main+0xc4>)
 8001d1a:	f005 feb7 	bl	8007a8c <xTaskCreate>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d003      	beq.n	8001d2c <main+0x88>
 8001d24:	21b0      	movs	r1, #176	@ 0xb0
 8001d26:	480d      	ldr	r0, [pc, #52]	@ (8001d5c <main+0xb8>)
 8001d28:	f000 fc78 	bl	800261c <assert_failed>
//  assert_param(xTaskCreate(Task_DisplayUpdate, "DisplayTask", 1024, NULL, 2, &DisplayTaskHandle) == pdPASS);
  assert_param(xTaskCreate(Task_UARTSend, "UartTask", 1024, NULL, 1, &UartTaskHandle) == pdPASS);
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <main+0xc8>)
 8001d2e:	9301      	str	r3, [sp, #4]
 8001d30:	2301      	movs	r3, #1
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	2300      	movs	r3, #0
 8001d36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d3a:	490d      	ldr	r1, [pc, #52]	@ (8001d70 <main+0xcc>)
 8001d3c:	480d      	ldr	r0, [pc, #52]	@ (8001d74 <main+0xd0>)
 8001d3e:	f005 fea5 	bl	8007a8c <xTaskCreate>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d003      	beq.n	8001d50 <main+0xac>
 8001d48:	21b2      	movs	r1, #178	@ 0xb2
 8001d4a:	4804      	ldr	r0, [pc, #16]	@ (8001d5c <main+0xb8>)
 8001d4c:	f000 fc66 	bl	800261c <assert_failed>

  /* Start Scheduler */
  vTaskStartScheduler();
 8001d50:	f006 f85c 	bl	8007e0c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <main+0xb0>
 8001d58:	20000378 	.word	0x20000378
 8001d5c:	0800ecd8 	.word	0x0800ecd8
 8001d60:	2000037c 	.word	0x2000037c
 8001d64:	0800ecec 	.word	0x0800ecec
 8001d68:	08002079 	.word	0x08002079
 8001d6c:	20000380 	.word	0x20000380
 8001d70:	0800ecf8 	.word	0x0800ecf8
 8001d74:	08002349 	.word	0x08002349

08001d78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b094      	sub	sp, #80	@ 0x50
 8001d7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d7e:	f107 0320 	add.w	r3, r7, #32
 8001d82:	2230      	movs	r2, #48	@ 0x30
 8001d84:	2100      	movs	r1, #0
 8001d86:	4618      	mov	r0, r3
 8001d88:	f009 ff73 	bl	800bc72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d8c:	f107 030c 	add.w	r3, r7, #12
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]
 8001d98:	60da      	str	r2, [r3, #12]
 8001d9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <SystemClock_Config+0xb4>)
 8001da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da4:	4a21      	ldr	r2, [pc, #132]	@ (8001e2c <SystemClock_Config+0xb4>)
 8001da6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001daa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dac:	4b1f      	ldr	r3, [pc, #124]	@ (8001e2c <SystemClock_Config+0xb4>)
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001db8:	2300      	movs	r3, #0
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e30 <SystemClock_Config+0xb8>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8001e30 <SystemClock_Config+0xb8>)
 8001dc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dc6:	6013      	str	r3, [r2, #0]
 8001dc8:	4b19      	ldr	r3, [pc, #100]	@ (8001e30 <SystemClock_Config+0xb8>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ddc:	2310      	movs	r3, #16
 8001dde:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001de0:	2300      	movs	r3, #0
 8001de2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001de4:	f107 0320 	add.w	r3, r7, #32
 8001de8:	4618      	mov	r0, r3
 8001dea:	f003 faa3 	bl	8005334 <HAL_RCC_OscConfig>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001df4:	f000 fc0c 	bl	8002610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001df8:	230f      	movs	r3, #15
 8001dfa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e0c:	f107 030c 	add.w	r3, r7, #12
 8001e10:	2100      	movs	r1, #0
 8001e12:	4618      	mov	r0, r3
 8001e14:	f003 fdba 	bl	800598c <HAL_RCC_ClockConfig>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001e1e:	f000 fbf7 	bl	8002610 <Error_Handler>
  }
}
 8001e22:	bf00      	nop
 8001e24:	3750      	adds	r7, #80	@ 0x50
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40007000 	.word	0x40007000

08001e34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e46:	4b21      	ldr	r3, [pc, #132]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e48:	4a21      	ldr	r2, [pc, #132]	@ (8001ed0 <MX_ADC1_Init+0x9c>)
 8001e4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e52:	4b1e      	ldr	r3, [pc, #120]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001e58:	4b1c      	ldr	r3, [pc, #112]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e64:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e72:	4b16      	ldr	r3, [pc, #88]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e74:	4a17      	ldr	r2, [pc, #92]	@ (8001ed4 <MX_ADC1_Init+0xa0>)
 8001e76:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e78:	4b14      	ldr	r3, [pc, #80]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e84:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e92:	480e      	ldr	r0, [pc, #56]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001e94:	f000 ffa6 	bl	8002de4 <HAL_ADC_Init>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001e9e:	f000 fbb7 	bl	8002610 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eae:	463b      	mov	r3, r7
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4806      	ldr	r0, [pc, #24]	@ (8001ecc <MX_ADC1_Init+0x98>)
 8001eb4:	f001 fae0 	bl	8003478 <HAL_ADC_ConfigChannel>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001ebe:	f000 fba7 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	2000026c 	.word	0x2000026c
 8001ed0:	40012000 	.word	0x40012000
 8001ed4:	0f000001 	.word	0x0f000001

08001ed8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001edc:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001ede:	4a13      	ldr	r2, [pc, #76]	@ (8001f2c <MX_I2C1_Init+0x54>)
 8001ee0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001ee2:	4b11      	ldr	r3, [pc, #68]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001ee4:	4a12      	ldr	r2, [pc, #72]	@ (8001f30 <MX_I2C1_Init+0x58>)
 8001ee6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 236;
 8001eee:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001ef0:	22ec      	movs	r2, #236	@ 0xec
 8001ef2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_10BIT;
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001ef6:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001efa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001efc:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f02:	4b09      	ldr	r3, [pc, #36]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f08:	4b07      	ldr	r3, [pc, #28]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f14:	4804      	ldr	r0, [pc, #16]	@ (8001f28 <MX_I2C1_Init+0x50>)
 8001f16:	f002 f94d 	bl	80041b4 <HAL_I2C_Init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f20:	f000 fb76 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	200002b4 	.word	0x200002b4
 8001f2c:	40005400 	.word	0x40005400
 8001f30:	000186a0 	.word	0x000186a0

08001f34 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f38:	4b11      	ldr	r3, [pc, #68]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f3a:	4a12      	ldr	r2, [pc, #72]	@ (8001f84 <MX_UART5_Init+0x50>)
 8001f3c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001f3e:	4b10      	ldr	r3, [pc, #64]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f44:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001f46:	4b0e      	ldr	r3, [pc, #56]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f52:	4b0b      	ldr	r3, [pc, #44]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f58:	4b09      	ldr	r3, [pc, #36]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f5a:	220c      	movs	r2, #12
 8001f5c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5e:	4b08      	ldr	r3, [pc, #32]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f64:	4b06      	ldr	r3, [pc, #24]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f6a:	4805      	ldr	r0, [pc, #20]	@ (8001f80 <MX_UART5_Init+0x4c>)
 8001f6c:	f004 fb88 	bl	8006680 <HAL_UART_Init>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001f76:	f000 fb4b 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000308 	.word	0x20000308
 8001f84:	40005000 	.word	0x40005000

08001f88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	@ 0x28
 8001f8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8e:	f107 0314 	add.w	r3, r7, #20
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	609a      	str	r2, [r3, #8]
 8001f9a:	60da      	str	r2, [r3, #12]
 8001f9c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	613b      	str	r3, [r7, #16]
 8001fa2:	4b32      	ldr	r3, [pc, #200]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa6:	4a31      	ldr	r2, [pc, #196]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fae:	4b2f      	ldr	r3, [pc, #188]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	4b2b      	ldr	r3, [pc, #172]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc2:	4a2a      	ldr	r2, [pc, #168]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fc4:	f043 0308 	orr.w	r3, r3, #8
 8001fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fca:	4b28      	ldr	r3, [pc, #160]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	f003 0308 	and.w	r3, r3, #8
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	4b24      	ldr	r3, [pc, #144]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	4a23      	ldr	r2, [pc, #140]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fe0:	f043 0304 	orr.w	r3, r3, #4
 8001fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe6:	4b21      	ldr	r3, [pc, #132]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	f003 0304 	and.w	r3, r3, #4
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	4a1c      	ldr	r2, [pc, #112]	@ (800206c <MX_GPIO_Init+0xe4>)
 8001ffc:	f043 0302 	orr.w	r3, r3, #2
 8002000:	6313      	str	r3, [r2, #48]	@ 0x30
 8002002:	4b1a      	ldr	r3, [pc, #104]	@ (800206c <MX_GPIO_Init+0xe4>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	607b      	str	r3, [r7, #4]
 800200c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800200e:	2200      	movs	r2, #0
 8002010:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8002014:	4816      	ldr	r0, [pc, #88]	@ (8002070 <MX_GPIO_Init+0xe8>)
 8002016:	f002 f889 	bl	800412c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800201a:	2301      	movs	r3, #1
 800201c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800201e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002022:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002028:	f107 0314 	add.w	r3, r7, #20
 800202c:	4619      	mov	r1, r3
 800202e:	4811      	ldr	r0, [pc, #68]	@ (8002074 <MX_GPIO_Init+0xec>)
 8002030:	f001 fd9c 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002034:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002038:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800203a:	2301      	movs	r3, #1
 800203c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203e:	2300      	movs	r3, #0
 8002040:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002042:	2300      	movs	r3, #0
 8002044:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002046:	f107 0314 	add.w	r3, r7, #20
 800204a:	4619      	mov	r1, r3
 800204c:	4808      	ldr	r0, [pc, #32]	@ (8002070 <MX_GPIO_Init+0xe8>)
 800204e:	f001 fd8d 	bl	8003b6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002052:	2200      	movs	r2, #0
 8002054:	2100      	movs	r1, #0
 8002056:	2006      	movs	r0, #6
 8002058:	f001 fd44 	bl	8003ae4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800205c:	2006      	movs	r0, #6
 800205e:	f001 fd6d 	bl	8003b3c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002062:	bf00      	nop
 8002064:	3728      	adds	r7, #40	@ 0x28
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40023800 	.word	0x40023800
 8002070:	40020c00 	.word	0x40020c00
 8002074:	40020000 	.word	0x40020000

08002078 <Task_SensorRead>:

/* USER CODE BEGIN 4 */
void Task_SensorRead(void *pvParameters)
{
 8002078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800207c:	b094      	sub	sp, #80	@ 0x50
 800207e:	af0c      	add	r7, sp, #48	@ 0x30
 8002080:	61f8      	str	r0, [r7, #28]
    while (1)
    {
	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("Task_SensorRead is running");
 8002082:	489d      	ldr	r0, [pc, #628]	@ (80022f8 <Task_SensorRead+0x280>)
 8002084:	f008 ffd4 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
    #endif

        BME280_Measure();
 8002088:	f7ff fd7a 	bl	8001b80 <BME280_Measure>

        SD.ADC_Value = Read_ADC_Value(&hadc1);
 800208c:	489b      	ldr	r0, [pc, #620]	@ (80022fc <Task_SensorRead+0x284>)
 800208e:	f000 fb57 	bl	8002740 <Read_ADC_Value>
 8002092:	eef0 7a40 	vmov.f32	s15, s0
 8002096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800209a:	ee17 3a90 	vmov	r3, s15
 800209e:	b29a      	uxth	r2, r3
 80020a0:	4b97      	ldr	r3, [pc, #604]	@ (8002300 <Task_SensorRead+0x288>)
 80020a2:	849a      	strh	r2, [r3, #36]	@ 0x24

        SD.mq135_voltage = ((SD.ADC_Value * 5.0) / 4095.0);
 80020a4:	4b96      	ldr	r3, [pc, #600]	@ (8002300 <Task_SensorRead+0x288>)
 80020a6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe fa93 	bl	80005d4 <__aeabi_i2d>
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	4b94      	ldr	r3, [pc, #592]	@ (8002304 <Task_SensorRead+0x28c>)
 80020b4:	f7fe faf8 	bl	80006a8 <__aeabi_dmul>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4610      	mov	r0, r2
 80020be:	4619      	mov	r1, r3
 80020c0:	a38b      	add	r3, pc, #556	@ (adr r3, 80022f0 <Task_SensorRead+0x278>)
 80020c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c6:	f7fe fc19 	bl	80008fc <__aeabi_ddiv>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	4610      	mov	r0, r2
 80020d0:	4619      	mov	r1, r3
 80020d2:	f7fe fdc1 	bl	8000c58 <__aeabi_d2f>
 80020d6:	4603      	mov	r3, r0
 80020d8:	4a89      	ldr	r2, [pc, #548]	@ (8002300 <Task_SensorRead+0x288>)
 80020da:	60d3      	str	r3, [r2, #12]
        SD.Rs = ((5.0 - SD.mq135_voltage) / SD.mq135_voltage) * RL;
 80020dc:	4b88      	ldr	r3, [pc, #544]	@ (8002300 <Task_SensorRead+0x288>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7fe fa89 	bl	80005f8 <__aeabi_f2d>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	f04f 0000 	mov.w	r0, #0
 80020ee:	4985      	ldr	r1, [pc, #532]	@ (8002304 <Task_SensorRead+0x28c>)
 80020f0:	f7fe f922 	bl	8000338 <__aeabi_dsub>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	4614      	mov	r4, r2
 80020fa:	461d      	mov	r5, r3
 80020fc:	4b80      	ldr	r3, [pc, #512]	@ (8002300 <Task_SensorRead+0x288>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	4618      	mov	r0, r3
 8002102:	f7fe fa79 	bl	80005f8 <__aeabi_f2d>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4620      	mov	r0, r4
 800210c:	4629      	mov	r1, r5
 800210e:	f7fe fbf5 	bl	80008fc <__aeabi_ddiv>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4610      	mov	r0, r2
 8002118:	4619      	mov	r1, r3
 800211a:	f04f 0200 	mov.w	r2, #0
 800211e:	4b7a      	ldr	r3, [pc, #488]	@ (8002308 <Task_SensorRead+0x290>)
 8002120:	f7fe fac2 	bl	80006a8 <__aeabi_dmul>
 8002124:	4602      	mov	r2, r0
 8002126:	460b      	mov	r3, r1
 8002128:	4610      	mov	r0, r2
 800212a:	4619      	mov	r1, r3
 800212c:	f7fe fd94 	bl	8000c58 <__aeabi_d2f>
 8002130:	4603      	mov	r3, r0
 8002132:	4a73      	ldr	r2, [pc, #460]	@ (8002300 <Task_SensorRead+0x288>)
 8002134:	6113      	str	r3, [r2, #16]

        SD.Co2     = calculate_ppm(SD.Rs, R0_CO2, A_CO2, B_CO2);
 8002136:	4b72      	ldr	r3, [pc, #456]	@ (8002300 <Task_SensorRead+0x288>)
 8002138:	edd3 7a04 	vldr	s15, [r3, #16]
 800213c:	eddf 1a73 	vldr	s3, [pc, #460]	@ 800230c <Task_SensorRead+0x294>
 8002140:	ed9f 1a73 	vldr	s2, [pc, #460]	@ 8002310 <Task_SensorRead+0x298>
 8002144:	eddf 0a73 	vldr	s1, [pc, #460]	@ 8002314 <Task_SensorRead+0x29c>
 8002148:	eeb0 0a67 	vmov.f32	s0, s15
 800214c:	f000 fa10 	bl	8002570 <calculate_ppm>
 8002150:	eef0 7a40 	vmov.f32	s15, s0
 8002154:	4b6a      	ldr	r3, [pc, #424]	@ (8002300 <Task_SensorRead+0x288>)
 8002156:	edc3 7a05 	vstr	s15, [r3, #20]
        SD.NH3     = calculate_ppm(SD.Rs, R0_NH3, A_NH3, B_NH3);
 800215a:	4b69      	ldr	r3, [pc, #420]	@ (8002300 <Task_SensorRead+0x288>)
 800215c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002160:	eddf 1a6d 	vldr	s3, [pc, #436]	@ 8002318 <Task_SensorRead+0x2a0>
 8002164:	ed9f 1a6d 	vldr	s2, [pc, #436]	@ 800231c <Task_SensorRead+0x2a4>
 8002168:	eddf 0a6d 	vldr	s1, [pc, #436]	@ 8002320 <Task_SensorRead+0x2a8>
 800216c:	eeb0 0a67 	vmov.f32	s0, s15
 8002170:	f000 f9fe 	bl	8002570 <calculate_ppm>
 8002174:	eef0 7a40 	vmov.f32	s15, s0
 8002178:	4b61      	ldr	r3, [pc, #388]	@ (8002300 <Task_SensorRead+0x288>)
 800217a:	edc3 7a06 	vstr	s15, [r3, #24]
        SD.Ethanol = calculate_ppm(SD.Rs, R0_Ethanol, A_Ethanol, B_Ethanol);
 800217e:	4b60      	ldr	r3, [pc, #384]	@ (8002300 <Task_SensorRead+0x288>)
 8002180:	edd3 7a04 	vldr	s15, [r3, #16]
 8002184:	eddf 1a67 	vldr	s3, [pc, #412]	@ 8002324 <Task_SensorRead+0x2ac>
 8002188:	ed9f 1a67 	vldr	s2, [pc, #412]	@ 8002328 <Task_SensorRead+0x2b0>
 800218c:	eef0 0a0e 	vmov.f32	s1, #14	@ 0x40700000  3.750
 8002190:	eeb0 0a67 	vmov.f32	s0, s15
 8002194:	f000 f9ec 	bl	8002570 <calculate_ppm>
 8002198:	eef0 7a40 	vmov.f32	s15, s0
 800219c:	4b58      	ldr	r3, [pc, #352]	@ (8002300 <Task_SensorRead+0x288>)
 800219e:	edc3 7a07 	vstr	s15, [r3, #28]
        SD.AQI = ((SD.Co2 / 10) * 0.5) + ((SD.NH3 * 100) * 0.25) + ((SD.Ethanol * 100) * 0.25);
 80021a2:	4b57      	ldr	r3, [pc, #348]	@ (8002300 <Task_SensorRead+0x288>)
 80021a4:	edd3 7a05 	vldr	s15, [r3, #20]
 80021a8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80021ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80021b0:	ee16 0a90 	vmov	r0, s13
 80021b4:	f7fe fa20 	bl	80005f8 <__aeabi_f2d>
 80021b8:	f04f 0200 	mov.w	r2, #0
 80021bc:	4b5b      	ldr	r3, [pc, #364]	@ (800232c <Task_SensorRead+0x2b4>)
 80021be:	f7fe fa73 	bl	80006a8 <__aeabi_dmul>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	4614      	mov	r4, r2
 80021c8:	461d      	mov	r5, r3
 80021ca:	4b4d      	ldr	r3, [pc, #308]	@ (8002300 <Task_SensorRead+0x288>)
 80021cc:	edd3 7a06 	vldr	s15, [r3, #24]
 80021d0:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8002330 <Task_SensorRead+0x2b8>
 80021d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d8:	ee17 0a90 	vmov	r0, s15
 80021dc:	f7fe fa0c 	bl	80005f8 <__aeabi_f2d>
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	4b53      	ldr	r3, [pc, #332]	@ (8002334 <Task_SensorRead+0x2bc>)
 80021e6:	f7fe fa5f 	bl	80006a8 <__aeabi_dmul>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4620      	mov	r0, r4
 80021f0:	4629      	mov	r1, r5
 80021f2:	f7fe f8a3 	bl	800033c <__adddf3>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4614      	mov	r4, r2
 80021fc:	461d      	mov	r5, r3
 80021fe:	4b40      	ldr	r3, [pc, #256]	@ (8002300 <Task_SensorRead+0x288>)
 8002200:	edd3 7a07 	vldr	s15, [r3, #28]
 8002204:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8002330 <Task_SensorRead+0x2b8>
 8002208:	ee67 7a87 	vmul.f32	s15, s15, s14
 800220c:	ee17 0a90 	vmov	r0, s15
 8002210:	f7fe f9f2 	bl	80005f8 <__aeabi_f2d>
 8002214:	f04f 0200 	mov.w	r2, #0
 8002218:	4b46      	ldr	r3, [pc, #280]	@ (8002334 <Task_SensorRead+0x2bc>)
 800221a:	f7fe fa45 	bl	80006a8 <__aeabi_dmul>
 800221e:	4602      	mov	r2, r0
 8002220:	460b      	mov	r3, r1
 8002222:	4620      	mov	r0, r4
 8002224:	4629      	mov	r1, r5
 8002226:	f7fe f889 	bl	800033c <__adddf3>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4610      	mov	r0, r2
 8002230:	4619      	mov	r1, r3
 8002232:	f7fe fd11 	bl	8000c58 <__aeabi_d2f>
 8002236:	4603      	mov	r3, r0
 8002238:	4a31      	ldr	r2, [pc, #196]	@ (8002300 <Task_SensorRead+0x288>)
 800223a:	6213      	str	r3, [r2, #32]

	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("Sensor Read Collected");
 800223c:	483e      	ldr	r0, [pc, #248]	@ (8002338 <Task_SensorRead+0x2c0>)
 800223e:	f008 fef7 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
	#endif

        Write_SensorData(&SD);
 8002242:	482f      	ldr	r0, [pc, #188]	@ (8002300 <Task_SensorRead+0x288>)
 8002244:	f000 fab2 	bl	80027ac <Write_SensorData>

	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("T=%.2f,P=%2f,H=.2f,Co2=%.2f,NH3=%2f,Eth=.2f,AQI=%.2f",SD.Temperature,SD.Pressure,SD.Humidity,SD.Co2,SD.NH3,SD.Ethanol,SD.AQI);
 8002248:	4b2d      	ldr	r3, [pc, #180]	@ (8002300 <Task_SensorRead+0x288>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4618      	mov	r0, r3
 800224e:	f7fe f9d3 	bl	80005f8 <__aeabi_f2d>
 8002252:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002256:	4b2a      	ldr	r3, [pc, #168]	@ (8002300 <Task_SensorRead+0x288>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe f9cc 	bl	80005f8 <__aeabi_f2d>
 8002260:	4680      	mov	r8, r0
 8002262:	4689      	mov	r9, r1
 8002264:	4b26      	ldr	r3, [pc, #152]	@ (8002300 <Task_SensorRead+0x288>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe f9c5 	bl	80005f8 <__aeabi_f2d>
 800226e:	4682      	mov	sl, r0
 8002270:	468b      	mov	fp, r1
 8002272:	4b23      	ldr	r3, [pc, #140]	@ (8002300 <Task_SensorRead+0x288>)
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	4618      	mov	r0, r3
 8002278:	f7fe f9be 	bl	80005f8 <__aeabi_f2d>
 800227c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002280:	4b1f      	ldr	r3, [pc, #124]	@ (8002300 <Task_SensorRead+0x288>)
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe f9b7 	bl	80005f8 <__aeabi_f2d>
 800228a:	e9c7 0100 	strd	r0, r1, [r7]
 800228e:	4b1c      	ldr	r3, [pc, #112]	@ (8002300 <Task_SensorRead+0x288>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe f9b0 	bl	80005f8 <__aeabi_f2d>
 8002298:	4604      	mov	r4, r0
 800229a:	460d      	mov	r5, r1
 800229c:	4b18      	ldr	r3, [pc, #96]	@ (8002300 <Task_SensorRead+0x288>)
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7fe f9a9 	bl	80005f8 <__aeabi_f2d>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80022ae:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80022b2:	ed97 7b00 	vldr	d7, [r7]
 80022b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80022ba:	ed97 7b02 	vldr	d7, [r7, #8]
 80022be:	ed8d 7b04 	vstr	d7, [sp, #16]
 80022c2:	e9cd ab02 	strd	sl, fp, [sp, #8]
 80022c6:	e9cd 8900 	strd	r8, r9, [sp]
 80022ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80022ce:	481b      	ldr	r0, [pc, #108]	@ (800233c <Task_SensorRead+0x2c4>)
 80022d0:	f008 feae 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
	#endif

	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("Task_SensorRead Complete Before Delay");
 80022d4:	481a      	ldr	r0, [pc, #104]	@ (8002340 <Task_SensorRead+0x2c8>)
 80022d6:	f008 feab 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
	#endif


        vTaskDelay(500);
 80022da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022de:	f005 fd5f 	bl	8007da0 <vTaskDelay>
	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("Task_SensorRead Complete After Delay");
 80022e2:	4818      	ldr	r0, [pc, #96]	@ (8002344 <Task_SensorRead+0x2cc>)
 80022e4:	f008 fea4 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
        SEGGER_SYSVIEW_PrintfHost("Task_SensorRead is running");
 80022e8:	bf00      	nop
 80022ea:	e6ca      	b.n	8002082 <Task_SensorRead+0xa>
 80022ec:	f3af 8000 	nop.w
 80022f0:	00000000 	.word	0x00000000
 80022f4:	40affe00 	.word	0x40affe00
 80022f8:	0800ed04 	.word	0x0800ed04
 80022fc:	2000026c 	.word	0x2000026c
 8002300:	2000020c 	.word	0x2000020c
 8002304:	40140000 	.word	0x40140000
 8002308:	40240000 	.word	0x40240000
 800230c:	c03137de 	.word	0xc03137de
 8002310:	42e93442 	.word	0x42e93442
 8002314:	423e0000 	.word	0x423e0000
 8002318:	c01e45a2 	.word	0xc01e45a2
 800231c:	42cc6666 	.word	0x42cc6666
 8002320:	3fee147b 	.word	0x3fee147b
 8002324:	c04b851f 	.word	0xc04b851f
 8002328:	429a828f 	.word	0x429a828f
 800232c:	3fe00000 	.word	0x3fe00000
 8002330:	42c80000 	.word	0x42c80000
 8002334:	3fd00000 	.word	0x3fd00000
 8002338:	0800ed20 	.word	0x0800ed20
 800233c:	0800ed38 	.word	0x0800ed38
 8002340:	0800ed70 	.word	0x0800ed70
 8002344:	0800ed98 	.word	0x0800ed98

08002348 <Task_UARTSend>:
	#endif
    }
}
*/
void Task_UARTSend(void *pvParameters)
{
 8002348:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800234c:	b0a6      	sub	sp, #152	@ 0x98
 800234e:	af0e      	add	r7, sp, #56	@ 0x38
 8002350:	61f8      	str	r0, [r7, #28]
    while (1)
    {
	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("Task_UARTSend Running");
 8002352:	4849      	ldr	r0, [pc, #292]	@ (8002478 <Task_UARTSend+0x130>)
 8002354:	f008 fe6c 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
	#endif

        Sensordata_t tempData;
        Read_SensorData(&tempData);
 8002358:	f107 0320 	add.w	r3, r7, #32
 800235c:	4618      	mov	r0, r3
 800235e:	f000 fa4b 	bl	80027f8 <Read_SensorData>

        // Format sensor data as CSV
        snprintf(uartBuff, sizeof(uartBuff), "@%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f",
                 tempData.Temperature, tempData.Pressure, tempData.Humidity,
 8002362:	6a3b      	ldr	r3, [r7, #32]
        snprintf(uartBuff, sizeof(uartBuff), "@%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f",
 8002364:	4618      	mov	r0, r3
 8002366:	f7fe f947 	bl	80005f8 <__aeabi_f2d>
 800236a:	4680      	mov	r8, r0
 800236c:	4689      	mov	r9, r1
                 tempData.Temperature, tempData.Pressure, tempData.Humidity,
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        snprintf(uartBuff, sizeof(uartBuff), "@%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f",
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe f941 	bl	80005f8 <__aeabi_f2d>
 8002376:	4682      	mov	sl, r0
 8002378:	468b      	mov	fp, r1
                 tempData.Temperature, tempData.Pressure, tempData.Humidity,
 800237a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        snprintf(uartBuff, sizeof(uartBuff), "@%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f",
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe f93b 	bl	80005f8 <__aeabi_f2d>
 8002382:	e9c7 0104 	strd	r0, r1, [r7, #16]
                 tempData.Co2, tempData.NH3, tempData.Ethanol, tempData.AQI);
 8002386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
        snprintf(uartBuff, sizeof(uartBuff), "@%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f",
 8002388:	4618      	mov	r0, r3
 800238a:	f7fe f935 	bl	80005f8 <__aeabi_f2d>
 800238e:	e9c7 0102 	strd	r0, r1, [r7, #8]
                 tempData.Co2, tempData.NH3, tempData.Ethanol, tempData.AQI);
 8002392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        snprintf(uartBuff, sizeof(uartBuff), "@%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f",
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe f92f 	bl	80005f8 <__aeabi_f2d>
 800239a:	e9c7 0100 	strd	r0, r1, [r7]
                 tempData.Co2, tempData.NH3, tempData.Ethanol, tempData.AQI);
 800239e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        snprintf(uartBuff, sizeof(uartBuff), "@%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f",
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe f929 	bl	80005f8 <__aeabi_f2d>
 80023a6:	4604      	mov	r4, r0
 80023a8:	460d      	mov	r5, r1
                 tempData.Co2, tempData.NH3, tempData.Ethanol, tempData.AQI);
 80023aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
        snprintf(uartBuff, sizeof(uartBuff), "@%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f",
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe f923 	bl	80005f8 <__aeabi_f2d>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80023ba:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 80023be:	ed97 7b00 	vldr	d7, [r7]
 80023c2:	ed8d 7b08 	vstr	d7, [sp, #32]
 80023c6:	ed97 7b02 	vldr	d7, [r7, #8]
 80023ca:	ed8d 7b06 	vstr	d7, [sp, #24]
 80023ce:	ed97 7b04 	vldr	d7, [r7, #16]
 80023d2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80023d6:	e9cd ab02 	strd	sl, fp, [sp, #8]
 80023da:	e9cd 8900 	strd	r8, r9, [sp]
 80023de:	4a27      	ldr	r2, [pc, #156]	@ (800247c <Task_UARTSend+0x134>)
 80023e0:	2164      	movs	r1, #100	@ 0x64
 80023e2:	4827      	ldr	r0, [pc, #156]	@ (8002480 <Task_UARTSend+0x138>)
 80023e4:	f009 fbbe 	bl	800bb64 <sniprintf>

        uint8_t crc = Calculate_CRC8((uint8_t *)uartBuff, strlen(uartBuff)); // Compute CRC
 80023e8:	4825      	ldr	r0, [pc, #148]	@ (8002480 <Task_UARTSend+0x138>)
 80023ea:	f7fd ff99 	bl	8000320 <strlen>
 80023ee:	4603      	mov	r3, r0
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	4619      	mov	r1, r3
 80023f4:	4822      	ldr	r0, [pc, #136]	@ (8002480 <Task_UARTSend+0x138>)
 80023f6:	f000 f87d 	bl	80024f4 <Calculate_CRC8>
 80023fa:	4603      	mov	r3, r0
 80023fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        snprintf(uartBuff + strlen(uartBuff), sizeof(uartBuff) - strlen(uartBuff), ",%02X,@", crc);
 8002400:	481f      	ldr	r0, [pc, #124]	@ (8002480 <Task_UARTSend+0x138>)
 8002402:	f7fd ff8d 	bl	8000320 <strlen>
 8002406:	4603      	mov	r3, r0
 8002408:	4a1d      	ldr	r2, [pc, #116]	@ (8002480 <Task_UARTSend+0x138>)
 800240a:	189c      	adds	r4, r3, r2
 800240c:	481c      	ldr	r0, [pc, #112]	@ (8002480 <Task_UARTSend+0x138>)
 800240e:	f7fd ff87 	bl	8000320 <strlen>
 8002412:	4603      	mov	r3, r0
 8002414:	f1c3 0164 	rsb	r1, r3, #100	@ 0x64
 8002418:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800241c:	4a19      	ldr	r2, [pc, #100]	@ (8002484 <Task_UARTSend+0x13c>)
 800241e:	4620      	mov	r0, r4
 8002420:	f009 fba0 	bl	800bb64 <sniprintf>

        UART_Transmit_Service((uint8_t *)uartBuff, strlen(uartBuff));
 8002424:	4816      	ldr	r0, [pc, #88]	@ (8002480 <Task_UARTSend+0x138>)
 8002426:	f7fd ff7b 	bl	8000320 <strlen>
 800242a:	4603      	mov	r3, r0
 800242c:	b29b      	uxth	r3, r3
 800242e:	4619      	mov	r1, r3
 8002430:	4813      	ldr	r0, [pc, #76]	@ (8002480 <Task_UARTSend+0x138>)
 8002432:	f000 f901 	bl	8002638 <UART_Transmit_Service>

        uint8_t rxBuffer[20];
        if (!UART_Receive_Service(rxBuffer, sizeof(rxBuffer)))
 8002436:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800243a:	2114      	movs	r1, #20
 800243c:	4618      	mov	r0, r3
 800243e:	f000 f91b 	bl	8002678 <UART_Receive_Service>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10b      	bne.n	8002460 <Task_UARTSend+0x118>
        {
            SEGGER_SYSVIEW_PrintfHost("Retrying UART Transmission...");
 8002448:	480f      	ldr	r0, [pc, #60]	@ (8002488 <Task_UARTSend+0x140>)
 800244a:	f008 fdf1 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
            UART_Transmit_Service((uint8_t *)uartBuff, strlen(uartBuff));
 800244e:	480c      	ldr	r0, [pc, #48]	@ (8002480 <Task_UARTSend+0x138>)
 8002450:	f7fd ff66 	bl	8000320 <strlen>
 8002454:	4603      	mov	r3, r0
 8002456:	b29b      	uxth	r3, r3
 8002458:	4619      	mov	r1, r3
 800245a:	4809      	ldr	r0, [pc, #36]	@ (8002480 <Task_UARTSend+0x138>)
 800245c:	f000 f8ec 	bl	8002638 <UART_Transmit_Service>
        }

	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("Task_UARTSend Complete Before Delay");
 8002460:	480a      	ldr	r0, [pc, #40]	@ (800248c <Task_UARTSend+0x144>)
 8002462:	f008 fde5 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
	#endif

        vTaskDelay(1000);
 8002466:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800246a:	f005 fc99 	bl	8007da0 <vTaskDelay>

	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("Task_UARTSend Complete After Delay");
 800246e:	4808      	ldr	r0, [pc, #32]	@ (8002490 <Task_UARTSend+0x148>)
 8002470:	f008 fdde 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
    {
 8002474:	e76d      	b.n	8002352 <Task_UARTSend+0xa>
 8002476:	bf00      	nop
 8002478:	0800edc0 	.word	0x0800edc0
 800247c:	0800edd8 	.word	0x0800edd8
 8002480:	20000388 	.word	0x20000388
 8002484:	0800edfc 	.word	0x0800edfc
 8002488:	0800ee04 	.word	0x0800ee04
 800248c:	0800ee24 	.word	0x0800ee24
 8002490:	0800ee48 	.word	0x0800ee48

08002494 <HAL_GPIO_EXTI_Callback>:
	#endif
    }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	80fb      	strh	r3, [r7, #6]
    static uint32_t lastPressTime = 0;

    if (GPIO_Pin == GPIO_PIN_0)  // Button on PA0
 800249e:	88fb      	ldrh	r3, [r7, #6]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d11e      	bne.n	80024e2 <HAL_GPIO_EXTI_Callback+0x4e>
    {
        if (HAL_GetTick() - lastPressTime > 10)  // Debounce check
 80024a4:	f000 fc6e 	bl	8002d84 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <HAL_GPIO_EXTI_Callback+0x58>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b0a      	cmp	r3, #10
 80024b2:	d911      	bls.n	80024d8 <HAL_GPIO_EXTI_Callback+0x44>
        {
            buttonPressed++;
 80024b4:	4b0e      	ldr	r3, [pc, #56]	@ (80024f0 <HAL_GPIO_EXTI_Callback+0x5c>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	3301      	adds	r3, #1
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	4b0c      	ldr	r3, [pc, #48]	@ (80024f0 <HAL_GPIO_EXTI_Callback+0x5c>)
 80024c0:	701a      	strb	r2, [r3, #0]
            if (buttonPressed > 3)
 80024c2:	4b0b      	ldr	r3, [pc, #44]	@ (80024f0 <HAL_GPIO_EXTI_Callback+0x5c>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	d902      	bls.n	80024d2 <HAL_GPIO_EXTI_Callback+0x3e>
            {
            	buttonPressed = 1;
 80024cc:	4b08      	ldr	r3, [pc, #32]	@ (80024f0 <HAL_GPIO_EXTI_Callback+0x5c>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	701a      	strb	r2, [r3, #0]
            }

            HAL_Delay(50);  // Extra debounce delay
 80024d2:	2032      	movs	r0, #50	@ 0x32
 80024d4:	f000 fc62 	bl	8002d9c <HAL_Delay>
        }
        lastPressTime = HAL_GetTick();
 80024d8:	f000 fc54 	bl	8002d84 <HAL_GetTick>
 80024dc:	4603      	mov	r3, r0
 80024de:	4a03      	ldr	r2, [pc, #12]	@ (80024ec <HAL_GPIO_EXTI_Callback+0x58>)
 80024e0:	6013      	str	r3, [r2, #0]
    }
}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	200003ec 	.word	0x200003ec
 80024f0:	20000384 	.word	0x20000384

080024f4 <Calculate_CRC8>:

uint8_t Calculate_CRC8(const uint8_t *data, uint8_t len)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = CRC8_INIT;
 8002500:	23ff      	movs	r3, #255	@ 0xff
 8002502:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < len; i++)
 8002504:	2300      	movs	r3, #0
 8002506:	73bb      	strb	r3, [r7, #14]
 8002508:	e021      	b.n	800254e <Calculate_CRC8+0x5a>
    {
        crc ^= data[i];  // XOR with input byte
 800250a:	7bbb      	ldrb	r3, [r7, #14]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	4413      	add	r3, r2
 8002510:	781a      	ldrb	r2, [r3, #0]
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	4053      	eors	r3, r2
 8002516:	73fb      	strb	r3, [r7, #15]

        for (uint8_t j = 0; j < 8; j++)
 8002518:	2300      	movs	r3, #0
 800251a:	737b      	strb	r3, [r7, #13]
 800251c:	e011      	b.n	8002542 <Calculate_CRC8+0x4e>
        {  // Process each bit
            if (crc & 0x80)  // If MSB is 1
 800251e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002522:	2b00      	cmp	r3, #0
 8002524:	da07      	bge.n	8002536 <Calculate_CRC8+0x42>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8002526:	7bfb      	ldrb	r3, [r7, #15]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	b25b      	sxtb	r3, r3
 800252c:	f083 0307 	eor.w	r3, r3, #7
 8002530:	b25b      	sxtb	r3, r3
 8002532:	73fb      	strb	r3, [r7, #15]
 8002534:	e002      	b.n	800253c <Calculate_CRC8+0x48>
            else
                crc = (crc << 1);
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++)
 800253c:	7b7b      	ldrb	r3, [r7, #13]
 800253e:	3301      	adds	r3, #1
 8002540:	737b      	strb	r3, [r7, #13]
 8002542:	7b7b      	ldrb	r3, [r7, #13]
 8002544:	2b07      	cmp	r3, #7
 8002546:	d9ea      	bls.n	800251e <Calculate_CRC8+0x2a>
    for (uint8_t i = 0; i < len; i++)
 8002548:	7bbb      	ldrb	r3, [r7, #14]
 800254a:	3301      	adds	r3, #1
 800254c:	73bb      	strb	r3, [r7, #14]
 800254e:	7bba      	ldrb	r2, [r7, #14]
 8002550:	78fb      	ldrb	r3, [r7, #3]
 8002552:	429a      	cmp	r2, r3
 8002554:	d3d9      	bcc.n	800250a <Calculate_CRC8+0x16>
        }
    }
	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("CRC = %d",crc);
 8002556:	7bfb      	ldrb	r3, [r7, #15]
 8002558:	4619      	mov	r1, r3
 800255a:	4804      	ldr	r0, [pc, #16]	@ (800256c <Calculate_CRC8+0x78>)
 800255c:	f008 fd68 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
	#endif

    return crc;  // Return final CRC
 8002560:	7bfb      	ldrb	r3, [r7, #15]
}
 8002562:	4618      	mov	r0, r3
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	0800ee6c 	.word	0x0800ee6c

08002570 <calculate_ppm>:

float calculate_ppm(float Rs, float R0, float A, float B)
{
 8002570:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002574:	b084      	sub	sp, #16
 8002576:	af00      	add	r7, sp, #0
 8002578:	ed87 0a03 	vstr	s0, [r7, #12]
 800257c:	edc7 0a02 	vstr	s1, [r7, #8]
 8002580:	ed87 1a01 	vstr	s2, [r7, #4]
 8002584:	edc7 1a00 	vstr	s3, [r7]
    return A * pow((Rs / R0), B);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f7fe f835 	bl	80005f8 <__aeabi_f2d>
 800258e:	4604      	mov	r4, r0
 8002590:	460d      	mov	r5, r1
 8002592:	ed97 7a03 	vldr	s14, [r7, #12]
 8002596:	edd7 7a02 	vldr	s15, [r7, #8]
 800259a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800259e:	ee16 0a90 	vmov	r0, s13
 80025a2:	f7fe f829 	bl	80005f8 <__aeabi_f2d>
 80025a6:	4680      	mov	r8, r0
 80025a8:	4689      	mov	r9, r1
 80025aa:	6838      	ldr	r0, [r7, #0]
 80025ac:	f7fe f824 	bl	80005f8 <__aeabi_f2d>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	ec43 2b11 	vmov	d1, r2, r3
 80025b8:	ec49 8b10 	vmov	d0, r8, r9
 80025bc:	f00b fc12 	bl	800dde4 <pow>
 80025c0:	ec53 2b10 	vmov	r2, r3, d0
 80025c4:	4620      	mov	r0, r4
 80025c6:	4629      	mov	r1, r5
 80025c8:	f7fe f86e 	bl	80006a8 <__aeabi_dmul>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4610      	mov	r0, r2
 80025d2:	4619      	mov	r1, r3
 80025d4:	f7fe fb40 	bl	8000c58 <__aeabi_d2f>
 80025d8:	4603      	mov	r3, r0
 80025da:	ee07 3a90 	vmov	s15, r3
}
 80025de:	eeb0 0a67 	vmov.f32	s0, s15
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080025ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a04      	ldr	r2, [pc, #16]	@ (800260c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d101      	bne.n	8002602 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80025fe:	f000 fbad 	bl	8002d5c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */


  /* USER CODE END Callback 1 */
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	40010000 	.word	0x40010000

08002610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002614:	b672      	cpsid	i
}
 8002616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <Error_Handler+0x8>

0800261c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	SEGGER_SYSVIEW_PrintfHost("Assertion Failed:file %s on line %d\r\n", file, line);
 8002626:	683a      	ldr	r2, [r7, #0]
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	4802      	ldr	r0, [pc, #8]	@ (8002634 <assert_failed+0x18>)
 800262c:	f008 fd00 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
	while(1);
 8002630:	bf00      	nop
 8002632:	e7fd      	b.n	8002630 <assert_failed+0x14>
 8002634:	0800ee78 	.word	0x0800ee78

08002638 <UART_Transmit_Service>:
extern SemaphoreHandle_t SensorDataMutex;
extern Sensordata_t SensorData;

//  **Service API for UART Transmission**
void UART_Transmit_Service( uint8_t *data, uint16_t len)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]
    if (HAL_UART_Transmit(&huart5, data, len, 1000) != HAL_OK)
 8002644:	887a      	ldrh	r2, [r7, #2]
 8002646:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800264a:	6879      	ldr	r1, [r7, #4]
 800264c:	4807      	ldr	r0, [pc, #28]	@ (800266c <UART_Transmit_Service+0x34>)
 800264e:	f004 f8eb 	bl	8006828 <HAL_UART_Transmit>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d002      	beq.n	800265e <UART_Transmit_Service+0x26>

    {
        SEGGER_SYSVIEW_PrintfHost("UART Transmission Failed");
 8002658:	4805      	ldr	r0, [pc, #20]	@ (8002670 <UART_Transmit_Service+0x38>)
 800265a:	f008 fce9 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
    }
	#ifdef DEBUG
        SEGGER_SYSVIEW_PrintfHost("UART Data Sent Successfully");
 800265e:	4805      	ldr	r0, [pc, #20]	@ (8002674 <UART_Transmit_Service+0x3c>)
 8002660:	f008 fce6 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
	#endif
}
 8002664:	bf00      	nop
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	20000308 	.word	0x20000308
 8002670:	0800eea0 	.word	0x0800eea0
 8002674:	0800eebc 	.word	0x0800eebc

08002678 <UART_Receive_Service>:

//  **Service API for UART Reception**
uint8_t UART_Receive_Service(uint8_t *rxBuffer, uint16_t len)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	807b      	strh	r3, [r7, #2]
    for (uint8_t attempt = 0; attempt < 3; attempt++)  // Retry up to 3 times
 8002684:	2300      	movs	r3, #0
 8002686:	75fb      	strb	r3, [r7, #23]
 8002688:	e03e      	b.n	8002708 <UART_Receive_Service+0x90>
    {
        // Receive Data from ESP32
        if (HAL_UART_Receive(&huart5, rxBuffer, len, 50) == HAL_OK)
 800268a:	887a      	ldrh	r2, [r7, #2]
 800268c:	2332      	movs	r3, #50	@ 0x32
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4823      	ldr	r0, [pc, #140]	@ (8002720 <UART_Receive_Service+0xa8>)
 8002692:	f004 f954 	bl	800693e <HAL_UART_Receive>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d12f      	bne.n	80026fc <UART_Receive_Service+0x84>
        {
            SEGGER_SYSVIEW_PrintfHost("Data Received from ESP32");
 800269c:	4821      	ldr	r0, [pc, #132]	@ (8002724 <UART_Receive_Service+0xac>)
 800269e:	f008 fcc7 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>

            // Send "ACK" to ESP32
            const char *ackMsg = "ACK\n";
 80026a2:	4b21      	ldr	r3, [pc, #132]	@ (8002728 <UART_Receive_Service+0xb0>)
 80026a4:	613b      	str	r3, [r7, #16]
            HAL_UART_Transmit(&huart5, (uint8_t *)ackMsg, strlen(ackMsg), HAL_MAX_DELAY);
 80026a6:	6938      	ldr	r0, [r7, #16]
 80026a8:	f7fd fe3a 	bl	8000320 <strlen>
 80026ac:	4603      	mov	r3, r0
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	f04f 33ff 	mov.w	r3, #4294967295
 80026b4:	6939      	ldr	r1, [r7, #16]
 80026b6:	481a      	ldr	r0, [pc, #104]	@ (8002720 <UART_Receive_Service+0xa8>)
 80026b8:	f004 f8b6 	bl	8006828 <HAL_UART_Transmit>

            // Wait for "ACK" Confirmation from ESP32 (Max 100ms timeout)
            uint8_t ackBuffer[4] = {0};
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
            if (HAL_UART_Receive(&huart5, ackBuffer, 3, 100) == HAL_OK)
 80026c0:	f107 010c 	add.w	r1, r7, #12
 80026c4:	2364      	movs	r3, #100	@ 0x64
 80026c6:	2203      	movs	r2, #3
 80026c8:	4815      	ldr	r0, [pc, #84]	@ (8002720 <UART_Receive_Service+0xa8>)
 80026ca:	f004 f938 	bl	800693e <HAL_UART_Receive>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10f      	bne.n	80026f4 <UART_Receive_Service+0x7c>
            {
                ackBuffer[3] = '\0';  // Null-terminate for safety
 80026d4:	2300      	movs	r3, #0
 80026d6:	73fb      	strb	r3, [r7, #15]
                if (strcmp((char *)ackBuffer, "ACK") == 0)
 80026d8:	f107 030c 	add.w	r3, r7, #12
 80026dc:	4913      	ldr	r1, [pc, #76]	@ (800272c <UART_Receive_Service+0xb4>)
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fd fdc0 	bl	8000264 <strcmp>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d104      	bne.n	80026f4 <UART_Receive_Service+0x7c>
                {
                    SEGGER_SYSVIEW_PrintfHost("ESP32 ACK Received: Sending Next Data");
 80026ea:	4811      	ldr	r0, [pc, #68]	@ (8002730 <UART_Receive_Service+0xb8>)
 80026ec:	f008 fca0 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
                    return 1; // Success, move to next data
 80026f0:	2301      	movs	r3, #1
 80026f2:	e010      	b.n	8002716 <UART_Receive_Service+0x9e>
                }
            }

            SEGGER_SYSVIEW_PrintfHost("ESP32 ACK Not Received: Retrying...");
 80026f4:	480f      	ldr	r0, [pc, #60]	@ (8002734 <UART_Receive_Service+0xbc>)
 80026f6:	f008 fc9b 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
 80026fa:	e002      	b.n	8002702 <UART_Receive_Service+0x8a>
        }
        else
        {
            SEGGER_SYSVIEW_PrintfHost("UART Receive Failed: Retrying...");
 80026fc:	480e      	ldr	r0, [pc, #56]	@ (8002738 <UART_Receive_Service+0xc0>)
 80026fe:	f008 fc97 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
    for (uint8_t attempt = 0; attempt < 3; attempt++)  // Retry up to 3 times
 8002702:	7dfb      	ldrb	r3, [r7, #23]
 8002704:	3301      	adds	r3, #1
 8002706:	75fb      	strb	r3, [r7, #23]
 8002708:	7dfb      	ldrb	r3, [r7, #23]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d9bd      	bls.n	800268a <UART_Receive_Service+0x12>
        }
    }

    SEGGER_SYSVIEW_PrintfHost("Failed to Receive ACK After 3 Attempts");
 800270e:	480b      	ldr	r0, [pc, #44]	@ (800273c <UART_Receive_Service+0xc4>)
 8002710:	f008 fc8e 	bl	800b030 <SEGGER_SYSVIEW_PrintfHost>
    return 0; // Final Failure
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3718      	adds	r7, #24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000308 	.word	0x20000308
 8002724:	0800eed8 	.word	0x0800eed8
 8002728:	0800eef4 	.word	0x0800eef4
 800272c:	0800eefc 	.word	0x0800eefc
 8002730:	0800ef00 	.word	0x0800ef00
 8002734:	0800ef28 	.word	0x0800ef28
 8002738:	0800ef4c 	.word	0x0800ef4c
 800273c:	0800ef70 	.word	0x0800ef70

08002740 <Read_ADC_Value>:



//  **Service API for ADC Read**
float Read_ADC_Value(ADC_HandleTypeDef *hadc)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
    volatile uint32_t adcSum = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	60bb      	str	r3, [r7, #8]
    const uint8_t numSamples = 10;
 800274c:	230a      	movs	r3, #10
 800274e:	73bb      	strb	r3, [r7, #14]

    for (uint8_t i = 0; i < numSamples; i++)
 8002750:	2300      	movs	r3, #0
 8002752:	73fb      	strb	r3, [r7, #15]
 8002754:	e019      	b.n	800278a <Read_ADC_Value+0x4a>
    {
        HAL_ADC_Start(hadc);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 fcb0 	bl	80030bc <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
 800275c:	210a      	movs	r1, #10
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 fdf2 	bl	8003348 <HAL_ADC_PollForConversion>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <Read_ADC_Value+0x38>
        {
            adcSum += HAL_ADC_GetValue(hadc);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 fe77 	bl	800345e <HAL_ADC_GetValue>
 8002770:	4602      	mov	r2, r0
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	4413      	add	r3, r2
 8002776:	60bb      	str	r3, [r7, #8]
        }
        HAL_ADC_Stop(hadc);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 fd97 	bl	80032ac <HAL_ADC_Stop>
        HAL_Delay(1);
 800277e:	2001      	movs	r0, #1
 8002780:	f000 fb0c 	bl	8002d9c <HAL_Delay>
    for (uint8_t i = 0; i < numSamples; i++)
 8002784:	7bfb      	ldrb	r3, [r7, #15]
 8002786:	3301      	adds	r3, #1
 8002788:	73fb      	strb	r3, [r7, #15]
 800278a:	7bfa      	ldrb	r2, [r7, #15]
 800278c:	7bbb      	ldrb	r3, [r7, #14]
 800278e:	429a      	cmp	r2, r3
 8002790:	d3e1      	bcc.n	8002756 <Read_ADC_Value+0x16>
    }

    return (adcSum / numSamples);
 8002792:	68ba      	ldr	r2, [r7, #8]
 8002794:	7bbb      	ldrb	r3, [r7, #14]
 8002796:	fbb2 f3f3 	udiv	r3, r2, r3
 800279a:	ee07 3a90 	vmov	s15, r3
 800279e:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80027a2:	eeb0 0a67 	vmov.f32	s0, s15
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <Write_SensorData>:


//  **Service API for Writing Sensor Data**
void Write_SensorData(Sensordata_t *data)
{
 80027ac:	b5b0      	push	{r4, r5, r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
    xSemaphoreTake(SensorDataMutex, portMAX_DELAY);
 80027b4:	4b0e      	ldr	r3, [pc, #56]	@ (80027f0 <Write_SensorData+0x44>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f04f 31ff 	mov.w	r1, #4294967295
 80027bc:	4618      	mov	r0, r3
 80027be:	f004 ff7b 	bl	80076b8 <xQueueSemaphoreTake>
    SensorData = *data;
 80027c2:	4a0c      	ldr	r2, [pc, #48]	@ (80027f4 <Write_SensorData+0x48>)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4614      	mov	r4, r2
 80027c8:	461d      	mov	r5, r3
 80027ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027d2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80027d6:	e884 0003 	stmia.w	r4, {r0, r1}
    xSemaphoreGive(SensorDataMutex);
 80027da:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <Write_SensorData+0x44>)
 80027dc:	6818      	ldr	r0, [r3, #0]
 80027de:	2300      	movs	r3, #0
 80027e0:	2200      	movs	r2, #0
 80027e2:	2100      	movs	r1, #0
 80027e4:	f004 fe7e 	bl	80074e4 <xQueueGenericSend>
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bdb0      	pop	{r4, r5, r7, pc}
 80027f0:	20000378 	.word	0x20000378
 80027f4:	20000350 	.word	0x20000350

080027f8 <Read_SensorData>:

//  **Service API for Reading Sensor Data**
void Read_SensorData(Sensordata_t *data)
{
 80027f8:	b5b0      	push	{r4, r5, r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
    xSemaphoreTake(SensorDataMutex, portMAX_DELAY);
 8002800:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <Read_SensorData+0x44>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f04f 31ff 	mov.w	r1, #4294967295
 8002808:	4618      	mov	r0, r3
 800280a:	f004 ff55 	bl	80076b8 <xQueueSemaphoreTake>
    *data = SensorData;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a0b      	ldr	r2, [pc, #44]	@ (8002840 <Read_SensorData+0x48>)
 8002812:	461c      	mov	r4, r3
 8002814:	4615      	mov	r5, r2
 8002816:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002818:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800281a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800281c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800281e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002822:	e884 0003 	stmia.w	r4, {r0, r1}
    xSemaphoreGive(SensorDataMutex);
 8002826:	4b05      	ldr	r3, [pc, #20]	@ (800283c <Read_SensorData+0x44>)
 8002828:	6818      	ldr	r0, [r3, #0]
 800282a:	2300      	movs	r3, #0
 800282c:	2200      	movs	r2, #0
 800282e:	2100      	movs	r1, #0
 8002830:	f004 fe58 	bl	80074e4 <xQueueGenericSend>
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bdb0      	pop	{r4, r5, r7, pc}
 800283c:	20000378 	.word	0x20000378
 8002840:	20000350 	.word	0x20000350

08002844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	607b      	str	r3, [r7, #4]
 800284e:	4b10      	ldr	r3, [pc, #64]	@ (8002890 <HAL_MspInit+0x4c>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002852:	4a0f      	ldr	r2, [pc, #60]	@ (8002890 <HAL_MspInit+0x4c>)
 8002854:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002858:	6453      	str	r3, [r2, #68]	@ 0x44
 800285a:	4b0d      	ldr	r3, [pc, #52]	@ (8002890 <HAL_MspInit+0x4c>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002862:	607b      	str	r3, [r7, #4]
 8002864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	603b      	str	r3, [r7, #0]
 800286a:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <HAL_MspInit+0x4c>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286e:	4a08      	ldr	r2, [pc, #32]	@ (8002890 <HAL_MspInit+0x4c>)
 8002870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002874:	6413      	str	r3, [r2, #64]	@ 0x40
 8002876:	4b06      	ldr	r3, [pc, #24]	@ (8002890 <HAL_MspInit+0x4c>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800287e:	603b      	str	r3, [r7, #0]
 8002880:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	40023800 	.word	0x40023800

08002894 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08a      	sub	sp, #40	@ 0x28
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 0314 	add.w	r3, r7, #20
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a17      	ldr	r2, [pc, #92]	@ (8002910 <HAL_ADC_MspInit+0x7c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d127      	bne.n	8002906 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	613b      	str	r3, [r7, #16]
 80028ba:	4b16      	ldr	r3, [pc, #88]	@ (8002914 <HAL_ADC_MspInit+0x80>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028be:	4a15      	ldr	r2, [pc, #84]	@ (8002914 <HAL_ADC_MspInit+0x80>)
 80028c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80028c6:	4b13      	ldr	r3, [pc, #76]	@ (8002914 <HAL_ADC_MspInit+0x80>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ce:	613b      	str	r3, [r7, #16]
 80028d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002914 <HAL_ADC_MspInit+0x80>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	4a0e      	ldr	r2, [pc, #56]	@ (8002914 <HAL_ADC_MspInit+0x80>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002914 <HAL_ADC_MspInit+0x80>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80028ee:	2302      	movs	r3, #2
 80028f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028f2:	2303      	movs	r3, #3
 80028f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fa:	f107 0314 	add.w	r3, r7, #20
 80028fe:	4619      	mov	r1, r3
 8002900:	4805      	ldr	r0, [pc, #20]	@ (8002918 <HAL_ADC_MspInit+0x84>)
 8002902:	f001 f933 	bl	8003b6c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002906:	bf00      	nop
 8002908:	3728      	adds	r7, #40	@ 0x28
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40012000 	.word	0x40012000
 8002914:	40023800 	.word	0x40023800
 8002918:	40020000 	.word	0x40020000

0800291c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b08a      	sub	sp, #40	@ 0x28
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002924:	f107 0314 	add.w	r3, r7, #20
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	605a      	str	r2, [r3, #4]
 800292e:	609a      	str	r2, [r3, #8]
 8002930:	60da      	str	r2, [r3, #12]
 8002932:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a19      	ldr	r2, [pc, #100]	@ (80029a0 <HAL_I2C_MspInit+0x84>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d12b      	bne.n	8002996 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	613b      	str	r3, [r7, #16]
 8002942:	4b18      	ldr	r3, [pc, #96]	@ (80029a4 <HAL_I2C_MspInit+0x88>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	4a17      	ldr	r2, [pc, #92]	@ (80029a4 <HAL_I2C_MspInit+0x88>)
 8002948:	f043 0302 	orr.w	r3, r3, #2
 800294c:	6313      	str	r3, [r2, #48]	@ 0x30
 800294e:	4b15      	ldr	r3, [pc, #84]	@ (80029a4 <HAL_I2C_MspInit+0x88>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	613b      	str	r3, [r7, #16]
 8002958:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800295a:	23c0      	movs	r3, #192	@ 0xc0
 800295c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800295e:	2312      	movs	r3, #18
 8002960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002962:	2300      	movs	r3, #0
 8002964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002966:	2303      	movs	r3, #3
 8002968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800296a:	2304      	movs	r3, #4
 800296c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800296e:	f107 0314 	add.w	r3, r7, #20
 8002972:	4619      	mov	r1, r3
 8002974:	480c      	ldr	r0, [pc, #48]	@ (80029a8 <HAL_I2C_MspInit+0x8c>)
 8002976:	f001 f8f9 	bl	8003b6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]
 800297e:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <HAL_I2C_MspInit+0x88>)
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	4a08      	ldr	r2, [pc, #32]	@ (80029a4 <HAL_I2C_MspInit+0x88>)
 8002984:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002988:	6413      	str	r3, [r2, #64]	@ 0x40
 800298a:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <HAL_I2C_MspInit+0x88>)
 800298c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002996:	bf00      	nop
 8002998:	3728      	adds	r7, #40	@ 0x28
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40005400 	.word	0x40005400
 80029a4:	40023800 	.word	0x40023800
 80029a8:	40020400 	.word	0x40020400

080029ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b08a      	sub	sp, #40	@ 0x28
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	609a      	str	r2, [r3, #8]
 80029c0:	60da      	str	r2, [r3, #12]
 80029c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a28      	ldr	r2, [pc, #160]	@ (8002a6c <HAL_UART_MspInit+0xc0>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d14a      	bne.n	8002a64 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	4b27      	ldr	r3, [pc, #156]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 80029d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d6:	4a26      	ldr	r2, [pc, #152]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 80029d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80029de:	4b24      	ldr	r3, [pc, #144]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	4b20      	ldr	r3, [pc, #128]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 80029f4:	f043 0304 	orr.w	r3, r3, #4
 80029f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	60bb      	str	r3, [r7, #8]
 8002a0a:	4b19      	ldr	r3, [pc, #100]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	4a18      	ldr	r2, [pc, #96]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 8002a10:	f043 0308 	orr.w	r3, r3, #8
 8002a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a16:	4b16      	ldr	r3, [pc, #88]	@ (8002a70 <HAL_UART_MspInit+0xc4>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002a22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a30:	2303      	movs	r3, #3
 8002a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002a34:	2308      	movs	r3, #8
 8002a36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a38:	f107 0314 	add.w	r3, r7, #20
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	480d      	ldr	r0, [pc, #52]	@ (8002a74 <HAL_UART_MspInit+0xc8>)
 8002a40:	f001 f894 	bl	8003b6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a44:	2304      	movs	r3, #4
 8002a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a48:	2302      	movs	r3, #2
 8002a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a50:	2303      	movs	r3, #3
 8002a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002a54:	2308      	movs	r3, #8
 8002a56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a58:	f107 0314 	add.w	r3, r7, #20
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4806      	ldr	r0, [pc, #24]	@ (8002a78 <HAL_UART_MspInit+0xcc>)
 8002a60:	f001 f884 	bl	8003b6c <HAL_GPIO_Init>

  /* USER CODE END UART5_MspInit 1 */

  }

}
 8002a64:	bf00      	nop
 8002a66:	3728      	adds	r7, #40	@ 0x28
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40005000 	.word	0x40005000
 8002a70:	40023800 	.word	0x40023800
 8002a74:	40020800 	.word	0x40020800
 8002a78:	40020c00 	.word	0x40020c00

08002a7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08c      	sub	sp, #48	@ 0x30
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	60bb      	str	r3, [r7, #8]
 8002a90:	4b2e      	ldr	r3, [pc, #184]	@ (8002b4c <HAL_InitTick+0xd0>)
 8002a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a94:	4a2d      	ldr	r2, [pc, #180]	@ (8002b4c <HAL_InitTick+0xd0>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8002b4c <HAL_InitTick+0xd0>)
 8002a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	60bb      	str	r3, [r7, #8]
 8002aa6:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002aa8:	f107 020c 	add.w	r2, r7, #12
 8002aac:	f107 0310 	add.w	r3, r7, #16
 8002ab0:	4611      	mov	r1, r2
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f003 f9f2 	bl	8005e9c <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002ab8:	f003 f9dc 	bl	8005e74 <HAL_RCC_GetPCLK2Freq>
 8002abc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac0:	4a23      	ldr	r2, [pc, #140]	@ (8002b50 <HAL_InitTick+0xd4>)
 8002ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac6:	0c9b      	lsrs	r3, r3, #18
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002acc:	4b21      	ldr	r3, [pc, #132]	@ (8002b54 <HAL_InitTick+0xd8>)
 8002ace:	4a22      	ldr	r2, [pc, #136]	@ (8002b58 <HAL_InitTick+0xdc>)
 8002ad0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002ad2:	4b20      	ldr	r3, [pc, #128]	@ (8002b54 <HAL_InitTick+0xd8>)
 8002ad4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ad8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002ada:	4a1e      	ldr	r2, [pc, #120]	@ (8002b54 <HAL_InitTick+0xd8>)
 8002adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ade:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8002b54 <HAL_InitTick+0xd8>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b54 <HAL_InitTick+0xd8>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aec:	4b19      	ldr	r3, [pc, #100]	@ (8002b54 <HAL_InitTick+0xd8>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002af2:	4818      	ldr	r0, [pc, #96]	@ (8002b54 <HAL_InitTick+0xd8>)
 8002af4:	f003 fa04 	bl	8005f00 <HAL_TIM_Base_Init>
 8002af8:	4603      	mov	r3, r0
 8002afa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002afe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d11b      	bne.n	8002b3e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002b06:	4813      	ldr	r0, [pc, #76]	@ (8002b54 <HAL_InitTick+0xd8>)
 8002b08:	f003 fb1c 	bl	8006144 <HAL_TIM_Base_Start_IT>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002b12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d111      	bne.n	8002b3e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b1a:	2019      	movs	r0, #25
 8002b1c:	f001 f80e 	bl	8003b3c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b0f      	cmp	r3, #15
 8002b24:	d808      	bhi.n	8002b38 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002b26:	2200      	movs	r2, #0
 8002b28:	6879      	ldr	r1, [r7, #4]
 8002b2a:	2019      	movs	r0, #25
 8002b2c:	f000 ffda 	bl	8003ae4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b30:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <HAL_InitTick+0xe0>)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	e002      	b.n	8002b3e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3730      	adds	r7, #48	@ 0x30
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	431bde83 	.word	0x431bde83
 8002b54:	200003f0 	.word	0x200003f0
 8002b58:	40010000 	.word	0x40010000
 8002b5c:	20000004 	.word	0x20000004

08002b60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b64:	bf00      	nop
 8002b66:	e7fd      	b.n	8002b64 <NMI_Handler+0x4>

08002b68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b6c:	bf00      	nop
 8002b6e:	e7fd      	b.n	8002b6c <HardFault_Handler+0x4>

08002b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b74:	bf00      	nop
 8002b76:	e7fd      	b.n	8002b74 <MemManage_Handler+0x4>

08002b78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b7c:	bf00      	nop
 8002b7e:	e7fd      	b.n	8002b7c <BusFault_Handler+0x4>

08002b80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b84:	bf00      	nop
 8002b86:	e7fd      	b.n	8002b84 <UsageFault_Handler+0x4>

08002b88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr

08002b96 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002b9a:	2001      	movs	r0, #1
 8002b9c:	f001 faf2 	bl	8004184 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002ba0:	bf00      	nop
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ba8:	4802      	ldr	r0, [pc, #8]	@ (8002bb4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002baa:	f003 fb91 	bl	80062d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	200003f0 	.word	0x200003f0

08002bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return 1;
 8002bbc:	2301      	movs	r3, #1
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <_kill>:

int _kill(int pid, int sig)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bd2:	f009 f88f 	bl	800bcf4 <__errno>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2216      	movs	r2, #22
 8002bda:	601a      	str	r2, [r3, #0]
  return -1;
 8002bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <_exit>:

void _exit (int status)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ffe7 	bl	8002bc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bfa:	bf00      	nop
 8002bfc:	e7fd      	b.n	8002bfa <_exit+0x12>

08002bfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b086      	sub	sp, #24
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	617b      	str	r3, [r7, #20]
 8002c0e:	e00a      	b.n	8002c26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c10:	f3af 8000 	nop.w
 8002c14:	4601      	mov	r1, r0
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	60ba      	str	r2, [r7, #8]
 8002c1c:	b2ca      	uxtb	r2, r1
 8002c1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	3301      	adds	r3, #1
 8002c24:	617b      	str	r3, [r7, #20]
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	dbf0      	blt.n	8002c10 <_read+0x12>
  }

  return len;
 8002c2e:	687b      	ldr	r3, [r7, #4]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c60:	605a      	str	r2, [r3, #4]
  return 0;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <_isatty>:

int _isatty(int file)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c78:	2301      	movs	r3, #1
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr

08002c86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b085      	sub	sp, #20
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	60f8      	str	r0, [r7, #12]
 8002c8e:	60b9      	str	r1, [r7, #8]
 8002c90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3714      	adds	r7, #20
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ca4:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <SystemInit+0x20>)
 8002ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002caa:	4a05      	ldr	r2, [pc, #20]	@ (8002cc0 <SystemInit+0x20>)
 8002cac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002cc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cfc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002cc8:	f7ff ffea 	bl	8002ca0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ccc:	480c      	ldr	r0, [pc, #48]	@ (8002d00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cce:	490d      	ldr	r1, [pc, #52]	@ (8002d04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cd4:	e002      	b.n	8002cdc <LoopCopyDataInit>

08002cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cda:	3304      	adds	r3, #4

08002cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ce0:	d3f9      	bcc.n	8002cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8002d0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ce4:	4c0a      	ldr	r4, [pc, #40]	@ (8002d10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ce8:	e001      	b.n	8002cee <LoopFillZerobss>

08002cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cec:	3204      	adds	r2, #4

08002cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cf0:	d3fb      	bcc.n	8002cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cf2:	f009 f805 	bl	800bd00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cf6:	f7fe ffd5 	bl	8001ca4 <main>
  bx  lr    
 8002cfa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002cfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d04:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002d08:	0800f5d8 	.word	0x0800f5d8
  ldr r2, =_sbss
 8002d0c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002d10:	20013d2c 	.word	0x20013d2c

08002d14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d14:	e7fe      	b.n	8002d14 <ADC_IRQHandler>
	...

08002d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d58 <HAL_Init+0x40>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a0d      	ldr	r2, [pc, #52]	@ (8002d58 <HAL_Init+0x40>)
 8002d22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d28:	4b0b      	ldr	r3, [pc, #44]	@ (8002d58 <HAL_Init+0x40>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d58 <HAL_Init+0x40>)
 8002d2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d34:	4b08      	ldr	r3, [pc, #32]	@ (8002d58 <HAL_Init+0x40>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a07      	ldr	r2, [pc, #28]	@ (8002d58 <HAL_Init+0x40>)
 8002d3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d40:	2003      	movs	r0, #3
 8002d42:	f000 feaf 	bl	8003aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d46:	200f      	movs	r0, #15
 8002d48:	f7ff fe98 	bl	8002a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d4c:	f7ff fd7a 	bl	8002844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40023c00 	.word	0x40023c00

08002d5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d60:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <HAL_IncTick+0x20>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	461a      	mov	r2, r3
 8002d66:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <HAL_IncTick+0x24>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	4a04      	ldr	r2, [pc, #16]	@ (8002d80 <HAL_IncTick+0x24>)
 8002d6e:	6013      	str	r3, [r2, #0]
}
 8002d70:	bf00      	nop
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	20000008 	.word	0x20000008
 8002d80:	20000438 	.word	0x20000438

08002d84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  return uwTick;
 8002d88:	4b03      	ldr	r3, [pc, #12]	@ (8002d98 <HAL_GetTick+0x14>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	20000438 	.word	0x20000438

08002d9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002da4:	f7ff ffee 	bl	8002d84 <HAL_GetTick>
 8002da8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db4:	d005      	beq.n	8002dc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002db6:	4b0a      	ldr	r3, [pc, #40]	@ (8002de0 <HAL_Delay+0x44>)
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	461a      	mov	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002dc2:	bf00      	nop
 8002dc4:	f7ff ffde 	bl	8002d84 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d8f7      	bhi.n	8002dc4 <HAL_Delay+0x28>
  {
  }
}
 8002dd4:	bf00      	nop
 8002dd6:	bf00      	nop
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000008 	.word	0x20000008

08002de4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dec:	2300      	movs	r3, #0
 8002dee:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e15c      	b.n	80030b4 <HAL_ADC_Init+0x2d0>
  }

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a8e      	ldr	r2, [pc, #568]	@ (8003038 <HAL_ADC_Init+0x254>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d00e      	beq.n	8002e22 <HAL_ADC_Init+0x3e>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a8c      	ldr	r2, [pc, #560]	@ (800303c <HAL_ADC_Init+0x258>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d009      	beq.n	8002e22 <HAL_ADC_Init+0x3e>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a8b      	ldr	r2, [pc, #556]	@ (8003040 <HAL_ADC_Init+0x25c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d004      	beq.n	8002e22 <HAL_ADC_Init+0x3e>
 8002e18:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8002e1c:	4889      	ldr	r0, [pc, #548]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002e1e:	f7ff fbfd 	bl	800261c <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d013      	beq.n	8002e52 <HAL_ADC_Init+0x6e>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e32:	d00e      	beq.n	8002e52 <HAL_ADC_Init+0x6e>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002e3c:	d009      	beq.n	8002e52 <HAL_ADC_Init+0x6e>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002e46:	d004      	beq.n	8002e52 <HAL_ADC_Init+0x6e>
 8002e48:	f240 1143 	movw	r1, #323	@ 0x143
 8002e4c:	487d      	ldr	r0, [pc, #500]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002e4e:	f7ff fbe5 	bl	800261c <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d013      	beq.n	8002e82 <HAL_ADC_Init+0x9e>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e62:	d00e      	beq.n	8002e82 <HAL_ADC_Init+0x9e>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e6c:	d009      	beq.n	8002e82 <HAL_ADC_Init+0x9e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e76:	d004      	beq.n	8002e82 <HAL_ADC_Init+0x9e>
 8002e78:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8002e7c:	4871      	ldr	r0, [pc, #452]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002e7e:	f7ff fbcd 	bl	800261c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d008      	beq.n	8002e9c <HAL_ADC_Init+0xb8>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d004      	beq.n	8002e9c <HAL_ADC_Init+0xb8>
 8002e92:	f240 1145 	movw	r1, #325	@ 0x145
 8002e96:	486b      	ldr	r0, [pc, #428]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002e98:	f7ff fbc0 	bl	800261c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	7e1b      	ldrb	r3, [r3, #24]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d008      	beq.n	8002eb6 <HAL_ADC_Init+0xd2>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	7e1b      	ldrb	r3, [r3, #24]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d004      	beq.n	8002eb6 <HAL_ADC_Init+0xd2>
 8002eac:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8002eb0:	4864      	ldr	r0, [pc, #400]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002eb2:	f7ff fbb3 	bl	800261c <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d054      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ec6:	d04f      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ed0:	d04a      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002eda:	d045      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ee4:	d040      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eea:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002eee:	d03b      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8002ef8:	d036      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efe:	f1b3 6fe0 	cmp.w	r3, #117440512	@ 0x7000000
 8002f02:	d031      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f0c:	d02c      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f12:	f1b3 6f10 	cmp.w	r3, #150994944	@ 0x9000000
 8002f16:	d027      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1c:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 8002f20:	d022      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f26:	f1b3 6f30 	cmp.w	r3, #184549376	@ 0xb000000
 8002f2a:	d01d      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f30:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002f34:	d018      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3a:	f1b3 6f50 	cmp.w	r3, #218103808	@ 0xd000000
 8002f3e:	d013      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f44:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 8002f48:	d00e      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f4e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002f52:	d009      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f58:	4a3b      	ldr	r2, [pc, #236]	@ (8003048 <HAL_ADC_Init+0x264>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d004      	beq.n	8002f68 <HAL_ADC_Init+0x184>
 8002f5e:	f240 1147 	movw	r1, #327	@ 0x147
 8002f62:	4838      	ldr	r0, [pc, #224]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002f64:	f7ff fb5a 	bl	800261c <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d009      	beq.n	8002f84 <HAL_ADC_Init+0x1a0>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f78:	d004      	beq.n	8002f84 <HAL_ADC_Init+0x1a0>
 8002f7a:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8002f7e:	4831      	ldr	r0, [pc, #196]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002f80:	f7ff fb4c 	bl	800261c <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d003      	beq.n	8002f94 <HAL_ADC_Init+0x1b0>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	69db      	ldr	r3, [r3, #28]
 8002f90:	2b10      	cmp	r3, #16
 8002f92:	d904      	bls.n	8002f9e <HAL_ADC_Init+0x1ba>
 8002f94:	f240 1149 	movw	r1, #329	@ 0x149
 8002f98:	482a      	ldr	r0, [pc, #168]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002f9a:	f7ff fb3f 	bl	800261c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d009      	beq.n	8002fbc <HAL_ADC_Init+0x1d8>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d004      	beq.n	8002fbc <HAL_ADC_Init+0x1d8>
 8002fb2:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8002fb6:	4823      	ldr	r0, [pc, #140]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002fb8:	f7ff fb30 	bl	800261c <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d00c      	beq.n	8002fde <HAL_ADC_Init+0x1fa>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <HAL_ADC_Init+0x1fa>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d004      	beq.n	8002fde <HAL_ADC_Init+0x1fa>
 8002fd4:	f240 114b 	movw	r1, #331	@ 0x14b
 8002fd8:	481a      	ldr	r0, [pc, #104]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002fda:	f7ff fb1f 	bl	800261c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d009      	beq.n	8002ffc <HAL_ADC_Init+0x218>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d004      	beq.n	8002ffc <HAL_ADC_Init+0x218>
 8002ff2:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8002ff6:	4813      	ldr	r0, [pc, #76]	@ (8003044 <HAL_ADC_Init+0x260>)
 8002ff8:	f7ff fb10 	bl	800261c <assert_failed>

  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003000:	4a11      	ldr	r2, [pc, #68]	@ (8003048 <HAL_ADC_Init+0x264>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d022      	beq.n	800304c <HAL_ADC_Init+0x268>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300a:	2b00      	cmp	r3, #0
 800300c:	d01e      	beq.n	800304c <HAL_ADC_Init+0x268>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003012:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003016:	d019      	beq.n	800304c <HAL_ADC_Init+0x268>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003020:	d014      	beq.n	800304c <HAL_ADC_Init+0x268>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003026:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800302a:	d00f      	beq.n	800304c <HAL_ADC_Init+0x268>
 800302c:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8003030:	4804      	ldr	r0, [pc, #16]	@ (8003044 <HAL_ADC_Init+0x260>)
 8003032:	f7ff faf3 	bl	800261c <assert_failed>
 8003036:	e009      	b.n	800304c <HAL_ADC_Init+0x268>
 8003038:	40012000 	.word	0x40012000
 800303c:	40012100 	.word	0x40012100
 8003040:	40012200 	.word	0x40012200
 8003044:	0800ef98 	.word	0x0800ef98
 8003048:	0f000001 	.word	0x0f000001
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003050:	2b00      	cmp	r3, #0
 8003052:	d109      	bne.n	8003068 <HAL_ADC_Init+0x284>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7ff fc1d 	bl	8002894 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	f003 0310 	and.w	r3, r3, #16
 8003070:	2b00      	cmp	r3, #0
 8003072:	d118      	bne.n	80030a6 <HAL_ADC_Init+0x2c2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003078:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800307c:	f023 0302 	bic.w	r3, r3, #2
 8003080:	f043 0202 	orr.w	r2, r3, #2
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 fb53 	bl	8003734 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	f023 0303 	bic.w	r3, r3, #3
 800309c:	f043 0201 	orr.w	r2, r3, #1
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80030a4:	e001      	b.n	80030aa <HAL_ADC_Init+0x2c6>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	7e1b      	ldrb	r3, [r3, #24]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d008      	beq.n	80030e2 <HAL_ADC_Start+0x26>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	7e1b      	ldrb	r3, [r3, #24]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d004      	beq.n	80030e2 <HAL_ADC_Start+0x26>
 80030d8:	f240 21d2 	movw	r1, #722	@ 0x2d2
 80030dc:	486c      	ldr	r0, [pc, #432]	@ (8003290 <HAL_ADC_Start+0x1d4>)
 80030de:	f7ff fa9d 	bl	800261c <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d013      	beq.n	8003112 <HAL_ADC_Start+0x56>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030f2:	d00e      	beq.n	8003112 <HAL_ADC_Start+0x56>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030fc:	d009      	beq.n	8003112 <HAL_ADC_Start+0x56>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003102:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003106:	d004      	beq.n	8003112 <HAL_ADC_Start+0x56>
 8003108:	f240 21d3 	movw	r1, #723	@ 0x2d3
 800310c:	4860      	ldr	r0, [pc, #384]	@ (8003290 <HAL_ADC_Start+0x1d4>)
 800310e:	f7ff fa85 	bl	800261c <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003118:	2b01      	cmp	r3, #1
 800311a:	d101      	bne.n	8003120 <HAL_ADC_Start+0x64>
 800311c:	2302      	movs	r3, #2
 800311e:	e0b2      	b.n	8003286 <HAL_ADC_Start+0x1ca>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b01      	cmp	r3, #1
 8003134:	d018      	beq.n	8003168 <HAL_ADC_Start+0xac>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 0201 	orr.w	r2, r2, #1
 8003144:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003146:	4b53      	ldr	r3, [pc, #332]	@ (8003294 <HAL_ADC_Start+0x1d8>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a53      	ldr	r2, [pc, #332]	@ (8003298 <HAL_ADC_Start+0x1dc>)
 800314c:	fba2 2303 	umull	r2, r3, r2, r3
 8003150:	0c9a      	lsrs	r2, r3, #18
 8003152:	4613      	mov	r3, r2
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	4413      	add	r3, r2
 8003158:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800315a:	e002      	b.n	8003162 <HAL_ADC_Start+0xa6>
    {
      counter--;
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	3b01      	subs	r3, #1
 8003160:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1f9      	bne.n	800315c <HAL_ADC_Start+0xa0>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b01      	cmp	r3, #1
 8003174:	d17a      	bne.n	800326c <HAL_ADC_Start+0x1b0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800317e:	f023 0301 	bic.w	r3, r3, #1
 8003182:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003194:	2b00      	cmp	r3, #0
 8003196:	d007      	beq.n	80031a8 <HAL_ADC_Start+0xec>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031a0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031b4:	d106      	bne.n	80031c4 <HAL_ADC_Start+0x108>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ba:	f023 0206 	bic.w	r2, r3, #6
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	645a      	str	r2, [r3, #68]	@ 0x44
 80031c2:	e002      	b.n	80031ca <HAL_ADC_Start+0x10e>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031d2:	4b32      	ldr	r3, [pc, #200]	@ (800329c <HAL_ADC_Start+0x1e0>)
 80031d4:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80031de:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f003 031f 	and.w	r3, r3, #31
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d12a      	bne.n	8003242 <HAL_ADC_Start+0x186>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a2b      	ldr	r2, [pc, #172]	@ (80032a0 <HAL_ADC_Start+0x1e4>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d015      	beq.n	8003222 <HAL_ADC_Start+0x166>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a2a      	ldr	r2, [pc, #168]	@ (80032a4 <HAL_ADC_Start+0x1e8>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d105      	bne.n	800320c <HAL_ADC_Start+0x150>
 8003200:	4b26      	ldr	r3, [pc, #152]	@ (800329c <HAL_ADC_Start+0x1e0>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f003 031f 	and.w	r3, r3, #31
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00a      	beq.n	8003222 <HAL_ADC_Start+0x166>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a25      	ldr	r2, [pc, #148]	@ (80032a8 <HAL_ADC_Start+0x1ec>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d136      	bne.n	8003284 <HAL_ADC_Start+0x1c8>
 8003216:	4b21      	ldr	r3, [pc, #132]	@ (800329c <HAL_ADC_Start+0x1e0>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f003 0310 	and.w	r3, r3, #16
 800321e:	2b00      	cmp	r3, #0
 8003220:	d130      	bne.n	8003284 <HAL_ADC_Start+0x1c8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d129      	bne.n	8003284 <HAL_ADC_Start+0x1c8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689a      	ldr	r2, [r3, #8]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800323e:	609a      	str	r2, [r3, #8]
 8003240:	e020      	b.n	8003284 <HAL_ADC_Start+0x1c8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a16      	ldr	r2, [pc, #88]	@ (80032a0 <HAL_ADC_Start+0x1e4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d11b      	bne.n	8003284 <HAL_ADC_Start+0x1c8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d114      	bne.n	8003284 <HAL_ADC_Start+0x1c8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003268:	609a      	str	r2, [r3, #8]
 800326a:	e00b      	b.n	8003284 <HAL_ADC_Start+0x1c8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003270:	f043 0210 	orr.w	r2, r3, #16
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327c:	f043 0201 	orr.w	r2, r3, #1
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	0800ef98 	.word	0x0800ef98
 8003294:	20000000 	.word	0x20000000
 8003298:	431bde83 	.word	0x431bde83
 800329c:	40012300 	.word	0x40012300
 80032a0:	40012000 	.word	0x40012000
 80032a4:	40012100 	.word	0x40012100
 80032a8:	40012200 	.word	0x40012200

080032ac <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a1f      	ldr	r2, [pc, #124]	@ (8003338 <HAL_ADC_Stop+0x8c>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d00e      	beq.n	80032dc <HAL_ADC_Stop+0x30>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a1e      	ldr	r2, [pc, #120]	@ (800333c <HAL_ADC_Stop+0x90>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d009      	beq.n	80032dc <HAL_ADC_Stop+0x30>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003340 <HAL_ADC_Stop+0x94>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d004      	beq.n	80032dc <HAL_ADC_Stop+0x30>
 80032d2:	f240 314a 	movw	r1, #842	@ 0x34a
 80032d6:	481b      	ldr	r0, [pc, #108]	@ (8003344 <HAL_ADC_Stop+0x98>)
 80032d8:	f7ff f9a0 	bl	800261c <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_ADC_Stop+0x3e>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e021      	b.n	800332e <HAL_ADC_Stop+0x82>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 0201 	bic.w	r2, r2, #1
 8003300:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d109      	bne.n	8003324 <HAL_ADC_Stop+0x78>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003314:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003318:	f023 0301 	bic.w	r3, r3, #1
 800331c:	f043 0201 	orr.w	r2, r3, #1
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40012000 	.word	0x40012000
 800333c:	40012100 	.word	0x40012100
 8003340:	40012200 	.word	0x40012200
 8003344:	0800ef98 	.word	0x0800ef98

08003348 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003352:	2300      	movs	r3, #0
 8003354:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003360:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003364:	d113      	bne.n	800338e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003370:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003374:	d10b      	bne.n	800338e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337a:	f043 0220 	orr.w	r2, r3, #32
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e063      	b.n	8003456 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800338e:	f7ff fcf9 	bl	8002d84 <HAL_GetTick>
 8003392:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003394:	e021      	b.n	80033da <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339c:	d01d      	beq.n	80033da <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d007      	beq.n	80033b4 <HAL_ADC_PollForConversion+0x6c>
 80033a4:	f7ff fcee 	bl	8002d84 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d212      	bcs.n	80033da <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d00b      	beq.n	80033da <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c6:	f043 0204 	orr.w	r2, r3, #4
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e03d      	b.n	8003456 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d1d6      	bne.n	8003396 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f06f 0212 	mvn.w	r2, #18
 80033f0:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d123      	bne.n	8003454 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003410:	2b00      	cmp	r3, #0
 8003412:	d11f      	bne.n	8003454 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800341e:	2b00      	cmp	r3, #0
 8003420:	d006      	beq.n	8003430 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800342c:	2b00      	cmp	r3, #0
 800342e:	d111      	bne.n	8003454 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003434:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003440:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d105      	bne.n	8003454 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344c:	f043 0201 	orr.w	r2, r3, #1
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800346c:	4618      	mov	r0, r3
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2b12      	cmp	r3, #18
 800348c:	d904      	bls.n	8003498 <HAL_ADC_ConfigChannel+0x20>
 800348e:	f240 618b 	movw	r1, #1675	@ 0x68b
 8003492:	486f      	ldr	r0, [pc, #444]	@ (8003650 <HAL_ADC_ConfigChannel+0x1d8>)
 8003494:	f7ff f8c2 	bl	800261c <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <HAL_ADC_ConfigChannel+0x30>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b10      	cmp	r3, #16
 80034a6:	d904      	bls.n	80034b2 <HAL_ADC_ConfigChannel+0x3a>
 80034a8:	f240 618c 	movw	r1, #1676	@ 0x68c
 80034ac:	4868      	ldr	r0, [pc, #416]	@ (8003650 <HAL_ADC_ConfigChannel+0x1d8>)
 80034ae:	f7ff f8b5 	bl	800261c <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d020      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x84>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d01c      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x84>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d018      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x84>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2b03      	cmp	r3, #3
 80034d0:	d014      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x84>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d010      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x84>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b05      	cmp	r3, #5
 80034e0:	d00c      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x84>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	2b06      	cmp	r3, #6
 80034e8:	d008      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x84>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	2b07      	cmp	r3, #7
 80034f0:	d004      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x84>
 80034f2:	f240 618d 	movw	r1, #1677	@ 0x68d
 80034f6:	4856      	ldr	r0, [pc, #344]	@ (8003650 <HAL_ADC_ConfigChannel+0x1d8>)
 80034f8:	f7ff f890 	bl	800261c <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003502:	2b01      	cmp	r3, #1
 8003504:	d101      	bne.n	800350a <HAL_ADC_ConfigChannel+0x92>
 8003506:	2302      	movs	r3, #2
 8003508:	e107      	b.n	800371a <HAL_ADC_ConfigChannel+0x2a2>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2b09      	cmp	r3, #9
 8003518:	d925      	bls.n	8003566 <HAL_ADC_ConfigChannel+0xee>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68d9      	ldr	r1, [r3, #12]
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	b29b      	uxth	r3, r3
 8003526:	461a      	mov	r2, r3
 8003528:	4613      	mov	r3, r2
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	4413      	add	r3, r2
 800352e:	3b1e      	subs	r3, #30
 8003530:	2207      	movs	r2, #7
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43da      	mvns	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	400a      	ands	r2, r1
 800353e:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68d9      	ldr	r1, [r3, #12]
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	b29b      	uxth	r3, r3
 8003550:	4618      	mov	r0, r3
 8003552:	4603      	mov	r3, r0
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	4403      	add	r3, r0
 8003558:	3b1e      	subs	r3, #30
 800355a:	409a      	lsls	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	60da      	str	r2, [r3, #12]
 8003564:	e022      	b.n	80035ac <HAL_ADC_ConfigChannel+0x134>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6919      	ldr	r1, [r3, #16]
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	b29b      	uxth	r3, r3
 8003572:	461a      	mov	r2, r3
 8003574:	4613      	mov	r3, r2
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	4413      	add	r3, r2
 800357a:	2207      	movs	r2, #7
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	43da      	mvns	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	400a      	ands	r2, r1
 8003588:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6919      	ldr	r1, [r3, #16]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	b29b      	uxth	r3, r3
 800359a:	4618      	mov	r0, r3
 800359c:	4603      	mov	r3, r0
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	4403      	add	r3, r0
 80035a2:	409a      	lsls	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b06      	cmp	r3, #6
 80035b2:	d824      	bhi.n	80035fe <HAL_ADC_ConfigChannel+0x186>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4413      	add	r3, r2
 80035c4:	3b05      	subs	r3, #5
 80035c6:	221f      	movs	r2, #31
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43da      	mvns	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	400a      	ands	r2, r1
 80035d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	4618      	mov	r0, r3
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4413      	add	r3, r2
 80035ee:	3b05      	subs	r3, #5
 80035f0:	fa00 f203 	lsl.w	r2, r0, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80035fc:	e04e      	b.n	800369c <HAL_ADC_ConfigChannel+0x224>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	2b0c      	cmp	r3, #12
 8003604:	d826      	bhi.n	8003654 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	3b23      	subs	r3, #35	@ 0x23
 8003618:	221f      	movs	r2, #31
 800361a:	fa02 f303 	lsl.w	r3, r2, r3
 800361e:	43da      	mvns	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	400a      	ands	r2, r1
 8003626:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	b29b      	uxth	r3, r3
 8003634:	4618      	mov	r0, r3
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	4613      	mov	r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	4413      	add	r3, r2
 8003640:	3b23      	subs	r3, #35	@ 0x23
 8003642:	fa00 f203 	lsl.w	r2, r0, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	631a      	str	r2, [r3, #48]	@ 0x30
 800364e:	e025      	b.n	800369c <HAL_ADC_ConfigChannel+0x224>
 8003650:	0800ef98 	.word	0x0800ef98
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685a      	ldr	r2, [r3, #4]
 800365e:	4613      	mov	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	3b41      	subs	r3, #65	@ 0x41
 8003666:	221f      	movs	r2, #31
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	43da      	mvns	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	400a      	ands	r2, r1
 8003674:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	b29b      	uxth	r3, r3
 8003682:	4618      	mov	r0, r3
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685a      	ldr	r2, [r3, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	3b41      	subs	r3, #65	@ 0x41
 8003690:	fa00 f203 	lsl.w	r2, r0, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	430a      	orrs	r2, r1
 800369a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800369c:	4b21      	ldr	r3, [pc, #132]	@ (8003724 <HAL_ADC_ConfigChannel+0x2ac>)
 800369e:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a20      	ldr	r2, [pc, #128]	@ (8003728 <HAL_ADC_ConfigChannel+0x2b0>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d109      	bne.n	80036be <HAL_ADC_ConfigChannel+0x246>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2b12      	cmp	r3, #18
 80036b0:	d105      	bne.n	80036be <HAL_ADC_ConfigChannel+0x246>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a19      	ldr	r2, [pc, #100]	@ (8003728 <HAL_ADC_ConfigChannel+0x2b0>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d123      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x298>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b10      	cmp	r3, #16
 80036ce:	d003      	beq.n	80036d8 <HAL_ADC_ConfigChannel+0x260>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b11      	cmp	r3, #17
 80036d6:	d11b      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x298>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2b10      	cmp	r3, #16
 80036ea:	d111      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x298>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036ec:	4b0f      	ldr	r3, [pc, #60]	@ (800372c <HAL_ADC_ConfigChannel+0x2b4>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a0f      	ldr	r2, [pc, #60]	@ (8003730 <HAL_ADC_ConfigChannel+0x2b8>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	0c9a      	lsrs	r2, r3, #18
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003702:	e002      	b.n	800370a <HAL_ADC_ConfigChannel+0x292>
      {
        counter--;
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	3b01      	subs	r3, #1
 8003708:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1f9      	bne.n	8003704 <HAL_ADC_ConfigChannel+0x28c>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40012300 	.word	0x40012300
 8003728:	40012000 	.word	0x40012000
 800372c:	20000000 	.word	0x20000000
 8003730:	431bde83 	.word	0x431bde83

08003734 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800373c:	4b7f      	ldr	r3, [pc, #508]	@ (800393c <ADC_Init+0x208>)
 800373e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	431a      	orrs	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003768:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6859      	ldr	r1, [r3, #4]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	021a      	lsls	r2, r3, #8
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800378c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	6859      	ldr	r1, [r3, #4]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6899      	ldr	r1, [r3, #8]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c6:	4a5e      	ldr	r2, [pc, #376]	@ (8003940 <ADC_Init+0x20c>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d022      	beq.n	8003812 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80037da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6899      	ldr	r1, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80037fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	6899      	ldr	r1, [r3, #8]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	430a      	orrs	r2, r1
 800380e:	609a      	str	r2, [r3, #8]
 8003810:	e00f      	b.n	8003832 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003820:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003830:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0202 	bic.w	r2, r2, #2
 8003840:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	6899      	ldr	r1, [r3, #8]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	7e1b      	ldrb	r3, [r3, #24]
 800384c:	005a      	lsls	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 3020 	ldrb.w	r3, [r3, #32]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d028      	beq.n	80038b2 <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <ADC_Init+0x13c>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386c:	2b08      	cmp	r3, #8
 800386e:	d904      	bls.n	800387a <ADC_Init+0x146>
 8003870:	f44f 61f5 	mov.w	r1, #1960	@ 0x7a8
 8003874:	4833      	ldr	r0, [pc, #204]	@ (8003944 <ADC_Init+0x210>)
 8003876:	f7fe fed1 	bl	800261c <assert_failed>

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003888:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003898:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6859      	ldr	r1, [r3, #4]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a4:	3b01      	subs	r3, #1
 80038a6:	035a      	lsls	r2, r3, #13
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	605a      	str	r2, [r3, #4]
 80038b0:	e007      	b.n	80038c2 <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038c0:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80038d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	3b01      	subs	r3, #1
 80038de:	051a      	lsls	r2, r3, #20
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	430a      	orrs	r2, r1
 80038e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80038f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6899      	ldr	r1, [r3, #8]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003904:	025a      	lsls	r2, r3, #9
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800391c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6899      	ldr	r1, [r3, #8]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	695b      	ldr	r3, [r3, #20]
 8003928:	029a      	lsls	r2, r3, #10
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	609a      	str	r2, [r3, #8]
}
 8003932:	bf00      	nop
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	40012300 	.word	0x40012300
 8003940:	0f000001 	.word	0x0f000001
 8003944:	0800ef98 	.word	0x0800ef98

08003948 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003958:	4b0c      	ldr	r3, [pc, #48]	@ (800398c <__NVIC_SetPriorityGrouping+0x44>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800395e:	68ba      	ldr	r2, [r7, #8]
 8003960:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003964:	4013      	ands	r3, r2
 8003966:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003970:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003974:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003978:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800397a:	4a04      	ldr	r2, [pc, #16]	@ (800398c <__NVIC_SetPriorityGrouping+0x44>)
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	60d3      	str	r3, [r2, #12]
}
 8003980:	bf00      	nop
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	e000ed00 	.word	0xe000ed00

08003990 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003994:	4b04      	ldr	r3, [pc, #16]	@ (80039a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	0a1b      	lsrs	r3, r3, #8
 800399a:	f003 0307 	and.w	r3, r3, #7
}
 800399e:	4618      	mov	r0, r3
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	e000ed00 	.word	0xe000ed00

080039ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	db0b      	blt.n	80039d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039be:	79fb      	ldrb	r3, [r7, #7]
 80039c0:	f003 021f 	and.w	r2, r3, #31
 80039c4:	4907      	ldr	r1, [pc, #28]	@ (80039e4 <__NVIC_EnableIRQ+0x38>)
 80039c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ca:	095b      	lsrs	r3, r3, #5
 80039cc:	2001      	movs	r0, #1
 80039ce:	fa00 f202 	lsl.w	r2, r0, r2
 80039d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	e000e100 	.word	0xe000e100

080039e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	4603      	mov	r3, r0
 80039f0:	6039      	str	r1, [r7, #0]
 80039f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	db0a      	blt.n	8003a12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	b2da      	uxtb	r2, r3
 8003a00:	490c      	ldr	r1, [pc, #48]	@ (8003a34 <__NVIC_SetPriority+0x4c>)
 8003a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a06:	0112      	lsls	r2, r2, #4
 8003a08:	b2d2      	uxtb	r2, r2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a10:	e00a      	b.n	8003a28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	4908      	ldr	r1, [pc, #32]	@ (8003a38 <__NVIC_SetPriority+0x50>)
 8003a18:	79fb      	ldrb	r3, [r7, #7]
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	3b04      	subs	r3, #4
 8003a20:	0112      	lsls	r2, r2, #4
 8003a22:	b2d2      	uxtb	r2, r2
 8003a24:	440b      	add	r3, r1
 8003a26:	761a      	strb	r2, [r3, #24]
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	e000e100 	.word	0xe000e100
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b089      	sub	sp, #36	@ 0x24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	f1c3 0307 	rsb	r3, r3, #7
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	bf28      	it	cs
 8003a5a:	2304      	movcs	r3, #4
 8003a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	3304      	adds	r3, #4
 8003a62:	2b06      	cmp	r3, #6
 8003a64:	d902      	bls.n	8003a6c <NVIC_EncodePriority+0x30>
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	3b03      	subs	r3, #3
 8003a6a:	e000      	b.n	8003a6e <NVIC_EncodePriority+0x32>
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a70:	f04f 32ff 	mov.w	r2, #4294967295
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	43da      	mvns	r2, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	401a      	ands	r2, r3
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a84:	f04f 31ff 	mov.w	r1, #4294967295
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8e:	43d9      	mvns	r1, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a94:	4313      	orrs	r3, r2
         );
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3724      	adds	r7, #36	@ 0x24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
	...

08003aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b07      	cmp	r3, #7
 8003ab0:	d00f      	beq.n	8003ad2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b06      	cmp	r3, #6
 8003ab6:	d00c      	beq.n	8003ad2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b05      	cmp	r3, #5
 8003abc:	d009      	beq.n	8003ad2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b04      	cmp	r3, #4
 8003ac2:	d006      	beq.n	8003ad2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b03      	cmp	r3, #3
 8003ac8:	d003      	beq.n	8003ad2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003aca:	2190      	movs	r1, #144	@ 0x90
 8003acc:	4804      	ldr	r0, [pc, #16]	@ (8003ae0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8003ace:	f7fe fda5 	bl	800261c <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f7ff ff38 	bl	8003948 <__NVIC_SetPriorityGrouping>
}
 8003ad8:	bf00      	nop
 8003ada:	3708      	adds	r7, #8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	0800efd0 	.word	0x0800efd0

08003ae4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	4603      	mov	r3, r0
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
 8003af0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003af2:	2300      	movs	r3, #0
 8003af4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b0f      	cmp	r3, #15
 8003afa:	d903      	bls.n	8003b04 <HAL_NVIC_SetPriority+0x20>
 8003afc:	21a8      	movs	r1, #168	@ 0xa8
 8003afe:	480e      	ldr	r0, [pc, #56]	@ (8003b38 <HAL_NVIC_SetPriority+0x54>)
 8003b00:	f7fe fd8c 	bl	800261c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	2b0f      	cmp	r3, #15
 8003b08:	d903      	bls.n	8003b12 <HAL_NVIC_SetPriority+0x2e>
 8003b0a:	21a9      	movs	r1, #169	@ 0xa9
 8003b0c:	480a      	ldr	r0, [pc, #40]	@ (8003b38 <HAL_NVIC_SetPriority+0x54>)
 8003b0e:	f7fe fd85 	bl	800261c <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b12:	f7ff ff3d 	bl	8003990 <__NVIC_GetPriorityGrouping>
 8003b16:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	6978      	ldr	r0, [r7, #20]
 8003b1e:	f7ff ff8d 	bl	8003a3c <NVIC_EncodePriority>
 8003b22:	4602      	mov	r2, r0
 8003b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b28:	4611      	mov	r1, r2
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7ff ff5c 	bl	80039e8 <__NVIC_SetPriority>
}
 8003b30:	bf00      	nop
 8003b32:	3718      	adds	r7, #24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	0800efd0 	.word	0x0800efd0

08003b3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	4603      	mov	r3, r0
 8003b44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	da03      	bge.n	8003b56 <HAL_NVIC_EnableIRQ+0x1a>
 8003b4e:	21bc      	movs	r1, #188	@ 0xbc
 8003b50:	4805      	ldr	r0, [pc, #20]	@ (8003b68 <HAL_NVIC_EnableIRQ+0x2c>)
 8003b52:	f7fe fd63 	bl	800261c <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff ff26 	bl	80039ac <__NVIC_EnableIRQ>
}
 8003b60:	bf00      	nop
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	0800efd0 	.word	0x0800efd0

08003b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a38      	ldr	r2, [pc, #224]	@ (8003c68 <HAL_GPIO_Init+0xfc>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d023      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a37      	ldr	r2, [pc, #220]	@ (8003c6c <HAL_GPIO_Init+0x100>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d01f      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a36      	ldr	r2, [pc, #216]	@ (8003c70 <HAL_GPIO_Init+0x104>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d01b      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a35      	ldr	r2, [pc, #212]	@ (8003c74 <HAL_GPIO_Init+0x108>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d017      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a34      	ldr	r2, [pc, #208]	@ (8003c78 <HAL_GPIO_Init+0x10c>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d013      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a33      	ldr	r2, [pc, #204]	@ (8003c7c <HAL_GPIO_Init+0x110>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d00f      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a32      	ldr	r2, [pc, #200]	@ (8003c80 <HAL_GPIO_Init+0x114>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d00b      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a31      	ldr	r2, [pc, #196]	@ (8003c84 <HAL_GPIO_Init+0x118>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d007      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a30      	ldr	r2, [pc, #192]	@ (8003c88 <HAL_GPIO_Init+0x11c>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d003      	beq.n	8003bd2 <HAL_GPIO_Init+0x66>
 8003bca:	21ac      	movs	r1, #172	@ 0xac
 8003bcc:	482f      	ldr	r0, [pc, #188]	@ (8003c8c <HAL_GPIO_Init+0x120>)
 8003bce:	f7fe fd25 	bl	800261c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d004      	beq.n	8003be6 <HAL_GPIO_Init+0x7a>
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003be4:	d303      	bcc.n	8003bee <HAL_GPIO_Init+0x82>
 8003be6:	21ad      	movs	r1, #173	@ 0xad
 8003be8:	4828      	ldr	r0, [pc, #160]	@ (8003c8c <HAL_GPIO_Init+0x120>)
 8003bea:	f7fe fd17 	bl	800261c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d035      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d031      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	2b11      	cmp	r3, #17
 8003c04:	d02d      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d029      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2b12      	cmp	r3, #18
 8003c14:	d025      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8003c1e:	d020      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003c28:	d01b      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8003c32:	d016      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8003c3c:	d011      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8003c46:	d00c      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003c50:	d007      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	d003      	beq.n	8003c62 <HAL_GPIO_Init+0xf6>
 8003c5a:	21ae      	movs	r1, #174	@ 0xae
 8003c5c:	480b      	ldr	r0, [pc, #44]	@ (8003c8c <HAL_GPIO_Init+0x120>)
 8003c5e:	f7fe fcdd 	bl	800261c <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c62:	2300      	movs	r3, #0
 8003c64:	61fb      	str	r3, [r7, #28]
 8003c66:	e241      	b.n	80040ec <HAL_GPIO_Init+0x580>
 8003c68:	40020000 	.word	0x40020000
 8003c6c:	40020400 	.word	0x40020400
 8003c70:	40020800 	.word	0x40020800
 8003c74:	40020c00 	.word	0x40020c00
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	40021400 	.word	0x40021400
 8003c80:	40021800 	.word	0x40021800
 8003c84:	40021c00 	.word	0x40021c00
 8003c88:	40022000 	.word	0x40022000
 8003c8c:	0800f00c 	.word	0x0800f00c
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c90:	2201      	movs	r2, #1
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	f040 821c 	bne.w	80040e6 <HAL_GPIO_Init+0x57a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d005      	beq.n	8003cc6 <HAL_GPIO_Init+0x15a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d144      	bne.n	8003d50 <HAL_GPIO_Init+0x1e4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00f      	beq.n	8003cee <HAL_GPIO_Init+0x182>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d00b      	beq.n	8003cee <HAL_GPIO_Init+0x182>
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d007      	beq.n	8003cee <HAL_GPIO_Init+0x182>
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d003      	beq.n	8003cee <HAL_GPIO_Init+0x182>
 8003ce6:	21c0      	movs	r1, #192	@ 0xc0
 8003ce8:	4881      	ldr	r0, [pc, #516]	@ (8003ef0 <HAL_GPIO_Init+0x384>)
 8003cea:	f7fe fc97 	bl	800261c <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	2203      	movs	r2, #3
 8003cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfe:	43db      	mvns	r3, r3
 8003d00:	69ba      	ldr	r2, [r7, #24]
 8003d02:	4013      	ands	r3, r2
 8003d04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	68da      	ldr	r2, [r3, #12]
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d12:	69ba      	ldr	r2, [r7, #24]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d24:	2201      	movs	r2, #1
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	4013      	ands	r3, r2
 8003d32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	091b      	lsrs	r3, r3, #4
 8003d3a:	f003 0201 	and.w	r2, r3, #1
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 0303 	and.w	r3, r3, #3
 8003d58:	2b03      	cmp	r3, #3
 8003d5a:	d027      	beq.n	8003dac <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00b      	beq.n	8003d7c <HAL_GPIO_Init+0x210>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d007      	beq.n	8003d7c <HAL_GPIO_Init+0x210>
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d003      	beq.n	8003d7c <HAL_GPIO_Init+0x210>
 8003d74:	21d1      	movs	r1, #209	@ 0xd1
 8003d76:	485e      	ldr	r0, [pc, #376]	@ (8003ef0 <HAL_GPIO_Init+0x384>)
 8003d78:	f7fe fc50 	bl	800261c <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	2203      	movs	r2, #3
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	4013      	ands	r3, r2
 8003d92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 0303 	and.w	r3, r3, #3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	f040 80c1 	bne.w	8003f3c <HAL_GPIO_Init+0x3d0>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 8098 	beq.w	8003ef4 <HAL_GPIO_Init+0x388>
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	2b09      	cmp	r3, #9
 8003dca:	f000 8093 	beq.w	8003ef4 <HAL_GPIO_Init+0x388>
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 808e 	beq.w	8003ef4 <HAL_GPIO_Init+0x388>
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f000 8089 	beq.w	8003ef4 <HAL_GPIO_Init+0x388>
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 8084 	beq.w	8003ef4 <HAL_GPIO_Init+0x388>
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d07f      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d07b      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d077      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d073      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d06f      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d06b      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	2b03      	cmp	r3, #3
 8003e22:	d067      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	d063      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	2b04      	cmp	r3, #4
 8003e32:	d05f      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d05b      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	2b05      	cmp	r3, #5
 8003e42:	d057      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	2b05      	cmp	r3, #5
 8003e4a:	d053      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	2b09      	cmp	r3, #9
 8003e52:	d04f      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	2b06      	cmp	r3, #6
 8003e5a:	d04b      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	2b09      	cmp	r3, #9
 8003e62:	d047      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	2b07      	cmp	r3, #7
 8003e6a:	d043      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	2b07      	cmp	r3, #7
 8003e72:	d03f      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	2b07      	cmp	r3, #7
 8003e7a:	d03b      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d037      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d033      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	2b08      	cmp	r3, #8
 8003e92:	d02f      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	2b09      	cmp	r3, #9
 8003e9a:	d02b      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	2b09      	cmp	r3, #9
 8003ea2:	d027      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	2b0a      	cmp	r3, #10
 8003eaa:	d023      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	2b0a      	cmp	r3, #10
 8003eb2:	d01f      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	2b0b      	cmp	r3, #11
 8003eba:	d01b      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	2b0c      	cmp	r3, #12
 8003ec2:	d017      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	2b0c      	cmp	r3, #12
 8003eca:	d013      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	2b0d      	cmp	r3, #13
 8003ed2:	d00f      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	2b0c      	cmp	r3, #12
 8003eda:	d00b      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	2b0f      	cmp	r3, #15
 8003ee2:	d007      	beq.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003ee4:	21de      	movs	r1, #222	@ 0xde
 8003ee6:	4802      	ldr	r0, [pc, #8]	@ (8003ef0 <HAL_GPIO_Init+0x384>)
 8003ee8:	f7fe fb98 	bl	800261c <assert_failed>
 8003eec:	e002      	b.n	8003ef4 <HAL_GPIO_Init+0x388>
 8003eee:	bf00      	nop
 8003ef0:	0800f00c 	.word	0x0800f00c
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	08da      	lsrs	r2, r3, #3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3208      	adds	r2, #8
 8003efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	220f      	movs	r2, #15
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	43db      	mvns	r3, r3
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	4013      	ands	r3, r2
 8003f16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	08da      	lsrs	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3208      	adds	r2, #8
 8003f36:	69b9      	ldr	r1, [r7, #24]
 8003f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	2203      	movs	r2, #3
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 0203 	and.w	r2, r3, #3
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 80b4 	beq.w	80040e6 <HAL_GPIO_Init+0x57a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	4b5f      	ldr	r3, [pc, #380]	@ (8004100 <HAL_GPIO_Init+0x594>)
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	4a5e      	ldr	r2, [pc, #376]	@ (8004100 <HAL_GPIO_Init+0x594>)
 8003f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f8e:	4b5c      	ldr	r3, [pc, #368]	@ (8004100 <HAL_GPIO_Init+0x594>)
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f9a:	4a5a      	ldr	r2, [pc, #360]	@ (8004104 <HAL_GPIO_Init+0x598>)
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	089b      	lsrs	r3, r3, #2
 8003fa0:	3302      	adds	r3, #2
 8003fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	220f      	movs	r2, #15
 8003fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb6:	43db      	mvns	r3, r3
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a51      	ldr	r2, [pc, #324]	@ (8004108 <HAL_GPIO_Init+0x59c>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d02b      	beq.n	800401e <HAL_GPIO_Init+0x4b2>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a50      	ldr	r2, [pc, #320]	@ (800410c <HAL_GPIO_Init+0x5a0>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d025      	beq.n	800401a <HAL_GPIO_Init+0x4ae>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a4f      	ldr	r2, [pc, #316]	@ (8004110 <HAL_GPIO_Init+0x5a4>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d01f      	beq.n	8004016 <HAL_GPIO_Init+0x4aa>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a4e      	ldr	r2, [pc, #312]	@ (8004114 <HAL_GPIO_Init+0x5a8>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d019      	beq.n	8004012 <HAL_GPIO_Init+0x4a6>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a4d      	ldr	r2, [pc, #308]	@ (8004118 <HAL_GPIO_Init+0x5ac>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <HAL_GPIO_Init+0x4a2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a4c      	ldr	r2, [pc, #304]	@ (800411c <HAL_GPIO_Init+0x5b0>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d00d      	beq.n	800400a <HAL_GPIO_Init+0x49e>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a4b      	ldr	r2, [pc, #300]	@ (8004120 <HAL_GPIO_Init+0x5b4>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d007      	beq.n	8004006 <HAL_GPIO_Init+0x49a>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a4a      	ldr	r2, [pc, #296]	@ (8004124 <HAL_GPIO_Init+0x5b8>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d101      	bne.n	8004002 <HAL_GPIO_Init+0x496>
 8003ffe:	2307      	movs	r3, #7
 8004000:	e00e      	b.n	8004020 <HAL_GPIO_Init+0x4b4>
 8004002:	2308      	movs	r3, #8
 8004004:	e00c      	b.n	8004020 <HAL_GPIO_Init+0x4b4>
 8004006:	2306      	movs	r3, #6
 8004008:	e00a      	b.n	8004020 <HAL_GPIO_Init+0x4b4>
 800400a:	2305      	movs	r3, #5
 800400c:	e008      	b.n	8004020 <HAL_GPIO_Init+0x4b4>
 800400e:	2304      	movs	r3, #4
 8004010:	e006      	b.n	8004020 <HAL_GPIO_Init+0x4b4>
 8004012:	2303      	movs	r3, #3
 8004014:	e004      	b.n	8004020 <HAL_GPIO_Init+0x4b4>
 8004016:	2302      	movs	r3, #2
 8004018:	e002      	b.n	8004020 <HAL_GPIO_Init+0x4b4>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <HAL_GPIO_Init+0x4b4>
 800401e:	2300      	movs	r3, #0
 8004020:	69fa      	ldr	r2, [r7, #28]
 8004022:	f002 0203 	and.w	r2, r2, #3
 8004026:	0092      	lsls	r2, r2, #2
 8004028:	4093      	lsls	r3, r2
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	4313      	orrs	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004030:	4934      	ldr	r1, [pc, #208]	@ (8004104 <HAL_GPIO_Init+0x598>)
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	089b      	lsrs	r3, r3, #2
 8004036:	3302      	adds	r3, #2
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800403e:	4b3a      	ldr	r3, [pc, #232]	@ (8004128 <HAL_GPIO_Init+0x5bc>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	43db      	mvns	r3, r3
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	4013      	ands	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_Init+0x4f6>
        {
          temp |= iocurrent;
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	4313      	orrs	r3, r2
 8004060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004062:	4a31      	ldr	r2, [pc, #196]	@ (8004128 <HAL_GPIO_Init+0x5bc>)
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004068:	4b2f      	ldr	r3, [pc, #188]	@ (8004128 <HAL_GPIO_Init+0x5bc>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	43db      	mvns	r3, r3
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	4013      	ands	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_GPIO_Init+0x520>
        {
          temp |= iocurrent;
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800408c:	4a26      	ldr	r2, [pc, #152]	@ (8004128 <HAL_GPIO_Init+0x5bc>)
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004092:	4b25      	ldr	r3, [pc, #148]	@ (8004128 <HAL_GPIO_Init+0x5bc>)
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	43db      	mvns	r3, r3
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	4013      	ands	r3, r2
 80040a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_GPIO_Init+0x54a>
        {
          temp |= iocurrent;
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004128 <HAL_GPIO_Init+0x5bc>)
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004128 <HAL_GPIO_Init+0x5bc>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	43db      	mvns	r3, r3
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	4013      	ands	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <HAL_GPIO_Init+0x574>
        {
          temp |= iocurrent;
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040e0:	4a11      	ldr	r2, [pc, #68]	@ (8004128 <HAL_GPIO_Init+0x5bc>)
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	3301      	adds	r3, #1
 80040ea:	61fb      	str	r3, [r7, #28]
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	2b0f      	cmp	r3, #15
 80040f0:	f67f adce 	bls.w	8003c90 <HAL_GPIO_Init+0x124>
      }
    }
  }
}
 80040f4:	bf00      	nop
 80040f6:	bf00      	nop
 80040f8:	3720      	adds	r7, #32
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	40023800 	.word	0x40023800
 8004104:	40013800 	.word	0x40013800
 8004108:	40020000 	.word	0x40020000
 800410c:	40020400 	.word	0x40020400
 8004110:	40020800 	.word	0x40020800
 8004114:	40020c00 	.word	0x40020c00
 8004118:	40021000 	.word	0x40021000
 800411c:	40021400 	.word	0x40021400
 8004120:	40021800 	.word	0x40021800
 8004124:	40021c00 	.word	0x40021c00
 8004128:	40013c00 	.word	0x40013c00

0800412c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	460b      	mov	r3, r1
 8004136:	807b      	strh	r3, [r7, #2]
 8004138:	4613      	mov	r3, r2
 800413a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800413c:	887b      	ldrh	r3, [r7, #2]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d104      	bne.n	800414c <HAL_GPIO_WritePin+0x20>
 8004142:	f240 119d 	movw	r1, #413	@ 0x19d
 8004146:	480e      	ldr	r0, [pc, #56]	@ (8004180 <HAL_GPIO_WritePin+0x54>)
 8004148:	f7fe fa68 	bl	800261c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800414c:	787b      	ldrb	r3, [r7, #1]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d007      	beq.n	8004162 <HAL_GPIO_WritePin+0x36>
 8004152:	787b      	ldrb	r3, [r7, #1]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d004      	beq.n	8004162 <HAL_GPIO_WritePin+0x36>
 8004158:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 800415c:	4808      	ldr	r0, [pc, #32]	@ (8004180 <HAL_GPIO_WritePin+0x54>)
 800415e:	f7fe fa5d 	bl	800261c <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8004162:	787b      	ldrb	r3, [r7, #1]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d003      	beq.n	8004170 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004168:	887a      	ldrh	r2, [r7, #2]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800416e:	e003      	b.n	8004178 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004170:	887b      	ldrh	r3, [r7, #2]
 8004172:	041a      	lsls	r2, r3, #16
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	619a      	str	r2, [r3, #24]
}
 8004178:	bf00      	nop
 800417a:	3708      	adds	r7, #8
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	0800f00c 	.word	0x0800f00c

08004184 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800418e:	4b08      	ldr	r3, [pc, #32]	@ (80041b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	88fb      	ldrh	r3, [r7, #6]
 8004194:	4013      	ands	r3, r2
 8004196:	2b00      	cmp	r3, #0
 8004198:	d006      	beq.n	80041a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800419a:	4a05      	ldr	r2, [pc, #20]	@ (80041b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800419c:	88fb      	ldrh	r3, [r7, #6]
 800419e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041a0:	88fb      	ldrh	r3, [r7, #6]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fe f976 	bl	8002494 <HAL_GPIO_EXTI_Callback>
  }
}
 80041a8:	bf00      	nop
 80041aa:	3708      	adds	r7, #8
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	40013c00 	.word	0x40013c00

080041b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e1ba      	b.n	800453c <HAL_I2C_Init+0x388>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a9d      	ldr	r2, [pc, #628]	@ (8004440 <HAL_I2C_Init+0x28c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d00e      	beq.n	80041ee <HAL_I2C_Init+0x3a>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a9b      	ldr	r2, [pc, #620]	@ (8004444 <HAL_I2C_Init+0x290>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d009      	beq.n	80041ee <HAL_I2C_Init+0x3a>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a9a      	ldr	r2, [pc, #616]	@ (8004448 <HAL_I2C_Init+0x294>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d004      	beq.n	80041ee <HAL_I2C_Init+0x3a>
 80041e4:	f240 11c9 	movw	r1, #457	@ 0x1c9
 80041e8:	4898      	ldr	r0, [pc, #608]	@ (800444c <HAL_I2C_Init+0x298>)
 80041ea:	f7fe fa17 	bl	800261c <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d004      	beq.n	8004200 <HAL_I2C_Init+0x4c>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	4a95      	ldr	r2, [pc, #596]	@ (8004450 <HAL_I2C_Init+0x29c>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d904      	bls.n	800420a <HAL_I2C_Init+0x56>
 8004200:	f44f 71e5 	mov.w	r1, #458	@ 0x1ca
 8004204:	4891      	ldr	r0, [pc, #580]	@ (800444c <HAL_I2C_Init+0x298>)
 8004206:	f7fe fa09 	bl	800261c <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d009      	beq.n	8004226 <HAL_I2C_Init+0x72>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800421a:	d004      	beq.n	8004226 <HAL_I2C_Init+0x72>
 800421c:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8004220:	488a      	ldr	r0, [pc, #552]	@ (800444c <HAL_I2C_Init+0x298>)
 8004222:	f7fe f9fb 	bl	800261c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800422e:	d304      	bcc.n	800423a <HAL_I2C_Init+0x86>
 8004230:	f44f 71e6 	mov.w	r1, #460	@ 0x1cc
 8004234:	4885      	ldr	r0, [pc, #532]	@ (800444c <HAL_I2C_Init+0x298>)
 8004236:	f7fe f9f1 	bl	800261c <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004242:	d009      	beq.n	8004258 <HAL_I2C_Init+0xa4>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800424c:	d004      	beq.n	8004258 <HAL_I2C_Init+0xa4>
 800424e:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8004252:	487e      	ldr	r0, [pc, #504]	@ (800444c <HAL_I2C_Init+0x298>)
 8004254:	f7fe f9e2 	bl	800261c <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d008      	beq.n	8004272 <HAL_I2C_Init+0xbe>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d004      	beq.n	8004272 <HAL_I2C_Init+0xbe>
 8004268:	f44f 71e7 	mov.w	r1, #462	@ 0x1ce
 800426c:	4877      	ldr	r0, [pc, #476]	@ (800444c <HAL_I2C_Init+0x298>)
 800426e:	f7fe f9d5 	bl	800261c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 800427a:	2b00      	cmp	r3, #0
 800427c:	d004      	beq.n	8004288 <HAL_I2C_Init+0xd4>
 800427e:	f240 11cf 	movw	r1, #463	@ 0x1cf
 8004282:	4872      	ldr	r0, [pc, #456]	@ (800444c <HAL_I2C_Init+0x298>)
 8004284:	f7fe f9ca 	bl	800261c <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	69db      	ldr	r3, [r3, #28]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d008      	beq.n	80042a2 <HAL_I2C_Init+0xee>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	2b40      	cmp	r3, #64	@ 0x40
 8004296:	d004      	beq.n	80042a2 <HAL_I2C_Init+0xee>
 8004298:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 800429c:	486b      	ldr	r0, [pc, #428]	@ (800444c <HAL_I2C_Init+0x298>)
 800429e:	f7fe f9bd 	bl	800261c <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d008      	beq.n	80042bc <HAL_I2C_Init+0x108>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	2b80      	cmp	r3, #128	@ 0x80
 80042b0:	d004      	beq.n	80042bc <HAL_I2C_Init+0x108>
 80042b2:	f240 11d1 	movw	r1, #465	@ 0x1d1
 80042b6:	4865      	ldr	r0, [pc, #404]	@ (800444c <HAL_I2C_Init+0x298>)
 80042b8:	f7fe f9b0 	bl	800261c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d106      	bne.n	80042d6 <HAL_I2C_Init+0x122>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7fe fb23 	bl	800291c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2224      	movs	r2, #36	@ 0x24
 80042da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f022 0201 	bic.w	r2, r2, #1
 80042ec:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042fc:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800430c:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800430e:	f001 fd9d 	bl	8005e4c <HAL_RCC_GetPCLK1Freq>
 8004312:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	4a4e      	ldr	r2, [pc, #312]	@ (8004454 <HAL_I2C_Init+0x2a0>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d807      	bhi.n	800432e <HAL_I2C_Init+0x17a>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	4a4d      	ldr	r2, [pc, #308]	@ (8004458 <HAL_I2C_Init+0x2a4>)
 8004322:	4293      	cmp	r3, r2
 8004324:	bf94      	ite	ls
 8004326:	2301      	movls	r3, #1
 8004328:	2300      	movhi	r3, #0
 800432a:	b2db      	uxtb	r3, r3
 800432c:	e006      	b.n	800433c <HAL_I2C_Init+0x188>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4a4a      	ldr	r2, [pc, #296]	@ (800445c <HAL_I2C_Init+0x2a8>)
 8004332:	4293      	cmp	r3, r2
 8004334:	bf94      	ite	ls
 8004336:	2301      	movls	r3, #1
 8004338:	2300      	movhi	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <HAL_I2C_Init+0x190>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e0fb      	b.n	800453c <HAL_I2C_Init+0x388>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4a46      	ldr	r2, [pc, #280]	@ (8004460 <HAL_I2C_Init+0x2ac>)
 8004348:	fba2 2303 	umull	r2, r3, r2, r3
 800434c:	0c9b      	lsrs	r3, r3, #18
 800434e:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	430a      	orrs	r2, r1
 8004362:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6a1b      	ldr	r3, [r3, #32]
 800436a:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	4a38      	ldr	r2, [pc, #224]	@ (8004454 <HAL_I2C_Init+0x2a0>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d802      	bhi.n	800437e <HAL_I2C_Init+0x1ca>
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	3301      	adds	r3, #1
 800437c:	e009      	b.n	8004392 <HAL_I2C_Init+0x1de>
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004384:	fb02 f303 	mul.w	r3, r2, r3
 8004388:	4a36      	ldr	r2, [pc, #216]	@ (8004464 <HAL_I2C_Init+0x2b0>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	099b      	lsrs	r3, r3, #6
 8004390:	3301      	adds	r3, #1
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	6812      	ldr	r2, [r2, #0]
 8004396:	430b      	orrs	r3, r1
 8004398:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80043a4:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	4929      	ldr	r1, [pc, #164]	@ (8004454 <HAL_I2C_Init+0x2a0>)
 80043ae:	428b      	cmp	r3, r1
 80043b0:	d819      	bhi.n	80043e6 <HAL_I2C_Init+0x232>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	1e59      	subs	r1, r3, #1
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80043c0:	1c59      	adds	r1, r3, #1
 80043c2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80043c6:	400b      	ands	r3, r1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00a      	beq.n	80043e2 <HAL_I2C_Init+0x22e>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	1e59      	subs	r1, r3, #1
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80043da:	3301      	adds	r3, #1
 80043dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043e0:	e065      	b.n	80044ae <HAL_I2C_Init+0x2fa>
 80043e2:	2304      	movs	r3, #4
 80043e4:	e063      	b.n	80044ae <HAL_I2C_Init+0x2fa>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d111      	bne.n	8004412 <HAL_I2C_Init+0x25e>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	1e58      	subs	r0, r3, #1
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6859      	ldr	r1, [r3, #4]
 80043f6:	460b      	mov	r3, r1
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	440b      	add	r3, r1
 80043fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004400:	3301      	adds	r3, #1
 8004402:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004406:	2b00      	cmp	r3, #0
 8004408:	bf0c      	ite	eq
 800440a:	2301      	moveq	r3, #1
 800440c:	2300      	movne	r3, #0
 800440e:	b2db      	uxtb	r3, r3
 8004410:	e012      	b.n	8004438 <HAL_I2C_Init+0x284>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	1e58      	subs	r0, r3, #1
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6859      	ldr	r1, [r3, #4]
 800441a:	460b      	mov	r3, r1
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	440b      	add	r3, r1
 8004420:	0099      	lsls	r1, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	fbb0 f3f3 	udiv	r3, r0, r3
 8004428:	3301      	adds	r3, #1
 800442a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800442e:	2b00      	cmp	r3, #0
 8004430:	bf0c      	ite	eq
 8004432:	2301      	moveq	r3, #1
 8004434:	2300      	movne	r3, #0
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b00      	cmp	r3, #0
 800443a:	d015      	beq.n	8004468 <HAL_I2C_Init+0x2b4>
 800443c:	2301      	movs	r3, #1
 800443e:	e036      	b.n	80044ae <HAL_I2C_Init+0x2fa>
 8004440:	40005400 	.word	0x40005400
 8004444:	40005800 	.word	0x40005800
 8004448:	40005c00 	.word	0x40005c00
 800444c:	0800f048 	.word	0x0800f048
 8004450:	00061a80 	.word	0x00061a80
 8004454:	000186a0 	.word	0x000186a0
 8004458:	001e847f 	.word	0x001e847f
 800445c:	003d08ff 	.word	0x003d08ff
 8004460:	431bde83 	.word	0x431bde83
 8004464:	10624dd3 	.word	0x10624dd3
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10e      	bne.n	800448e <HAL_I2C_Init+0x2da>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	1e58      	subs	r0, r3, #1
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6859      	ldr	r1, [r3, #4]
 8004478:	460b      	mov	r3, r1
 800447a:	005b      	lsls	r3, r3, #1
 800447c:	440b      	add	r3, r1
 800447e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004482:	3301      	adds	r3, #1
 8004484:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004488:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800448c:	e00f      	b.n	80044ae <HAL_I2C_Init+0x2fa>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	1e58      	subs	r0, r3, #1
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6859      	ldr	r1, [r3, #4]
 8004496:	460b      	mov	r3, r1
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	440b      	add	r3, r1
 800449c:	0099      	lsls	r1, r3, #2
 800449e:	440b      	add	r3, r1
 80044a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80044a4:	3301      	adds	r3, #1
 80044a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044ae:	6879      	ldr	r1, [r7, #4]
 80044b0:	6809      	ldr	r1, [r1, #0]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69da      	ldr	r2, [r3, #28]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	431a      	orrs	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80044dc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6911      	ldr	r1, [r2, #16]
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	68d2      	ldr	r2, [r2, #12]
 80044e8:	4311      	orrs	r1, r2
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	6812      	ldr	r2, [r2, #0]
 80044ee:	430b      	orrs	r3, r1
 80044f0:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	695a      	ldr	r2, [r3, #20]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	431a      	orrs	r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f042 0201 	orr.w	r2, r2, #1
 800451c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	3710      	adds	r7, #16
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af02      	add	r7, sp, #8
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	4608      	mov	r0, r1
 800454e:	4611      	mov	r1, r2
 8004550:	461a      	mov	r2, r3
 8004552:	4603      	mov	r3, r0
 8004554:	817b      	strh	r3, [r7, #10]
 8004556:	460b      	mov	r3, r1
 8004558:	813b      	strh	r3, [r7, #8]
 800455a:	4613      	mov	r3, r2
 800455c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800455e:	f7fe fc11 	bl	8002d84 <HAL_GetTick>
 8004562:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004564:	88fb      	ldrh	r3, [r7, #6]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d007      	beq.n	800457a <HAL_I2C_Mem_Write+0x36>
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	2b10      	cmp	r3, #16
 800456e:	d004      	beq.n	800457a <HAL_I2C_Mem_Write+0x36>
 8004570:	f640 11cd 	movw	r1, #2509	@ 0x9cd
 8004574:	4873      	ldr	r0, [pc, #460]	@ (8004744 <HAL_I2C_Mem_Write+0x200>)
 8004576:	f7fe f851 	bl	800261c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b20      	cmp	r3, #32
 8004584:	f040 80d9 	bne.w	800473a <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	2319      	movs	r3, #25
 800458e:	2201      	movs	r2, #1
 8004590:	496d      	ldr	r1, [pc, #436]	@ (8004748 <HAL_I2C_Mem_Write+0x204>)
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 fc98 	bl	8004ec8 <I2C_WaitOnFlagUntilTimeout>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800459e:	2302      	movs	r3, #2
 80045a0:	e0cc      	b.n	800473c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d101      	bne.n	80045b0 <HAL_I2C_Mem_Write+0x6c>
 80045ac:	2302      	movs	r3, #2
 80045ae:	e0c5      	b.n	800473c <HAL_I2C_Mem_Write+0x1f8>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d007      	beq.n	80045d6 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0201 	orr.w	r2, r2, #1
 80045d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045e4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2221      	movs	r2, #33	@ 0x21
 80045ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2240      	movs	r2, #64	@ 0x40
 80045f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a3a      	ldr	r2, [r7, #32]
 8004600:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004606:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	4a4d      	ldr	r2, [pc, #308]	@ (800474c <HAL_I2C_Mem_Write+0x208>)
 8004616:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004618:	88f8      	ldrh	r0, [r7, #6]
 800461a:	893a      	ldrh	r2, [r7, #8]
 800461c:	8979      	ldrh	r1, [r7, #10]
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	9301      	str	r3, [sp, #4]
 8004622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004624:	9300      	str	r3, [sp, #0]
 8004626:	4603      	mov	r3, r0
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f000 facf 	bl	8004bcc <I2C_RequestMemoryWrite>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d052      	beq.n	80046da <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e081      	b.n	800473c <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004638:	697a      	ldr	r2, [r7, #20]
 800463a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 fd5d 	bl	80050fc <I2C_WaitOnTXEFlagUntilTimeout>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00d      	beq.n	8004664 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464c:	2b04      	cmp	r3, #4
 800464e:	d107      	bne.n	8004660 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800465e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e06b      	b.n	800473c <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004668:	781a      	ldrb	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004674:	1c5a      	adds	r2, r3, #1
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800467e:	3b01      	subs	r3, #1
 8004680:	b29a      	uxth	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800468a:	b29b      	uxth	r3, r3
 800468c:	3b01      	subs	r3, #1
 800468e:	b29a      	uxth	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	f003 0304 	and.w	r3, r3, #4
 800469e:	2b04      	cmp	r3, #4
 80046a0:	d11b      	bne.n	80046da <HAL_I2C_Mem_Write+0x196>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d017      	beq.n	80046da <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ae:	781a      	ldrb	r2, [r3, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ba:	1c5a      	adds	r2, r3, #1
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	3b01      	subs	r3, #1
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1aa      	bne.n	8004638 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f000 fd50 	bl	800518c <I2C_WaitOnBTFFlagUntilTimeout>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00d      	beq.n	800470e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	d107      	bne.n	800470a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004708:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e016      	b.n	800473c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800471c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2220      	movs	r2, #32
 8004722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004736:	2300      	movs	r3, #0
 8004738:	e000      	b.n	800473c <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 800473a:	2302      	movs	r3, #2
  }
}
 800473c:	4618      	mov	r0, r3
 800473e:	3718      	adds	r7, #24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	0800f048 	.word	0x0800f048
 8004748:	00100002 	.word	0x00100002
 800474c:	ffff0000 	.word	0xffff0000

08004750 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08c      	sub	sp, #48	@ 0x30
 8004754:	af02      	add	r7, sp, #8
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	4608      	mov	r0, r1
 800475a:	4611      	mov	r1, r2
 800475c:	461a      	mov	r2, r3
 800475e:	4603      	mov	r3, r0
 8004760:	817b      	strh	r3, [r7, #10]
 8004762:	460b      	mov	r3, r1
 8004764:	813b      	strh	r3, [r7, #8]
 8004766:	4613      	mov	r3, r2
 8004768:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800476a:	f7fe fb0b 	bl	8002d84 <HAL_GetTick>
 800476e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004770:	88fb      	ldrh	r3, [r7, #6]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d007      	beq.n	8004786 <HAL_I2C_Mem_Read+0x36>
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	2b10      	cmp	r3, #16
 800477a:	d004      	beq.n	8004786 <HAL_I2C_Mem_Read+0x36>
 800477c:	f640 2148 	movw	r1, #2632	@ 0xa48
 8004780:	4881      	ldr	r0, [pc, #516]	@ (8004988 <HAL_I2C_Mem_Read+0x238>)
 8004782:	f7fd ff4b 	bl	800261c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b20      	cmp	r3, #32
 8004790:	f040 8215 	bne.w	8004bbe <HAL_I2C_Mem_Read+0x46e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	2319      	movs	r3, #25
 800479a:	2201      	movs	r2, #1
 800479c:	497b      	ldr	r1, [pc, #492]	@ (800498c <HAL_I2C_Mem_Read+0x23c>)
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f000 fb92 	bl	8004ec8 <I2C_WaitOnFlagUntilTimeout>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 80047aa:	2302      	movs	r3, #2
 80047ac:	e208      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d101      	bne.n	80047bc <HAL_I2C_Mem_Read+0x6c>
 80047b8:	2302      	movs	r3, #2
 80047ba:	e201      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d007      	beq.n	80047e2 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f042 0201 	orr.w	r2, r2, #1
 80047e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047f0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2222      	movs	r2, #34	@ 0x22
 80047f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2240      	movs	r2, #64	@ 0x40
 80047fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800480c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004812:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004818:	b29a      	uxth	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	4a5b      	ldr	r2, [pc, #364]	@ (8004990 <HAL_I2C_Mem_Read+0x240>)
 8004822:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004824:	88f8      	ldrh	r0, [r7, #6]
 8004826:	893a      	ldrh	r2, [r7, #8]
 8004828:	8979      	ldrh	r1, [r7, #10]
 800482a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482c:	9301      	str	r3, [sp, #4]
 800482e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004830:	9300      	str	r3, [sp, #0]
 8004832:	4603      	mov	r3, r0
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 fa5f 	bl	8004cf8 <I2C_RequestMemoryRead>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e1bd      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
    }

    if (hi2c->XferSize == 0U)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004848:	2b00      	cmp	r3, #0
 800484a:	d113      	bne.n	8004874 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800484c:	2300      	movs	r3, #0
 800484e:	623b      	str	r3, [r7, #32]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	623b      	str	r3, [r7, #32]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	623b      	str	r3, [r7, #32]
 8004860:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	e191      	b.n	8004b98 <HAL_I2C_Mem_Read+0x448>
    }
    else if (hi2c->XferSize == 1U)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004878:	2b01      	cmp	r3, #1
 800487a:	d11b      	bne.n	80048b4 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800488a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800488c:	2300      	movs	r3, #0
 800488e:	61fb      	str	r3, [r7, #28]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	61fb      	str	r3, [r7, #28]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	61fb      	str	r3, [r7, #28]
 80048a0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	e171      	b.n	8004b98 <HAL_I2C_Mem_Read+0x448>
    }
    else if (hi2c->XferSize == 2U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d11b      	bne.n	80048f4 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048ca:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048da:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048dc:	2300      	movs	r3, #0
 80048de:	61bb      	str	r3, [r7, #24]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	61bb      	str	r3, [r7, #24]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	61bb      	str	r3, [r7, #24]
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	e151      	b.n	8004b98 <HAL_I2C_Mem_Read+0x448>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800490a:	e145      	b.n	8004b98 <HAL_I2C_Mem_Read+0x448>
    {
      if (hi2c->XferSize <= 3U)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004910:	2b03      	cmp	r3, #3
 8004912:	f200 80f2 	bhi.w	8004afa <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800491a:	2b01      	cmp	r3, #1
 800491c:	d123      	bne.n	8004966 <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800491e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004920:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fc7a 	bl	800521c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e146      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	691a      	ldr	r2, [r3, #16]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493c:	b2d2      	uxtb	r2, r2
 800493e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004944:	1c5a      	adds	r2, r3, #1
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800494e:	3b01      	subs	r3, #1
 8004950:	b29a      	uxth	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800495a:	b29b      	uxth	r3, r3
 800495c:	3b01      	subs	r3, #1
 800495e:	b29a      	uxth	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004964:	e118      	b.n	8004b98 <HAL_I2C_Mem_Read+0x448>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800496a:	2b02      	cmp	r3, #2
 800496c:	d14f      	bne.n	8004a0e <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004974:	2200      	movs	r2, #0
 8004976:	4907      	ldr	r1, [pc, #28]	@ (8004994 <HAL_I2C_Mem_Read+0x244>)
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 faa5 	bl	8004ec8 <I2C_WaitOnFlagUntilTimeout>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d009      	beq.n	8004998 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e11b      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
 8004988:	0800f048 	.word	0x0800f048
 800498c:	00100002 	.word	0x00100002
 8004990:	ffff0000 	.word	0xffff0000
 8004994:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	691a      	ldr	r2, [r3, #16]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ba:	1c5a      	adds	r2, r3, #1
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049c4:	3b01      	subs	r3, #1
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	691a      	ldr	r2, [r3, #16]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e4:	b2d2      	uxtb	r2, r2
 80049e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	3b01      	subs	r3, #1
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a0c:	e0c4      	b.n	8004b98 <HAL_I2C_Mem_Read+0x448>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a14:	2200      	movs	r2, #0
 8004a16:	496c      	ldr	r1, [pc, #432]	@ (8004bc8 <HAL_I2C_Mem_Read+0x478>)
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f000 fa55 	bl	8004ec8 <I2C_WaitOnFlagUntilTimeout>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e0cb      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	691a      	ldr	r2, [r3, #16]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a42:	b2d2      	uxtb	r2, r2
 8004a44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4a:	1c5a      	adds	r2, r3, #1
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	3b01      	subs	r3, #1
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6c:	9300      	str	r3, [sp, #0]
 8004a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a70:	2200      	movs	r2, #0
 8004a72:	4955      	ldr	r1, [pc, #340]	@ (8004bc8 <HAL_I2C_Mem_Read+0x478>)
 8004a74:	68f8      	ldr	r0, [r7, #12]
 8004a76:	f000 fa27 	bl	8004ec8 <I2C_WaitOnFlagUntilTimeout>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e09d      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	691a      	ldr	r2, [r3, #16]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9e:	b2d2      	uxtb	r2, r2
 8004aa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa6:	1c5a      	adds	r2, r3, #1
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	3b01      	subs	r3, #1
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	691a      	ldr	r2, [r3, #16]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad0:	b2d2      	uxtb	r2, r2
 8004ad2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad8:	1c5a      	adds	r2, r3, #1
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	3b01      	subs	r3, #1
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004af8:	e04e      	b.n	8004b98 <HAL_I2C_Mem_Read+0x448>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004afc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004afe:	68f8      	ldr	r0, [r7, #12]
 8004b00:	f000 fb8c 	bl	800521c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d001      	beq.n	8004b0e <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e058      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	691a      	ldr	r2, [r3, #16]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b18:	b2d2      	uxtb	r2, r2
 8004b1a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b20:	1c5a      	adds	r2, r3, #1
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	f003 0304 	and.w	r3, r3, #4
 8004b4a:	2b04      	cmp	r3, #4
 8004b4c:	d124      	bne.n	8004b98 <HAL_I2C_Mem_Read+0x448>
        {
          if (hi2c->XferSize == 3U)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d107      	bne.n	8004b66 <HAL_I2C_Mem_Read+0x416>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b64:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b70:	b2d2      	uxtb	r2, r2
 8004b72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b78:	1c5a      	adds	r2, r3, #1
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b82:	3b01      	subs	r3, #1
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f47f aeb5 	bne.w	800490c <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	e000      	b.n	8004bc0 <HAL_I2C_Mem_Read+0x470>
  }
  else
  {
    return HAL_BUSY;
 8004bbe:	2302      	movs	r3, #2
  }
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3728      	adds	r7, #40	@ 0x28
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	00010004 	.word	0x00010004

08004bcc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b088      	sub	sp, #32
 8004bd0:	af02      	add	r7, sp, #8
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	4608      	mov	r0, r1
 8004bd6:	4611      	mov	r1, r2
 8004bd8:	461a      	mov	r2, r3
 8004bda:	4603      	mov	r3, r0
 8004bdc:	817b      	strh	r3, [r7, #10]
 8004bde:	460b      	mov	r3, r1
 8004be0:	813b      	strh	r3, [r7, #8]
 8004be2:	4613      	mov	r3, r2
 8004be4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bf4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f000 f960 	bl	8004ec8 <I2C_WaitOnFlagUntilTimeout>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00d      	beq.n	8004c2a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c1c:	d103      	bne.n	8004c26 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c24:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e05f      	b.n	8004cea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c2a:	897b      	ldrh	r3, [r7, #10]
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	461a      	mov	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3c:	6a3a      	ldr	r2, [r7, #32]
 8004c3e:	492d      	ldr	r1, [pc, #180]	@ (8004cf4 <I2C_RequestMemoryWrite+0x128>)
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f000 f9bb 	bl	8004fbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d001      	beq.n	8004c50 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e04c      	b.n	8004cea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c50:	2300      	movs	r3, #0
 8004c52:	617b      	str	r3, [r7, #20]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	617b      	str	r3, [r7, #20]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	617b      	str	r3, [r7, #20]
 8004c64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c68:	6a39      	ldr	r1, [r7, #32]
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 fa46 	bl	80050fc <I2C_WaitOnTXEFlagUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00d      	beq.n	8004c92 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d107      	bne.n	8004c8e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e02b      	b.n	8004cea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c92:	88fb      	ldrh	r3, [r7, #6]
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d105      	bne.n	8004ca4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c98:	893b      	ldrh	r3, [r7, #8]
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	611a      	str	r2, [r3, #16]
 8004ca2:	e021      	b.n	8004ce8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ca4:	893b      	ldrh	r3, [r7, #8]
 8004ca6:	0a1b      	lsrs	r3, r3, #8
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	b2da      	uxtb	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cb4:	6a39      	ldr	r1, [r7, #32]
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 fa20 	bl	80050fc <I2C_WaitOnTXEFlagUntilTimeout>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00d      	beq.n	8004cde <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d107      	bne.n	8004cda <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cd8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e005      	b.n	8004cea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cde:	893b      	ldrh	r3, [r7, #8]
 8004ce0:	b2da      	uxtb	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	00010002 	.word	0x00010002

08004cf8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b088      	sub	sp, #32
 8004cfc:	af02      	add	r7, sp, #8
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	4608      	mov	r0, r1
 8004d02:	4611      	mov	r1, r2
 8004d04:	461a      	mov	r2, r3
 8004d06:	4603      	mov	r3, r0
 8004d08:	817b      	strh	r3, [r7, #10]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	813b      	strh	r3, [r7, #8]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d20:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d30:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d34:	9300      	str	r3, [sp, #0]
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f000 f8c2 	bl	8004ec8 <I2C_WaitOnFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00d      	beq.n	8004d66 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d58:	d103      	bne.n	8004d62 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d60:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e0aa      	b.n	8004ebc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d66:	897b      	ldrh	r3, [r7, #10]
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d74:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d78:	6a3a      	ldr	r2, [r7, #32]
 8004d7a:	4952      	ldr	r1, [pc, #328]	@ (8004ec4 <I2C_RequestMemoryRead+0x1cc>)
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 f91d 	bl	8004fbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e097      	b.n	8004ebc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	695b      	ldr	r3, [r3, #20]
 8004d96:	617b      	str	r3, [r7, #20]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	617b      	str	r3, [r7, #20]
 8004da0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004da4:	6a39      	ldr	r1, [r7, #32]
 8004da6:	68f8      	ldr	r0, [r7, #12]
 8004da8:	f000 f9a8 	bl	80050fc <I2C_WaitOnTXEFlagUntilTimeout>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00d      	beq.n	8004dce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db6:	2b04      	cmp	r3, #4
 8004db8:	d107      	bne.n	8004dca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dc8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e076      	b.n	8004ebc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dce:	88fb      	ldrh	r3, [r7, #6]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d105      	bne.n	8004de0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004dd4:	893b      	ldrh	r3, [r7, #8]
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	611a      	str	r2, [r3, #16]
 8004dde:	e021      	b.n	8004e24 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004de0:	893b      	ldrh	r3, [r7, #8]
 8004de2:	0a1b      	lsrs	r3, r3, #8
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004df0:	6a39      	ldr	r1, [r7, #32]
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 f982 	bl	80050fc <I2C_WaitOnTXEFlagUntilTimeout>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00d      	beq.n	8004e1a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e02:	2b04      	cmp	r3, #4
 8004e04:	d107      	bne.n	8004e16 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e14:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e050      	b.n	8004ebc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e1a:	893b      	ldrh	r3, [r7, #8]
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e26:	6a39      	ldr	r1, [r7, #32]
 8004e28:	68f8      	ldr	r0, [r7, #12]
 8004e2a:	f000 f967 	bl	80050fc <I2C_WaitOnTXEFlagUntilTimeout>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00d      	beq.n	8004e50 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e38:	2b04      	cmp	r3, #4
 8004e3a:	d107      	bne.n	8004e4c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e4a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e035      	b.n	8004ebc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e5e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e62:	9300      	str	r3, [sp, #0]
 8004e64:	6a3b      	ldr	r3, [r7, #32]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 f82b 	bl	8004ec8 <I2C_WaitOnFlagUntilTimeout>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00d      	beq.n	8004e94 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e86:	d103      	bne.n	8004e90 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	e013      	b.n	8004ebc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004e94:	897b      	ldrh	r3, [r7, #10]
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	f043 0301 	orr.w	r3, r3, #1
 8004e9c:	b2da      	uxtb	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea6:	6a3a      	ldr	r2, [r7, #32]
 8004ea8:	4906      	ldr	r1, [pc, #24]	@ (8004ec4 <I2C_RequestMemoryRead+0x1cc>)
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f000 f886 	bl	8004fbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e000      	b.n	8004ebc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	00010002 	.word	0x00010002

08004ec8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	603b      	str	r3, [r7, #0]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ed8:	e048      	b.n	8004f6c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee0:	d044      	beq.n	8004f6c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ee2:	f7fd ff4f 	bl	8002d84 <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d302      	bcc.n	8004ef8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d139      	bne.n	8004f6c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	0c1b      	lsrs	r3, r3, #16
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d10d      	bne.n	8004f1e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	43da      	mvns	r2, r3
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	bf0c      	ite	eq
 8004f14:	2301      	moveq	r3, #1
 8004f16:	2300      	movne	r3, #0
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	e00c      	b.n	8004f38 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	699b      	ldr	r3, [r3, #24]
 8004f24:	43da      	mvns	r2, r3
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	bf0c      	ite	eq
 8004f30:	2301      	moveq	r3, #1
 8004f32:	2300      	movne	r3, #0
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	461a      	mov	r2, r3
 8004f38:	79fb      	ldrb	r3, [r7, #7]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d116      	bne.n	8004f6c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2220      	movs	r2, #32
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f58:	f043 0220 	orr.w	r2, r3, #32
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e023      	b.n	8004fb4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	0c1b      	lsrs	r3, r3, #16
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d10d      	bne.n	8004f92 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	695b      	ldr	r3, [r3, #20]
 8004f7c:	43da      	mvns	r2, r3
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	4013      	ands	r3, r2
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	bf0c      	ite	eq
 8004f88:	2301      	moveq	r3, #1
 8004f8a:	2300      	movne	r3, #0
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	461a      	mov	r2, r3
 8004f90:	e00c      	b.n	8004fac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	43da      	mvns	r2, r3
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	bf0c      	ite	eq
 8004fa4:	2301      	moveq	r3, #1
 8004fa6:	2300      	movne	r3, #0
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	461a      	mov	r2, r3
 8004fac:	79fb      	ldrb	r3, [r7, #7]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d093      	beq.n	8004eda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3710      	adds	r7, #16
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
 8004fc8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fca:	e071      	b.n	80050b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fda:	d123      	bne.n	8005024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ff4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2220      	movs	r2, #32
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005010:	f043 0204 	orr.w	r2, r3, #4
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e067      	b.n	80050f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502a:	d041      	beq.n	80050b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800502c:	f7fd feaa 	bl	8002d84 <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	429a      	cmp	r2, r3
 800503a:	d302      	bcc.n	8005042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d136      	bne.n	80050b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	0c1b      	lsrs	r3, r3, #16
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b01      	cmp	r3, #1
 800504a:	d10c      	bne.n	8005066 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	43da      	mvns	r2, r3
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	4013      	ands	r3, r2
 8005058:	b29b      	uxth	r3, r3
 800505a:	2b00      	cmp	r3, #0
 800505c:	bf14      	ite	ne
 800505e:	2301      	movne	r3, #1
 8005060:	2300      	moveq	r3, #0
 8005062:	b2db      	uxtb	r3, r3
 8005064:	e00b      	b.n	800507e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	43da      	mvns	r2, r3
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	4013      	ands	r3, r2
 8005072:	b29b      	uxth	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	bf14      	ite	ne
 8005078:	2301      	movne	r3, #1
 800507a:	2300      	moveq	r3, #0
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d016      	beq.n	80050b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509c:	f043 0220 	orr.w	r2, r3, #32
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e021      	b.n	80050f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	0c1b      	lsrs	r3, r3, #16
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d10c      	bne.n	80050d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	695b      	ldr	r3, [r3, #20]
 80050c0:	43da      	mvns	r2, r3
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	4013      	ands	r3, r2
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	bf14      	ite	ne
 80050cc:	2301      	movne	r3, #1
 80050ce:	2300      	moveq	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	e00b      	b.n	80050ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	43da      	mvns	r2, r3
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	4013      	ands	r3, r2
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	bf14      	ite	ne
 80050e6:	2301      	movne	r3, #1
 80050e8:	2300      	moveq	r3, #0
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f47f af6d 	bne.w	8004fcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005108:	e034      	b.n	8005174 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f000 f8e3 	bl	80052d6 <I2C_IsAcknowledgeFailed>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e034      	b.n	8005184 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005120:	d028      	beq.n	8005174 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005122:	f7fd fe2f 	bl	8002d84 <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	429a      	cmp	r2, r3
 8005130:	d302      	bcc.n	8005138 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d11d      	bne.n	8005174 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005142:	2b80      	cmp	r3, #128	@ 0x80
 8005144:	d016      	beq.n	8005174 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2220      	movs	r2, #32
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005160:	f043 0220 	orr.w	r2, r3, #32
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e007      	b.n	8005184 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800517e:	2b80      	cmp	r3, #128	@ 0x80
 8005180:	d1c3      	bne.n	800510a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005198:	e034      	b.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f000 f89b 	bl	80052d6 <I2C_IsAcknowledgeFailed>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e034      	b.n	8005214 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b0:	d028      	beq.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051b2:	f7fd fde7 	bl	8002d84 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d302      	bcc.n	80051c8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d11d      	bne.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	f003 0304 	and.w	r3, r3, #4
 80051d2:	2b04      	cmp	r3, #4
 80051d4:	d016      	beq.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f0:	f043 0220 	orr.w	r2, r3, #32
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e007      	b.n	8005214 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	f003 0304 	and.w	r3, r3, #4
 800520e:	2b04      	cmp	r3, #4
 8005210:	d1c3      	bne.n	800519a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005228:	e049      	b.n	80052be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f003 0310 	and.w	r3, r3, #16
 8005234:	2b10      	cmp	r3, #16
 8005236:	d119      	bne.n	800526c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f06f 0210 	mvn.w	r2, #16
 8005240:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e030      	b.n	80052ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800526c:	f7fd fd8a 	bl	8002d84 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	429a      	cmp	r2, r3
 800527a:	d302      	bcc.n	8005282 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d11d      	bne.n	80052be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	695b      	ldr	r3, [r3, #20]
 8005288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800528c:	2b40      	cmp	r3, #64	@ 0x40
 800528e:	d016      	beq.n	80052be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2220      	movs	r2, #32
 800529a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052aa:	f043 0220 	orr.w	r2, r3, #32
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e007      	b.n	80052ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c8:	2b40      	cmp	r3, #64	@ 0x40
 80052ca:	d1ae      	bne.n	800522a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3710      	adds	r7, #16
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}

080052d6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b083      	sub	sp, #12
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	695b      	ldr	r3, [r3, #20]
 80052e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ec:	d11b      	bne.n	8005326 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052f6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2220      	movs	r2, #32
 8005302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005312:	f043 0204 	orr.w	r2, r3, #4
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e000      	b.n	8005328 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e318      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b0f      	cmp	r3, #15
 800534c:	d903      	bls.n	8005356 <HAL_RCC_OscConfig+0x22>
 800534e:	21e6      	movs	r1, #230	@ 0xe6
 8005350:	4897      	ldr	r0, [pc, #604]	@ (80055b0 <HAL_RCC_OscConfig+0x27c>)
 8005352:	f7fd f963 	bl	800261c <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 8088 	beq.w	8005474 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00d      	beq.n	8005388 <HAL_RCC_OscConfig+0x54>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005374:	d008      	beq.n	8005388 <HAL_RCC_OscConfig+0x54>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800537e:	d003      	beq.n	8005388 <HAL_RCC_OscConfig+0x54>
 8005380:	21eb      	movs	r1, #235	@ 0xeb
 8005382:	488b      	ldr	r0, [pc, #556]	@ (80055b0 <HAL_RCC_OscConfig+0x27c>)
 8005384:	f7fd f94a 	bl	800261c <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005388:	4b8a      	ldr	r3, [pc, #552]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f003 030c 	and.w	r3, r3, #12
 8005390:	2b04      	cmp	r3, #4
 8005392:	d00c      	beq.n	80053ae <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005394:	4b87      	ldr	r3, [pc, #540]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800539c:	2b08      	cmp	r3, #8
 800539e:	d112      	bne.n	80053c6 <HAL_RCC_OscConfig+0x92>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053a0:	4b84      	ldr	r3, [pc, #528]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053ac:	d10b      	bne.n	80053c6 <HAL_RCC_OscConfig+0x92>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053ae:	4b81      	ldr	r3, [pc, #516]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d05b      	beq.n	8005472 <HAL_RCC_OscConfig+0x13e>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d157      	bne.n	8005472 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e2d8      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053ce:	d106      	bne.n	80053de <HAL_RCC_OscConfig+0xaa>
 80053d0:	4b78      	ldr	r3, [pc, #480]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a77      	ldr	r2, [pc, #476]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80053d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053da:	6013      	str	r3, [r2, #0]
 80053dc:	e01d      	b.n	800541a <HAL_RCC_OscConfig+0xe6>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053e6:	d10c      	bne.n	8005402 <HAL_RCC_OscConfig+0xce>
 80053e8:	4b72      	ldr	r3, [pc, #456]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a71      	ldr	r2, [pc, #452]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80053ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053f2:	6013      	str	r3, [r2, #0]
 80053f4:	4b6f      	ldr	r3, [pc, #444]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a6e      	ldr	r2, [pc, #440]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80053fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053fe:	6013      	str	r3, [r2, #0]
 8005400:	e00b      	b.n	800541a <HAL_RCC_OscConfig+0xe6>
 8005402:	4b6c      	ldr	r3, [pc, #432]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a6b      	ldr	r2, [pc, #428]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	4b69      	ldr	r3, [pc, #420]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a68      	ldr	r2, [pc, #416]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005414:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005418:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d013      	beq.n	800544a <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005422:	f7fd fcaf 	bl	8002d84 <HAL_GetTick>
 8005426:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005428:	e008      	b.n	800543c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800542a:	f7fd fcab 	bl	8002d84 <HAL_GetTick>
 800542e:	4602      	mov	r2, r0
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	2b64      	cmp	r3, #100	@ 0x64
 8005436:	d901      	bls.n	800543c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e29d      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800543c:	4b5d      	ldr	r3, [pc, #372]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d0f0      	beq.n	800542a <HAL_RCC_OscConfig+0xf6>
 8005448:	e014      	b.n	8005474 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544a:	f7fd fc9b 	bl	8002d84 <HAL_GetTick>
 800544e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005450:	e008      	b.n	8005464 <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005452:	f7fd fc97 	bl	8002d84 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b64      	cmp	r3, #100	@ 0x64
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e289      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005464:	4b53      	ldr	r3, [pc, #332]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1f0      	bne.n	8005452 <HAL_RCC_OscConfig+0x11e>
 8005470:	e000      	b.n	8005474 <HAL_RCC_OscConfig+0x140>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005472:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0302 	and.w	r3, r3, #2
 800547c:	2b00      	cmp	r3, #0
 800547e:	d079      	beq.n	8005574 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d008      	beq.n	800549a <HAL_RCC_OscConfig+0x166>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d004      	beq.n	800549a <HAL_RCC_OscConfig+0x166>
 8005490:	f240 111d 	movw	r1, #285	@ 0x11d
 8005494:	4846      	ldr	r0, [pc, #280]	@ (80055b0 <HAL_RCC_OscConfig+0x27c>)
 8005496:	f7fd f8c1 	bl	800261c <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	2b1f      	cmp	r3, #31
 80054a0:	d904      	bls.n	80054ac <HAL_RCC_OscConfig+0x178>
 80054a2:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 80054a6:	4842      	ldr	r0, [pc, #264]	@ (80055b0 <HAL_RCC_OscConfig+0x27c>)
 80054a8:	f7fd f8b8 	bl	800261c <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80054ac:	4b41      	ldr	r3, [pc, #260]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f003 030c 	and.w	r3, r3, #12
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00b      	beq.n	80054d0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054b8:	4b3e      	ldr	r3, [pc, #248]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80054c0:	2b08      	cmp	r3, #8
 80054c2:	d11c      	bne.n	80054fe <HAL_RCC_OscConfig+0x1ca>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054c4:	4b3b      	ldr	r3, [pc, #236]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d116      	bne.n	80054fe <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054d0:	4b38      	ldr	r3, [pc, #224]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0302 	and.w	r3, r3, #2
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d005      	beq.n	80054e8 <HAL_RCC_OscConfig+0x1b4>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d001      	beq.n	80054e8 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e247      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054e8:	4b32      	ldr	r3, [pc, #200]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	00db      	lsls	r3, r3, #3
 80054f6:	492f      	ldr	r1, [pc, #188]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 80054f8:	4313      	orrs	r3, r2
 80054fa:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054fc:	e03a      	b.n	8005574 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d020      	beq.n	8005548 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005506:	4b2c      	ldr	r3, [pc, #176]	@ (80055b8 <HAL_RCC_OscConfig+0x284>)
 8005508:	2201      	movs	r2, #1
 800550a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550c:	f7fd fc3a 	bl	8002d84 <HAL_GetTick>
 8005510:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005512:	e008      	b.n	8005526 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005514:	f7fd fc36 	bl	8002d84 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	2b02      	cmp	r3, #2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e228      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005526:	4b23      	ldr	r3, [pc, #140]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d0f0      	beq.n	8005514 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005532:	4b20      	ldr	r3, [pc, #128]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	00db      	lsls	r3, r3, #3
 8005540:	491c      	ldr	r1, [pc, #112]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 8005542:	4313      	orrs	r3, r2
 8005544:	600b      	str	r3, [r1, #0]
 8005546:	e015      	b.n	8005574 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005548:	4b1b      	ldr	r3, [pc, #108]	@ (80055b8 <HAL_RCC_OscConfig+0x284>)
 800554a:	2200      	movs	r2, #0
 800554c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554e:	f7fd fc19 	bl	8002d84 <HAL_GetTick>
 8005552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005554:	e008      	b.n	8005568 <HAL_RCC_OscConfig+0x234>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005556:	f7fd fc15 	bl	8002d84 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b02      	cmp	r3, #2
 8005562:	d901      	bls.n	8005568 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e207      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005568:	4b12      	ldr	r3, [pc, #72]	@ (80055b4 <HAL_RCC_OscConfig+0x280>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d1f0      	bne.n	8005556 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0308 	and.w	r3, r3, #8
 800557c:	2b00      	cmp	r3, #0
 800557e:	d045      	beq.n	800560c <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d008      	beq.n	800559a <HAL_RCC_OscConfig+0x266>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d004      	beq.n	800559a <HAL_RCC_OscConfig+0x266>
 8005590:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8005594:	4806      	ldr	r0, [pc, #24]	@ (80055b0 <HAL_RCC_OscConfig+0x27c>)
 8005596:	f7fd f841 	bl	800261c <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d01e      	beq.n	80055e0 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055a2:	4b06      	ldr	r3, [pc, #24]	@ (80055bc <HAL_RCC_OscConfig+0x288>)
 80055a4:	2201      	movs	r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a8:	f7fd fbec 	bl	8002d84 <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ae:	e010      	b.n	80055d2 <HAL_RCC_OscConfig+0x29e>
 80055b0:	0800f080 	.word	0x0800f080
 80055b4:	40023800 	.word	0x40023800
 80055b8:	42470000 	.word	0x42470000
 80055bc:	42470e80 	.word	0x42470e80
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055c0:	f7fd fbe0 	bl	8002d84 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d901      	bls.n	80055d2 <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e1d2      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055d2:	4b5e      	ldr	r3, [pc, #376]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80055d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055d6:	f003 0302 	and.w	r3, r3, #2
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d0f0      	beq.n	80055c0 <HAL_RCC_OscConfig+0x28c>
 80055de:	e015      	b.n	800560c <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055e0:	4b5b      	ldr	r3, [pc, #364]	@ (8005750 <HAL_RCC_OscConfig+0x41c>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055e6:	f7fd fbcd 	bl	8002d84 <HAL_GetTick>
 80055ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055ec:	e008      	b.n	8005600 <HAL_RCC_OscConfig+0x2cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055ee:	f7fd fbc9 	bl	8002d84 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d901      	bls.n	8005600 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e1bb      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005600:	4b52      	ldr	r3, [pc, #328]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 8005602:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1f0      	bne.n	80055ee <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 80b0 	beq.w	800577a <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 800561a:	2300      	movs	r3, #0
 800561c:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00c      	beq.n	8005640 <HAL_RCC_OscConfig+0x30c>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d008      	beq.n	8005640 <HAL_RCC_OscConfig+0x30c>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	2b05      	cmp	r3, #5
 8005634:	d004      	beq.n	8005640 <HAL_RCC_OscConfig+0x30c>
 8005636:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 800563a:	4846      	ldr	r0, [pc, #280]	@ (8005754 <HAL_RCC_OscConfig+0x420>)
 800563c:	f7fc ffee 	bl	800261c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005640:	4b42      	ldr	r3, [pc, #264]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 8005642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d10f      	bne.n	800566c <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800564c:	2300      	movs	r3, #0
 800564e:	60bb      	str	r3, [r7, #8]
 8005650:	4b3e      	ldr	r3, [pc, #248]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 8005652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005654:	4a3d      	ldr	r2, [pc, #244]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 8005656:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800565a:	6413      	str	r3, [r2, #64]	@ 0x40
 800565c:	4b3b      	ldr	r3, [pc, #236]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 800565e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005660:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005664:	60bb      	str	r3, [r7, #8]
 8005666:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005668:	2301      	movs	r3, #1
 800566a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800566c:	4b3a      	ldr	r3, [pc, #232]	@ (8005758 <HAL_RCC_OscConfig+0x424>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005674:	2b00      	cmp	r3, #0
 8005676:	d118      	bne.n	80056aa <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005678:	4b37      	ldr	r3, [pc, #220]	@ (8005758 <HAL_RCC_OscConfig+0x424>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a36      	ldr	r2, [pc, #216]	@ (8005758 <HAL_RCC_OscConfig+0x424>)
 800567e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005682:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005684:	f7fd fb7e 	bl	8002d84 <HAL_GetTick>
 8005688:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800568a:	e008      	b.n	800569e <HAL_RCC_OscConfig+0x36a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800568c:	f7fd fb7a 	bl	8002d84 <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	2b02      	cmp	r3, #2
 8005698:	d901      	bls.n	800569e <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e16c      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800569e:	4b2e      	ldr	r3, [pc, #184]	@ (8005758 <HAL_RCC_OscConfig+0x424>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d0f0      	beq.n	800568c <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d106      	bne.n	80056c0 <HAL_RCC_OscConfig+0x38c>
 80056b2:	4b26      	ldr	r3, [pc, #152]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056b6:	4a25      	ldr	r2, [pc, #148]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056b8:	f043 0301 	orr.w	r3, r3, #1
 80056bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80056be:	e01c      	b.n	80056fa <HAL_RCC_OscConfig+0x3c6>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	2b05      	cmp	r3, #5
 80056c6:	d10c      	bne.n	80056e2 <HAL_RCC_OscConfig+0x3ae>
 80056c8:	4b20      	ldr	r3, [pc, #128]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056cc:	4a1f      	ldr	r2, [pc, #124]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056ce:	f043 0304 	orr.w	r3, r3, #4
 80056d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80056d4:	4b1d      	ldr	r3, [pc, #116]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d8:	4a1c      	ldr	r2, [pc, #112]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056da:	f043 0301 	orr.w	r3, r3, #1
 80056de:	6713      	str	r3, [r2, #112]	@ 0x70
 80056e0:	e00b      	b.n	80056fa <HAL_RCC_OscConfig+0x3c6>
 80056e2:	4b1a      	ldr	r3, [pc, #104]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056e6:	4a19      	ldr	r2, [pc, #100]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056e8:	f023 0301 	bic.w	r3, r3, #1
 80056ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80056ee:	4b17      	ldr	r3, [pc, #92]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f2:	4a16      	ldr	r2, [pc, #88]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 80056f4:	f023 0304 	bic.w	r3, r3, #4
 80056f8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d015      	beq.n	800572e <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005702:	f7fd fb3f 	bl	8002d84 <HAL_GetTick>
 8005706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005708:	e00a      	b.n	8005720 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800570a:	f7fd fb3b 	bl	8002d84 <HAL_GetTick>
 800570e:	4602      	mov	r2, r0
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005718:	4293      	cmp	r3, r2
 800571a:	d901      	bls.n	8005720 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	e12b      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005720:	4b0a      	ldr	r3, [pc, #40]	@ (800574c <HAL_RCC_OscConfig+0x418>)
 8005722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005724:	f003 0302 	and.w	r3, r3, #2
 8005728:	2b00      	cmp	r3, #0
 800572a:	d0ee      	beq.n	800570a <HAL_RCC_OscConfig+0x3d6>
 800572c:	e01c      	b.n	8005768 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800572e:	f7fd fb29 	bl	8002d84 <HAL_GetTick>
 8005732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005734:	e012      	b.n	800575c <HAL_RCC_OscConfig+0x428>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005736:	f7fd fb25 	bl	8002d84 <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005744:	4293      	cmp	r3, r2
 8005746:	d909      	bls.n	800575c <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e115      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
 800574c:	40023800 	.word	0x40023800
 8005750:	42470e80 	.word	0x42470e80
 8005754:	0800f080 	.word	0x0800f080
 8005758:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800575c:	4b88      	ldr	r3, [pc, #544]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 800575e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1e6      	bne.n	8005736 <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005768:	7dfb      	ldrb	r3, [r7, #23]
 800576a:	2b01      	cmp	r3, #1
 800576c:	d105      	bne.n	800577a <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800576e:	4b84      	ldr	r3, [pc, #528]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	4a83      	ldr	r2, [pc, #524]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 8005774:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005778:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00c      	beq.n	800579c <HAL_RCC_OscConfig+0x468>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d008      	beq.n	800579c <HAL_RCC_OscConfig+0x468>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	2b02      	cmp	r3, #2
 8005790:	d004      	beq.n	800579c <HAL_RCC_OscConfig+0x468>
 8005792:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8005796:	487b      	ldr	r0, [pc, #492]	@ (8005984 <HAL_RCC_OscConfig+0x650>)
 8005798:	f7fc ff40 	bl	800261c <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 80e8 	beq.w	8005976 <HAL_RCC_OscConfig+0x642>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057a6:	4b76      	ldr	r3, [pc, #472]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f003 030c 	and.w	r3, r3, #12
 80057ae:	2b08      	cmp	r3, #8
 80057b0:	f000 80a9 	beq.w	8005906 <HAL_RCC_OscConfig+0x5d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	f040 808d 	bne.w	80058d8 <HAL_RCC_OscConfig+0x5a4>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	69db      	ldr	r3, [r3, #28]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d009      	beq.n	80057da <HAL_RCC_OscConfig+0x4a6>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057ce:	d004      	beq.n	80057da <HAL_RCC_OscConfig+0x4a6>
 80057d0:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 80057d4:	486b      	ldr	r0, [pc, #428]	@ (8005984 <HAL_RCC_OscConfig+0x650>)
 80057d6:	f7fc ff21 	bl	800261c <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d903      	bls.n	80057ea <HAL_RCC_OscConfig+0x4b6>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80057e8:	d904      	bls.n	80057f4 <HAL_RCC_OscConfig+0x4c0>
 80057ea:	f240 11d7 	movw	r1, #471	@ 0x1d7
 80057ee:	4865      	ldr	r0, [pc, #404]	@ (8005984 <HAL_RCC_OscConfig+0x650>)
 80057f0:	f7fc ff14 	bl	800261c <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f8:	2b31      	cmp	r3, #49	@ 0x31
 80057fa:	d904      	bls.n	8005806 <HAL_RCC_OscConfig+0x4d2>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005800:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8005804:	d904      	bls.n	8005810 <HAL_RCC_OscConfig+0x4dc>
 8005806:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 800580a:	485e      	ldr	r0, [pc, #376]	@ (8005984 <HAL_RCC_OscConfig+0x650>)
 800580c:	f7fc ff06 	bl	800261c <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005814:	2b02      	cmp	r3, #2
 8005816:	d010      	beq.n	800583a <HAL_RCC_OscConfig+0x506>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581c:	2b04      	cmp	r3, #4
 800581e:	d00c      	beq.n	800583a <HAL_RCC_OscConfig+0x506>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005824:	2b06      	cmp	r3, #6
 8005826:	d008      	beq.n	800583a <HAL_RCC_OscConfig+0x506>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582c:	2b08      	cmp	r3, #8
 800582e:	d004      	beq.n	800583a <HAL_RCC_OscConfig+0x506>
 8005830:	f240 11d9 	movw	r1, #473	@ 0x1d9
 8005834:	4853      	ldr	r0, [pc, #332]	@ (8005984 <HAL_RCC_OscConfig+0x650>)
 8005836:	f7fc fef1 	bl	800261c <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583e:	2b01      	cmp	r3, #1
 8005840:	d903      	bls.n	800584a <HAL_RCC_OscConfig+0x516>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005846:	2b0f      	cmp	r3, #15
 8005848:	d904      	bls.n	8005854 <HAL_RCC_OscConfig+0x520>
 800584a:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 800584e:	484d      	ldr	r0, [pc, #308]	@ (8005984 <HAL_RCC_OscConfig+0x650>)
 8005850:	f7fc fee4 	bl	800261c <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005854:	4b4c      	ldr	r3, [pc, #304]	@ (8005988 <HAL_RCC_OscConfig+0x654>)
 8005856:	2200      	movs	r2, #0
 8005858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800585a:	f7fd fa93 	bl	8002d84 <HAL_GetTick>
 800585e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005860:	e008      	b.n	8005874 <HAL_RCC_OscConfig+0x540>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005862:	f7fd fa8f 	bl	8002d84 <HAL_GetTick>
 8005866:	4602      	mov	r2, r0
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x540>
          {
            return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e081      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005874:	4b42      	ldr	r3, [pc, #264]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1f0      	bne.n	8005862 <HAL_RCC_OscConfig+0x52e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	69da      	ldr	r2, [r3, #28]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	431a      	orrs	r2, r3
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588e:	019b      	lsls	r3, r3, #6
 8005890:	431a      	orrs	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005896:	085b      	lsrs	r3, r3, #1
 8005898:	3b01      	subs	r3, #1
 800589a:	041b      	lsls	r3, r3, #16
 800589c:	431a      	orrs	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a2:	061b      	lsls	r3, r3, #24
 80058a4:	4936      	ldr	r1, [pc, #216]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058aa:	4b37      	ldr	r3, [pc, #220]	@ (8005988 <HAL_RCC_OscConfig+0x654>)
 80058ac:	2201      	movs	r2, #1
 80058ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058b0:	f7fd fa68 	bl	8002d84 <HAL_GetTick>
 80058b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058b6:	e008      	b.n	80058ca <HAL_RCC_OscConfig+0x596>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058b8:	f7fd fa64 	bl	8002d84 <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d901      	bls.n	80058ca <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e056      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ca:	4b2d      	ldr	r3, [pc, #180]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d0f0      	beq.n	80058b8 <HAL_RCC_OscConfig+0x584>
 80058d6:	e04e      	b.n	8005976 <HAL_RCC_OscConfig+0x642>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058d8:	4b2b      	ldr	r3, [pc, #172]	@ (8005988 <HAL_RCC_OscConfig+0x654>)
 80058da:	2200      	movs	r2, #0
 80058dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058de:	f7fd fa51 	bl	8002d84 <HAL_GetTick>
 80058e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058e4:	e008      	b.n	80058f8 <HAL_RCC_OscConfig+0x5c4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e6:	f7fd fa4d 	bl	8002d84 <HAL_GetTick>
 80058ea:	4602      	mov	r2, r0
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	1ad3      	subs	r3, r2, r3
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d901      	bls.n	80058f8 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 80058f4:	2303      	movs	r3, #3
 80058f6:	e03f      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058f8:	4b21      	ldr	r3, [pc, #132]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1f0      	bne.n	80058e6 <HAL_RCC_OscConfig+0x5b2>
 8005904:	e037      	b.n	8005976 <HAL_RCC_OscConfig+0x642>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d101      	bne.n	8005912 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e032      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005912:	4b1b      	ldr	r3, [pc, #108]	@ (8005980 <HAL_RCC_OscConfig+0x64c>)
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	699b      	ldr	r3, [r3, #24]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d028      	beq.n	8005972 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800592a:	429a      	cmp	r2, r3
 800592c:	d121      	bne.n	8005972 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005938:	429a      	cmp	r2, r3
 800593a:	d11a      	bne.n	8005972 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005942:	4013      	ands	r3, r2
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005948:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800594a:	4293      	cmp	r3, r2
 800594c:	d111      	bne.n	8005972 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005958:	085b      	lsrs	r3, r3, #1
 800595a:	3b01      	subs	r3, #1
 800595c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800595e:	429a      	cmp	r2, r3
 8005960:	d107      	bne.n	8005972 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800596c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800596e:	429a      	cmp	r2, r3
 8005970:	d001      	beq.n	8005976 <HAL_RCC_OscConfig+0x642>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e000      	b.n	8005978 <HAL_RCC_OscConfig+0x644>
        }
      }
    }
  }
  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3718      	adds	r7, #24
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	40023800 	.word	0x40023800
 8005984:	0800f080 	.word	0x0800f080
 8005988:	42470060 	.word	0x42470060

0800598c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d101      	bne.n	80059a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e174      	b.n	8005c8a <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <HAL_RCC_ClockConfig+0x24>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b0f      	cmp	r3, #15
 80059ae:	d904      	bls.n	80059ba <HAL_RCC_ClockConfig+0x2e>
 80059b0:	f240 215a 	movw	r1, #602	@ 0x25a
 80059b4:	487b      	ldr	r0, [pc, #492]	@ (8005ba4 <HAL_RCC_ClockConfig+0x218>)
 80059b6:	f7fc fe31 	bl	800261c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d019      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x68>
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d016      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x68>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d013      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x68>
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	2b03      	cmp	r3, #3
 80059d0:	d010      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x68>
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b04      	cmp	r3, #4
 80059d6:	d00d      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x68>
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	2b05      	cmp	r3, #5
 80059dc:	d00a      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x68>
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	2b06      	cmp	r3, #6
 80059e2:	d007      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x68>
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2b07      	cmp	r3, #7
 80059e8:	d004      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x68>
 80059ea:	f240 215b 	movw	r1, #603	@ 0x25b
 80059ee:	486d      	ldr	r0, [pc, #436]	@ (8005ba4 <HAL_RCC_ClockConfig+0x218>)
 80059f0:	f7fc fe14 	bl	800261c <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059f4:	4b6c      	ldr	r3, [pc, #432]	@ (8005ba8 <HAL_RCC_ClockConfig+0x21c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d90c      	bls.n	8005a1c <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a02:	4b69      	ldr	r3, [pc, #420]	@ (8005ba8 <HAL_RCC_ClockConfig+0x21c>)
 8005a04:	683a      	ldr	r2, [r7, #0]
 8005a06:	b2d2      	uxtb	r2, r2
 8005a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a0a:	4b67      	ldr	r3, [pc, #412]	@ (8005ba8 <HAL_RCC_ClockConfig+0x21c>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	683a      	ldr	r2, [r7, #0]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d001      	beq.n	8005a1c <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e136      	b.n	8005c8a <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0302 	and.w	r3, r3, #2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d049      	beq.n	8005abc <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d005      	beq.n	8005a40 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a34:	4b5d      	ldr	r3, [pc, #372]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	4a5c      	ldr	r2, [pc, #368]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005a3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0308 	and.w	r3, r3, #8
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d005      	beq.n	8005a58 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a4c:	4b57      	ldr	r3, [pc, #348]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	4a56      	ldr	r2, [pc, #344]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005a52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d024      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	2b80      	cmp	r3, #128	@ 0x80
 8005a66:	d020      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	2b90      	cmp	r3, #144	@ 0x90
 8005a6e:	d01c      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	2ba0      	cmp	r3, #160	@ 0xa0
 8005a76:	d018      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	2bb0      	cmp	r3, #176	@ 0xb0
 8005a7e:	d014      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a86:	d010      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	2bd0      	cmp	r3, #208	@ 0xd0
 8005a8e:	d00c      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	2be0      	cmp	r3, #224	@ 0xe0
 8005a96:	d008      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	2bf0      	cmp	r3, #240	@ 0xf0
 8005a9e:	d004      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x11e>
 8005aa0:	f240 217e 	movw	r1, #638	@ 0x27e
 8005aa4:	483f      	ldr	r0, [pc, #252]	@ (8005ba4 <HAL_RCC_ClockConfig+0x218>)
 8005aa6:	f7fc fdb9 	bl	800261c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005aaa:	4b40      	ldr	r3, [pc, #256]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	493d      	ldr	r1, [pc, #244]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d059      	beq.n	8005b7c <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d010      	beq.n	8005af2 <HAL_RCC_ClockConfig+0x166>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d00c      	beq.n	8005af2 <HAL_RCC_ClockConfig+0x166>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d008      	beq.n	8005af2 <HAL_RCC_ClockConfig+0x166>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2b03      	cmp	r3, #3
 8005ae6:	d004      	beq.n	8005af2 <HAL_RCC_ClockConfig+0x166>
 8005ae8:	f240 2185 	movw	r1, #645	@ 0x285
 8005aec:	482d      	ldr	r0, [pc, #180]	@ (8005ba4 <HAL_RCC_ClockConfig+0x218>)
 8005aee:	f7fc fd95 	bl	800261c <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d107      	bne.n	8005b0a <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005afa:	4b2c      	ldr	r3, [pc, #176]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d119      	bne.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e0bf      	b.n	8005c8a <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d003      	beq.n	8005b1a <HAL_RCC_ClockConfig+0x18e>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b16:	2b03      	cmp	r3, #3
 8005b18:	d107      	bne.n	8005b2a <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b1a:	4b24      	ldr	r3, [pc, #144]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d109      	bne.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e0af      	b.n	8005c8a <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b2a:	4b20      	ldr	r3, [pc, #128]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0302 	and.w	r3, r3, #2
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d101      	bne.n	8005b3a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e0a7      	b.n	8005c8a <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	f023 0203 	bic.w	r2, r3, #3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	4919      	ldr	r1, [pc, #100]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b4c:	f7fd f91a 	bl	8002d84 <HAL_GetTick>
 8005b50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b52:	e00a      	b.n	8005b6a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b54:	f7fd f916 	bl	8002d84 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e08f      	b.n	8005c8a <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b6a:	4b10      	ldr	r3, [pc, #64]	@ (8005bac <HAL_RCC_ClockConfig+0x220>)
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	f003 020c 	and.w	r2, r3, #12
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d1eb      	bne.n	8005b54 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba8 <HAL_RCC_ClockConfig+0x21c>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d212      	bcs.n	8005bb0 <HAL_RCC_ClockConfig+0x224>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b8a:	4b07      	ldr	r3, [pc, #28]	@ (8005ba8 <HAL_RCC_ClockConfig+0x21c>)
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	b2d2      	uxtb	r2, r2
 8005b90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b92:	4b05      	ldr	r3, [pc, #20]	@ (8005ba8 <HAL_RCC_ClockConfig+0x21c>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0307 	and.w	r3, r3, #7
 8005b9a:	683a      	ldr	r2, [r7, #0]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d007      	beq.n	8005bb0 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e072      	b.n	8005c8a <HAL_RCC_ClockConfig+0x2fe>
 8005ba4:	0800f080 	.word	0x0800f080
 8005ba8:	40023c00 	.word	0x40023c00
 8005bac:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0304 	and.w	r3, r3, #4
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d025      	beq.n	8005c08 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d018      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x26a>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bcc:	d013      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x26a>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005bd6:	d00e      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x26a>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8005be0:	d009      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x26a>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8005bea:	d004      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x26a>
 8005bec:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8005bf0:	4828      	ldr	r0, [pc, #160]	@ (8005c94 <HAL_RCC_ClockConfig+0x308>)
 8005bf2:	f7fc fd13 	bl	800261c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bf6:	4b28      	ldr	r3, [pc, #160]	@ (8005c98 <HAL_RCC_ClockConfig+0x30c>)
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	4925      	ldr	r1, [pc, #148]	@ (8005c98 <HAL_RCC_ClockConfig+0x30c>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0308 	and.w	r3, r3, #8
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d026      	beq.n	8005c62 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d018      	beq.n	8005c4e <HAL_RCC_ClockConfig+0x2c2>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c24:	d013      	beq.n	8005c4e <HAL_RCC_ClockConfig+0x2c2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005c2e:	d00e      	beq.n	8005c4e <HAL_RCC_ClockConfig+0x2c2>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8005c38:	d009      	beq.n	8005c4e <HAL_RCC_ClockConfig+0x2c2>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8005c42:	d004      	beq.n	8005c4e <HAL_RCC_ClockConfig+0x2c2>
 8005c44:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8005c48:	4812      	ldr	r0, [pc, #72]	@ (8005c94 <HAL_RCC_ClockConfig+0x308>)
 8005c4a:	f7fc fce7 	bl	800261c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c4e:	4b12      	ldr	r3, [pc, #72]	@ (8005c98 <HAL_RCC_ClockConfig+0x30c>)
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	00db      	lsls	r3, r3, #3
 8005c5c:	490e      	ldr	r1, [pc, #56]	@ (8005c98 <HAL_RCC_ClockConfig+0x30c>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005c62:	f000 f821 	bl	8005ca8 <HAL_RCC_GetSysClockFreq>
 8005c66:	4602      	mov	r2, r0
 8005c68:	4b0b      	ldr	r3, [pc, #44]	@ (8005c98 <HAL_RCC_ClockConfig+0x30c>)
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	091b      	lsrs	r3, r3, #4
 8005c6e:	f003 030f 	and.w	r3, r3, #15
 8005c72:	490a      	ldr	r1, [pc, #40]	@ (8005c9c <HAL_RCC_ClockConfig+0x310>)
 8005c74:	5ccb      	ldrb	r3, [r1, r3]
 8005c76:	fa22 f303 	lsr.w	r3, r2, r3
 8005c7a:	4a09      	ldr	r2, [pc, #36]	@ (8005ca0 <HAL_RCC_ClockConfig+0x314>)
 8005c7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005c7e:	4b09      	ldr	r3, [pc, #36]	@ (8005ca4 <HAL_RCC_ClockConfig+0x318>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fc fefa 	bl	8002a7c <HAL_InitTick>

  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	0800f080 	.word	0x0800f080
 8005c98:	40023800 	.word	0x40023800
 8005c9c:	0800f1ec 	.word	0x0800f1ec
 8005ca0:	20000000 	.word	0x20000000
 8005ca4:	20000004 	.word	0x20000004

08005ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cac:	b090      	sub	sp, #64	@ 0x40
 8005cae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cc0:	4b59      	ldr	r3, [pc, #356]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f003 030c 	and.w	r3, r3, #12
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d00d      	beq.n	8005ce8 <HAL_RCC_GetSysClockFreq+0x40>
 8005ccc:	2b08      	cmp	r3, #8
 8005cce:	f200 80a1 	bhi.w	8005e14 <HAL_RCC_GetSysClockFreq+0x16c>
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d002      	beq.n	8005cdc <HAL_RCC_GetSysClockFreq+0x34>
 8005cd6:	2b04      	cmp	r3, #4
 8005cd8:	d003      	beq.n	8005ce2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005cda:	e09b      	b.n	8005e14 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005cdc:	4b53      	ldr	r3, [pc, #332]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x184>)
 8005cde:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ce0:	e09b      	b.n	8005e1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ce2:	4b53      	ldr	r3, [pc, #332]	@ (8005e30 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ce4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ce6:	e098      	b.n	8005e1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ce8:	4b4f      	ldr	r3, [pc, #316]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cf0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005cf2:	4b4d      	ldr	r3, [pc, #308]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d028      	beq.n	8005d50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cfe:	4b4a      	ldr	r3, [pc, #296]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	099b      	lsrs	r3, r3, #6
 8005d04:	2200      	movs	r2, #0
 8005d06:	623b      	str	r3, [r7, #32]
 8005d08:	627a      	str	r2, [r7, #36]	@ 0x24
 8005d0a:	6a3b      	ldr	r3, [r7, #32]
 8005d0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005d10:	2100      	movs	r1, #0
 8005d12:	4b47      	ldr	r3, [pc, #284]	@ (8005e30 <HAL_RCC_GetSysClockFreq+0x188>)
 8005d14:	fb03 f201 	mul.w	r2, r3, r1
 8005d18:	2300      	movs	r3, #0
 8005d1a:	fb00 f303 	mul.w	r3, r0, r3
 8005d1e:	4413      	add	r3, r2
 8005d20:	4a43      	ldr	r2, [pc, #268]	@ (8005e30 <HAL_RCC_GetSysClockFreq+0x188>)
 8005d22:	fba0 1202 	umull	r1, r2, r0, r2
 8005d26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d28:	460a      	mov	r2, r1
 8005d2a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005d2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d2e:	4413      	add	r3, r2
 8005d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d34:	2200      	movs	r2, #0
 8005d36:	61bb      	str	r3, [r7, #24]
 8005d38:	61fa      	str	r2, [r7, #28]
 8005d3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005d42:	f7fb f829 	bl	8000d98 <__aeabi_uldivmod>
 8005d46:	4602      	mov	r2, r0
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d4e:	e053      	b.n	8005df8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d50:	4b35      	ldr	r3, [pc, #212]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	099b      	lsrs	r3, r3, #6
 8005d56:	2200      	movs	r2, #0
 8005d58:	613b      	str	r3, [r7, #16]
 8005d5a:	617a      	str	r2, [r7, #20]
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005d62:	f04f 0b00 	mov.w	fp, #0
 8005d66:	4652      	mov	r2, sl
 8005d68:	465b      	mov	r3, fp
 8005d6a:	f04f 0000 	mov.w	r0, #0
 8005d6e:	f04f 0100 	mov.w	r1, #0
 8005d72:	0159      	lsls	r1, r3, #5
 8005d74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d78:	0150      	lsls	r0, r2, #5
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	ebb2 080a 	subs.w	r8, r2, sl
 8005d82:	eb63 090b 	sbc.w	r9, r3, fp
 8005d86:	f04f 0200 	mov.w	r2, #0
 8005d8a:	f04f 0300 	mov.w	r3, #0
 8005d8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005d92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005d96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005d9a:	ebb2 0408 	subs.w	r4, r2, r8
 8005d9e:	eb63 0509 	sbc.w	r5, r3, r9
 8005da2:	f04f 0200 	mov.w	r2, #0
 8005da6:	f04f 0300 	mov.w	r3, #0
 8005daa:	00eb      	lsls	r3, r5, #3
 8005dac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005db0:	00e2      	lsls	r2, r4, #3
 8005db2:	4614      	mov	r4, r2
 8005db4:	461d      	mov	r5, r3
 8005db6:	eb14 030a 	adds.w	r3, r4, sl
 8005dba:	603b      	str	r3, [r7, #0]
 8005dbc:	eb45 030b 	adc.w	r3, r5, fp
 8005dc0:	607b      	str	r3, [r7, #4]
 8005dc2:	f04f 0200 	mov.w	r2, #0
 8005dc6:	f04f 0300 	mov.w	r3, #0
 8005dca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005dce:	4629      	mov	r1, r5
 8005dd0:	028b      	lsls	r3, r1, #10
 8005dd2:	4621      	mov	r1, r4
 8005dd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005dd8:	4621      	mov	r1, r4
 8005dda:	028a      	lsls	r2, r1, #10
 8005ddc:	4610      	mov	r0, r2
 8005dde:	4619      	mov	r1, r3
 8005de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de2:	2200      	movs	r2, #0
 8005de4:	60bb      	str	r3, [r7, #8]
 8005de6:	60fa      	str	r2, [r7, #12]
 8005de8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dec:	f7fa ffd4 	bl	8000d98 <__aeabi_uldivmod>
 8005df0:	4602      	mov	r2, r0
 8005df2:	460b      	mov	r3, r1
 8005df4:	4613      	mov	r3, r2
 8005df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005df8:	4b0b      	ldr	r3, [pc, #44]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	0c1b      	lsrs	r3, r3, #16
 8005dfe:	f003 0303 	and.w	r3, r3, #3
 8005e02:	3301      	adds	r3, #1
 8005e04:	005b      	lsls	r3, r3, #1
 8005e06:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005e08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005e12:	e002      	b.n	8005e1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e14:	4b05      	ldr	r3, [pc, #20]	@ (8005e2c <HAL_RCC_GetSysClockFreq+0x184>)
 8005e16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005e18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3740      	adds	r7, #64	@ 0x40
 8005e20:	46bd      	mov	sp, r7
 8005e22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e26:	bf00      	nop
 8005e28:	40023800 	.word	0x40023800
 8005e2c:	00f42400 	.word	0x00f42400
 8005e30:	017d7840 	.word	0x017d7840

08005e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e34:	b480      	push	{r7}
 8005e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e38:	4b03      	ldr	r3, [pc, #12]	@ (8005e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	20000000 	.word	0x20000000

08005e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e50:	f7ff fff0 	bl	8005e34 <HAL_RCC_GetHCLKFreq>
 8005e54:	4602      	mov	r2, r0
 8005e56:	4b05      	ldr	r3, [pc, #20]	@ (8005e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	0a9b      	lsrs	r3, r3, #10
 8005e5c:	f003 0307 	and.w	r3, r3, #7
 8005e60:	4903      	ldr	r1, [pc, #12]	@ (8005e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e62:	5ccb      	ldrb	r3, [r1, r3]
 8005e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	40023800 	.word	0x40023800
 8005e70:	0800f1fc 	.word	0x0800f1fc

08005e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e78:	f7ff ffdc 	bl	8005e34 <HAL_RCC_GetHCLKFreq>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	4b05      	ldr	r3, [pc, #20]	@ (8005e94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	0b5b      	lsrs	r3, r3, #13
 8005e84:	f003 0307 	and.w	r3, r3, #7
 8005e88:	4903      	ldr	r1, [pc, #12]	@ (8005e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e8a:	5ccb      	ldrb	r3, [r1, r3]
 8005e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	40023800 	.word	0x40023800
 8005e98:	0800f1fc 	.word	0x0800f1fc

08005e9c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	220f      	movs	r2, #15
 8005eaa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005eac:	4b12      	ldr	r3, [pc, #72]	@ (8005ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f003 0203 	and.w	r2, r3, #3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8005ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005ed0:	4b09      	ldr	r3, [pc, #36]	@ (8005ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	08db      	lsrs	r3, r3, #3
 8005ed6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ede:	4b07      	ldr	r3, [pc, #28]	@ (8005efc <HAL_RCC_GetClockConfig+0x60>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0207 	and.w	r2, r3, #7
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	601a      	str	r2, [r3, #0]
}
 8005eea:	bf00      	nop
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	40023800 	.word	0x40023800
 8005efc:	40023c00 	.word	0x40023c00

08005f00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d101      	bne.n	8005f12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e0ed      	b.n	80060ee <HAL_TIM_Base_Init+0x1ee>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a78      	ldr	r2, [pc, #480]	@ (80060f8 <HAL_TIM_Base_Init+0x1f8>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d045      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f24:	d040      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a74      	ldr	r2, [pc, #464]	@ (80060fc <HAL_TIM_Base_Init+0x1fc>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d03b      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a72      	ldr	r2, [pc, #456]	@ (8006100 <HAL_TIM_Base_Init+0x200>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d036      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a71      	ldr	r2, [pc, #452]	@ (8006104 <HAL_TIM_Base_Init+0x204>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d031      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a6f      	ldr	r2, [pc, #444]	@ (8006108 <HAL_TIM_Base_Init+0x208>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d02c      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a6e      	ldr	r2, [pc, #440]	@ (800610c <HAL_TIM_Base_Init+0x20c>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d027      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a6c      	ldr	r2, [pc, #432]	@ (8006110 <HAL_TIM_Base_Init+0x210>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d022      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a6b      	ldr	r2, [pc, #428]	@ (8006114 <HAL_TIM_Base_Init+0x214>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d01d      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a69      	ldr	r2, [pc, #420]	@ (8006118 <HAL_TIM_Base_Init+0x218>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d018      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a68      	ldr	r2, [pc, #416]	@ (800611c <HAL_TIM_Base_Init+0x21c>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d013      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a66      	ldr	r2, [pc, #408]	@ (8006120 <HAL_TIM_Base_Init+0x220>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00e      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a65      	ldr	r2, [pc, #404]	@ (8006124 <HAL_TIM_Base_Init+0x224>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d009      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a63      	ldr	r2, [pc, #396]	@ (8006128 <HAL_TIM_Base_Init+0x228>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d004      	beq.n	8005fa8 <HAL_TIM_Base_Init+0xa8>
 8005f9e:	f240 1113 	movw	r1, #275	@ 0x113
 8005fa2:	4862      	ldr	r0, [pc, #392]	@ (800612c <HAL_TIM_Base_Init+0x22c>)
 8005fa4:	f7fc fb3a 	bl	800261c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d014      	beq.n	8005fda <HAL_TIM_Base_Init+0xda>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	2b10      	cmp	r3, #16
 8005fb6:	d010      	beq.n	8005fda <HAL_TIM_Base_Init+0xda>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	2b20      	cmp	r3, #32
 8005fbe:	d00c      	beq.n	8005fda <HAL_TIM_Base_Init+0xda>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	2b40      	cmp	r3, #64	@ 0x40
 8005fc6:	d008      	beq.n	8005fda <HAL_TIM_Base_Init+0xda>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	2b60      	cmp	r3, #96	@ 0x60
 8005fce:	d004      	beq.n	8005fda <HAL_TIM_Base_Init+0xda>
 8005fd0:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8005fd4:	4855      	ldr	r0, [pc, #340]	@ (800612c <HAL_TIM_Base_Init+0x22c>)
 8005fd6:	f7fc fb21 	bl	800261c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00e      	beq.n	8006000 <HAL_TIM_Base_Init+0x100>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fea:	d009      	beq.n	8006000 <HAL_TIM_Base_Init+0x100>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ff4:	d004      	beq.n	8006000 <HAL_TIM_Base_Init+0x100>
 8005ff6:	f240 1115 	movw	r1, #277	@ 0x115
 8005ffa:	484c      	ldr	r0, [pc, #304]	@ (800612c <HAL_TIM_Base_Init+0x22c>)
 8005ffc:	f7fc fb0e 	bl	800261c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006008:	d004      	beq.n	8006014 <HAL_TIM_Base_Init+0x114>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a3d      	ldr	r2, [pc, #244]	@ (8006104 <HAL_TIM_Base_Init+0x204>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d107      	bne.n	8006024 <HAL_TIM_Base_Init+0x124>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	2b00      	cmp	r3, #0
 800601a:	bf14      	ite	ne
 800601c:	2301      	movne	r3, #1
 800601e:	2300      	moveq	r3, #0
 8006020:	b2db      	uxtb	r3, r3
 8006022:	e00e      	b.n	8006042 <HAL_TIM_Base_Init+0x142>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d006      	beq.n	800603a <HAL_TIM_Base_Init+0x13a>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006034:	d201      	bcs.n	800603a <HAL_TIM_Base_Init+0x13a>
 8006036:	2301      	movs	r3, #1
 8006038:	e000      	b.n	800603c <HAL_TIM_Base_Init+0x13c>
 800603a:	2300      	movs	r3, #0
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d104      	bne.n	8006050 <HAL_TIM_Base_Init+0x150>
 8006046:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800604a:	4838      	ldr	r0, [pc, #224]	@ (800612c <HAL_TIM_Base_Init+0x22c>)
 800604c:	f7fc fae6 	bl	800261c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	699b      	ldr	r3, [r3, #24]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d008      	beq.n	800606a <HAL_TIM_Base_Init+0x16a>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	699b      	ldr	r3, [r3, #24]
 800605c:	2b80      	cmp	r3, #128	@ 0x80
 800605e:	d004      	beq.n	800606a <HAL_TIM_Base_Init+0x16a>
 8006060:	f240 1117 	movw	r1, #279	@ 0x117
 8006064:	4831      	ldr	r0, [pc, #196]	@ (800612c <HAL_TIM_Base_Init+0x22c>)
 8006066:	f7fc fad9 	bl	800261c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006070:	b2db      	uxtb	r3, r3
 8006072:	2b00      	cmp	r3, #0
 8006074:	d106      	bne.n	8006084 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f856 	bl	8006130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2202      	movs	r2, #2
 8006088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	3304      	adds	r3, #4
 8006094:	4619      	mov	r1, r3
 8006096:	4610      	mov	r0, r2
 8006098:	f000 fa32 	bl	8006500 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2201      	movs	r2, #1
 80060d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3708      	adds	r7, #8
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
 80060f6:	bf00      	nop
 80060f8:	40010000 	.word	0x40010000
 80060fc:	40000400 	.word	0x40000400
 8006100:	40000800 	.word	0x40000800
 8006104:	40000c00 	.word	0x40000c00
 8006108:	40001000 	.word	0x40001000
 800610c:	40001400 	.word	0x40001400
 8006110:	40010400 	.word	0x40010400
 8006114:	40014000 	.word	0x40014000
 8006118:	40014400 	.word	0x40014400
 800611c:	40014800 	.word	0x40014800
 8006120:	40001800 	.word	0x40001800
 8006124:	40001c00 	.word	0x40001c00
 8006128:	40002000 	.word	0x40002000
 800612c:	0800f0b8 	.word	0x0800f0b8

08006130 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a51      	ldr	r2, [pc, #324]	@ (8006298 <HAL_TIM_Base_Start_IT+0x154>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d045      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800615e:	d040      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a4d      	ldr	r2, [pc, #308]	@ (800629c <HAL_TIM_Base_Start_IT+0x158>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d03b      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a4c      	ldr	r2, [pc, #304]	@ (80062a0 <HAL_TIM_Base_Start_IT+0x15c>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d036      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a4a      	ldr	r2, [pc, #296]	@ (80062a4 <HAL_TIM_Base_Start_IT+0x160>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d031      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a49      	ldr	r2, [pc, #292]	@ (80062a8 <HAL_TIM_Base_Start_IT+0x164>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d02c      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a47      	ldr	r2, [pc, #284]	@ (80062ac <HAL_TIM_Base_Start_IT+0x168>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d027      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a46      	ldr	r2, [pc, #280]	@ (80062b0 <HAL_TIM_Base_Start_IT+0x16c>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d022      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a44      	ldr	r2, [pc, #272]	@ (80062b4 <HAL_TIM_Base_Start_IT+0x170>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d01d      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a43      	ldr	r2, [pc, #268]	@ (80062b8 <HAL_TIM_Base_Start_IT+0x174>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d018      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a41      	ldr	r2, [pc, #260]	@ (80062bc <HAL_TIM_Base_Start_IT+0x178>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d013      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a40      	ldr	r2, [pc, #256]	@ (80062c0 <HAL_TIM_Base_Start_IT+0x17c>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d00e      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a3e      	ldr	r2, [pc, #248]	@ (80062c4 <HAL_TIM_Base_Start_IT+0x180>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d009      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a3d      	ldr	r2, [pc, #244]	@ (80062c8 <HAL_TIM_Base_Start_IT+0x184>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d004      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x9e>
 80061d8:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 80061dc:	483b      	ldr	r0, [pc, #236]	@ (80062cc <HAL_TIM_Base_Start_IT+0x188>)
 80061de:	f7fc fa1d 	bl	800261c <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d001      	beq.n	80061f2 <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e04e      	b.n	8006290 <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2202      	movs	r2, #2
 80061f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68da      	ldr	r2, [r3, #12]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f042 0201 	orr.w	r2, r2, #1
 8006208:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a22      	ldr	r2, [pc, #136]	@ (8006298 <HAL_TIM_Base_Start_IT+0x154>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d022      	beq.n	800625a <HAL_TIM_Base_Start_IT+0x116>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800621c:	d01d      	beq.n	800625a <HAL_TIM_Base_Start_IT+0x116>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a1e      	ldr	r2, [pc, #120]	@ (800629c <HAL_TIM_Base_Start_IT+0x158>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d018      	beq.n	800625a <HAL_TIM_Base_Start_IT+0x116>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a1c      	ldr	r2, [pc, #112]	@ (80062a0 <HAL_TIM_Base_Start_IT+0x15c>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d013      	beq.n	800625a <HAL_TIM_Base_Start_IT+0x116>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a1b      	ldr	r2, [pc, #108]	@ (80062a4 <HAL_TIM_Base_Start_IT+0x160>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d00e      	beq.n	800625a <HAL_TIM_Base_Start_IT+0x116>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a1b      	ldr	r2, [pc, #108]	@ (80062b0 <HAL_TIM_Base_Start_IT+0x16c>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d009      	beq.n	800625a <HAL_TIM_Base_Start_IT+0x116>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a1a      	ldr	r2, [pc, #104]	@ (80062b4 <HAL_TIM_Base_Start_IT+0x170>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d004      	beq.n	800625a <HAL_TIM_Base_Start_IT+0x116>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a1a      	ldr	r2, [pc, #104]	@ (80062c0 <HAL_TIM_Base_Start_IT+0x17c>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d111      	bne.n	800627e <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f003 0307 	and.w	r3, r3, #7
 8006264:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2b06      	cmp	r3, #6
 800626a:	d010      	beq.n	800628e <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f042 0201 	orr.w	r2, r2, #1
 800627a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800627c:	e007      	b.n	800628e <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f042 0201 	orr.w	r2, r2, #1
 800628c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800628e:	2300      	movs	r3, #0
}
 8006290:	4618      	mov	r0, r3
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	40010000 	.word	0x40010000
 800629c:	40000400 	.word	0x40000400
 80062a0:	40000800 	.word	0x40000800
 80062a4:	40000c00 	.word	0x40000c00
 80062a8:	40001000 	.word	0x40001000
 80062ac:	40001400 	.word	0x40001400
 80062b0:	40010400 	.word	0x40010400
 80062b4:	40014000 	.word	0x40014000
 80062b8:	40014400 	.word	0x40014400
 80062bc:	40014800 	.word	0x40014800
 80062c0:	40001800 	.word	0x40001800
 80062c4:	40001c00 	.word	0x40001c00
 80062c8:	40002000 	.word	0x40002000
 80062cc:	0800f0b8 	.word	0x0800f0b8

080062d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f003 0302 	and.w	r3, r3, #2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d020      	beq.n	8006334 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f003 0302 	and.w	r3, r3, #2
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d01b      	beq.n	8006334 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f06f 0202 	mvn.w	r2, #2
 8006304:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	f003 0303 	and.w	r3, r3, #3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d003      	beq.n	8006322 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 f8d2 	bl	80064c4 <HAL_TIM_IC_CaptureCallback>
 8006320:	e005      	b.n	800632e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 f8c4 	bl	80064b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 f8d5 	bl	80064d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f003 0304 	and.w	r3, r3, #4
 800633a:	2b00      	cmp	r3, #0
 800633c:	d020      	beq.n	8006380 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f003 0304 	and.w	r3, r3, #4
 8006344:	2b00      	cmp	r3, #0
 8006346:	d01b      	beq.n	8006380 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f06f 0204 	mvn.w	r2, #4
 8006350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2202      	movs	r2, #2
 8006356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006362:	2b00      	cmp	r3, #0
 8006364:	d003      	beq.n	800636e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f8ac 	bl	80064c4 <HAL_TIM_IC_CaptureCallback>
 800636c:	e005      	b.n	800637a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f89e 	bl	80064b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 f8af 	bl	80064d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	f003 0308 	and.w	r3, r3, #8
 8006386:	2b00      	cmp	r3, #0
 8006388:	d020      	beq.n	80063cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f003 0308 	and.w	r3, r3, #8
 8006390:	2b00      	cmp	r3, #0
 8006392:	d01b      	beq.n	80063cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f06f 0208 	mvn.w	r2, #8
 800639c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2204      	movs	r2, #4
 80063a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d003      	beq.n	80063ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f886 	bl	80064c4 <HAL_TIM_IC_CaptureCallback>
 80063b8:	e005      	b.n	80063c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 f878 	bl	80064b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f889 	bl	80064d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	f003 0310 	and.w	r3, r3, #16
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d020      	beq.n	8006418 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f003 0310 	and.w	r3, r3, #16
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d01b      	beq.n	8006418 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f06f 0210 	mvn.w	r2, #16
 80063e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2208      	movs	r2, #8
 80063ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d003      	beq.n	8006406 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 f860 	bl	80064c4 <HAL_TIM_IC_CaptureCallback>
 8006404:	e005      	b.n	8006412 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f852 	bl	80064b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 f863 	bl	80064d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	f003 0301 	and.w	r3, r3, #1
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00c      	beq.n	800643c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	2b00      	cmp	r3, #0
 800642a:	d007      	beq.n	800643c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f06f 0201 	mvn.w	r2, #1
 8006434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f7fc f8d8 	bl	80025ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00c      	beq.n	8006460 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800644c:	2b00      	cmp	r3, #0
 800644e:	d007      	beq.n	8006460 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f906 	bl	800666c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00c      	beq.n	8006484 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006470:	2b00      	cmp	r3, #0
 8006472:	d007      	beq.n	8006484 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800647c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f834 	bl	80064ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	f003 0320 	and.w	r3, r3, #32
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00c      	beq.n	80064a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f003 0320 	and.w	r3, r3, #32
 8006494:	2b00      	cmp	r3, #0
 8006496:	d007      	beq.n	80064a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f06f 0220 	mvn.w	r2, #32
 80064a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f8d8 	bl	8006658 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064a8:	bf00      	nop
 80064aa:	3710      	adds	r7, #16
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a46      	ldr	r2, [pc, #280]	@ (800662c <TIM_Base_SetConfig+0x12c>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d013      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800651e:	d00f      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a43      	ldr	r2, [pc, #268]	@ (8006630 <TIM_Base_SetConfig+0x130>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d00b      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a42      	ldr	r2, [pc, #264]	@ (8006634 <TIM_Base_SetConfig+0x134>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d007      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a41      	ldr	r2, [pc, #260]	@ (8006638 <TIM_Base_SetConfig+0x138>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d003      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a40      	ldr	r2, [pc, #256]	@ (800663c <TIM_Base_SetConfig+0x13c>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d108      	bne.n	8006552 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a35      	ldr	r2, [pc, #212]	@ (800662c <TIM_Base_SetConfig+0x12c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d02b      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006560:	d027      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a32      	ldr	r2, [pc, #200]	@ (8006630 <TIM_Base_SetConfig+0x130>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d023      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a31      	ldr	r2, [pc, #196]	@ (8006634 <TIM_Base_SetConfig+0x134>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d01f      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a30      	ldr	r2, [pc, #192]	@ (8006638 <TIM_Base_SetConfig+0x138>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d01b      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a2f      	ldr	r2, [pc, #188]	@ (800663c <TIM_Base_SetConfig+0x13c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d017      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a2e      	ldr	r2, [pc, #184]	@ (8006640 <TIM_Base_SetConfig+0x140>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d013      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a2d      	ldr	r2, [pc, #180]	@ (8006644 <TIM_Base_SetConfig+0x144>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d00f      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a2c      	ldr	r2, [pc, #176]	@ (8006648 <TIM_Base_SetConfig+0x148>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d00b      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a2b      	ldr	r2, [pc, #172]	@ (800664c <TIM_Base_SetConfig+0x14c>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d007      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a2a      	ldr	r2, [pc, #168]	@ (8006650 <TIM_Base_SetConfig+0x150>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d003      	beq.n	80065b2 <TIM_Base_SetConfig+0xb2>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a29      	ldr	r2, [pc, #164]	@ (8006654 <TIM_Base_SetConfig+0x154>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d108      	bne.n	80065c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a10      	ldr	r2, [pc, #64]	@ (800662c <TIM_Base_SetConfig+0x12c>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d003      	beq.n	80065f8 <TIM_Base_SetConfig+0xf8>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a12      	ldr	r2, [pc, #72]	@ (800663c <TIM_Base_SetConfig+0x13c>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d103      	bne.n	8006600 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	691a      	ldr	r2, [r3, #16]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	f003 0301 	and.w	r3, r3, #1
 800660e:	2b01      	cmp	r3, #1
 8006610:	d105      	bne.n	800661e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	f023 0201 	bic.w	r2, r3, #1
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	611a      	str	r2, [r3, #16]
  }
}
 800661e:	bf00      	nop
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40010000 	.word	0x40010000
 8006630:	40000400 	.word	0x40000400
 8006634:	40000800 	.word	0x40000800
 8006638:	40000c00 	.word	0x40000c00
 800663c:	40010400 	.word	0x40010400
 8006640:	40014000 	.word	0x40014000
 8006644:	40014400 	.word	0x40014400
 8006648:	40014800 	.word	0x40014800
 800664c:	40001800 	.word	0x40001800
 8006650:	40001c00 	.word	0x40001c00
 8006654:	40002000 	.word	0x40002000

08006658 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d101      	bne.n	8006692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e0b7      	b.n	8006802 <HAL_UART_Init+0x182>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d031      	beq.n	80066fe <HAL_UART_Init+0x7e>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a5b      	ldr	r2, [pc, #364]	@ (800680c <HAL_UART_Init+0x18c>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d013      	beq.n	80066cc <HAL_UART_Init+0x4c>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a59      	ldr	r2, [pc, #356]	@ (8006810 <HAL_UART_Init+0x190>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d00e      	beq.n	80066cc <HAL_UART_Init+0x4c>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a58      	ldr	r2, [pc, #352]	@ (8006814 <HAL_UART_Init+0x194>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d009      	beq.n	80066cc <HAL_UART_Init+0x4c>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a56      	ldr	r2, [pc, #344]	@ (8006818 <HAL_UART_Init+0x198>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d004      	beq.n	80066cc <HAL_UART_Init+0x4c>
 80066c2:	f240 1173 	movw	r1, #371	@ 0x173
 80066c6:	4855      	ldr	r0, [pc, #340]	@ (800681c <HAL_UART_Init+0x19c>)
 80066c8:	f7fb ffa8 	bl	800261c <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	699b      	ldr	r3, [r3, #24]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d037      	beq.n	8006744 <HAL_UART_Init+0xc4>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066dc:	d032      	beq.n	8006744 <HAL_UART_Init+0xc4>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066e6:	d02d      	beq.n	8006744 <HAL_UART_Init+0xc4>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066f0:	d028      	beq.n	8006744 <HAL_UART_Init+0xc4>
 80066f2:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 80066f6:	4849      	ldr	r0, [pc, #292]	@ (800681c <HAL_UART_Init+0x19c>)
 80066f8:	f7fb ff90 	bl	800261c <assert_failed>
 80066fc:	e022      	b.n	8006744 <HAL_UART_Init+0xc4>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a42      	ldr	r2, [pc, #264]	@ (800680c <HAL_UART_Init+0x18c>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d01d      	beq.n	8006744 <HAL_UART_Init+0xc4>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a40      	ldr	r2, [pc, #256]	@ (8006810 <HAL_UART_Init+0x190>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d018      	beq.n	8006744 <HAL_UART_Init+0xc4>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a3f      	ldr	r2, [pc, #252]	@ (8006814 <HAL_UART_Init+0x194>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d013      	beq.n	8006744 <HAL_UART_Init+0xc4>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a3f      	ldr	r2, [pc, #252]	@ (8006820 <HAL_UART_Init+0x1a0>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d00e      	beq.n	8006744 <HAL_UART_Init+0xc4>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a3e      	ldr	r2, [pc, #248]	@ (8006824 <HAL_UART_Init+0x1a4>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d009      	beq.n	8006744 <HAL_UART_Init+0xc4>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a38      	ldr	r2, [pc, #224]	@ (8006818 <HAL_UART_Init+0x198>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d004      	beq.n	8006744 <HAL_UART_Init+0xc4>
 800673a:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 800673e:	4837      	ldr	r0, [pc, #220]	@ (800681c <HAL_UART_Init+0x19c>)
 8006740:	f7fb ff6c 	bl	800261c <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d009      	beq.n	8006760 <HAL_UART_Init+0xe0>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006754:	d004      	beq.n	8006760 <HAL_UART_Init+0xe0>
 8006756:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 800675a:	4830      	ldr	r0, [pc, #192]	@ (800681c <HAL_UART_Init+0x19c>)
 800675c:	f7fb ff5e 	bl	800261c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	69db      	ldr	r3, [r3, #28]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d009      	beq.n	800677c <HAL_UART_Init+0xfc>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	69db      	ldr	r3, [r3, #28]
 800676c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006770:	d004      	beq.n	800677c <HAL_UART_Init+0xfc>
 8006772:	f240 117b 	movw	r1, #379	@ 0x17b
 8006776:	4829      	ldr	r0, [pc, #164]	@ (800681c <HAL_UART_Init+0x19c>)
 8006778:	f7fb ff50 	bl	800261c <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b00      	cmp	r3, #0
 8006786:	d106      	bne.n	8006796 <HAL_UART_Init+0x116>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f7fc f90b 	bl	80029ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2224      	movs	r2, #36	@ 0x24
 800679a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68da      	ldr	r2, [r3, #12]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80067ac:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 fa18 	bl	8006be4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	691a      	ldr	r2, [r3, #16]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80067c2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	695a      	ldr	r2, [r3, #20]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80067d2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80067e2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2220      	movs	r2, #32
 80067ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3708      	adds	r7, #8
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop
 800680c:	40011000 	.word	0x40011000
 8006810:	40004400 	.word	0x40004400
 8006814:	40004800 	.word	0x40004800
 8006818:	40011400 	.word	0x40011400
 800681c:	0800f0f0 	.word	0x0800f0f0
 8006820:	40004c00 	.word	0x40004c00
 8006824:	40005000 	.word	0x40005000

08006828 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b08a      	sub	sp, #40	@ 0x28
 800682c:	af02      	add	r7, sp, #8
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	603b      	str	r3, [r7, #0]
 8006834:	4613      	mov	r3, r2
 8006836:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006838:	2300      	movs	r3, #0
 800683a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006842:	b2db      	uxtb	r3, r3
 8006844:	2b20      	cmp	r3, #32
 8006846:	d175      	bne.n	8006934 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <HAL_UART_Transmit+0x2c>
 800684e:	88fb      	ldrh	r3, [r7, #6]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d101      	bne.n	8006858 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e06e      	b.n	8006936 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2221      	movs	r2, #33	@ 0x21
 8006862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006866:	f7fc fa8d 	bl	8002d84 <HAL_GetTick>
 800686a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	88fa      	ldrh	r2, [r7, #6]
 8006870:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	88fa      	ldrh	r2, [r7, #6]
 8006876:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006880:	d108      	bne.n	8006894 <HAL_UART_Transmit+0x6c>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d104      	bne.n	8006894 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800688a:	2300      	movs	r3, #0
 800688c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	61bb      	str	r3, [r7, #24]
 8006892:	e003      	b.n	800689c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006898:	2300      	movs	r3, #0
 800689a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800689c:	e02e      	b.n	80068fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	9300      	str	r3, [sp, #0]
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	2200      	movs	r2, #0
 80068a6:	2180      	movs	r1, #128	@ 0x80
 80068a8:	68f8      	ldr	r0, [r7, #12]
 80068aa:	f000 f8df 	bl	8006a6c <UART_WaitOnFlagUntilTimeout>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d005      	beq.n	80068c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2220      	movs	r2, #32
 80068b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80068bc:	2303      	movs	r3, #3
 80068be:	e03a      	b.n	8006936 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80068c0:	69fb      	ldr	r3, [r7, #28]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d10b      	bne.n	80068de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	881b      	ldrh	r3, [r3, #0]
 80068ca:	461a      	mov	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	3302      	adds	r3, #2
 80068da:	61bb      	str	r3, [r7, #24]
 80068dc:	e007      	b.n	80068ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	781a      	ldrb	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	3301      	adds	r3, #1
 80068ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	3b01      	subs	r3, #1
 80068f6:	b29a      	uxth	r2, r3
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006900:	b29b      	uxth	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1cb      	bne.n	800689e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	2200      	movs	r2, #0
 800690e:	2140      	movs	r1, #64	@ 0x40
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f000 f8ab 	bl	8006a6c <UART_WaitOnFlagUntilTimeout>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d005      	beq.n	8006928 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2220      	movs	r2, #32
 8006920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e006      	b.n	8006936 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2220      	movs	r2, #32
 800692c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006930:	2300      	movs	r3, #0
 8006932:	e000      	b.n	8006936 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006934:	2302      	movs	r3, #2
  }
}
 8006936:	4618      	mov	r0, r3
 8006938:	3720      	adds	r7, #32
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}

0800693e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800693e:	b580      	push	{r7, lr}
 8006940:	b08a      	sub	sp, #40	@ 0x28
 8006942:	af02      	add	r7, sp, #8
 8006944:	60f8      	str	r0, [r7, #12]
 8006946:	60b9      	str	r1, [r7, #8]
 8006948:	603b      	str	r3, [r7, #0]
 800694a:	4613      	mov	r3, r2
 800694c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800694e:	2300      	movs	r3, #0
 8006950:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b20      	cmp	r3, #32
 800695c:	f040 8081 	bne.w	8006a62 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d002      	beq.n	800696c <HAL_UART_Receive+0x2e>
 8006966:	88fb      	ldrh	r3, [r7, #6]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d101      	bne.n	8006970 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e079      	b.n	8006a64 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2200      	movs	r2, #0
 8006974:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2222      	movs	r2, #34	@ 0x22
 800697a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006984:	f7fc f9fe 	bl	8002d84 <HAL_GetTick>
 8006988:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	88fa      	ldrh	r2, [r7, #6]
 800698e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	88fa      	ldrh	r2, [r7, #6]
 8006994:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800699e:	d108      	bne.n	80069b2 <HAL_UART_Receive+0x74>
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	691b      	ldr	r3, [r3, #16]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d104      	bne.n	80069b2 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80069a8:	2300      	movs	r3, #0
 80069aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	61bb      	str	r3, [r7, #24]
 80069b0:	e003      	b.n	80069ba <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069b6:	2300      	movs	r3, #0
 80069b8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80069ba:	e047      	b.n	8006a4c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	2200      	movs	r2, #0
 80069c4:	2120      	movs	r1, #32
 80069c6:	68f8      	ldr	r0, [r7, #12]
 80069c8:	f000 f850 	bl	8006a6c <UART_WaitOnFlagUntilTimeout>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d005      	beq.n	80069de <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e042      	b.n	8006a64 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d10c      	bne.n	80069fe <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069f0:	b29a      	uxth	r2, r3
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	3302      	adds	r3, #2
 80069fa:	61bb      	str	r3, [r7, #24]
 80069fc:	e01f      	b.n	8006a3e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a06:	d007      	beq.n	8006a18 <HAL_UART_Receive+0xda>
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d10a      	bne.n	8006a26 <HAL_UART_Receive+0xe8>
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d106      	bne.n	8006a26 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	b2da      	uxtb	r2, r3
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	701a      	strb	r2, [r3, #0]
 8006a24:	e008      	b.n	8006a38 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	3301      	adds	r3, #1
 8006a3c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	3b01      	subs	r3, #1
 8006a46:	b29a      	uxth	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1b2      	bne.n	80069bc <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2220      	movs	r2, #32
 8006a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e000      	b.n	8006a64 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006a62:	2302      	movs	r3, #2
  }
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3720      	adds	r7, #32
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	603b      	str	r3, [r7, #0]
 8006a78:	4613      	mov	r3, r2
 8006a7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a7c:	e03b      	b.n	8006af6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a7e:	6a3b      	ldr	r3, [r7, #32]
 8006a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a84:	d037      	beq.n	8006af6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a86:	f7fc f97d 	bl	8002d84 <HAL_GetTick>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	6a3a      	ldr	r2, [r7, #32]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d302      	bcc.n	8006a9c <UART_WaitOnFlagUntilTimeout+0x30>
 8006a96:	6a3b      	ldr	r3, [r7, #32]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e03a      	b.n	8006b16 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	f003 0304 	and.w	r3, r3, #4
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d023      	beq.n	8006af6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	2b80      	cmp	r3, #128	@ 0x80
 8006ab2:	d020      	beq.n	8006af6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	2b40      	cmp	r3, #64	@ 0x40
 8006ab8:	d01d      	beq.n	8006af6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0308 	and.w	r3, r3, #8
 8006ac4:	2b08      	cmp	r3, #8
 8006ac6:	d116      	bne.n	8006af6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006ac8:	2300      	movs	r3, #0
 8006aca:	617b      	str	r3, [r7, #20]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	617b      	str	r3, [r7, #20]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	617b      	str	r3, [r7, #20]
 8006adc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 f81d 	bl	8006b1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2208      	movs	r2, #8
 8006ae8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e00f      	b.n	8006b16 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	4013      	ands	r3, r2
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	bf0c      	ite	eq
 8006b06:	2301      	moveq	r3, #1
 8006b08:	2300      	movne	r3, #0
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	79fb      	ldrb	r3, [r7, #7]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d0b4      	beq.n	8006a7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3718      	adds	r7, #24
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b1e:	b480      	push	{r7}
 8006b20:	b095      	sub	sp, #84	@ 0x54
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	330c      	adds	r3, #12
 8006b2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b30:	e853 3f00 	ldrex	r3, [r3]
 8006b34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	330c      	adds	r3, #12
 8006b44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b46:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b4e:	e841 2300 	strex	r3, r2, [r1]
 8006b52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1e5      	bne.n	8006b26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	3314      	adds	r3, #20
 8006b60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b62:	6a3b      	ldr	r3, [r7, #32]
 8006b64:	e853 3f00 	ldrex	r3, [r3]
 8006b68:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	f023 0301 	bic.w	r3, r3, #1
 8006b70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	3314      	adds	r3, #20
 8006b78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b82:	e841 2300 	strex	r3, r2, [r1]
 8006b86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1e5      	bne.n	8006b5a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d119      	bne.n	8006bca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	e853 3f00 	ldrex	r3, [r3]
 8006ba4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	f023 0310 	bic.w	r3, r3, #16
 8006bac:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	330c      	adds	r3, #12
 8006bb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bb6:	61ba      	str	r2, [r7, #24]
 8006bb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bba:	6979      	ldr	r1, [r7, #20]
 8006bbc:	69ba      	ldr	r2, [r7, #24]
 8006bbe:	e841 2300 	strex	r3, r2, [r1]
 8006bc2:	613b      	str	r3, [r7, #16]
   return(result);
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1e5      	bne.n	8006b96 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2220      	movs	r2, #32
 8006bce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006bd8:	bf00      	nop
 8006bda:	3754      	adds	r7, #84	@ 0x54
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006be4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006be8:	b0c0      	sub	sp, #256	@ 0x100
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8006bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf4:	685a      	ldr	r2, [r3, #4]
 8006bf6:	4bcf      	ldr	r3, [pc, #828]	@ (8006f34 <UART_SetConfig+0x350>)
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d904      	bls.n	8006c06 <UART_SetConfig+0x22>
 8006bfc:	f640 6175 	movw	r1, #3701	@ 0xe75
 8006c00:	48cd      	ldr	r0, [pc, #820]	@ (8006f38 <UART_SetConfig+0x354>)
 8006c02:	f7fb fd0b 	bl	800261c <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8006c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00a      	beq.n	8006c26 <UART_SetConfig+0x42>
 8006c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c1a:	d004      	beq.n	8006c26 <UART_SetConfig+0x42>
 8006c1c:	f640 6176 	movw	r1, #3702	@ 0xe76
 8006c20:	48c5      	ldr	r0, [pc, #788]	@ (8006f38 <UART_SetConfig+0x354>)
 8006c22:	f7fb fcfb 	bl	800261c <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8006c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d010      	beq.n	8006c52 <UART_SetConfig+0x6e>
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c3a:	d00a      	beq.n	8006c52 <UART_SetConfig+0x6e>
 8006c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006c46:	d004      	beq.n	8006c52 <UART_SetConfig+0x6e>
 8006c48:	f640 6177 	movw	r1, #3703	@ 0xe77
 8006c4c:	48ba      	ldr	r0, [pc, #744]	@ (8006f38 <UART_SetConfig+0x354>)
 8006c4e:	f7fb fce5 	bl	800261c <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8006c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c56:	695a      	ldr	r2, [r3, #20]
 8006c58:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8006c5c:	4013      	ands	r3, r2
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d104      	bne.n	8006c6c <UART_SetConfig+0x88>
 8006c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c66:	695b      	ldr	r3, [r3, #20]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d104      	bne.n	8006c76 <UART_SetConfig+0x92>
 8006c6c:	f640 6178 	movw	r1, #3704	@ 0xe78
 8006c70:	48b1      	ldr	r0, [pc, #708]	@ (8006f38 <UART_SetConfig+0x354>)
 8006c72:	f7fb fcd3 	bl	800261c <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c86:	68d9      	ldr	r1, [r3, #12]
 8006c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	ea40 0301 	orr.w	r3, r0, r1
 8006c92:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c98:	689a      	ldr	r2, [r3, #8]
 8006c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	431a      	orrs	r2, r3
 8006ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	431a      	orrs	r2, r3
 8006caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cae:	69db      	ldr	r3, [r3, #28]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006cc2:	f021 010c 	bic.w	r1, r1, #12
 8006cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006cd0:	430b      	orrs	r3, r1
 8006cd2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ce4:	6999      	ldr	r1, [r3, #24]
 8006ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	ea40 0301 	orr.w	r3, r0, r1
 8006cf0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	4b90      	ldr	r3, [pc, #576]	@ (8006f3c <UART_SetConfig+0x358>)
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d005      	beq.n	8006d0a <UART_SetConfig+0x126>
 8006cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	4b8e      	ldr	r3, [pc, #568]	@ (8006f40 <UART_SetConfig+0x35c>)
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d104      	bne.n	8006d14 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d0a:	f7ff f8b3 	bl	8005e74 <HAL_RCC_GetPCLK2Freq>
 8006d0e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006d12:	e003      	b.n	8006d1c <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d14:	f7ff f89a 	bl	8005e4c <HAL_RCC_GetPCLK1Freq>
 8006d18:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d20:	69db      	ldr	r3, [r3, #28]
 8006d22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d26:	f040 810f 	bne.w	8006f48 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d34:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006d38:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006d3c:	4622      	mov	r2, r4
 8006d3e:	462b      	mov	r3, r5
 8006d40:	1891      	adds	r1, r2, r2
 8006d42:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006d44:	415b      	adcs	r3, r3
 8006d46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d48:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006d4c:	4621      	mov	r1, r4
 8006d4e:	eb12 0801 	adds.w	r8, r2, r1
 8006d52:	4629      	mov	r1, r5
 8006d54:	eb43 0901 	adc.w	r9, r3, r1
 8006d58:	f04f 0200 	mov.w	r2, #0
 8006d5c:	f04f 0300 	mov.w	r3, #0
 8006d60:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d64:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d68:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d6c:	4690      	mov	r8, r2
 8006d6e:	4699      	mov	r9, r3
 8006d70:	4623      	mov	r3, r4
 8006d72:	eb18 0303 	adds.w	r3, r8, r3
 8006d76:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d7a:	462b      	mov	r3, r5
 8006d7c:	eb49 0303 	adc.w	r3, r9, r3
 8006d80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d90:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d94:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d98:	460b      	mov	r3, r1
 8006d9a:	18db      	adds	r3, r3, r3
 8006d9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d9e:	4613      	mov	r3, r2
 8006da0:	eb42 0303 	adc.w	r3, r2, r3
 8006da4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006da6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006daa:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006dae:	f7f9 fff3 	bl	8000d98 <__aeabi_uldivmod>
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	4b63      	ldr	r3, [pc, #396]	@ (8006f44 <UART_SetConfig+0x360>)
 8006db8:	fba3 2302 	umull	r2, r3, r3, r2
 8006dbc:	095b      	lsrs	r3, r3, #5
 8006dbe:	011c      	lsls	r4, r3, #4
 8006dc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006dca:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006dce:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006dd2:	4642      	mov	r2, r8
 8006dd4:	464b      	mov	r3, r9
 8006dd6:	1891      	adds	r1, r2, r2
 8006dd8:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006dda:	415b      	adcs	r3, r3
 8006ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dde:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006de2:	4641      	mov	r1, r8
 8006de4:	eb12 0a01 	adds.w	sl, r2, r1
 8006de8:	4649      	mov	r1, r9
 8006dea:	eb43 0b01 	adc.w	fp, r3, r1
 8006dee:	f04f 0200 	mov.w	r2, #0
 8006df2:	f04f 0300 	mov.w	r3, #0
 8006df6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006dfa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006dfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e02:	4692      	mov	sl, r2
 8006e04:	469b      	mov	fp, r3
 8006e06:	4643      	mov	r3, r8
 8006e08:	eb1a 0303 	adds.w	r3, sl, r3
 8006e0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e10:	464b      	mov	r3, r9
 8006e12:	eb4b 0303 	adc.w	r3, fp, r3
 8006e16:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e26:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006e2a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006e2e:	460b      	mov	r3, r1
 8006e30:	18db      	adds	r3, r3, r3
 8006e32:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e34:	4613      	mov	r3, r2
 8006e36:	eb42 0303 	adc.w	r3, r2, r3
 8006e3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e3c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006e40:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006e44:	f7f9 ffa8 	bl	8000d98 <__aeabi_uldivmod>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	4611      	mov	r1, r2
 8006e4e:	4b3d      	ldr	r3, [pc, #244]	@ (8006f44 <UART_SetConfig+0x360>)
 8006e50:	fba3 2301 	umull	r2, r3, r3, r1
 8006e54:	095b      	lsrs	r3, r3, #5
 8006e56:	2264      	movs	r2, #100	@ 0x64
 8006e58:	fb02 f303 	mul.w	r3, r2, r3
 8006e5c:	1acb      	subs	r3, r1, r3
 8006e5e:	00db      	lsls	r3, r3, #3
 8006e60:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006e64:	4b37      	ldr	r3, [pc, #220]	@ (8006f44 <UART_SetConfig+0x360>)
 8006e66:	fba3 2302 	umull	r2, r3, r3, r2
 8006e6a:	095b      	lsrs	r3, r3, #5
 8006e6c:	005b      	lsls	r3, r3, #1
 8006e6e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e72:	441c      	add	r4, r3
 8006e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e7e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e82:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e86:	4642      	mov	r2, r8
 8006e88:	464b      	mov	r3, r9
 8006e8a:	1891      	adds	r1, r2, r2
 8006e8c:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e8e:	415b      	adcs	r3, r3
 8006e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e92:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e96:	4641      	mov	r1, r8
 8006e98:	1851      	adds	r1, r2, r1
 8006e9a:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e9c:	4649      	mov	r1, r9
 8006e9e:	414b      	adcs	r3, r1
 8006ea0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ea2:	f04f 0200 	mov.w	r2, #0
 8006ea6:	f04f 0300 	mov.w	r3, #0
 8006eaa:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006eae:	4659      	mov	r1, fp
 8006eb0:	00cb      	lsls	r3, r1, #3
 8006eb2:	4651      	mov	r1, sl
 8006eb4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006eb8:	4651      	mov	r1, sl
 8006eba:	00ca      	lsls	r2, r1, #3
 8006ebc:	4610      	mov	r0, r2
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	4642      	mov	r2, r8
 8006ec4:	189b      	adds	r3, r3, r2
 8006ec6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006eca:	464b      	mov	r3, r9
 8006ecc:	460a      	mov	r2, r1
 8006ece:	eb42 0303 	adc.w	r3, r2, r3
 8006ed2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ee2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006ee6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006eea:	460b      	mov	r3, r1
 8006eec:	18db      	adds	r3, r3, r3
 8006eee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	eb42 0303 	adc.w	r3, r2, r3
 8006ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ef8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006efc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006f00:	f7f9 ff4a 	bl	8000d98 <__aeabi_uldivmod>
 8006f04:	4602      	mov	r2, r0
 8006f06:	460b      	mov	r3, r1
 8006f08:	4b0e      	ldr	r3, [pc, #56]	@ (8006f44 <UART_SetConfig+0x360>)
 8006f0a:	fba3 1302 	umull	r1, r3, r3, r2
 8006f0e:	095b      	lsrs	r3, r3, #5
 8006f10:	2164      	movs	r1, #100	@ 0x64
 8006f12:	fb01 f303 	mul.w	r3, r1, r3
 8006f16:	1ad3      	subs	r3, r2, r3
 8006f18:	00db      	lsls	r3, r3, #3
 8006f1a:	3332      	adds	r3, #50	@ 0x32
 8006f1c:	4a09      	ldr	r2, [pc, #36]	@ (8006f44 <UART_SetConfig+0x360>)
 8006f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f22:	095b      	lsrs	r3, r3, #5
 8006f24:	f003 0207 	and.w	r2, r3, #7
 8006f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4422      	add	r2, r4
 8006f30:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f32:	e109      	b.n	8007148 <UART_SetConfig+0x564>
 8006f34:	00a037a0 	.word	0x00a037a0
 8006f38:	0800f0f0 	.word	0x0800f0f0
 8006f3c:	40011000 	.word	0x40011000
 8006f40:	40011400 	.word	0x40011400
 8006f44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006f56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006f5a:	4642      	mov	r2, r8
 8006f5c:	464b      	mov	r3, r9
 8006f5e:	1891      	adds	r1, r2, r2
 8006f60:	6239      	str	r1, [r7, #32]
 8006f62:	415b      	adcs	r3, r3
 8006f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f6a:	4641      	mov	r1, r8
 8006f6c:	1854      	adds	r4, r2, r1
 8006f6e:	4649      	mov	r1, r9
 8006f70:	eb43 0501 	adc.w	r5, r3, r1
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	00eb      	lsls	r3, r5, #3
 8006f7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f82:	00e2      	lsls	r2, r4, #3
 8006f84:	4614      	mov	r4, r2
 8006f86:	461d      	mov	r5, r3
 8006f88:	4643      	mov	r3, r8
 8006f8a:	18e3      	adds	r3, r4, r3
 8006f8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f90:	464b      	mov	r3, r9
 8006f92:	eb45 0303 	adc.w	r3, r5, r3
 8006f96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006fa6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006faa:	f04f 0200 	mov.w	r2, #0
 8006fae:	f04f 0300 	mov.w	r3, #0
 8006fb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	008b      	lsls	r3, r1, #2
 8006fba:	4621      	mov	r1, r4
 8006fbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fc0:	4621      	mov	r1, r4
 8006fc2:	008a      	lsls	r2, r1, #2
 8006fc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006fc8:	f7f9 fee6 	bl	8000d98 <__aeabi_uldivmod>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4b60      	ldr	r3, [pc, #384]	@ (8007154 <UART_SetConfig+0x570>)
 8006fd2:	fba3 2302 	umull	r2, r3, r3, r2
 8006fd6:	095b      	lsrs	r3, r3, #5
 8006fd8:	011c      	lsls	r4, r3, #4
 8006fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fe4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006fe8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006fec:	4642      	mov	r2, r8
 8006fee:	464b      	mov	r3, r9
 8006ff0:	1891      	adds	r1, r2, r2
 8006ff2:	61b9      	str	r1, [r7, #24]
 8006ff4:	415b      	adcs	r3, r3
 8006ff6:	61fb      	str	r3, [r7, #28]
 8006ff8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ffc:	4641      	mov	r1, r8
 8006ffe:	1851      	adds	r1, r2, r1
 8007000:	6139      	str	r1, [r7, #16]
 8007002:	4649      	mov	r1, r9
 8007004:	414b      	adcs	r3, r1
 8007006:	617b      	str	r3, [r7, #20]
 8007008:	f04f 0200 	mov.w	r2, #0
 800700c:	f04f 0300 	mov.w	r3, #0
 8007010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007014:	4659      	mov	r1, fp
 8007016:	00cb      	lsls	r3, r1, #3
 8007018:	4651      	mov	r1, sl
 800701a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800701e:	4651      	mov	r1, sl
 8007020:	00ca      	lsls	r2, r1, #3
 8007022:	4610      	mov	r0, r2
 8007024:	4619      	mov	r1, r3
 8007026:	4603      	mov	r3, r0
 8007028:	4642      	mov	r2, r8
 800702a:	189b      	adds	r3, r3, r2
 800702c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007030:	464b      	mov	r3, r9
 8007032:	460a      	mov	r2, r1
 8007034:	eb42 0303 	adc.w	r3, r2, r3
 8007038:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800703c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007046:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007048:	f04f 0200 	mov.w	r2, #0
 800704c:	f04f 0300 	mov.w	r3, #0
 8007050:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007054:	4649      	mov	r1, r9
 8007056:	008b      	lsls	r3, r1, #2
 8007058:	4641      	mov	r1, r8
 800705a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800705e:	4641      	mov	r1, r8
 8007060:	008a      	lsls	r2, r1, #2
 8007062:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007066:	f7f9 fe97 	bl	8000d98 <__aeabi_uldivmod>
 800706a:	4602      	mov	r2, r0
 800706c:	460b      	mov	r3, r1
 800706e:	4611      	mov	r1, r2
 8007070:	4b38      	ldr	r3, [pc, #224]	@ (8007154 <UART_SetConfig+0x570>)
 8007072:	fba3 2301 	umull	r2, r3, r3, r1
 8007076:	095b      	lsrs	r3, r3, #5
 8007078:	2264      	movs	r2, #100	@ 0x64
 800707a:	fb02 f303 	mul.w	r3, r2, r3
 800707e:	1acb      	subs	r3, r1, r3
 8007080:	011b      	lsls	r3, r3, #4
 8007082:	3332      	adds	r3, #50	@ 0x32
 8007084:	4a33      	ldr	r2, [pc, #204]	@ (8007154 <UART_SetConfig+0x570>)
 8007086:	fba2 2303 	umull	r2, r3, r2, r3
 800708a:	095b      	lsrs	r3, r3, #5
 800708c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007090:	441c      	add	r4, r3
 8007092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007096:	2200      	movs	r2, #0
 8007098:	673b      	str	r3, [r7, #112]	@ 0x70
 800709a:	677a      	str	r2, [r7, #116]	@ 0x74
 800709c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80070a0:	4642      	mov	r2, r8
 80070a2:	464b      	mov	r3, r9
 80070a4:	1891      	adds	r1, r2, r2
 80070a6:	60b9      	str	r1, [r7, #8]
 80070a8:	415b      	adcs	r3, r3
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070b0:	4641      	mov	r1, r8
 80070b2:	1851      	adds	r1, r2, r1
 80070b4:	6039      	str	r1, [r7, #0]
 80070b6:	4649      	mov	r1, r9
 80070b8:	414b      	adcs	r3, r1
 80070ba:	607b      	str	r3, [r7, #4]
 80070bc:	f04f 0200 	mov.w	r2, #0
 80070c0:	f04f 0300 	mov.w	r3, #0
 80070c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80070c8:	4659      	mov	r1, fp
 80070ca:	00cb      	lsls	r3, r1, #3
 80070cc:	4651      	mov	r1, sl
 80070ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070d2:	4651      	mov	r1, sl
 80070d4:	00ca      	lsls	r2, r1, #3
 80070d6:	4610      	mov	r0, r2
 80070d8:	4619      	mov	r1, r3
 80070da:	4603      	mov	r3, r0
 80070dc:	4642      	mov	r2, r8
 80070de:	189b      	adds	r3, r3, r2
 80070e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070e2:	464b      	mov	r3, r9
 80070e4:	460a      	mov	r2, r1
 80070e6:	eb42 0303 	adc.w	r3, r2, r3
 80070ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80070ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80070f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80070f8:	f04f 0200 	mov.w	r2, #0
 80070fc:	f04f 0300 	mov.w	r3, #0
 8007100:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007104:	4649      	mov	r1, r9
 8007106:	008b      	lsls	r3, r1, #2
 8007108:	4641      	mov	r1, r8
 800710a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800710e:	4641      	mov	r1, r8
 8007110:	008a      	lsls	r2, r1, #2
 8007112:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007116:	f7f9 fe3f 	bl	8000d98 <__aeabi_uldivmod>
 800711a:	4602      	mov	r2, r0
 800711c:	460b      	mov	r3, r1
 800711e:	4b0d      	ldr	r3, [pc, #52]	@ (8007154 <UART_SetConfig+0x570>)
 8007120:	fba3 1302 	umull	r1, r3, r3, r2
 8007124:	095b      	lsrs	r3, r3, #5
 8007126:	2164      	movs	r1, #100	@ 0x64
 8007128:	fb01 f303 	mul.w	r3, r1, r3
 800712c:	1ad3      	subs	r3, r2, r3
 800712e:	011b      	lsls	r3, r3, #4
 8007130:	3332      	adds	r3, #50	@ 0x32
 8007132:	4a08      	ldr	r2, [pc, #32]	@ (8007154 <UART_SetConfig+0x570>)
 8007134:	fba2 2303 	umull	r2, r3, r2, r3
 8007138:	095b      	lsrs	r3, r3, #5
 800713a:	f003 020f 	and.w	r2, r3, #15
 800713e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4422      	add	r2, r4
 8007146:	609a      	str	r2, [r3, #8]
}
 8007148:	bf00      	nop
 800714a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800714e:	46bd      	mov	sp, r7
 8007150:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007154:	51eb851f 	.word	0x51eb851f

08007158 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f103 0208 	add.w	r2, r3, #8
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f04f 32ff 	mov.w	r2, #4294967295
 8007170:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f103 0208 	add.w	r2, r3, #8
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f103 0208 	add.w	r2, r3, #8
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800718c:	bf00      	nop
 800718e:	370c      	adds	r7, #12
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80071a6:	bf00      	nop
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr

080071b2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80071b2:	b480      	push	{r7}
 80071b4:	b085      	sub	sp, #20
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
 80071ba:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c8:	d103      	bne.n	80071d2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	60fb      	str	r3, [r7, #12]
 80071d0:	e00c      	b.n	80071ec <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	3308      	adds	r3, #8
 80071d6:	60fb      	str	r3, [r7, #12]
 80071d8:	e002      	b.n	80071e0 <vListInsert+0x2e>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	60fb      	str	r3, [r7, #12]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d2f6      	bcs.n	80071da <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	685a      	ldr	r2, [r3, #4]
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	683a      	ldr	r2, [r7, #0]
 80071fa:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	68fa      	ldr	r2, [r7, #12]
 8007200:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	683a      	ldr	r2, [r7, #0]
 8007206:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	601a      	str	r2, [r3, #0]
}
 8007218:	bf00      	nop
 800721a:	3714      	adds	r7, #20
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	6892      	ldr	r2, [r2, #8]
 800723a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	6852      	ldr	r2, [r2, #4]
 8007244:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	429a      	cmp	r2, r3
 800724e:	d103      	bne.n	8007258 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	689a      	ldr	r2, [r3, #8]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	1e5a      	subs	r2, r3, #1
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
}
 800726c:	4618      	mov	r0, r3
 800726e:	3714      	adds	r7, #20
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b086      	sub	sp, #24
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8007282:	2301      	movs	r3, #1
 8007284:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d10b      	bne.n	80072a8 <xQueueGenericReset+0x30>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8007290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007294:	f383 8811 	msr	BASEPRI, r3
 8007298:	f3bf 8f6f 	isb	sy
 800729c:	f3bf 8f4f 	dsb	sy
 80072a0:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80072a2:	bf00      	nop
 80072a4:	bf00      	nop
 80072a6:	e7fd      	b.n	80072a4 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d05d      	beq.n	800736a <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d059      	beq.n	800736a <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072be:	2100      	movs	r1, #0
 80072c0:	fba3 2302 	umull	r2, r3, r3, r2
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d000      	beq.n	80072ca <xQueueGenericReset+0x52>
 80072c8:	2101      	movs	r1, #1
 80072ca:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d14c      	bne.n	800736a <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80072d0:	f001 feac 	bl	800902c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072dc:	6939      	ldr	r1, [r7, #16]
 80072de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80072e0:	fb01 f303 	mul.w	r3, r1, r3
 80072e4:	441a      	add	r2, r3
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	2200      	movs	r2, #0
 80072ee:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007300:	3b01      	subs	r3, #1
 8007302:	6939      	ldr	r1, [r7, #16]
 8007304:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007306:	fb01 f303 	mul.w	r3, r1, r3
 800730a:	441a      	add	r2, r3
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	22ff      	movs	r2, #255	@ 0xff
 8007314:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	22ff      	movs	r2, #255	@ 0xff
 800731c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d114      	bne.n	8007350 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d01a      	beq.n	8007364 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	3310      	adds	r3, #16
 8007332:	4618      	mov	r0, r3
 8007334:	f001 f892 	bl	800845c <xTaskRemoveFromEventList>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d012      	beq.n	8007364 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800733e:	4b16      	ldr	r3, [pc, #88]	@ (8007398 <xQueueGenericReset+0x120>)
 8007340:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007344:	601a      	str	r2, [r3, #0]
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	f3bf 8f6f 	isb	sy
 800734e:	e009      	b.n	8007364 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	3310      	adds	r3, #16
 8007354:	4618      	mov	r0, r3
 8007356:	f7ff feff 	bl	8007158 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	3324      	adds	r3, #36	@ 0x24
 800735e:	4618      	mov	r0, r3
 8007360:	f7ff fefa 	bl	8007158 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8007364:	f001 fe94 	bl	8009090 <vPortExitCritical>
 8007368:	e001      	b.n	800736e <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 800736a:	2300      	movs	r3, #0
 800736c:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d10b      	bne.n	800738c <xQueueGenericReset+0x114>
        __asm volatile
 8007374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007378:	f383 8811 	msr	BASEPRI, r3
 800737c:	f3bf 8f6f 	isb	sy
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	60bb      	str	r3, [r7, #8]
    }
 8007386:	bf00      	nop
 8007388:	bf00      	nop
 800738a:	e7fd      	b.n	8007388 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 800738c:	697b      	ldr	r3, [r7, #20]
}
 800738e:	4618      	mov	r0, r3
 8007390:	3718      	adds	r7, #24
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	e000ed04 	.word	0xe000ed04

0800739c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800739c:	b580      	push	{r7, lr}
 800739e:	b08a      	sub	sp, #40	@ 0x28
 80073a0:	af02      	add	r7, sp, #8
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	4613      	mov	r3, r2
 80073a8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80073aa:	2300      	movs	r3, #0
 80073ac:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d02e      	beq.n	8007412 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80073b4:	2100      	movs	r1, #0
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	fba3 2302 	umull	r2, r3, r3, r2
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d000      	beq.n	80073c4 <xQueueGenericCreate+0x28>
 80073c2:	2101      	movs	r1, #1
 80073c4:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d123      	bne.n	8007412 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80073d2:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80073d6:	d81c      	bhi.n	8007412 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	fb02 f303 	mul.w	r3, r2, r3
 80073e0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	3350      	adds	r3, #80	@ 0x50
 80073e6:	4618      	mov	r0, r3
 80073e8:	f001 ff4a 	bl	8009280 <pvPortMalloc>
 80073ec:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d01d      	beq.n	8007430 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80073f4:	69fb      	ldr	r3, [r7, #28]
 80073f6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	3350      	adds	r3, #80	@ 0x50
 80073fc:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80073fe:	79fa      	ldrb	r2, [r7, #7]
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	4613      	mov	r3, r2
 8007406:	697a      	ldr	r2, [r7, #20]
 8007408:	68b9      	ldr	r1, [r7, #8]
 800740a:	68f8      	ldr	r0, [r7, #12]
 800740c:	f000 f815 	bl	800743a <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8007410:	e00e      	b.n	8007430 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10b      	bne.n	8007430 <xQueueGenericCreate+0x94>
        __asm volatile
 8007418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800741c:	f383 8811 	msr	BASEPRI, r3
 8007420:	f3bf 8f6f 	isb	sy
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	613b      	str	r3, [r7, #16]
    }
 800742a:	bf00      	nop
 800742c:	bf00      	nop
 800742e:	e7fd      	b.n	800742c <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8007430:	69fb      	ldr	r3, [r7, #28]
    }
 8007432:	4618      	mov	r0, r3
 8007434:	3720      	adds	r7, #32
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}

0800743a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800743a:	b580      	push	{r7, lr}
 800743c:	b084      	sub	sp, #16
 800743e:	af00      	add	r7, sp, #0
 8007440:	60f8      	str	r0, [r7, #12]
 8007442:	60b9      	str	r1, [r7, #8]
 8007444:	607a      	str	r2, [r7, #4]
 8007446:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d103      	bne.n	8007456 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	e002      	b.n	800745c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800745c:	69bb      	ldr	r3, [r7, #24]
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007468:	2101      	movs	r1, #1
 800746a:	69b8      	ldr	r0, [r7, #24]
 800746c:	f7ff ff04 	bl	8007278 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	78fa      	ldrb	r2, [r7, #3]
 8007474:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8007478:	bf00      	nop
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00e      	beq.n	80074ac <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80074a0:	2300      	movs	r3, #0
 80074a2:	2200      	movs	r2, #0
 80074a4:	2100      	movs	r1, #0
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f81c 	bl	80074e4 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 80074ac:	bf00      	nop
 80074ae:	3708      	adds	r7, #8
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b086      	sub	sp, #24
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	4603      	mov	r3, r0
 80074bc:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80074be:	2301      	movs	r3, #1
 80074c0:	617b      	str	r3, [r7, #20]
 80074c2:	2300      	movs	r3, #0
 80074c4:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80074c6:	79fb      	ldrb	r3, [r7, #7]
 80074c8:	461a      	mov	r2, r3
 80074ca:	6939      	ldr	r1, [r7, #16]
 80074cc:	6978      	ldr	r0, [r7, #20]
 80074ce:	f7ff ff65 	bl	800739c <xQueueGenericCreate>
 80074d2:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f7ff ffd3 	bl	8007480 <prvInitialiseMutex>

        return xNewQueue;
 80074da:	68fb      	ldr	r3, [r7, #12]
    }
 80074dc:	4618      	mov	r0, r3
 80074de:	3718      	adds	r7, #24
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b08c      	sub	sp, #48	@ 0x30
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
 80074f0:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80074f2:	2300      	movs	r3, #0
 80074f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	62bb      	str	r3, [r7, #40]	@ 0x28

    configASSERT( pxQueue );
 80074fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d10b      	bne.n	8007518 <xQueueGenericSend+0x34>
        __asm volatile
 8007500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007504:	f383 8811 	msr	BASEPRI, r3
 8007508:	f3bf 8f6f 	isb	sy
 800750c:	f3bf 8f4f 	dsb	sy
 8007510:	623b      	str	r3, [r7, #32]
    }
 8007512:	bf00      	nop
 8007514:	bf00      	nop
 8007516:	e7fd      	b.n	8007514 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d103      	bne.n	8007526 <xQueueGenericSend+0x42>
 800751e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007522:	2b00      	cmp	r3, #0
 8007524:	d101      	bne.n	800752a <xQueueGenericSend+0x46>
 8007526:	2301      	movs	r3, #1
 8007528:	e000      	b.n	800752c <xQueueGenericSend+0x48>
 800752a:	2300      	movs	r3, #0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10b      	bne.n	8007548 <xQueueGenericSend+0x64>
        __asm volatile
 8007530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007534:	f383 8811 	msr	BASEPRI, r3
 8007538:	f3bf 8f6f 	isb	sy
 800753c:	f3bf 8f4f 	dsb	sy
 8007540:	61fb      	str	r3, [r7, #28]
    }
 8007542:	bf00      	nop
 8007544:	bf00      	nop
 8007546:	e7fd      	b.n	8007544 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	2b02      	cmp	r3, #2
 800754c:	d103      	bne.n	8007556 <xQueueGenericSend+0x72>
 800754e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007552:	2b01      	cmp	r3, #1
 8007554:	d101      	bne.n	800755a <xQueueGenericSend+0x76>
 8007556:	2301      	movs	r3, #1
 8007558:	e000      	b.n	800755c <xQueueGenericSend+0x78>
 800755a:	2300      	movs	r3, #0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d10b      	bne.n	8007578 <xQueueGenericSend+0x94>
        __asm volatile
 8007560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007564:	f383 8811 	msr	BASEPRI, r3
 8007568:	f3bf 8f6f 	isb	sy
 800756c:	f3bf 8f4f 	dsb	sy
 8007570:	61bb      	str	r3, [r7, #24]
    }
 8007572:	bf00      	nop
 8007574:	bf00      	nop
 8007576:	e7fd      	b.n	8007574 <xQueueGenericSend+0x90>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8007578:	f001 fd58 	bl	800902c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800757c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800757e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007584:	429a      	cmp	r2, r3
 8007586:	d302      	bcc.n	800758e <xQueueGenericSend+0xaa>
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	2b02      	cmp	r3, #2
 800758c:	d129      	bne.n	80075e2 <xQueueGenericSend+0xfe>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800758e:	683a      	ldr	r2, [r7, #0]
 8007590:	68b9      	ldr	r1, [r7, #8]
 8007592:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007594:	f000 f990 	bl	80078b8 <prvCopyDataToQueue>
 8007598:	6278      	str	r0, [r7, #36]	@ 0x24

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800759a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800759c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d010      	beq.n	80075c4 <xQueueGenericSend+0xe0>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a4:	3324      	adds	r3, #36	@ 0x24
 80075a6:	4618      	mov	r0, r3
 80075a8:	f000 ff58 	bl	800845c <xTaskRemoveFromEventList>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d013      	beq.n	80075da <xQueueGenericSend+0xf6>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80075b2:	4b40      	ldr	r3, [pc, #256]	@ (80076b4 <xQueueGenericSend+0x1d0>)
 80075b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075b8:	601a      	str	r2, [r3, #0]
 80075ba:	f3bf 8f4f 	dsb	sy
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	e00a      	b.n	80075da <xQueueGenericSend+0xf6>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 80075c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d007      	beq.n	80075da <xQueueGenericSend+0xf6>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80075ca:	4b3a      	ldr	r3, [pc, #232]	@ (80076b4 <xQueueGenericSend+0x1d0>)
 80075cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075d0:	601a      	str	r2, [r3, #0]
 80075d2:	f3bf 8f4f 	dsb	sy
 80075d6:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80075da:	f001 fd59 	bl	8009090 <vPortExitCritical>
                return pdPASS;
 80075de:	2301      	movs	r3, #1
 80075e0:	e063      	b.n	80076aa <xQueueGenericSend+0x1c6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d103      	bne.n	80075f0 <xQueueGenericSend+0x10c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80075e8:	f001 fd52 	bl	8009090 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80075ec:	2300      	movs	r3, #0
 80075ee:	e05c      	b.n	80076aa <xQueueGenericSend+0x1c6>
                }
                else if( xEntryTimeSet == pdFALSE )
 80075f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d106      	bne.n	8007604 <xQueueGenericSend+0x120>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80075f6:	f107 0310 	add.w	r3, r7, #16
 80075fa:	4618      	mov	r0, r3
 80075fc:	f001 f808 	bl	8008610 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8007600:	2301      	movs	r3, #1
 8007602:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8007604:	f001 fd44 	bl	8009090 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8007608:	f000 fc5c 	bl	8007ec4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800760c:	f001 fd0e 	bl	800902c <vPortEnterCritical>
 8007610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007612:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007616:	b25b      	sxtb	r3, r3
 8007618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800761c:	d103      	bne.n	8007626 <xQueueGenericSend+0x142>
 800761e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007620:	2200      	movs	r2, #0
 8007622:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007628:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800762c:	b25b      	sxtb	r3, r3
 800762e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007632:	d103      	bne.n	800763c <xQueueGenericSend+0x158>
 8007634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007636:	2200      	movs	r2, #0
 8007638:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800763c:	f001 fd28 	bl	8009090 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007640:	1d3a      	adds	r2, r7, #4
 8007642:	f107 0310 	add.w	r3, r7, #16
 8007646:	4611      	mov	r1, r2
 8007648:	4618      	mov	r0, r3
 800764a:	f000 fff7 	bl	800863c <xTaskCheckForTimeOut>
 800764e:	4603      	mov	r3, r0
 8007650:	2b00      	cmp	r3, #0
 8007652:	d124      	bne.n	800769e <xQueueGenericSend+0x1ba>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007654:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007656:	f000 fa01 	bl	8007a5c <prvIsQueueFull>
 800765a:	4603      	mov	r3, r0
 800765c:	2b00      	cmp	r3, #0
 800765e:	d018      	beq.n	8007692 <xQueueGenericSend+0x1ae>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007662:	3310      	adds	r3, #16
 8007664:	687a      	ldr	r2, [r7, #4]
 8007666:	4611      	mov	r1, r2
 8007668:	4618      	mov	r0, r3
 800766a:	f000 fed1 	bl	8008410 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800766e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007670:	f000 f98c 	bl	800798c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8007674:	f000 fc34 	bl	8007ee0 <xTaskResumeAll>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	f47f af7c 	bne.w	8007578 <xQueueGenericSend+0x94>
                {
                    portYIELD_WITHIN_API();
 8007680:	4b0c      	ldr	r3, [pc, #48]	@ (80076b4 <xQueueGenericSend+0x1d0>)
 8007682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007686:	601a      	str	r2, [r3, #0]
 8007688:	f3bf 8f4f 	dsb	sy
 800768c:	f3bf 8f6f 	isb	sy
 8007690:	e772      	b.n	8007578 <xQueueGenericSend+0x94>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8007692:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007694:	f000 f97a 	bl	800798c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8007698:	f000 fc22 	bl	8007ee0 <xTaskResumeAll>
 800769c:	e76c      	b.n	8007578 <xQueueGenericSend+0x94>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800769e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076a0:	f000 f974 	bl	800798c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80076a4:	f000 fc1c 	bl	8007ee0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80076a8:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3730      	adds	r7, #48	@ 0x30
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	e000ed04 	.word	0xe000ed04

080076b8 <xQueueSemaphoreTake>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b08c      	sub	sp, #48	@ 0x30
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80076c2:	2300      	movs	r3, #0
 80076c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80076ca:	2300      	movs	r3, #0
 80076cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80076ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d10b      	bne.n	80076ec <xQueueSemaphoreTake+0x34>
        __asm volatile
 80076d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d8:	f383 8811 	msr	BASEPRI, r3
 80076dc:	f3bf 8f6f 	isb	sy
 80076e0:	f3bf 8f4f 	dsb	sy
 80076e4:	61bb      	str	r3, [r7, #24]
    }
 80076e6:	bf00      	nop
 80076e8:	bf00      	nop
 80076ea:	e7fd      	b.n	80076e8 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80076ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00b      	beq.n	800770c <xQueueSemaphoreTake+0x54>
        __asm volatile
 80076f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f8:	f383 8811 	msr	BASEPRI, r3
 80076fc:	f3bf 8f6f 	isb	sy
 8007700:	f3bf 8f4f 	dsb	sy
 8007704:	617b      	str	r3, [r7, #20]
    }
 8007706:	bf00      	nop
 8007708:	bf00      	nop
 800770a:	e7fd      	b.n	8007708 <xQueueSemaphoreTake+0x50>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800770c:	f001 fc8e 	bl	800902c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007714:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d024      	beq.n	8007766 <xQueueSemaphoreTake+0xae>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800771c:	6a3b      	ldr	r3, [r7, #32]
 800771e:	1e5a      	subs	r2, r3, #1
 8007720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007722:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d104      	bne.n	8007736 <xQueueSemaphoreTake+0x7e>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800772c:	f001 fab8 	bl	8008ca0 <pvTaskIncrementMutexHeldCount>
 8007730:	4602      	mov	r2, r0
 8007732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007734:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d00f      	beq.n	800775e <xQueueSemaphoreTake+0xa6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800773e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007740:	3310      	adds	r3, #16
 8007742:	4618      	mov	r0, r3
 8007744:	f000 fe8a 	bl	800845c <xTaskRemoveFromEventList>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d007      	beq.n	800775e <xQueueSemaphoreTake+0xa6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800774e:	4b4d      	ldr	r3, [pc, #308]	@ (8007884 <xQueueSemaphoreTake+0x1cc>)
 8007750:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007754:	601a      	str	r2, [r3, #0]
 8007756:	f3bf 8f4f 	dsb	sy
 800775a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800775e:	f001 fc97 	bl	8009090 <vPortExitCritical>
                return pdPASS;
 8007762:	2301      	movs	r3, #1
 8007764:	e089      	b.n	800787a <xQueueSemaphoreTake+0x1c2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d103      	bne.n	8007774 <xQueueSemaphoreTake+0xbc>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800776c:	f001 fc90 	bl	8009090 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8007770:	2300      	movs	r3, #0
 8007772:	e082      	b.n	800787a <xQueueSemaphoreTake+0x1c2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8007774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007776:	2b00      	cmp	r3, #0
 8007778:	d106      	bne.n	8007788 <xQueueSemaphoreTake+0xd0>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800777a:	f107 030c 	add.w	r3, r7, #12
 800777e:	4618      	mov	r0, r3
 8007780:	f000 ff46 	bl	8008610 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8007784:	2301      	movs	r3, #1
 8007786:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8007788:	f001 fc82 	bl	8009090 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800778c:	f000 fb9a 	bl	8007ec4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8007790:	f001 fc4c 	bl	800902c <vPortEnterCritical>
 8007794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007796:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800779a:	b25b      	sxtb	r3, r3
 800779c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a0:	d103      	bne.n	80077aa <xQueueSemaphoreTake+0xf2>
 80077a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80077b0:	b25b      	sxtb	r3, r3
 80077b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b6:	d103      	bne.n	80077c0 <xQueueSemaphoreTake+0x108>
 80077b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077c0:	f001 fc66 	bl	8009090 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077c4:	463a      	mov	r2, r7
 80077c6:	f107 030c 	add.w	r3, r7, #12
 80077ca:	4611      	mov	r1, r2
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 ff35 	bl	800863c <xTaskCheckForTimeOut>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d132      	bne.n	800783e <xQueueSemaphoreTake+0x186>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80077da:	f000 f929 	bl	8007a30 <prvIsQueueEmpty>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d026      	beq.n	8007832 <xQueueSemaphoreTake+0x17a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d109      	bne.n	8007800 <xQueueSemaphoreTake+0x148>
                    {
                        taskENTER_CRITICAL();
 80077ec:	f001 fc1e 	bl	800902c <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80077f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	4618      	mov	r0, r3
 80077f6:	f001 f847 	bl	8008888 <xTaskPriorityInherit>
 80077fa:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 80077fc:	f001 fc48 	bl	8009090 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007802:	3324      	adds	r3, #36	@ 0x24
 8007804:	683a      	ldr	r2, [r7, #0]
 8007806:	4611      	mov	r1, r2
 8007808:	4618      	mov	r0, r3
 800780a:	f000 fe01 	bl	8008410 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800780e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007810:	f000 f8bc 	bl	800798c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8007814:	f000 fb64 	bl	8007ee0 <xTaskResumeAll>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	f47f af76 	bne.w	800770c <xQueueSemaphoreTake+0x54>
                {
                    portYIELD_WITHIN_API();
 8007820:	4b18      	ldr	r3, [pc, #96]	@ (8007884 <xQueueSemaphoreTake+0x1cc>)
 8007822:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	f3bf 8f4f 	dsb	sy
 800782c:	f3bf 8f6f 	isb	sy
 8007830:	e76c      	b.n	800770c <xQueueSemaphoreTake+0x54>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8007832:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007834:	f000 f8aa 	bl	800798c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8007838:	f000 fb52 	bl	8007ee0 <xTaskResumeAll>
 800783c:	e766      	b.n	800770c <xQueueSemaphoreTake+0x54>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800783e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007840:	f000 f8a4 	bl	800798c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8007844:	f000 fb4c 	bl	8007ee0 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007848:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800784a:	f000 f8f1 	bl	8007a30 <prvIsQueueEmpty>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	f43f af5b 	beq.w	800770c <xQueueSemaphoreTake+0x54>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8007856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007858:	2b00      	cmp	r3, #0
 800785a:	d00d      	beq.n	8007878 <xQueueSemaphoreTake+0x1c0>
                    {
                        taskENTER_CRITICAL();
 800785c:	f001 fbe6 	bl	800902c <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007860:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007862:	f000 f811 	bl	8007888 <prvGetDisinheritPriorityAfterTimeout>
 8007866:	61f8      	str	r0, [r7, #28]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	69f9      	ldr	r1, [r7, #28]
 800786e:	4618      	mov	r0, r3
 8007870:	f001 f956 	bl	8008b20 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8007874:	f001 fc0c 	bl	8009090 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8007878:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800787a:	4618      	mov	r0, r3
 800787c:	3730      	adds	r7, #48	@ 0x30
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	e000ed04 	.word	0xe000ed04

08007888 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007894:	2b00      	cmp	r3, #0
 8007896:	d006      	beq.n	80078a6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f1c3 0305 	rsb	r3, r3, #5
 80078a2:	60fb      	str	r3, [r7, #12]
 80078a4:	e001      	b.n	80078aa <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80078a6:	2300      	movs	r3, #0
 80078a8:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 80078aa:	68fb      	ldr	r3, [r7, #12]
    }
 80078ac:	4618      	mov	r0, r3
 80078ae:	3714      	adds	r7, #20
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80078c4:	2300      	movs	r3, #0
 80078c6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078cc:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d10d      	bne.n	80078f2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d14d      	bne.n	800797a <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	4618      	mov	r0, r3
 80078e4:	f001 f872 	bl	80089cc <xTaskPriorityDisinherit>
 80078e8:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2200      	movs	r2, #0
 80078ee:	609a      	str	r2, [r3, #8]
 80078f0:	e043      	b.n	800797a <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d119      	bne.n	800792c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	6858      	ldr	r0, [r3, #4]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007900:	461a      	mov	r2, r3
 8007902:	68b9      	ldr	r1, [r7, #8]
 8007904:	f004 fa23 	bl	800bd4e <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	685a      	ldr	r2, [r3, #4]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007910:	441a      	add	r2, r3
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	685a      	ldr	r2, [r3, #4]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	429a      	cmp	r2, r3
 8007920:	d32b      	bcc.n	800797a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	605a      	str	r2, [r3, #4]
 800792a:	e026      	b.n	800797a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	68d8      	ldr	r0, [r3, #12]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007934:	461a      	mov	r2, r3
 8007936:	68b9      	ldr	r1, [r7, #8]
 8007938:	f004 fa09 	bl	800bd4e <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	68da      	ldr	r2, [r3, #12]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007944:	425b      	negs	r3, r3
 8007946:	441a      	add	r2, r3
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	68da      	ldr	r2, [r3, #12]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	429a      	cmp	r2, r3
 8007956:	d207      	bcs.n	8007968 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	689a      	ldr	r2, [r3, #8]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007960:	425b      	negs	r3, r3
 8007962:	441a      	add	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2b02      	cmp	r3, #2
 800796c:	d105      	bne.n	800797a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d002      	beq.n	800797a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	3b01      	subs	r3, #1
 8007978:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	1c5a      	adds	r2, r3, #1
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8007982:	697b      	ldr	r3, [r7, #20]
}
 8007984:	4618      	mov	r0, r3
 8007986:	3718      	adds	r7, #24
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <prvUnlockQueue>:
    }
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b084      	sub	sp, #16
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8007994:	f001 fb4a 	bl	800902c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800799e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80079a0:	e011      	b.n	80079c6 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d012      	beq.n	80079d0 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	3324      	adds	r3, #36	@ 0x24
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 fd54 	bl	800845c <xTaskRemoveFromEventList>
 80079b4:	4603      	mov	r3, r0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d001      	beq.n	80079be <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80079ba:	f000 fea7 	bl	800870c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80079be:	7bfb      	ldrb	r3, [r7, #15]
 80079c0:	3b01      	subs	r3, #1
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80079c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	dce9      	bgt.n	80079a2 <prvUnlockQueue+0x16>
 80079ce:	e000      	b.n	80079d2 <prvUnlockQueue+0x46>
                    break;
 80079d0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	22ff      	movs	r2, #255	@ 0xff
 80079d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80079da:	f001 fb59 	bl	8009090 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80079de:	f001 fb25 	bl	800902c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079e8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80079ea:	e011      	b.n	8007a10 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	691b      	ldr	r3, [r3, #16]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d012      	beq.n	8007a1a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	3310      	adds	r3, #16
 80079f8:	4618      	mov	r0, r3
 80079fa:	f000 fd2f 	bl	800845c <xTaskRemoveFromEventList>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d001      	beq.n	8007a08 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8007a04:	f000 fe82 	bl	800870c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8007a08:	7bbb      	ldrb	r3, [r7, #14]
 8007a0a:	3b01      	subs	r3, #1
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	dce9      	bgt.n	80079ec <prvUnlockQueue+0x60>
 8007a18:	e000      	b.n	8007a1c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8007a1a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	22ff      	movs	r2, #255	@ 0xff
 8007a20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8007a24:	f001 fb34 	bl	8009090 <vPortExitCritical>
}
 8007a28:	bf00      	nop
 8007a2a:	3710      	adds	r7, #16
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8007a38:	f001 faf8 	bl	800902c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d102      	bne.n	8007a4a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8007a44:	2301      	movs	r3, #1
 8007a46:	60fb      	str	r3, [r7, #12]
 8007a48:	e001      	b.n	8007a4e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8007a4e:	f001 fb1f 	bl	8009090 <vPortExitCritical>

    return xReturn;
 8007a52:	68fb      	ldr	r3, [r7, #12]
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8007a64:	f001 fae2 	bl	800902c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d102      	bne.n	8007a7a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8007a74:	2301      	movs	r3, #1
 8007a76:	60fb      	str	r3, [r7, #12]
 8007a78:	e001      	b.n	8007a7e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8007a7e:	f001 fb07 	bl	8009090 <vPortExitCritical>

    return xReturn;
 8007a82:	68fb      	ldr	r3, [r7, #12]
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3710      	adds	r7, #16
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b08c      	sub	sp, #48	@ 0x30
 8007a90:	af04      	add	r7, sp, #16
 8007a92:	60f8      	str	r0, [r7, #12]
 8007a94:	60b9      	str	r1, [r7, #8]
 8007a96:	603b      	str	r3, [r7, #0]
 8007a98:	4613      	mov	r3, r2
 8007a9a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a9c:	88fb      	ldrh	r3, [r7, #6]
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f001 fbed 	bl	8009280 <pvPortMalloc>
 8007aa6:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d013      	beq.n	8007ad6 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007aae:	2058      	movs	r0, #88	@ 0x58
 8007ab0:	f001 fbe6 	bl	8009280 <pvPortMalloc>
 8007ab4:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d008      	beq.n	8007ace <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8007abc:	2258      	movs	r2, #88	@ 0x58
 8007abe:	2100      	movs	r1, #0
 8007ac0:	69f8      	ldr	r0, [r7, #28]
 8007ac2:	f004 f8d6 	bl	800bc72 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	631a      	str	r2, [r3, #48]	@ 0x30
 8007acc:	e005      	b.n	8007ada <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8007ace:	6978      	ldr	r0, [r7, #20]
 8007ad0:	f001 fc92 	bl	80093f8 <vPortFree>
 8007ad4:	e001      	b.n	8007ada <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d013      	beq.n	8007b08 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007ae0:	88fa      	ldrh	r2, [r7, #6]
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	9303      	str	r3, [sp, #12]
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	9302      	str	r3, [sp, #8]
 8007aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aec:	9301      	str	r3, [sp, #4]
 8007aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af0:	9300      	str	r3, [sp, #0]
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	68b9      	ldr	r1, [r7, #8]
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f000 f80e 	bl	8007b18 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8007afc:	69f8      	ldr	r0, [r7, #28]
 8007afe:	f000 f89b 	bl	8007c38 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8007b02:	2301      	movs	r3, #1
 8007b04:	61bb      	str	r3, [r7, #24]
 8007b06:	e002      	b.n	8007b0e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b08:	f04f 33ff 	mov.w	r3, #4294967295
 8007b0c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8007b0e:	69bb      	ldr	r3, [r7, #24]
    }
 8007b10:	4618      	mov	r0, r3
 8007b12:	3720      	adds	r7, #32
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b088      	sub	sp, #32
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	607a      	str	r2, [r7, #4]
 8007b24:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b28:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	009b      	lsls	r3, r3, #2
 8007b2e:	461a      	mov	r2, r3
 8007b30:	21a5      	movs	r1, #165	@ 0xa5
 8007b32:	f004 f89e 	bl	800bc72 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007b40:	3b01      	subs	r3, #1
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	f023 0307 	bic.w	r3, r3, #7
 8007b4e:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	f003 0307 	and.w	r3, r3, #7
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d00b      	beq.n	8007b72 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8007b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b5e:	f383 8811 	msr	BASEPRI, r3
 8007b62:	f3bf 8f6f 	isb	sy
 8007b66:	f3bf 8f4f 	dsb	sy
 8007b6a:	617b      	str	r3, [r7, #20]
    }
 8007b6c:	bf00      	nop
 8007b6e:	bf00      	nop
 8007b70:	e7fd      	b.n	8007b6e <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d01e      	beq.n	8007bb6 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b78:	2300      	movs	r3, #0
 8007b7a:	61fb      	str	r3, [r7, #28]
 8007b7c:	e012      	b.n	8007ba4 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007b7e:	68ba      	ldr	r2, [r7, #8]
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	4413      	add	r3, r2
 8007b84:	7819      	ldrb	r1, [r3, #0]
 8007b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	4413      	add	r3, r2
 8007b8c:	3334      	adds	r3, #52	@ 0x34
 8007b8e:	460a      	mov	r2, r1
 8007b90:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8007b92:	68ba      	ldr	r2, [r7, #8]
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	4413      	add	r3, r2
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d006      	beq.n	8007bac <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	61fb      	str	r3, [r7, #28]
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	2b09      	cmp	r3, #9
 8007ba8:	d9e9      	bls.n	8007b7e <prvInitialiseNewTask+0x66>
 8007baa:	e000      	b.n	8007bae <prvInitialiseNewTask+0x96>
            {
                break;
 8007bac:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8007bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb8:	2b04      	cmp	r3, #4
 8007bba:	d90b      	bls.n	8007bd4 <prvInitialiseNewTask+0xbc>
        __asm volatile
 8007bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	613b      	str	r3, [r7, #16]
    }
 8007bce:	bf00      	nop
 8007bd0:	bf00      	nop
 8007bd2:	e7fd      	b.n	8007bd0 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd6:	2b04      	cmp	r3, #4
 8007bd8:	d901      	bls.n	8007bde <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007bda:	2304      	movs	r3, #4
 8007bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007be2:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8007be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007be8:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bec:	3304      	adds	r3, #4
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7ff fad2 	bl	8007198 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf6:	3318      	adds	r3, #24
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f7ff facd 	bl	8007198 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c02:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c06:	f1c3 0205 	rsb	r2, r3, #5
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c12:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	68f9      	ldr	r1, [r7, #12]
 8007c18:	69b8      	ldr	r0, [r7, #24]
 8007c1a:	f001 f8d5 	bl	8008dc8 <pxPortInitialiseStack>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c22:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8007c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d002      	beq.n	8007c30 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c2e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007c30:	bf00      	nop
 8007c32:	3720      	adds	r7, #32
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8007c38:	b5b0      	push	{r4, r5, r7, lr}
 8007c3a:	b086      	sub	sp, #24
 8007c3c:	af02      	add	r7, sp, #8
 8007c3e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8007c40:	f001 f9f4 	bl	800902c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8007c44:	4b4f      	ldr	r3, [pc, #316]	@ (8007d84 <prvAddNewTaskToReadyList+0x14c>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	3301      	adds	r3, #1
 8007c4a:	4a4e      	ldr	r2, [pc, #312]	@ (8007d84 <prvAddNewTaskToReadyList+0x14c>)
 8007c4c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8007c4e:	4b4e      	ldr	r3, [pc, #312]	@ (8007d88 <prvAddNewTaskToReadyList+0x150>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d109      	bne.n	8007c6a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8007c56:	4a4c      	ldr	r2, [pc, #304]	@ (8007d88 <prvAddNewTaskToReadyList+0x150>)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007c5c:	4b49      	ldr	r3, [pc, #292]	@ (8007d84 <prvAddNewTaskToReadyList+0x14c>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d110      	bne.n	8007c86 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8007c64:	f000 fd76 	bl	8008754 <prvInitialiseTaskLists>
 8007c68:	e00d      	b.n	8007c86 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8007c6a:	4b48      	ldr	r3, [pc, #288]	@ (8007d8c <prvAddNewTaskToReadyList+0x154>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d109      	bne.n	8007c86 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c72:	4b45      	ldr	r3, [pc, #276]	@ (8007d88 <prvAddNewTaskToReadyList+0x150>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d802      	bhi.n	8007c86 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8007c80:	4a41      	ldr	r2, [pc, #260]	@ (8007d88 <prvAddNewTaskToReadyList+0x150>)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8007c86:	4b42      	ldr	r3, [pc, #264]	@ (8007d90 <prvAddNewTaskToReadyList+0x158>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	4a40      	ldr	r2, [pc, #256]	@ (8007d90 <prvAddNewTaskToReadyList+0x158>)
 8007c8e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007c90:	4b3f      	ldr	r3, [pc, #252]	@ (8007d90 <prvAddNewTaskToReadyList+0x158>)
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d016      	beq.n	8007ccc <prvAddNewTaskToReadyList+0x94>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f003 f819 	bl	800acd8 <SEGGER_SYSVIEW_OnTaskCreate>
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cb6:	461d      	mov	r5, r3
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	461c      	mov	r4, r3
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cc2:	1ae3      	subs	r3, r4, r3
 8007cc4:	9300      	str	r3, [sp, #0]
 8007cc6:	462b      	mov	r3, r5
 8007cc8:	f001 fd5a 	bl	8009780 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f003 f886 	bl	800ade0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd8:	2201      	movs	r2, #1
 8007cda:	409a      	lsls	r2, r3
 8007cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8007d94 <prvAddNewTaskToReadyList+0x15c>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	4a2c      	ldr	r2, [pc, #176]	@ (8007d94 <prvAddNewTaskToReadyList+0x15c>)
 8007ce4:	6013      	str	r3, [r2, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cea:	492b      	ldr	r1, [pc, #172]	@ (8007d98 <prvAddNewTaskToReadyList+0x160>)
 8007cec:	4613      	mov	r3, r2
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	4413      	add	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	440b      	add	r3, r1
 8007cf6:	3304      	adds	r3, #4
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	60fb      	str	r3, [r7, #12]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	609a      	str	r2, [r3, #8]
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	689a      	ldr	r2, [r3, #8]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	60da      	str	r2, [r3, #12]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	3204      	adds	r2, #4
 8007d12:	605a      	str	r2, [r3, #4]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	1d1a      	adds	r2, r3, #4
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	609a      	str	r2, [r3, #8]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d20:	4613      	mov	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	4413      	add	r3, r2
 8007d26:	009b      	lsls	r3, r3, #2
 8007d28:	4a1b      	ldr	r2, [pc, #108]	@ (8007d98 <prvAddNewTaskToReadyList+0x160>)
 8007d2a:	441a      	add	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	615a      	str	r2, [r3, #20]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d34:	4918      	ldr	r1, [pc, #96]	@ (8007d98 <prvAddNewTaskToReadyList+0x160>)
 8007d36:	4613      	mov	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	4413      	add	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	440b      	add	r3, r1
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	1c59      	adds	r1, r3, #1
 8007d44:	4814      	ldr	r0, [pc, #80]	@ (8007d98 <prvAddNewTaskToReadyList+0x160>)
 8007d46:	4613      	mov	r3, r2
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	4413      	add	r3, r2
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	4403      	add	r3, r0
 8007d50:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8007d52:	f001 f99d 	bl	8009090 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8007d56:	4b0d      	ldr	r3, [pc, #52]	@ (8007d8c <prvAddNewTaskToReadyList+0x154>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d00e      	beq.n	8007d7c <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8007d88 <prvAddNewTaskToReadyList+0x150>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d207      	bcs.n	8007d7c <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8007d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8007d9c <prvAddNewTaskToReadyList+0x164>)
 8007d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d72:	601a      	str	r2, [r3, #0]
 8007d74:	f3bf 8f4f 	dsb	sy
 8007d78:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007d7c:	bf00      	nop
 8007d7e:	3710      	adds	r7, #16
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bdb0      	pop	{r4, r5, r7, pc}
 8007d84:	20000514 	.word	0x20000514
 8007d88:	2000043c 	.word	0x2000043c
 8007d8c:	20000520 	.word	0x20000520
 8007d90:	20000530 	.word	0x20000530
 8007d94:	2000051c 	.word	0x2000051c
 8007d98:	20000440 	.word	0x20000440
 8007d9c:	e000ed04 	.word	0xe000ed04

08007da0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8007da8:	2300      	movs	r3, #0
 8007daa:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d018      	beq.n	8007de4 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8007db2:	4b14      	ldr	r3, [pc, #80]	@ (8007e04 <vTaskDelay+0x64>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d00b      	beq.n	8007dd2 <vTaskDelay+0x32>
        __asm volatile
 8007dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dbe:	f383 8811 	msr	BASEPRI, r3
 8007dc2:	f3bf 8f6f 	isb	sy
 8007dc6:	f3bf 8f4f 	dsb	sy
 8007dca:	60bb      	str	r3, [r7, #8]
    }
 8007dcc:	bf00      	nop
 8007dce:	bf00      	nop
 8007dd0:	e7fd      	b.n	8007dce <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8007dd2:	f000 f877 	bl	8007ec4 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f000 ff75 	bl	8008cc8 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8007dde:	f000 f87f 	bl	8007ee0 <xTaskResumeAll>
 8007de2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d107      	bne.n	8007dfa <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 8007dea:	4b07      	ldr	r3, [pc, #28]	@ (8007e08 <vTaskDelay+0x68>)
 8007dec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007df0:	601a      	str	r2, [r3, #0]
 8007df2:	f3bf 8f4f 	dsb	sy
 8007df6:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8007dfa:	bf00      	nop
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	2000053c 	.word	0x2000053c
 8007e08:	e000ed04 	.word	0xe000ed04

08007e0c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8007e12:	4b24      	ldr	r3, [pc, #144]	@ (8007ea4 <vTaskStartScheduler+0x98>)
 8007e14:	9301      	str	r3, [sp, #4]
 8007e16:	2300      	movs	r3, #0
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	2282      	movs	r2, #130	@ 0x82
 8007e1e:	4922      	ldr	r1, [pc, #136]	@ (8007ea8 <vTaskStartScheduler+0x9c>)
 8007e20:	4822      	ldr	r0, [pc, #136]	@ (8007eac <vTaskStartScheduler+0xa0>)
 8007e22:	f7ff fe33 	bl	8007a8c <xTaskCreate>
 8007e26:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d124      	bne.n	8007e78 <vTaskStartScheduler+0x6c>
        __asm volatile
 8007e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e32:	f383 8811 	msr	BASEPRI, r3
 8007e36:	f3bf 8f6f 	isb	sy
 8007e3a:	f3bf 8f4f 	dsb	sy
 8007e3e:	60bb      	str	r3, [r7, #8]
    }
 8007e40:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8007e42:	4b1b      	ldr	r3, [pc, #108]	@ (8007eb0 <vTaskStartScheduler+0xa4>)
 8007e44:	f04f 32ff 	mov.w	r2, #4294967295
 8007e48:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8007e4a:	4b1a      	ldr	r3, [pc, #104]	@ (8007eb4 <vTaskStartScheduler+0xa8>)
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e50:	4b19      	ldr	r3, [pc, #100]	@ (8007eb8 <vTaskStartScheduler+0xac>)
 8007e52:	2200      	movs	r2, #0
 8007e54:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8007e56:	4b19      	ldr	r3, [pc, #100]	@ (8007ebc <vTaskStartScheduler+0xb0>)
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	4b12      	ldr	r3, [pc, #72]	@ (8007ea4 <vTaskStartScheduler+0x98>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d102      	bne.n	8007e68 <vTaskStartScheduler+0x5c>
 8007e62:	f002 ff1d 	bl	800aca0 <SEGGER_SYSVIEW_OnIdle>
 8007e66:	e004      	b.n	8007e72 <vTaskStartScheduler+0x66>
 8007e68:	4b14      	ldr	r3, [pc, #80]	@ (8007ebc <vTaskStartScheduler+0xb0>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f002 ff75 	bl	800ad5c <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8007e72:	f001 f837 	bl	8008ee4 <xPortStartScheduler>
 8007e76:	e00f      	b.n	8007e98 <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e7e:	d10b      	bne.n	8007e98 <vTaskStartScheduler+0x8c>
        __asm volatile
 8007e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e84:	f383 8811 	msr	BASEPRI, r3
 8007e88:	f3bf 8f6f 	isb	sy
 8007e8c:	f3bf 8f4f 	dsb	sy
 8007e90:	607b      	str	r3, [r7, #4]
    }
 8007e92:	bf00      	nop
 8007e94:	bf00      	nop
 8007e96:	e7fd      	b.n	8007e94 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8007e98:	4b09      	ldr	r3, [pc, #36]	@ (8007ec0 <vTaskStartScheduler+0xb4>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
}
 8007e9c:	bf00      	nop
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}
 8007ea4:	20000538 	.word	0x20000538
 8007ea8:	0800f12c 	.word	0x0800f12c
 8007eac:	08008725 	.word	0x08008725
 8007eb0:	20000534 	.word	0x20000534
 8007eb4:	20000520 	.word	0x20000520
 8007eb8:	20000518 	.word	0x20000518
 8007ebc:	2000043c 	.word	0x2000043c
 8007ec0:	2000000c 	.word	0x2000000c

08007ec4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8007ec8:	4b04      	ldr	r3, [pc, #16]	@ (8007edc <vTaskSuspendAll+0x18>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	3301      	adds	r3, #1
 8007ece:	4a03      	ldr	r2, [pc, #12]	@ (8007edc <vTaskSuspendAll+0x18>)
 8007ed0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8007ed2:	bf00      	nop
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr
 8007edc:	2000053c 	.word	0x2000053c

08007ee0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b088      	sub	sp, #32
 8007ee4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8007eea:	2300      	movs	r3, #0
 8007eec:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8007eee:	4b73      	ldr	r3, [pc, #460]	@ (80080bc <xTaskResumeAll+0x1dc>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d10b      	bne.n	8007f0e <xTaskResumeAll+0x2e>
        __asm volatile
 8007ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efa:	f383 8811 	msr	BASEPRI, r3
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f3bf 8f4f 	dsb	sy
 8007f06:	607b      	str	r3, [r7, #4]
    }
 8007f08:	bf00      	nop
 8007f0a:	bf00      	nop
 8007f0c:	e7fd      	b.n	8007f0a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8007f0e:	f001 f88d 	bl	800902c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8007f12:	4b6a      	ldr	r3, [pc, #424]	@ (80080bc <xTaskResumeAll+0x1dc>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	3b01      	subs	r3, #1
 8007f18:	4a68      	ldr	r2, [pc, #416]	@ (80080bc <xTaskResumeAll+0x1dc>)
 8007f1a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f1c:	4b67      	ldr	r3, [pc, #412]	@ (80080bc <xTaskResumeAll+0x1dc>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f040 80c4 	bne.w	80080ae <xTaskResumeAll+0x1ce>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f26:	4b66      	ldr	r3, [pc, #408]	@ (80080c0 <xTaskResumeAll+0x1e0>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f000 80bf 	beq.w	80080ae <xTaskResumeAll+0x1ce>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f30:	e08e      	b.n	8008050 <xTaskResumeAll+0x170>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f32:	4b64      	ldr	r3, [pc, #400]	@ (80080c4 <xTaskResumeAll+0x1e4>)
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f3e:	613b      	str	r3, [r7, #16]
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	69db      	ldr	r3, [r3, #28]
 8007f44:	69fa      	ldr	r2, [r7, #28]
 8007f46:	6a12      	ldr	r2, [r2, #32]
 8007f48:	609a      	str	r2, [r3, #8]
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	69fa      	ldr	r2, [r7, #28]
 8007f50:	69d2      	ldr	r2, [r2, #28]
 8007f52:	605a      	str	r2, [r3, #4]
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	685a      	ldr	r2, [r3, #4]
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	3318      	adds	r3, #24
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d103      	bne.n	8007f68 <xTaskResumeAll+0x88>
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	6a1a      	ldr	r2, [r3, #32]
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	605a      	str	r2, [r3, #4]
 8007f68:	69fb      	ldr	r3, [r7, #28]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	1e5a      	subs	r2, r3, #1
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	695b      	ldr	r3, [r3, #20]
 8007f7c:	60fb      	str	r3, [r7, #12]
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	69fa      	ldr	r2, [r7, #28]
 8007f84:	68d2      	ldr	r2, [r2, #12]
 8007f86:	609a      	str	r2, [r3, #8]
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	69fa      	ldr	r2, [r7, #28]
 8007f8e:	6892      	ldr	r2, [r2, #8]
 8007f90:	605a      	str	r2, [r3, #4]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	685a      	ldr	r2, [r3, #4]
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	3304      	adds	r3, #4
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d103      	bne.n	8007fa6 <xTaskResumeAll+0xc6>
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	68da      	ldr	r2, [r3, #12]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	605a      	str	r2, [r3, #4]
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	615a      	str	r2, [r3, #20]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	1e5a      	subs	r2, r3, #1
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8007fb6:	69fb      	ldr	r3, [r7, #28]
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f002 ff11 	bl	800ade0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007fbe:	69fb      	ldr	r3, [r7, #28]
 8007fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	409a      	lsls	r2, r3
 8007fc6:	4b40      	ldr	r3, [pc, #256]	@ (80080c8 <xTaskResumeAll+0x1e8>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	4a3e      	ldr	r2, [pc, #248]	@ (80080c8 <xTaskResumeAll+0x1e8>)
 8007fce:	6013      	str	r3, [r2, #0]
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fd4:	493d      	ldr	r1, [pc, #244]	@ (80080cc <xTaskResumeAll+0x1ec>)
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	4413      	add	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	440b      	add	r3, r1
 8007fe0:	3304      	adds	r3, #4
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	60bb      	str	r3, [r7, #8]
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	609a      	str	r2, [r3, #8]
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	689a      	ldr	r2, [r3, #8]
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	60da      	str	r2, [r3, #12]
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	69fa      	ldr	r2, [r7, #28]
 8007ffa:	3204      	adds	r2, #4
 8007ffc:	605a      	str	r2, [r3, #4]
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	1d1a      	adds	r2, r3, #4
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	609a      	str	r2, [r3, #8]
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800800a:	4613      	mov	r3, r2
 800800c:	009b      	lsls	r3, r3, #2
 800800e:	4413      	add	r3, r2
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	4a2e      	ldr	r2, [pc, #184]	@ (80080cc <xTaskResumeAll+0x1ec>)
 8008014:	441a      	add	r2, r3
 8008016:	69fb      	ldr	r3, [r7, #28]
 8008018:	615a      	str	r2, [r3, #20]
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800801e:	492b      	ldr	r1, [pc, #172]	@ (80080cc <xTaskResumeAll+0x1ec>)
 8008020:	4613      	mov	r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	440b      	add	r3, r1
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	1c59      	adds	r1, r3, #1
 800802e:	4827      	ldr	r0, [pc, #156]	@ (80080cc <xTaskResumeAll+0x1ec>)
 8008030:	4613      	mov	r3, r2
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	4413      	add	r3, r2
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	4403      	add	r3, r0
 800803a:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008040:	4b23      	ldr	r3, [pc, #140]	@ (80080d0 <xTaskResumeAll+0x1f0>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008046:	429a      	cmp	r2, r3
 8008048:	d302      	bcc.n	8008050 <xTaskResumeAll+0x170>
                    {
                        xYieldPending = pdTRUE;
 800804a:	4b22      	ldr	r3, [pc, #136]	@ (80080d4 <xTaskResumeAll+0x1f4>)
 800804c:	2201      	movs	r2, #1
 800804e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008050:	4b1c      	ldr	r3, [pc, #112]	@ (80080c4 <xTaskResumeAll+0x1e4>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	f47f af6c 	bne.w	8007f32 <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d001      	beq.n	8008064 <xTaskResumeAll+0x184>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8008060:	f000 fbf6 	bl	8008850 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008064:	4b1c      	ldr	r3, [pc, #112]	@ (80080d8 <xTaskResumeAll+0x1f8>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d010      	beq.n	8008092 <xTaskResumeAll+0x1b2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8008070:	f000 f848 	bl	8008104 <xTaskIncrementTick>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d002      	beq.n	8008080 <xTaskResumeAll+0x1a0>
                            {
                                xYieldPending = pdTRUE;
 800807a:	4b16      	ldr	r3, [pc, #88]	@ (80080d4 <xTaskResumeAll+0x1f4>)
 800807c:	2201      	movs	r2, #1
 800807e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	3b01      	subs	r3, #1
 8008084:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d1f1      	bne.n	8008070 <xTaskResumeAll+0x190>

                        xPendedTicks = 0;
 800808c:	4b12      	ldr	r3, [pc, #72]	@ (80080d8 <xTaskResumeAll+0x1f8>)
 800808e:	2200      	movs	r2, #0
 8008090:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8008092:	4b10      	ldr	r3, [pc, #64]	@ (80080d4 <xTaskResumeAll+0x1f4>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d009      	beq.n	80080ae <xTaskResumeAll+0x1ce>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800809a:	2301      	movs	r3, #1
 800809c:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800809e:	4b0f      	ldr	r3, [pc, #60]	@ (80080dc <xTaskResumeAll+0x1fc>)
 80080a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080a4:	601a      	str	r2, [r3, #0]
 80080a6:	f3bf 8f4f 	dsb	sy
 80080aa:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80080ae:	f000 ffef 	bl	8009090 <vPortExitCritical>

    return xAlreadyYielded;
 80080b2:	69bb      	ldr	r3, [r7, #24]
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3720      	adds	r7, #32
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	2000053c 	.word	0x2000053c
 80080c0:	20000514 	.word	0x20000514
 80080c4:	200004d4 	.word	0x200004d4
 80080c8:	2000051c 	.word	0x2000051c
 80080cc:	20000440 	.word	0x20000440
 80080d0:	2000043c 	.word	0x2000043c
 80080d4:	20000528 	.word	0x20000528
 80080d8:	20000524 	.word	0x20000524
 80080dc:	e000ed04 	.word	0xe000ed04

080080e0 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80080e6:	f001 f889 	bl	80091fc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80080ea:	2300      	movs	r3, #0
 80080ec:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80080ee:	4b04      	ldr	r3, [pc, #16]	@ (8008100 <xTaskGetTickCountFromISR+0x20>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80080f4:	683b      	ldr	r3, [r7, #0]
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3708      	adds	r7, #8
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	20000518 	.word	0x20000518

08008104 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b08a      	sub	sp, #40	@ 0x28
 8008108:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800810a:	2300      	movs	r3, #0
 800810c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800810e:	4b80      	ldr	r3, [pc, #512]	@ (8008310 <xTaskIncrementTick+0x20c>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	f040 80f1 	bne.w	80082fa <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008118:	4b7e      	ldr	r3, [pc, #504]	@ (8008314 <xTaskIncrementTick+0x210>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	3301      	adds	r3, #1
 800811e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8008120:	4a7c      	ldr	r2, [pc, #496]	@ (8008314 <xTaskIncrementTick+0x210>)
 8008122:	6a3b      	ldr	r3, [r7, #32]
 8008124:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008126:	6a3b      	ldr	r3, [r7, #32]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d121      	bne.n	8008170 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800812c:	4b7a      	ldr	r3, [pc, #488]	@ (8008318 <xTaskIncrementTick+0x214>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d00b      	beq.n	800814e <xTaskIncrementTick+0x4a>
        __asm volatile
 8008136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813a:	f383 8811 	msr	BASEPRI, r3
 800813e:	f3bf 8f6f 	isb	sy
 8008142:	f3bf 8f4f 	dsb	sy
 8008146:	607b      	str	r3, [r7, #4]
    }
 8008148:	bf00      	nop
 800814a:	bf00      	nop
 800814c:	e7fd      	b.n	800814a <xTaskIncrementTick+0x46>
 800814e:	4b72      	ldr	r3, [pc, #456]	@ (8008318 <xTaskIncrementTick+0x214>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	61fb      	str	r3, [r7, #28]
 8008154:	4b71      	ldr	r3, [pc, #452]	@ (800831c <xTaskIncrementTick+0x218>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a6f      	ldr	r2, [pc, #444]	@ (8008318 <xTaskIncrementTick+0x214>)
 800815a:	6013      	str	r3, [r2, #0]
 800815c:	4a6f      	ldr	r2, [pc, #444]	@ (800831c <xTaskIncrementTick+0x218>)
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	6013      	str	r3, [r2, #0]
 8008162:	4b6f      	ldr	r3, [pc, #444]	@ (8008320 <xTaskIncrementTick+0x21c>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	3301      	adds	r3, #1
 8008168:	4a6d      	ldr	r2, [pc, #436]	@ (8008320 <xTaskIncrementTick+0x21c>)
 800816a:	6013      	str	r3, [r2, #0]
 800816c:	f000 fb70 	bl	8008850 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8008170:	4b6c      	ldr	r3, [pc, #432]	@ (8008324 <xTaskIncrementTick+0x220>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	6a3a      	ldr	r2, [r7, #32]
 8008176:	429a      	cmp	r2, r3
 8008178:	f0c0 80aa 	bcc.w	80082d0 <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800817c:	4b66      	ldr	r3, [pc, #408]	@ (8008318 <xTaskIncrementTick+0x214>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d104      	bne.n	8008190 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008186:	4b67      	ldr	r3, [pc, #412]	@ (8008324 <xTaskIncrementTick+0x220>)
 8008188:	f04f 32ff 	mov.w	r2, #4294967295
 800818c:	601a      	str	r2, [r3, #0]
                    break;
 800818e:	e09f      	b.n	80082d0 <xTaskIncrementTick+0x1cc>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008190:	4b61      	ldr	r3, [pc, #388]	@ (8008318 <xTaskIncrementTick+0x214>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	68db      	ldr	r3, [r3, #12]
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80081a0:	6a3a      	ldr	r2, [r7, #32]
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d203      	bcs.n	80081b0 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80081a8:	4a5e      	ldr	r2, [pc, #376]	@ (8008324 <xTaskIncrementTick+0x220>)
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80081ae:	e08f      	b.n	80082d0 <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	695b      	ldr	r3, [r3, #20]
 80081b4:	613b      	str	r3, [r7, #16]
 80081b6:	69bb      	ldr	r3, [r7, #24]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	69ba      	ldr	r2, [r7, #24]
 80081bc:	68d2      	ldr	r2, [r2, #12]
 80081be:	609a      	str	r2, [r3, #8]
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	69ba      	ldr	r2, [r7, #24]
 80081c6:	6892      	ldr	r2, [r2, #8]
 80081c8:	605a      	str	r2, [r3, #4]
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	685a      	ldr	r2, [r3, #4]
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	3304      	adds	r3, #4
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d103      	bne.n	80081de <xTaskIncrementTick+0xda>
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	68da      	ldr	r2, [r3, #12]
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	605a      	str	r2, [r3, #4]
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	2200      	movs	r2, #0
 80081e2:	615a      	str	r2, [r3, #20]
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	1e5a      	subs	r2, r3, #1
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d01e      	beq.n	8008234 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081fa:	60fb      	str	r3, [r7, #12]
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	69db      	ldr	r3, [r3, #28]
 8008200:	69ba      	ldr	r2, [r7, #24]
 8008202:	6a12      	ldr	r2, [r2, #32]
 8008204:	609a      	str	r2, [r3, #8]
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	6a1b      	ldr	r3, [r3, #32]
 800820a:	69ba      	ldr	r2, [r7, #24]
 800820c:	69d2      	ldr	r2, [r2, #28]
 800820e:	605a      	str	r2, [r3, #4]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	685a      	ldr	r2, [r3, #4]
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	3318      	adds	r3, #24
 8008218:	429a      	cmp	r2, r3
 800821a:	d103      	bne.n	8008224 <xTaskIncrementTick+0x120>
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	6a1a      	ldr	r2, [r3, #32]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	605a      	str	r2, [r3, #4]
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	2200      	movs	r2, #0
 8008228:	629a      	str	r2, [r3, #40]	@ 0x28
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	1e5a      	subs	r2, r3, #1
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	4618      	mov	r0, r3
 8008238:	f002 fdd2 	bl	800ade0 <SEGGER_SYSVIEW_OnTaskStartReady>
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008240:	2201      	movs	r2, #1
 8008242:	409a      	lsls	r2, r3
 8008244:	4b38      	ldr	r3, [pc, #224]	@ (8008328 <xTaskIncrementTick+0x224>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4313      	orrs	r3, r2
 800824a:	4a37      	ldr	r2, [pc, #220]	@ (8008328 <xTaskIncrementTick+0x224>)
 800824c:	6013      	str	r3, [r2, #0]
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008252:	4936      	ldr	r1, [pc, #216]	@ (800832c <xTaskIncrementTick+0x228>)
 8008254:	4613      	mov	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	4413      	add	r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	440b      	add	r3, r1
 800825e:	3304      	adds	r3, #4
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	60bb      	str	r3, [r7, #8]
 8008264:	69bb      	ldr	r3, [r7, #24]
 8008266:	68ba      	ldr	r2, [r7, #8]
 8008268:	609a      	str	r2, [r3, #8]
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	689a      	ldr	r2, [r3, #8]
 800826e:	69bb      	ldr	r3, [r7, #24]
 8008270:	60da      	str	r2, [r3, #12]
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	69ba      	ldr	r2, [r7, #24]
 8008278:	3204      	adds	r2, #4
 800827a:	605a      	str	r2, [r3, #4]
 800827c:	69bb      	ldr	r3, [r7, #24]
 800827e:	1d1a      	adds	r2, r3, #4
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	609a      	str	r2, [r3, #8]
 8008284:	69bb      	ldr	r3, [r7, #24]
 8008286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008288:	4613      	mov	r3, r2
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	4413      	add	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	4a26      	ldr	r2, [pc, #152]	@ (800832c <xTaskIncrementTick+0x228>)
 8008292:	441a      	add	r2, r3
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	615a      	str	r2, [r3, #20]
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800829c:	4923      	ldr	r1, [pc, #140]	@ (800832c <xTaskIncrementTick+0x228>)
 800829e:	4613      	mov	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4413      	add	r3, r2
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	440b      	add	r3, r1
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	1c59      	adds	r1, r3, #1
 80082ac:	481f      	ldr	r0, [pc, #124]	@ (800832c <xTaskIncrementTick+0x228>)
 80082ae:	4613      	mov	r3, r2
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	009b      	lsls	r3, r3, #2
 80082b6:	4403      	add	r3, r0
 80082b8:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082be:	4b1c      	ldr	r3, [pc, #112]	@ (8008330 <xTaskIncrementTick+0x22c>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c4:	429a      	cmp	r2, r3
 80082c6:	f67f af59 	bls.w	800817c <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 80082ca:	2301      	movs	r3, #1
 80082cc:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082ce:	e755      	b.n	800817c <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80082d0:	4b17      	ldr	r3, [pc, #92]	@ (8008330 <xTaskIncrementTick+0x22c>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082d6:	4915      	ldr	r1, [pc, #84]	@ (800832c <xTaskIncrementTick+0x228>)
 80082d8:	4613      	mov	r3, r2
 80082da:	009b      	lsls	r3, r3, #2
 80082dc:	4413      	add	r3, r2
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	440b      	add	r3, r1
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d901      	bls.n	80082ec <xTaskIncrementTick+0x1e8>
            {
                xSwitchRequired = pdTRUE;
 80082e8:	2301      	movs	r3, #1
 80082ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80082ec:	4b11      	ldr	r3, [pc, #68]	@ (8008334 <xTaskIncrementTick+0x230>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d007      	beq.n	8008304 <xTaskIncrementTick+0x200>
            {
                xSwitchRequired = pdTRUE;
 80082f4:	2301      	movs	r3, #1
 80082f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80082f8:	e004      	b.n	8008304 <xTaskIncrementTick+0x200>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80082fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008338 <xTaskIncrementTick+0x234>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	3301      	adds	r3, #1
 8008300:	4a0d      	ldr	r2, [pc, #52]	@ (8008338 <xTaskIncrementTick+0x234>)
 8008302:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8008304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008306:	4618      	mov	r0, r3
 8008308:	3728      	adds	r7, #40	@ 0x28
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	2000053c 	.word	0x2000053c
 8008314:	20000518 	.word	0x20000518
 8008318:	200004cc 	.word	0x200004cc
 800831c:	200004d0 	.word	0x200004d0
 8008320:	2000052c 	.word	0x2000052c
 8008324:	20000534 	.word	0x20000534
 8008328:	2000051c 	.word	0x2000051c
 800832c:	20000440 	.word	0x20000440
 8008330:	2000043c 	.word	0x2000043c
 8008334:	20000528 	.word	0x20000528
 8008338:	20000524 	.word	0x20000524

0800833c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b086      	sub	sp, #24
 8008340:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008342:	4b2d      	ldr	r3, [pc, #180]	@ (80083f8 <vTaskSwitchContext+0xbc>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d003      	beq.n	8008352 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800834a:	4b2c      	ldr	r3, [pc, #176]	@ (80083fc <vTaskSwitchContext+0xc0>)
 800834c:	2201      	movs	r2, #1
 800834e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8008350:	e04e      	b.n	80083f0 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8008352:	4b2a      	ldr	r3, [pc, #168]	@ (80083fc <vTaskSwitchContext+0xc0>)
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008358:	4b29      	ldr	r3, [pc, #164]	@ (8008400 <vTaskSwitchContext+0xc4>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	fab3 f383 	clz	r3, r3
 8008364:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8008366:	7afb      	ldrb	r3, [r7, #11]
 8008368:	f1c3 031f 	rsb	r3, r3, #31
 800836c:	617b      	str	r3, [r7, #20]
 800836e:	4925      	ldr	r1, [pc, #148]	@ (8008404 <vTaskSwitchContext+0xc8>)
 8008370:	697a      	ldr	r2, [r7, #20]
 8008372:	4613      	mov	r3, r2
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	4413      	add	r3, r2
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	440b      	add	r3, r1
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d10b      	bne.n	800839a <vTaskSwitchContext+0x5e>
        __asm volatile
 8008382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	607b      	str	r3, [r7, #4]
    }
 8008394:	bf00      	nop
 8008396:	bf00      	nop
 8008398:	e7fd      	b.n	8008396 <vTaskSwitchContext+0x5a>
 800839a:	697a      	ldr	r2, [r7, #20]
 800839c:	4613      	mov	r3, r2
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	4413      	add	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4a17      	ldr	r2, [pc, #92]	@ (8008404 <vTaskSwitchContext+0xc8>)
 80083a6:	4413      	add	r3, r2
 80083a8:	613b      	str	r3, [r7, #16]
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	605a      	str	r2, [r3, #4]
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	685a      	ldr	r2, [r3, #4]
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	3308      	adds	r3, #8
 80083bc:	429a      	cmp	r2, r3
 80083be:	d104      	bne.n	80083ca <vTaskSwitchContext+0x8e>
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	685a      	ldr	r2, [r3, #4]
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	605a      	str	r2, [r3, #4]
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	4a0d      	ldr	r2, [pc, #52]	@ (8008408 <vTaskSwitchContext+0xcc>)
 80083d2:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80083d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008408 <vTaskSwitchContext+0xcc>)
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	4b0c      	ldr	r3, [pc, #48]	@ (800840c <vTaskSwitchContext+0xd0>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d102      	bne.n	80083e6 <vTaskSwitchContext+0xaa>
 80083e0:	f002 fc5e 	bl	800aca0 <SEGGER_SYSVIEW_OnIdle>
}
 80083e4:	e004      	b.n	80083f0 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 80083e6:	4b08      	ldr	r3, [pc, #32]	@ (8008408 <vTaskSwitchContext+0xcc>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4618      	mov	r0, r3
 80083ec:	f002 fcb6 	bl	800ad5c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80083f0:	bf00      	nop
 80083f2:	3718      	adds	r7, #24
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	2000053c 	.word	0x2000053c
 80083fc:	20000528 	.word	0x20000528
 8008400:	2000051c 	.word	0x2000051c
 8008404:	20000440 	.word	0x20000440
 8008408:	2000043c 	.word	0x2000043c
 800840c:	20000538 	.word	0x20000538

08008410 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10b      	bne.n	8008438 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	60fb      	str	r3, [r7, #12]
    }
 8008432:	bf00      	nop
 8008434:	bf00      	nop
 8008436:	e7fd      	b.n	8008434 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008438:	4b07      	ldr	r3, [pc, #28]	@ (8008458 <vTaskPlaceOnEventList+0x48>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	3318      	adds	r3, #24
 800843e:	4619      	mov	r1, r3
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f7fe feb6 	bl	80071b2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008446:	2101      	movs	r1, #1
 8008448:	6838      	ldr	r0, [r7, #0]
 800844a:	f000 fc3d 	bl	8008cc8 <prvAddCurrentTaskToDelayedList>
}
 800844e:	bf00      	nop
 8008450:	3710      	adds	r7, #16
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	2000043c 	.word	0x2000043c

0800845c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b08a      	sub	sp, #40	@ 0x28
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800846c:	6a3b      	ldr	r3, [r7, #32]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d10b      	bne.n	800848a <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8008472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008476:	f383 8811 	msr	BASEPRI, r3
 800847a:	f3bf 8f6f 	isb	sy
 800847e:	f3bf 8f4f 	dsb	sy
 8008482:	60fb      	str	r3, [r7, #12]
    }
 8008484:	bf00      	nop
 8008486:	bf00      	nop
 8008488:	e7fd      	b.n	8008486 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800848a:	6a3b      	ldr	r3, [r7, #32]
 800848c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800848e:	61fb      	str	r3, [r7, #28]
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	69db      	ldr	r3, [r3, #28]
 8008494:	6a3a      	ldr	r2, [r7, #32]
 8008496:	6a12      	ldr	r2, [r2, #32]
 8008498:	609a      	str	r2, [r3, #8]
 800849a:	6a3b      	ldr	r3, [r7, #32]
 800849c:	6a1b      	ldr	r3, [r3, #32]
 800849e:	6a3a      	ldr	r2, [r7, #32]
 80084a0:	69d2      	ldr	r2, [r2, #28]
 80084a2:	605a      	str	r2, [r3, #4]
 80084a4:	69fb      	ldr	r3, [r7, #28]
 80084a6:	685a      	ldr	r2, [r3, #4]
 80084a8:	6a3b      	ldr	r3, [r7, #32]
 80084aa:	3318      	adds	r3, #24
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d103      	bne.n	80084b8 <xTaskRemoveFromEventList+0x5c>
 80084b0:	6a3b      	ldr	r3, [r7, #32]
 80084b2:	6a1a      	ldr	r2, [r3, #32]
 80084b4:	69fb      	ldr	r3, [r7, #28]
 80084b6:	605a      	str	r2, [r3, #4]
 80084b8:	6a3b      	ldr	r3, [r7, #32]
 80084ba:	2200      	movs	r2, #0
 80084bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80084be:	69fb      	ldr	r3, [r7, #28]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	1e5a      	subs	r2, r3, #1
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084c8:	4b4b      	ldr	r3, [pc, #300]	@ (80085f8 <xTaskRemoveFromEventList+0x19c>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d162      	bne.n	8008596 <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80084d0:	6a3b      	ldr	r3, [r7, #32]
 80084d2:	695b      	ldr	r3, [r3, #20]
 80084d4:	617b      	str	r3, [r7, #20]
 80084d6:	6a3b      	ldr	r3, [r7, #32]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	6a3a      	ldr	r2, [r7, #32]
 80084dc:	68d2      	ldr	r2, [r2, #12]
 80084de:	609a      	str	r2, [r3, #8]
 80084e0:	6a3b      	ldr	r3, [r7, #32]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	6a3a      	ldr	r2, [r7, #32]
 80084e6:	6892      	ldr	r2, [r2, #8]
 80084e8:	605a      	str	r2, [r3, #4]
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	685a      	ldr	r2, [r3, #4]
 80084ee:	6a3b      	ldr	r3, [r7, #32]
 80084f0:	3304      	adds	r3, #4
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d103      	bne.n	80084fe <xTaskRemoveFromEventList+0xa2>
 80084f6:	6a3b      	ldr	r3, [r7, #32]
 80084f8:	68da      	ldr	r2, [r3, #12]
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	605a      	str	r2, [r3, #4]
 80084fe:	6a3b      	ldr	r3, [r7, #32]
 8008500:	2200      	movs	r2, #0
 8008502:	615a      	str	r2, [r3, #20]
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	1e5a      	subs	r2, r3, #1
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800850e:	6a3b      	ldr	r3, [r7, #32]
 8008510:	4618      	mov	r0, r3
 8008512:	f002 fc65 	bl	800ade0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008516:	6a3b      	ldr	r3, [r7, #32]
 8008518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800851a:	2201      	movs	r2, #1
 800851c:	409a      	lsls	r2, r3
 800851e:	4b37      	ldr	r3, [pc, #220]	@ (80085fc <xTaskRemoveFromEventList+0x1a0>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4313      	orrs	r3, r2
 8008524:	4a35      	ldr	r2, [pc, #212]	@ (80085fc <xTaskRemoveFromEventList+0x1a0>)
 8008526:	6013      	str	r3, [r2, #0]
 8008528:	6a3b      	ldr	r3, [r7, #32]
 800852a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800852c:	4934      	ldr	r1, [pc, #208]	@ (8008600 <xTaskRemoveFromEventList+0x1a4>)
 800852e:	4613      	mov	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	440b      	add	r3, r1
 8008538:	3304      	adds	r3, #4
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	613b      	str	r3, [r7, #16]
 800853e:	6a3b      	ldr	r3, [r7, #32]
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	609a      	str	r2, [r3, #8]
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	689a      	ldr	r2, [r3, #8]
 8008548:	6a3b      	ldr	r3, [r7, #32]
 800854a:	60da      	str	r2, [r3, #12]
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	6a3a      	ldr	r2, [r7, #32]
 8008552:	3204      	adds	r2, #4
 8008554:	605a      	str	r2, [r3, #4]
 8008556:	6a3b      	ldr	r3, [r7, #32]
 8008558:	1d1a      	adds	r2, r3, #4
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	609a      	str	r2, [r3, #8]
 800855e:	6a3b      	ldr	r3, [r7, #32]
 8008560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008562:	4613      	mov	r3, r2
 8008564:	009b      	lsls	r3, r3, #2
 8008566:	4413      	add	r3, r2
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4a25      	ldr	r2, [pc, #148]	@ (8008600 <xTaskRemoveFromEventList+0x1a4>)
 800856c:	441a      	add	r2, r3
 800856e:	6a3b      	ldr	r3, [r7, #32]
 8008570:	615a      	str	r2, [r3, #20]
 8008572:	6a3b      	ldr	r3, [r7, #32]
 8008574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008576:	4922      	ldr	r1, [pc, #136]	@ (8008600 <xTaskRemoveFromEventList+0x1a4>)
 8008578:	4613      	mov	r3, r2
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	4413      	add	r3, r2
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	440b      	add	r3, r1
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	1c59      	adds	r1, r3, #1
 8008586:	481e      	ldr	r0, [pc, #120]	@ (8008600 <xTaskRemoveFromEventList+0x1a4>)
 8008588:	4613      	mov	r3, r2
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	4413      	add	r3, r2
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	4403      	add	r3, r0
 8008592:	6019      	str	r1, [r3, #0]
 8008594:	e01b      	b.n	80085ce <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008596:	4b1b      	ldr	r3, [pc, #108]	@ (8008604 <xTaskRemoveFromEventList+0x1a8>)
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	61bb      	str	r3, [r7, #24]
 800859c:	6a3b      	ldr	r3, [r7, #32]
 800859e:	69ba      	ldr	r2, [r7, #24]
 80085a0:	61da      	str	r2, [r3, #28]
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	689a      	ldr	r2, [r3, #8]
 80085a6:	6a3b      	ldr	r3, [r7, #32]
 80085a8:	621a      	str	r2, [r3, #32]
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	6a3a      	ldr	r2, [r7, #32]
 80085b0:	3218      	adds	r2, #24
 80085b2:	605a      	str	r2, [r3, #4]
 80085b4:	6a3b      	ldr	r3, [r7, #32]
 80085b6:	f103 0218 	add.w	r2, r3, #24
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	609a      	str	r2, [r3, #8]
 80085be:	6a3b      	ldr	r3, [r7, #32]
 80085c0:	4a10      	ldr	r2, [pc, #64]	@ (8008604 <xTaskRemoveFromEventList+0x1a8>)
 80085c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80085c4:	4b0f      	ldr	r3, [pc, #60]	@ (8008604 <xTaskRemoveFromEventList+0x1a8>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	3301      	adds	r3, #1
 80085ca:	4a0e      	ldr	r2, [pc, #56]	@ (8008604 <xTaskRemoveFromEventList+0x1a8>)
 80085cc:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80085ce:	6a3b      	ldr	r3, [r7, #32]
 80085d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008608 <xTaskRemoveFromEventList+0x1ac>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085d8:	429a      	cmp	r2, r3
 80085da:	d905      	bls.n	80085e8 <xTaskRemoveFromEventList+0x18c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80085dc:	2301      	movs	r3, #1
 80085de:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80085e0:	4b0a      	ldr	r3, [pc, #40]	@ (800860c <xTaskRemoveFromEventList+0x1b0>)
 80085e2:	2201      	movs	r2, #1
 80085e4:	601a      	str	r2, [r3, #0]
 80085e6:	e001      	b.n	80085ec <xTaskRemoveFromEventList+0x190>
    }
    else
    {
        xReturn = pdFALSE;
 80085e8:	2300      	movs	r3, #0
 80085ea:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 80085ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3728      	adds	r7, #40	@ 0x28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	2000053c 	.word	0x2000053c
 80085fc:	2000051c 	.word	0x2000051c
 8008600:	20000440 	.word	0x20000440
 8008604:	200004d4 	.word	0x200004d4
 8008608:	2000043c 	.word	0x2000043c
 800860c:	20000528 	.word	0x20000528

08008610 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008618:	4b06      	ldr	r3, [pc, #24]	@ (8008634 <vTaskInternalSetTimeOutState+0x24>)
 800861a:	681a      	ldr	r2, [r3, #0]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8008620:	4b05      	ldr	r3, [pc, #20]	@ (8008638 <vTaskInternalSetTimeOutState+0x28>)
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	605a      	str	r2, [r3, #4]
}
 8008628:	bf00      	nop
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr
 8008634:	2000052c 	.word	0x2000052c
 8008638:	20000518 	.word	0x20000518

0800863c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b088      	sub	sp, #32
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d10b      	bne.n	8008664 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 800864c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008650:	f383 8811 	msr	BASEPRI, r3
 8008654:	f3bf 8f6f 	isb	sy
 8008658:	f3bf 8f4f 	dsb	sy
 800865c:	613b      	str	r3, [r7, #16]
    }
 800865e:	bf00      	nop
 8008660:	bf00      	nop
 8008662:	e7fd      	b.n	8008660 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d10b      	bne.n	8008682 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800866a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866e:	f383 8811 	msr	BASEPRI, r3
 8008672:	f3bf 8f6f 	isb	sy
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	60fb      	str	r3, [r7, #12]
    }
 800867c:	bf00      	nop
 800867e:	bf00      	nop
 8008680:	e7fd      	b.n	800867e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8008682:	f000 fcd3 	bl	800902c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8008686:	4b1f      	ldr	r3, [pc, #124]	@ (8008704 <xTaskCheckForTimeOut+0xc8>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	69ba      	ldr	r2, [r7, #24]
 8008692:	1ad3      	subs	r3, r2, r3
 8008694:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800869e:	d102      	bne.n	80086a6 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80086a0:	2300      	movs	r3, #0
 80086a2:	61fb      	str	r3, [r7, #28]
 80086a4:	e026      	b.n	80086f4 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	4b17      	ldr	r3, [pc, #92]	@ (8008708 <xTaskCheckForTimeOut+0xcc>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d00a      	beq.n	80086c8 <xTaskCheckForTimeOut+0x8c>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	69ba      	ldr	r2, [r7, #24]
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d305      	bcc.n	80086c8 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80086bc:	2301      	movs	r3, #1
 80086be:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	2200      	movs	r2, #0
 80086c4:	601a      	str	r2, [r3, #0]
 80086c6:	e015      	b.n	80086f4 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	697a      	ldr	r2, [r7, #20]
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d20b      	bcs.n	80086ea <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	1ad2      	subs	r2, r2, r3
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f7ff ff96 	bl	8008610 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80086e4:	2300      	movs	r3, #0
 80086e6:	61fb      	str	r3, [r7, #28]
 80086e8:	e004      	b.n	80086f4 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2200      	movs	r2, #0
 80086ee:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80086f0:	2301      	movs	r3, #1
 80086f2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80086f4:	f000 fccc 	bl	8009090 <vPortExitCritical>

    return xReturn;
 80086f8:	69fb      	ldr	r3, [r7, #28]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3720      	adds	r7, #32
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	bf00      	nop
 8008704:	20000518 	.word	0x20000518
 8008708:	2000052c 	.word	0x2000052c

0800870c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800870c:	b480      	push	{r7}
 800870e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8008710:	4b03      	ldr	r3, [pc, #12]	@ (8008720 <vTaskMissedYield+0x14>)
 8008712:	2201      	movs	r2, #1
 8008714:	601a      	str	r2, [r3, #0]
}
 8008716:	bf00      	nop
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr
 8008720:	20000528 	.word	0x20000528

08008724 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800872c:	f000 f852 	bl	80087d4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008730:	4b06      	ldr	r3, [pc, #24]	@ (800874c <prvIdleTask+0x28>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	2b01      	cmp	r3, #1
 8008736:	d9f9      	bls.n	800872c <prvIdleTask+0x8>
            {
                taskYIELD();
 8008738:	4b05      	ldr	r3, [pc, #20]	@ (8008750 <prvIdleTask+0x2c>)
 800873a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800873e:	601a      	str	r2, [r3, #0]
 8008740:	f3bf 8f4f 	dsb	sy
 8008744:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8008748:	e7f0      	b.n	800872c <prvIdleTask+0x8>
 800874a:	bf00      	nop
 800874c:	20000440 	.word	0x20000440
 8008750:	e000ed04 	.word	0xe000ed04

08008754 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800875a:	2300      	movs	r3, #0
 800875c:	607b      	str	r3, [r7, #4]
 800875e:	e00c      	b.n	800877a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	4613      	mov	r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	4413      	add	r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	4a12      	ldr	r2, [pc, #72]	@ (80087b4 <prvInitialiseTaskLists+0x60>)
 800876c:	4413      	add	r3, r2
 800876e:	4618      	mov	r0, r3
 8008770:	f7fe fcf2 	bl	8007158 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	3301      	adds	r3, #1
 8008778:	607b      	str	r3, [r7, #4]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2b04      	cmp	r3, #4
 800877e:	d9ef      	bls.n	8008760 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8008780:	480d      	ldr	r0, [pc, #52]	@ (80087b8 <prvInitialiseTaskLists+0x64>)
 8008782:	f7fe fce9 	bl	8007158 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8008786:	480d      	ldr	r0, [pc, #52]	@ (80087bc <prvInitialiseTaskLists+0x68>)
 8008788:	f7fe fce6 	bl	8007158 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800878c:	480c      	ldr	r0, [pc, #48]	@ (80087c0 <prvInitialiseTaskLists+0x6c>)
 800878e:	f7fe fce3 	bl	8007158 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8008792:	480c      	ldr	r0, [pc, #48]	@ (80087c4 <prvInitialiseTaskLists+0x70>)
 8008794:	f7fe fce0 	bl	8007158 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8008798:	480b      	ldr	r0, [pc, #44]	@ (80087c8 <prvInitialiseTaskLists+0x74>)
 800879a:	f7fe fcdd 	bl	8007158 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800879e:	4b0b      	ldr	r3, [pc, #44]	@ (80087cc <prvInitialiseTaskLists+0x78>)
 80087a0:	4a05      	ldr	r2, [pc, #20]	@ (80087b8 <prvInitialiseTaskLists+0x64>)
 80087a2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087a4:	4b0a      	ldr	r3, [pc, #40]	@ (80087d0 <prvInitialiseTaskLists+0x7c>)
 80087a6:	4a05      	ldr	r2, [pc, #20]	@ (80087bc <prvInitialiseTaskLists+0x68>)
 80087a8:	601a      	str	r2, [r3, #0]
}
 80087aa:	bf00      	nop
 80087ac:	3708      	adds	r7, #8
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	20000440 	.word	0x20000440
 80087b8:	200004a4 	.word	0x200004a4
 80087bc:	200004b8 	.word	0x200004b8
 80087c0:	200004d4 	.word	0x200004d4
 80087c4:	200004e8 	.word	0x200004e8
 80087c8:	20000500 	.word	0x20000500
 80087cc:	200004cc 	.word	0x200004cc
 80087d0:	200004d0 	.word	0x200004d0

080087d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b082      	sub	sp, #8
 80087d8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80087da:	e019      	b.n	8008810 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80087dc:	f000 fc26 	bl	800902c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087e0:	4b10      	ldr	r3, [pc, #64]	@ (8008824 <prvCheckTasksWaitingTermination+0x50>)
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	3304      	adds	r3, #4
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7fe fd19 	bl	8007224 <uxListRemove>
                --uxCurrentNumberOfTasks;
 80087f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008828 <prvCheckTasksWaitingTermination+0x54>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	3b01      	subs	r3, #1
 80087f8:	4a0b      	ldr	r2, [pc, #44]	@ (8008828 <prvCheckTasksWaitingTermination+0x54>)
 80087fa:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 80087fc:	4b0b      	ldr	r3, [pc, #44]	@ (800882c <prvCheckTasksWaitingTermination+0x58>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	3b01      	subs	r3, #1
 8008802:	4a0a      	ldr	r2, [pc, #40]	@ (800882c <prvCheckTasksWaitingTermination+0x58>)
 8008804:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8008806:	f000 fc43 	bl	8009090 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 f810 	bl	8008830 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008810:	4b06      	ldr	r3, [pc, #24]	@ (800882c <prvCheckTasksWaitingTermination+0x58>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d1e1      	bne.n	80087dc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8008818:	bf00      	nop
 800881a:	bf00      	nop
 800881c:	3708      	adds	r7, #8
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop
 8008824:	200004e8 	.word	0x200004e8
 8008828:	20000514 	.word	0x20000514
 800882c:	200004fc 	.word	0x200004fc

08008830 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8008830:	b580      	push	{r7, lr}
 8008832:	b082      	sub	sp, #8
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800883c:	4618      	mov	r0, r3
 800883e:	f000 fddb 	bl	80093f8 <vPortFree>
            vPortFree( pxTCB );
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 fdd8 	bl	80093f8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8008848:	bf00      	nop
 800884a:	3708      	adds	r7, #8
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008850:	b480      	push	{r7}
 8008852:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008854:	4b0a      	ldr	r3, [pc, #40]	@ (8008880 <prvResetNextTaskUnblockTime+0x30>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d104      	bne.n	8008868 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800885e:	4b09      	ldr	r3, [pc, #36]	@ (8008884 <prvResetNextTaskUnblockTime+0x34>)
 8008860:	f04f 32ff 	mov.w	r2, #4294967295
 8008864:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8008866:	e005      	b.n	8008874 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008868:	4b05      	ldr	r3, [pc, #20]	@ (8008880 <prvResetNextTaskUnblockTime+0x30>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	68db      	ldr	r3, [r3, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a04      	ldr	r2, [pc, #16]	@ (8008884 <prvResetNextTaskUnblockTime+0x34>)
 8008872:	6013      	str	r3, [r2, #0]
}
 8008874:	bf00      	nop
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	200004cc 	.word	0x200004cc
 8008884:	20000534 	.word	0x20000534

08008888 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8008888:	b580      	push	{r7, lr}
 800888a:	b086      	sub	sp, #24
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8008894:	2300      	movs	r3, #0
 8008896:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2b00      	cmp	r3, #0
 800889c:	f000 808b 	beq.w	80089b6 <xTaskPriorityInherit+0x12e>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a4:	4b46      	ldr	r3, [pc, #280]	@ (80089c0 <xTaskPriorityInherit+0x138>)
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088aa:	429a      	cmp	r2, r3
 80088ac:	d27a      	bcs.n	80089a4 <xTaskPriorityInherit+0x11c>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	699b      	ldr	r3, [r3, #24]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	db06      	blt.n	80088c4 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088b6:	4b42      	ldr	r3, [pc, #264]	@ (80089c0 <xTaskPriorityInherit+0x138>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088bc:	f1c3 0205 	rsb	r2, r3, #5
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	6959      	ldr	r1, [r3, #20]
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088cc:	4613      	mov	r3, r2
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	4413      	add	r3, r2
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	4a3b      	ldr	r2, [pc, #236]	@ (80089c4 <xTaskPriorityInherit+0x13c>)
 80088d6:	4413      	add	r3, r2
 80088d8:	4299      	cmp	r1, r3
 80088da:	d15b      	bne.n	8008994 <xTaskPriorityInherit+0x10c>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	3304      	adds	r3, #4
 80088e0:	4618      	mov	r0, r3
 80088e2:	f7fe fc9f 	bl	8007224 <uxListRemove>
 80088e6:	4603      	mov	r3, r0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d10a      	bne.n	8008902 <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f0:	2201      	movs	r2, #1
 80088f2:	fa02 f303 	lsl.w	r3, r2, r3
 80088f6:	43da      	mvns	r2, r3
 80088f8:	4b33      	ldr	r3, [pc, #204]	@ (80089c8 <xTaskPriorityInherit+0x140>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4013      	ands	r3, r2
 80088fe:	4a32      	ldr	r2, [pc, #200]	@ (80089c8 <xTaskPriorityInherit+0x140>)
 8008900:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008902:	4b2f      	ldr	r3, [pc, #188]	@ (80089c0 <xTaskPriorityInherit+0x138>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	4618      	mov	r0, r3
 8008910:	f002 fa66 	bl	800ade0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008918:	2201      	movs	r2, #1
 800891a:	409a      	lsls	r2, r3
 800891c:	4b2a      	ldr	r3, [pc, #168]	@ (80089c8 <xTaskPriorityInherit+0x140>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4313      	orrs	r3, r2
 8008922:	4a29      	ldr	r2, [pc, #164]	@ (80089c8 <xTaskPriorityInherit+0x140>)
 8008924:	6013      	str	r3, [r2, #0]
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800892a:	4926      	ldr	r1, [pc, #152]	@ (80089c4 <xTaskPriorityInherit+0x13c>)
 800892c:	4613      	mov	r3, r2
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	4413      	add	r3, r2
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	440b      	add	r3, r1
 8008936:	3304      	adds	r3, #4
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	60fb      	str	r3, [r7, #12]
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	609a      	str	r2, [r3, #8]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	689a      	ldr	r2, [r3, #8]
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	60da      	str	r2, [r3, #12]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	693a      	ldr	r2, [r7, #16]
 8008950:	3204      	adds	r2, #4
 8008952:	605a      	str	r2, [r3, #4]
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	1d1a      	adds	r2, r3, #4
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	609a      	str	r2, [r3, #8]
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008960:	4613      	mov	r3, r2
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	4413      	add	r3, r2
 8008966:	009b      	lsls	r3, r3, #2
 8008968:	4a16      	ldr	r2, [pc, #88]	@ (80089c4 <xTaskPriorityInherit+0x13c>)
 800896a:	441a      	add	r2, r3
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	615a      	str	r2, [r3, #20]
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008974:	4913      	ldr	r1, [pc, #76]	@ (80089c4 <xTaskPriorityInherit+0x13c>)
 8008976:	4613      	mov	r3, r2
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	4413      	add	r3, r2
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	440b      	add	r3, r1
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	1c59      	adds	r1, r3, #1
 8008984:	480f      	ldr	r0, [pc, #60]	@ (80089c4 <xTaskPriorityInherit+0x13c>)
 8008986:	4613      	mov	r3, r2
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	4413      	add	r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	4403      	add	r3, r0
 8008990:	6019      	str	r1, [r3, #0]
 8008992:	e004      	b.n	800899e <xTaskPriorityInherit+0x116>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008994:	4b0a      	ldr	r3, [pc, #40]	@ (80089c0 <xTaskPriorityInherit+0x138>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800899e:	2301      	movs	r3, #1
 80089a0:	617b      	str	r3, [r7, #20]
 80089a2:	e008      	b.n	80089b6 <xTaskPriorityInherit+0x12e>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80089a8:	4b05      	ldr	r3, [pc, #20]	@ (80089c0 <xTaskPriorityInherit+0x138>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d201      	bcs.n	80089b6 <xTaskPriorityInherit+0x12e>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80089b2:	2301      	movs	r3, #1
 80089b4:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80089b6:	697b      	ldr	r3, [r7, #20]
    }
 80089b8:	4618      	mov	r0, r3
 80089ba:	3718      	adds	r7, #24
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}
 80089c0:	2000043c 	.word	0x2000043c
 80089c4:	20000440 	.word	0x20000440
 80089c8:	2000051c 	.word	0x2000051c

080089cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b088      	sub	sp, #32
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 80089d8:	2300      	movs	r3, #0
 80089da:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	f000 8092 	beq.w	8008b08 <xTaskPriorityDisinherit+0x13c>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80089e4:	4b4b      	ldr	r3, [pc, #300]	@ (8008b14 <xTaskPriorityDisinherit+0x148>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	69ba      	ldr	r2, [r7, #24]
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d00b      	beq.n	8008a06 <xTaskPriorityDisinherit+0x3a>
        __asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	613b      	str	r3, [r7, #16]
    }
 8008a00:	bf00      	nop
 8008a02:	bf00      	nop
 8008a04:	e7fd      	b.n	8008a02 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d10b      	bne.n	8008a26 <xTaskPriorityDisinherit+0x5a>
        __asm volatile
 8008a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a12:	f383 8811 	msr	BASEPRI, r3
 8008a16:	f3bf 8f6f 	isb	sy
 8008a1a:	f3bf 8f4f 	dsb	sy
 8008a1e:	60fb      	str	r3, [r7, #12]
    }
 8008a20:	bf00      	nop
 8008a22:	bf00      	nop
 8008a24:	e7fd      	b.n	8008a22 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 8008a26:	69bb      	ldr	r3, [r7, #24]
 8008a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a2a:	1e5a      	subs	r2, r3, #1
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008a30:	69bb      	ldr	r3, [r7, #24]
 8008a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a34:	69bb      	ldr	r3, [r7, #24]
 8008a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d065      	beq.n	8008b08 <xTaskPriorityDisinherit+0x13c>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008a3c:	69bb      	ldr	r3, [r7, #24]
 8008a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d161      	bne.n	8008b08 <xTaskPriorityDisinherit+0x13c>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a44:	69bb      	ldr	r3, [r7, #24]
 8008a46:	3304      	adds	r3, #4
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7fe fbeb 	bl	8007224 <uxListRemove>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d10a      	bne.n	8008a6a <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a58:	2201      	movs	r2, #1
 8008a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a5e:	43da      	mvns	r2, r3
 8008a60:	4b2d      	ldr	r3, [pc, #180]	@ (8008b18 <xTaskPriorityDisinherit+0x14c>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4013      	ands	r3, r2
 8008a66:	4a2c      	ldr	r2, [pc, #176]	@ (8008b18 <xTaskPriorityDisinherit+0x14c>)
 8008a68:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a72:	69bb      	ldr	r3, [r7, #24]
 8008a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a76:	f1c3 0205 	rsb	r2, r3, #5
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8008a7e:	69bb      	ldr	r3, [r7, #24]
 8008a80:	4618      	mov	r0, r3
 8008a82:	f002 f9ad 	bl	800ade0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008a86:	69bb      	ldr	r3, [r7, #24]
 8008a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	409a      	lsls	r2, r3
 8008a8e:	4b22      	ldr	r3, [pc, #136]	@ (8008b18 <xTaskPriorityDisinherit+0x14c>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	4a20      	ldr	r2, [pc, #128]	@ (8008b18 <xTaskPriorityDisinherit+0x14c>)
 8008a96:	6013      	str	r3, [r2, #0]
 8008a98:	69bb      	ldr	r3, [r7, #24]
 8008a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a9c:	491f      	ldr	r1, [pc, #124]	@ (8008b1c <xTaskPriorityDisinherit+0x150>)
 8008a9e:	4613      	mov	r3, r2
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	4413      	add	r3, r2
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	440b      	add	r3, r1
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	617b      	str	r3, [r7, #20]
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	697a      	ldr	r2, [r7, #20]
 8008ab2:	609a      	str	r2, [r3, #8]
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	689a      	ldr	r2, [r3, #8]
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	60da      	str	r2, [r3, #12]
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	689b      	ldr	r3, [r3, #8]
 8008ac0:	69ba      	ldr	r2, [r7, #24]
 8008ac2:	3204      	adds	r2, #4
 8008ac4:	605a      	str	r2, [r3, #4]
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	1d1a      	adds	r2, r3, #4
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	609a      	str	r2, [r3, #8]
 8008ace:	69bb      	ldr	r3, [r7, #24]
 8008ad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	4413      	add	r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	4a10      	ldr	r2, [pc, #64]	@ (8008b1c <xTaskPriorityDisinherit+0x150>)
 8008adc:	441a      	add	r2, r3
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	615a      	str	r2, [r3, #20]
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ae6:	490d      	ldr	r1, [pc, #52]	@ (8008b1c <xTaskPriorityDisinherit+0x150>)
 8008ae8:	4613      	mov	r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	4413      	add	r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	440b      	add	r3, r1
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	1c59      	adds	r1, r3, #1
 8008af6:	4809      	ldr	r0, [pc, #36]	@ (8008b1c <xTaskPriorityDisinherit+0x150>)
 8008af8:	4613      	mov	r3, r2
 8008afa:	009b      	lsls	r3, r3, #2
 8008afc:	4413      	add	r3, r2
 8008afe:	009b      	lsls	r3, r3, #2
 8008b00:	4403      	add	r3, r0
 8008b02:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8008b04:	2301      	movs	r3, #1
 8008b06:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8008b08:	69fb      	ldr	r3, [r7, #28]
    }
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3720      	adds	r7, #32
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}
 8008b12:	bf00      	nop
 8008b14:	2000043c 	.word	0x2000043c
 8008b18:	2000051c 	.word	0x2000051c
 8008b1c:	20000440 	.word	0x20000440

08008b20 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b08a      	sub	sp, #40	@ 0x28
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f000 80a8 	beq.w	8008c8a <vTaskPriorityDisinheritAfterTimeout+0x16a>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8008b3a:	6a3b      	ldr	r3, [r7, #32]
 8008b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10b      	bne.n	8008b5a <vTaskPriorityDisinheritAfterTimeout+0x3a>
        __asm volatile
 8008b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b46:	f383 8811 	msr	BASEPRI, r3
 8008b4a:	f3bf 8f6f 	isb	sy
 8008b4e:	f3bf 8f4f 	dsb	sy
 8008b52:	613b      	str	r3, [r7, #16]
    }
 8008b54:	bf00      	nop
 8008b56:	bf00      	nop
 8008b58:	e7fd      	b.n	8008b56 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008b5a:	6a3b      	ldr	r3, [r7, #32]
 8008b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d902      	bls.n	8008b6a <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b68:	e002      	b.n	8008b70 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8008b6a:	6a3b      	ldr	r3, [r7, #32]
 8008b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8008b70:	6a3b      	ldr	r3, [r7, #32]
 8008b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b76:	429a      	cmp	r2, r3
 8008b78:	f000 8087 	beq.w	8008c8a <vTaskPriorityDisinheritAfterTimeout+0x16a>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008b7c:	6a3b      	ldr	r3, [r7, #32]
 8008b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b80:	69fa      	ldr	r2, [r7, #28]
 8008b82:	429a      	cmp	r2, r3
 8008b84:	f040 8081 	bne.w	8008c8a <vTaskPriorityDisinheritAfterTimeout+0x16a>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8008b88:	4b42      	ldr	r3, [pc, #264]	@ (8008c94 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	6a3a      	ldr	r2, [r7, #32]
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	d10b      	bne.n	8008baa <vTaskPriorityDisinheritAfterTimeout+0x8a>
        __asm volatile
 8008b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b96:	f383 8811 	msr	BASEPRI, r3
 8008b9a:	f3bf 8f6f 	isb	sy
 8008b9e:	f3bf 8f4f 	dsb	sy
 8008ba2:	60fb      	str	r3, [r7, #12]
    }
 8008ba4:	bf00      	nop
 8008ba6:	bf00      	nop
 8008ba8:	e7fd      	b.n	8008ba6 <vTaskPriorityDisinheritAfterTimeout+0x86>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008baa:	6a3b      	ldr	r3, [r7, #32]
 8008bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bae:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8008bb0:	6a3b      	ldr	r3, [r7, #32]
 8008bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bb4:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008bb6:	6a3b      	ldr	r3, [r7, #32]
 8008bb8:	699b      	ldr	r3, [r3, #24]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	db04      	blt.n	8008bc8 <vTaskPriorityDisinheritAfterTimeout+0xa8>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc0:	f1c3 0205 	rsb	r2, r3, #5
 8008bc4:	6a3b      	ldr	r3, [r7, #32]
 8008bc6:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008bc8:	6a3b      	ldr	r3, [r7, #32]
 8008bca:	6959      	ldr	r1, [r3, #20]
 8008bcc:	69ba      	ldr	r2, [r7, #24]
 8008bce:	4613      	mov	r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	4413      	add	r3, r2
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	4a30      	ldr	r2, [pc, #192]	@ (8008c98 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8008bd8:	4413      	add	r3, r2
 8008bda:	4299      	cmp	r1, r3
 8008bdc:	d155      	bne.n	8008c8a <vTaskPriorityDisinheritAfterTimeout+0x16a>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bde:	6a3b      	ldr	r3, [r7, #32]
 8008be0:	3304      	adds	r3, #4
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7fe fb1e 	bl	8007224 <uxListRemove>
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d10a      	bne.n	8008c04 <vTaskPriorityDisinheritAfterTimeout+0xe4>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008bee:	6a3b      	ldr	r3, [r7, #32]
 8008bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf8:	43da      	mvns	r2, r3
 8008bfa:	4b28      	ldr	r3, [pc, #160]	@ (8008c9c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4013      	ands	r3, r2
 8008c00:	4a26      	ldr	r2, [pc, #152]	@ (8008c9c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8008c02:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8008c04:	6a3b      	ldr	r3, [r7, #32]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f002 f8ea 	bl	800ade0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008c0c:	6a3b      	ldr	r3, [r7, #32]
 8008c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c10:	2201      	movs	r2, #1
 8008c12:	409a      	lsls	r2, r3
 8008c14:	4b21      	ldr	r3, [pc, #132]	@ (8008c9c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	4a20      	ldr	r2, [pc, #128]	@ (8008c9c <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8008c1c:	6013      	str	r3, [r2, #0]
 8008c1e:	6a3b      	ldr	r3, [r7, #32]
 8008c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c22:	491d      	ldr	r1, [pc, #116]	@ (8008c98 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8008c24:	4613      	mov	r3, r2
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	4413      	add	r3, r2
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	440b      	add	r3, r1
 8008c2e:	3304      	adds	r3, #4
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	617b      	str	r3, [r7, #20]
 8008c34:	6a3b      	ldr	r3, [r7, #32]
 8008c36:	697a      	ldr	r2, [r7, #20]
 8008c38:	609a      	str	r2, [r3, #8]
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	689a      	ldr	r2, [r3, #8]
 8008c3e:	6a3b      	ldr	r3, [r7, #32]
 8008c40:	60da      	str	r2, [r3, #12]
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	6a3a      	ldr	r2, [r7, #32]
 8008c48:	3204      	adds	r2, #4
 8008c4a:	605a      	str	r2, [r3, #4]
 8008c4c:	6a3b      	ldr	r3, [r7, #32]
 8008c4e:	1d1a      	adds	r2, r3, #4
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	609a      	str	r2, [r3, #8]
 8008c54:	6a3b      	ldr	r3, [r7, #32]
 8008c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c58:	4613      	mov	r3, r2
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	4413      	add	r3, r2
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	4a0d      	ldr	r2, [pc, #52]	@ (8008c98 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8008c62:	441a      	add	r2, r3
 8008c64:	6a3b      	ldr	r3, [r7, #32]
 8008c66:	615a      	str	r2, [r3, #20]
 8008c68:	6a3b      	ldr	r3, [r7, #32]
 8008c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c6c:	490a      	ldr	r1, [pc, #40]	@ (8008c98 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8008c6e:	4613      	mov	r3, r2
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	4413      	add	r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	440b      	add	r3, r1
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	1c59      	adds	r1, r3, #1
 8008c7c:	4806      	ldr	r0, [pc, #24]	@ (8008c98 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8008c7e:	4613      	mov	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4413      	add	r3, r2
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	4403      	add	r3, r0
 8008c88:	6019      	str	r1, [r3, #0]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8008c8a:	bf00      	nop
 8008c8c:	3728      	adds	r7, #40	@ 0x28
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}
 8008c92:	bf00      	nop
 8008c94:	2000043c 	.word	0x2000043c
 8008c98:	20000440 	.word	0x20000440
 8008c9c:	2000051c 	.word	0x2000051c

08008ca0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8008ca0:	b480      	push	{r7}
 8008ca2:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8008ca4:	4b07      	ldr	r3, [pc, #28]	@ (8008cc4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d004      	beq.n	8008cb6 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8008cac:	4b05      	ldr	r3, [pc, #20]	@ (8008cc4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008cb2:	3201      	adds	r2, #1
 8008cb4:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        return pxCurrentTCB;
 8008cb6:	4b03      	ldr	r3, [pc, #12]	@ (8008cc4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
    }
 8008cba:	4618      	mov	r0, r3
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr
 8008cc4:	2000043c 	.word	0x2000043c

08008cc8 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b086      	sub	sp, #24
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8008cd2:	4b36      	ldr	r3, [pc, #216]	@ (8008dac <prvAddCurrentTaskToDelayedList+0xe4>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008cd8:	4b35      	ldr	r3, [pc, #212]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	3304      	adds	r3, #4
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7fe faa0 	bl	8007224 <uxListRemove>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d10b      	bne.n	8008d02 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008cea:	4b31      	ldr	r3, [pc, #196]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf6:	43da      	mvns	r2, r3
 8008cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8008db4 <prvAddCurrentTaskToDelayedList+0xec>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4013      	ands	r3, r2
 8008cfe:	4a2d      	ldr	r2, [pc, #180]	@ (8008db4 <prvAddCurrentTaskToDelayedList+0xec>)
 8008d00:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d08:	d124      	bne.n	8008d54 <prvAddCurrentTaskToDelayedList+0x8c>
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d021      	beq.n	8008d54 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d10:	4b29      	ldr	r3, [pc, #164]	@ (8008db8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	613b      	str	r3, [r7, #16]
 8008d16:	4b26      	ldr	r3, [pc, #152]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	693a      	ldr	r2, [r7, #16]
 8008d1c:	609a      	str	r2, [r3, #8]
 8008d1e:	4b24      	ldr	r3, [pc, #144]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	693a      	ldr	r2, [r7, #16]
 8008d24:	6892      	ldr	r2, [r2, #8]
 8008d26:	60da      	str	r2, [r3, #12]
 8008d28:	4b21      	ldr	r3, [pc, #132]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	3204      	adds	r2, #4
 8008d32:	605a      	str	r2, [r3, #4]
 8008d34:	4b1e      	ldr	r3, [pc, #120]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	1d1a      	adds	r2, r3, #4
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	609a      	str	r2, [r3, #8]
 8008d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a1d      	ldr	r2, [pc, #116]	@ (8008db8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8008d44:	615a      	str	r2, [r3, #20]
 8008d46:	4b1c      	ldr	r3, [pc, #112]	@ (8008db8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8008db8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8008d4e:	6013      	str	r3, [r2, #0]
 8008d50:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8008d52:	e026      	b.n	8008da2 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8008d54:	697a      	ldr	r2, [r7, #20]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	4413      	add	r3, r2
 8008d5a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008d5c:	4b14      	ldr	r3, [pc, #80]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	68fa      	ldr	r2, [r7, #12]
 8008d62:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d209      	bcs.n	8008d80 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d6c:	4b13      	ldr	r3, [pc, #76]	@ (8008dbc <prvAddCurrentTaskToDelayedList+0xf4>)
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	4b0f      	ldr	r3, [pc, #60]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	3304      	adds	r3, #4
 8008d76:	4619      	mov	r1, r3
 8008d78:	4610      	mov	r0, r2
 8008d7a:	f7fe fa1a 	bl	80071b2 <vListInsert>
}
 8008d7e:	e010      	b.n	8008da2 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d80:	4b0f      	ldr	r3, [pc, #60]	@ (8008dc0 <prvAddCurrentTaskToDelayedList+0xf8>)
 8008d82:	681a      	ldr	r2, [r3, #0]
 8008d84:	4b0a      	ldr	r3, [pc, #40]	@ (8008db0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	3304      	adds	r3, #4
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	4610      	mov	r0, r2
 8008d8e:	f7fe fa10 	bl	80071b2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8008d92:	4b0c      	ldr	r3, [pc, #48]	@ (8008dc4 <prvAddCurrentTaskToDelayedList+0xfc>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d202      	bcs.n	8008da2 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8008d9c:	4a09      	ldr	r2, [pc, #36]	@ (8008dc4 <prvAddCurrentTaskToDelayedList+0xfc>)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	6013      	str	r3, [r2, #0]
}
 8008da2:	bf00      	nop
 8008da4:	3718      	adds	r7, #24
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	20000518 	.word	0x20000518
 8008db0:	2000043c 	.word	0x2000043c
 8008db4:	2000051c 	.word	0x2000051c
 8008db8:	20000500 	.word	0x20000500
 8008dbc:	200004d0 	.word	0x200004d0
 8008dc0:	200004cc 	.word	0x200004cc
 8008dc4:	20000534 	.word	0x20000534

08008dc8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	3b04      	subs	r3, #4
 8008dd8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008de0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	3b04      	subs	r3, #4
 8008de6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	f023 0201 	bic.w	r2, r3, #1
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	3b04      	subs	r3, #4
 8008df6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8008df8:	4a0c      	ldr	r2, [pc, #48]	@ (8008e2c <pxPortInitialiseStack+0x64>)
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	3b14      	subs	r3, #20
 8008e02:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8008e04:	687a      	ldr	r2, [r7, #4]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	3b04      	subs	r3, #4
 8008e0e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f06f 0202 	mvn.w	r2, #2
 8008e16:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	3b20      	subs	r3, #32
 8008e1c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3714      	adds	r7, #20
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr
 8008e2c:	08008e31 	.word	0x08008e31

08008e30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008e30:	b480      	push	{r7}
 8008e32:	b085      	sub	sp, #20
 8008e34:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8008e36:	2300      	movs	r3, #0
 8008e38:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8008e3a:	4b13      	ldr	r3, [pc, #76]	@ (8008e88 <prvTaskExitError+0x58>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e42:	d00b      	beq.n	8008e5c <prvTaskExitError+0x2c>
        __asm volatile
 8008e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e48:	f383 8811 	msr	BASEPRI, r3
 8008e4c:	f3bf 8f6f 	isb	sy
 8008e50:	f3bf 8f4f 	dsb	sy
 8008e54:	60fb      	str	r3, [r7, #12]
    }
 8008e56:	bf00      	nop
 8008e58:	bf00      	nop
 8008e5a:	e7fd      	b.n	8008e58 <prvTaskExitError+0x28>
        __asm volatile
 8008e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e60:	f383 8811 	msr	BASEPRI, r3
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	60bb      	str	r3, [r7, #8]
    }
 8008e6e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8008e70:	bf00      	nop
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d0fc      	beq.n	8008e72 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008e78:	bf00      	nop
 8008e7a:	bf00      	nop
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	20000010 	.word	0x20000010
 8008e8c:	00000000 	.word	0x00000000

08008e90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008e90:	4b07      	ldr	r3, [pc, #28]	@ (8008eb0 <pxCurrentTCBConst2>)
 8008e92:	6819      	ldr	r1, [r3, #0]
 8008e94:	6808      	ldr	r0, [r1, #0]
 8008e96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e9a:	f380 8809 	msr	PSP, r0
 8008e9e:	f3bf 8f6f 	isb	sy
 8008ea2:	f04f 0000 	mov.w	r0, #0
 8008ea6:	f380 8811 	msr	BASEPRI, r0
 8008eaa:	4770      	bx	lr
 8008eac:	f3af 8000 	nop.w

08008eb0 <pxCurrentTCBConst2>:
 8008eb0:	2000043c 	.word	0x2000043c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8008eb4:	bf00      	nop
 8008eb6:	bf00      	nop

08008eb8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008eb8:	4808      	ldr	r0, [pc, #32]	@ (8008edc <prvPortStartFirstTask+0x24>)
 8008eba:	6800      	ldr	r0, [r0, #0]
 8008ebc:	6800      	ldr	r0, [r0, #0]
 8008ebe:	f380 8808 	msr	MSP, r0
 8008ec2:	f04f 0000 	mov.w	r0, #0
 8008ec6:	f380 8814 	msr	CONTROL, r0
 8008eca:	b662      	cpsie	i
 8008ecc:	b661      	cpsie	f
 8008ece:	f3bf 8f4f 	dsb	sy
 8008ed2:	f3bf 8f6f 	isb	sy
 8008ed6:	df00      	svc	0
 8008ed8:	bf00      	nop
 8008eda:	0000      	.short	0x0000
 8008edc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8008ee0:	bf00      	nop
 8008ee2:	bf00      	nop

08008ee4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b086      	sub	sp, #24
 8008ee8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008eea:	4b47      	ldr	r3, [pc, #284]	@ (8009008 <xPortStartScheduler+0x124>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a47      	ldr	r2, [pc, #284]	@ (800900c <xPortStartScheduler+0x128>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d10b      	bne.n	8008f0c <xPortStartScheduler+0x28>
        __asm volatile
 8008ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef8:	f383 8811 	msr	BASEPRI, r3
 8008efc:	f3bf 8f6f 	isb	sy
 8008f00:	f3bf 8f4f 	dsb	sy
 8008f04:	613b      	str	r3, [r7, #16]
    }
 8008f06:	bf00      	nop
 8008f08:	bf00      	nop
 8008f0a:	e7fd      	b.n	8008f08 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008f0c:	4b3e      	ldr	r3, [pc, #248]	@ (8009008 <xPortStartScheduler+0x124>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a3f      	ldr	r2, [pc, #252]	@ (8009010 <xPortStartScheduler+0x12c>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d10b      	bne.n	8008f2e <xPortStartScheduler+0x4a>
        __asm volatile
 8008f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f1a:	f383 8811 	msr	BASEPRI, r3
 8008f1e:	f3bf 8f6f 	isb	sy
 8008f22:	f3bf 8f4f 	dsb	sy
 8008f26:	60fb      	str	r3, [r7, #12]
    }
 8008f28:	bf00      	nop
 8008f2a:	bf00      	nop
 8008f2c:	e7fd      	b.n	8008f2a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008f2e:	4b39      	ldr	r3, [pc, #228]	@ (8009014 <xPortStartScheduler+0x130>)
 8008f30:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	781b      	ldrb	r3, [r3, #0]
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	22ff      	movs	r2, #255	@ 0xff
 8008f3e:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	781b      	ldrb	r3, [r3, #0]
 8008f44:	b2db      	uxtb	r3, r3
 8008f46:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f48:	78fb      	ldrb	r3, [r7, #3]
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	4b31      	ldr	r3, [pc, #196]	@ (8009018 <xPortStartScheduler+0x134>)
 8008f54:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f56:	4b31      	ldr	r3, [pc, #196]	@ (800901c <xPortStartScheduler+0x138>)
 8008f58:	2207      	movs	r2, #7
 8008f5a:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f5c:	e009      	b.n	8008f72 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 8008f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800901c <xPortStartScheduler+0x138>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	3b01      	subs	r3, #1
 8008f64:	4a2d      	ldr	r2, [pc, #180]	@ (800901c <xPortStartScheduler+0x138>)
 8008f66:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008f68:	78fb      	ldrb	r3, [r7, #3]
 8008f6a:	b2db      	uxtb	r3, r3
 8008f6c:	005b      	lsls	r3, r3, #1
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f72:	78fb      	ldrb	r3, [r7, #3]
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f7a:	2b80      	cmp	r3, #128	@ 0x80
 8008f7c:	d0ef      	beq.n	8008f5e <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008f7e:	4b27      	ldr	r3, [pc, #156]	@ (800901c <xPortStartScheduler+0x138>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f1c3 0307 	rsb	r3, r3, #7
 8008f86:	2b04      	cmp	r3, #4
 8008f88:	d00b      	beq.n	8008fa2 <xPortStartScheduler+0xbe>
        __asm volatile
 8008f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8e:	f383 8811 	msr	BASEPRI, r3
 8008f92:	f3bf 8f6f 	isb	sy
 8008f96:	f3bf 8f4f 	dsb	sy
 8008f9a:	60bb      	str	r3, [r7, #8]
    }
 8008f9c:	bf00      	nop
 8008f9e:	bf00      	nop
 8008fa0:	e7fd      	b.n	8008f9e <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800901c <xPortStartScheduler+0x138>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	021b      	lsls	r3, r3, #8
 8008fa8:	4a1c      	ldr	r2, [pc, #112]	@ (800901c <xPortStartScheduler+0x138>)
 8008faa:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008fac:	4b1b      	ldr	r3, [pc, #108]	@ (800901c <xPortStartScheduler+0x138>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008fb4:	4a19      	ldr	r2, [pc, #100]	@ (800901c <xPortStartScheduler+0x138>)
 8008fb6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	b2da      	uxtb	r2, r3
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008fc0:	4b17      	ldr	r3, [pc, #92]	@ (8009020 <xPortStartScheduler+0x13c>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a16      	ldr	r2, [pc, #88]	@ (8009020 <xPortStartScheduler+0x13c>)
 8008fc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008fca:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008fcc:	4b14      	ldr	r3, [pc, #80]	@ (8009020 <xPortStartScheduler+0x13c>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a13      	ldr	r2, [pc, #76]	@ (8009020 <xPortStartScheduler+0x13c>)
 8008fd2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008fd6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008fd8:	f000 f8e0 	bl	800919c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008fdc:	4b11      	ldr	r3, [pc, #68]	@ (8009024 <xPortStartScheduler+0x140>)
 8008fde:	2200      	movs	r2, #0
 8008fe0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8008fe2:	f000 f8ff 	bl	80091e4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008fe6:	4b10      	ldr	r3, [pc, #64]	@ (8009028 <xPortStartScheduler+0x144>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a0f      	ldr	r2, [pc, #60]	@ (8009028 <xPortStartScheduler+0x144>)
 8008fec:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008ff0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8008ff2:	f7ff ff61 	bl	8008eb8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008ff6:	f7ff f9a1 	bl	800833c <vTaskSwitchContext>
    prvTaskExitError();
 8008ffa:	f7ff ff19 	bl	8008e30 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008ffe:	2300      	movs	r3, #0
}
 8009000:	4618      	mov	r0, r3
 8009002:	3718      	adds	r7, #24
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	e000ed00 	.word	0xe000ed00
 800900c:	410fc271 	.word	0x410fc271
 8009010:	410fc270 	.word	0x410fc270
 8009014:	e000e400 	.word	0xe000e400
 8009018:	20000540 	.word	0x20000540
 800901c:	20000544 	.word	0x20000544
 8009020:	e000ed20 	.word	0xe000ed20
 8009024:	20000010 	.word	0x20000010
 8009028:	e000ef34 	.word	0xe000ef34

0800902c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
        __asm volatile
 8009032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	607b      	str	r3, [r7, #4]
    }
 8009044:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8009046:	4b10      	ldr	r3, [pc, #64]	@ (8009088 <vPortEnterCritical+0x5c>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	3301      	adds	r3, #1
 800904c:	4a0e      	ldr	r2, [pc, #56]	@ (8009088 <vPortEnterCritical+0x5c>)
 800904e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8009050:	4b0d      	ldr	r3, [pc, #52]	@ (8009088 <vPortEnterCritical+0x5c>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2b01      	cmp	r3, #1
 8009056:	d110      	bne.n	800907a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009058:	4b0c      	ldr	r3, [pc, #48]	@ (800908c <vPortEnterCritical+0x60>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	b2db      	uxtb	r3, r3
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00b      	beq.n	800907a <vPortEnterCritical+0x4e>
        __asm volatile
 8009062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009066:	f383 8811 	msr	BASEPRI, r3
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	f3bf 8f4f 	dsb	sy
 8009072:	603b      	str	r3, [r7, #0]
    }
 8009074:	bf00      	nop
 8009076:	bf00      	nop
 8009078:	e7fd      	b.n	8009076 <vPortEnterCritical+0x4a>
    }
}
 800907a:	bf00      	nop
 800907c:	370c      	adds	r7, #12
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop
 8009088:	20000010 	.word	0x20000010
 800908c:	e000ed04 	.word	0xe000ed04

08009090 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8009096:	4b12      	ldr	r3, [pc, #72]	@ (80090e0 <vPortExitCritical+0x50>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d10b      	bne.n	80090b6 <vPortExitCritical+0x26>
        __asm volatile
 800909e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a2:	f383 8811 	msr	BASEPRI, r3
 80090a6:	f3bf 8f6f 	isb	sy
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	607b      	str	r3, [r7, #4]
    }
 80090b0:	bf00      	nop
 80090b2:	bf00      	nop
 80090b4:	e7fd      	b.n	80090b2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80090b6:	4b0a      	ldr	r3, [pc, #40]	@ (80090e0 <vPortExitCritical+0x50>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	3b01      	subs	r3, #1
 80090bc:	4a08      	ldr	r2, [pc, #32]	@ (80090e0 <vPortExitCritical+0x50>)
 80090be:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80090c0:	4b07      	ldr	r3, [pc, #28]	@ (80090e0 <vPortExitCritical+0x50>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d105      	bne.n	80090d4 <vPortExitCritical+0x44>
 80090c8:	2300      	movs	r3, #0
 80090ca:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80090d2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr
 80090e0:	20000010 	.word	0x20000010
	...

080090f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80090f0:	f3ef 8009 	mrs	r0, PSP
 80090f4:	f3bf 8f6f 	isb	sy
 80090f8:	4b15      	ldr	r3, [pc, #84]	@ (8009150 <pxCurrentTCBConst>)
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	f01e 0f10 	tst.w	lr, #16
 8009100:	bf08      	it	eq
 8009102:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009106:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910a:	6010      	str	r0, [r2, #0]
 800910c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009110:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009114:	f380 8811 	msr	BASEPRI, r0
 8009118:	f3bf 8f4f 	dsb	sy
 800911c:	f3bf 8f6f 	isb	sy
 8009120:	f7ff f90c 	bl	800833c <vTaskSwitchContext>
 8009124:	f04f 0000 	mov.w	r0, #0
 8009128:	f380 8811 	msr	BASEPRI, r0
 800912c:	bc09      	pop	{r0, r3}
 800912e:	6819      	ldr	r1, [r3, #0]
 8009130:	6808      	ldr	r0, [r1, #0]
 8009132:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009136:	f01e 0f10 	tst.w	lr, #16
 800913a:	bf08      	it	eq
 800913c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009140:	f380 8809 	msr	PSP, r0
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	f3af 8000 	nop.w

08009150 <pxCurrentTCBConst>:
 8009150:	2000043c 	.word	0x2000043c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8009154:	bf00      	nop
 8009156:	bf00      	nop

08009158 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
        __asm volatile
 800915e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009162:	f383 8811 	msr	BASEPRI, r3
 8009166:	f3bf 8f6f 	isb	sy
 800916a:	f3bf 8f4f 	dsb	sy
 800916e:	607b      	str	r3, [r7, #4]
    }
 8009170:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8009172:	f7fe ffc7 	bl	8008104 <xTaskIncrementTick>
 8009176:	4603      	mov	r3, r0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d003      	beq.n	8009184 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800917c:	4b06      	ldr	r3, [pc, #24]	@ (8009198 <SysTick_Handler+0x40>)
 800917e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009182:	601a      	str	r2, [r3, #0]
 8009184:	2300      	movs	r3, #0
 8009186:	603b      	str	r3, [r7, #0]
        __asm volatile
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	f383 8811 	msr	BASEPRI, r3
    }
 800918e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8009190:	bf00      	nop
 8009192:	3708      	adds	r7, #8
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	e000ed04 	.word	0xe000ed04

0800919c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800919c:	b480      	push	{r7}
 800919e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80091a0:	4b0b      	ldr	r3, [pc, #44]	@ (80091d0 <vPortSetupTimerInterrupt+0x34>)
 80091a2:	2200      	movs	r2, #0
 80091a4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80091a6:	4b0b      	ldr	r3, [pc, #44]	@ (80091d4 <vPortSetupTimerInterrupt+0x38>)
 80091a8:	2200      	movs	r2, #0
 80091aa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80091ac:	4b0a      	ldr	r3, [pc, #40]	@ (80091d8 <vPortSetupTimerInterrupt+0x3c>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a0a      	ldr	r2, [pc, #40]	@ (80091dc <vPortSetupTimerInterrupt+0x40>)
 80091b2:	fba2 2303 	umull	r2, r3, r2, r3
 80091b6:	099b      	lsrs	r3, r3, #6
 80091b8:	4a09      	ldr	r2, [pc, #36]	@ (80091e0 <vPortSetupTimerInterrupt+0x44>)
 80091ba:	3b01      	subs	r3, #1
 80091bc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80091be:	4b04      	ldr	r3, [pc, #16]	@ (80091d0 <vPortSetupTimerInterrupt+0x34>)
 80091c0:	2207      	movs	r2, #7
 80091c2:	601a      	str	r2, [r3, #0]
}
 80091c4:	bf00      	nop
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	e000e010 	.word	0xe000e010
 80091d4:	e000e018 	.word	0xe000e018
 80091d8:	20000000 	.word	0x20000000
 80091dc:	10624dd3 	.word	0x10624dd3
 80091e0:	e000e014 	.word	0xe000e014

080091e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80091e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80091f4 <vPortEnableVFP+0x10>
 80091e8:	6801      	ldr	r1, [r0, #0]
 80091ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80091ee:	6001      	str	r1, [r0, #0]
 80091f0:	4770      	bx	lr
 80091f2:	0000      	.short	0x0000
 80091f4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80091f8:	bf00      	nop
 80091fa:	bf00      	nop

080091fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8009202:	f3ef 8305 	mrs	r3, IPSR
 8009206:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2b0f      	cmp	r3, #15
 800920c:	d915      	bls.n	800923a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800920e:	4a18      	ldr	r2, [pc, #96]	@ (8009270 <vPortValidateInterruptPriority+0x74>)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	4413      	add	r3, r2
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009218:	4b16      	ldr	r3, [pc, #88]	@ (8009274 <vPortValidateInterruptPriority+0x78>)
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	7afa      	ldrb	r2, [r7, #11]
 800921e:	429a      	cmp	r2, r3
 8009220:	d20b      	bcs.n	800923a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8009222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009226:	f383 8811 	msr	BASEPRI, r3
 800922a:	f3bf 8f6f 	isb	sy
 800922e:	f3bf 8f4f 	dsb	sy
 8009232:	607b      	str	r3, [r7, #4]
    }
 8009234:	bf00      	nop
 8009236:	bf00      	nop
 8009238:	e7fd      	b.n	8009236 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800923a:	4b0f      	ldr	r3, [pc, #60]	@ (8009278 <vPortValidateInterruptPriority+0x7c>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009242:	4b0e      	ldr	r3, [pc, #56]	@ (800927c <vPortValidateInterruptPriority+0x80>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	429a      	cmp	r2, r3
 8009248:	d90b      	bls.n	8009262 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800924a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924e:	f383 8811 	msr	BASEPRI, r3
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	f3bf 8f4f 	dsb	sy
 800925a:	603b      	str	r3, [r7, #0]
    }
 800925c:	bf00      	nop
 800925e:	bf00      	nop
 8009260:	e7fd      	b.n	800925e <vPortValidateInterruptPriority+0x62>
    }
 8009262:	bf00      	nop
 8009264:	3714      	adds	r7, #20
 8009266:	46bd      	mov	sp, r7
 8009268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926c:	4770      	bx	lr
 800926e:	bf00      	nop
 8009270:	e000e3f0 	.word	0xe000e3f0
 8009274:	20000540 	.word	0x20000540
 8009278:	e000ed0c 	.word	0xe000ed0c
 800927c:	20000544 	.word	0x20000544

08009280 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b08a      	sub	sp, #40	@ 0x28
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8009288:	2300      	movs	r3, #0
 800928a:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800928c:	f7fe fe1a 	bl	8007ec4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8009290:	4b54      	ldr	r3, [pc, #336]	@ (80093e4 <pvPortMalloc+0x164>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d101      	bne.n	800929c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8009298:	f000 f90c 	bl	80094b4 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d012      	beq.n	80092c8 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80092a2:	2208      	movs	r2, #8
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f003 0307 	and.w	r3, r3, #7
 80092aa:	1ad3      	subs	r3, r2, r3
 80092ac:	3308      	adds	r3, #8
 80092ae:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80092b0:	69bb      	ldr	r3, [r7, #24]
 80092b2:	43db      	mvns	r3, r3
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d804      	bhi.n	80092c4 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80092ba:	687a      	ldr	r2, [r7, #4]
 80092bc:	69bb      	ldr	r3, [r7, #24]
 80092be:	4413      	add	r3, r2
 80092c0:	607b      	str	r3, [r7, #4]
 80092c2:	e001      	b.n	80092c8 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 80092c4:	2300      	movs	r3, #0
 80092c6:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	db71      	blt.n	80093b2 <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d06e      	beq.n	80093b2 <pvPortMalloc+0x132>
 80092d4:	4b44      	ldr	r3, [pc, #272]	@ (80093e8 <pvPortMalloc+0x168>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d869      	bhi.n	80093b2 <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80092de:	4b43      	ldr	r3, [pc, #268]	@ (80093ec <pvPortMalloc+0x16c>)
 80092e0:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80092e2:	4b42      	ldr	r3, [pc, #264]	@ (80093ec <pvPortMalloc+0x16c>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092e8:	e004      	b.n	80092f4 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 80092ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ec:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80092ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d903      	bls.n	8009306 <pvPortMalloc+0x86>
 80092fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1f1      	bne.n	80092ea <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8009306:	4b37      	ldr	r3, [pc, #220]	@ (80093e4 <pvPortMalloc+0x164>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800930c:	429a      	cmp	r2, r3
 800930e:	d050      	beq.n	80093b2 <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009310:	6a3b      	ldr	r3, [r7, #32]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	2208      	movs	r2, #8
 8009316:	4413      	add	r3, r2
 8009318:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800931a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	6a3b      	ldr	r3, [r7, #32]
 8009320:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009324:	685a      	ldr	r2, [r3, #4]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	1ad2      	subs	r2, r2, r3
 800932a:	2308      	movs	r3, #8
 800932c:	005b      	lsls	r3, r3, #1
 800932e:	429a      	cmp	r2, r3
 8009330:	d920      	bls.n	8009374 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	4413      	add	r3, r2
 8009338:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	f003 0307 	and.w	r3, r3, #7
 8009340:	2b00      	cmp	r3, #0
 8009342:	d00b      	beq.n	800935c <pvPortMalloc+0xdc>
        __asm volatile
 8009344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009348:	f383 8811 	msr	BASEPRI, r3
 800934c:	f3bf 8f6f 	isb	sy
 8009350:	f3bf 8f4f 	dsb	sy
 8009354:	613b      	str	r3, [r7, #16]
    }
 8009356:	bf00      	nop
 8009358:	bf00      	nop
 800935a:	e7fd      	b.n	8009358 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800935c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	1ad2      	subs	r2, r2, r3
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8009368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800936e:	6978      	ldr	r0, [r7, #20]
 8009370:	f000 f8fc 	bl	800956c <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009374:	4b1c      	ldr	r3, [pc, #112]	@ (80093e8 <pvPortMalloc+0x168>)
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	4a1a      	ldr	r2, [pc, #104]	@ (80093e8 <pvPortMalloc+0x168>)
 8009380:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009382:	4b19      	ldr	r3, [pc, #100]	@ (80093e8 <pvPortMalloc+0x168>)
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	4b1a      	ldr	r3, [pc, #104]	@ (80093f0 <pvPortMalloc+0x170>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	429a      	cmp	r2, r3
 800938c:	d203      	bcs.n	8009396 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800938e:	4b16      	ldr	r3, [pc, #88]	@ (80093e8 <pvPortMalloc+0x168>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	4a17      	ldr	r2, [pc, #92]	@ (80093f0 <pvPortMalloc+0x170>)
 8009394:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8009396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800939e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a0:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80093a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a4:	2200      	movs	r2, #0
 80093a6:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80093a8:	4b12      	ldr	r3, [pc, #72]	@ (80093f4 <pvPortMalloc+0x174>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	3301      	adds	r3, #1
 80093ae:	4a11      	ldr	r2, [pc, #68]	@ (80093f4 <pvPortMalloc+0x174>)
 80093b0:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80093b2:	f7fe fd95 	bl	8007ee0 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80093b6:	69fb      	ldr	r3, [r7, #28]
 80093b8:	f003 0307 	and.w	r3, r3, #7
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d00b      	beq.n	80093d8 <pvPortMalloc+0x158>
        __asm volatile
 80093c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c4:	f383 8811 	msr	BASEPRI, r3
 80093c8:	f3bf 8f6f 	isb	sy
 80093cc:	f3bf 8f4f 	dsb	sy
 80093d0:	60fb      	str	r3, [r7, #12]
    }
 80093d2:	bf00      	nop
 80093d4:	bf00      	nop
 80093d6:	e7fd      	b.n	80093d4 <pvPortMalloc+0x154>
    return pvReturn;
 80093d8:	69fb      	ldr	r3, [r7, #28]
}
 80093da:	4618      	mov	r0, r3
 80093dc:	3728      	adds	r7, #40	@ 0x28
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	20013150 	.word	0x20013150
 80093e8:	20013154 	.word	0x20013154
 80093ec:	20013148 	.word	0x20013148
 80093f0:	20013158 	.word	0x20013158
 80093f4:	2001315c 	.word	0x2001315c

080093f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b086      	sub	sp, #24
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d04b      	beq.n	80094a2 <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800940a:	2308      	movs	r3, #8
 800940c:	425b      	negs	r3, r3
 800940e:	697a      	ldr	r2, [r7, #20]
 8009410:	4413      	add	r3, r2
 8009412:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	2b00      	cmp	r3, #0
 800941e:	db0b      	blt.n	8009438 <vPortFree+0x40>
        __asm volatile
 8009420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009424:	f383 8811 	msr	BASEPRI, r3
 8009428:	f3bf 8f6f 	isb	sy
 800942c:	f3bf 8f4f 	dsb	sy
 8009430:	60fb      	str	r3, [r7, #12]
    }
 8009432:	bf00      	nop
 8009434:	bf00      	nop
 8009436:	e7fd      	b.n	8009434 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d00b      	beq.n	8009458 <vPortFree+0x60>
        __asm volatile
 8009440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009444:	f383 8811 	msr	BASEPRI, r3
 8009448:	f3bf 8f6f 	isb	sy
 800944c:	f3bf 8f4f 	dsb	sy
 8009450:	60bb      	str	r3, [r7, #8]
    }
 8009452:	bf00      	nop
 8009454:	bf00      	nop
 8009456:	e7fd      	b.n	8009454 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	0fdb      	lsrs	r3, r3, #31
 800945e:	f003 0301 	and.w	r3, r3, #1
 8009462:	b2db      	uxtb	r3, r3
 8009464:	2b00      	cmp	r3, #0
 8009466:	d01c      	beq.n	80094a2 <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d118      	bne.n	80094a2 <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 800947c:	f7fe fd22 	bl	8007ec4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	685a      	ldr	r2, [r3, #4]
 8009484:	4b09      	ldr	r3, [pc, #36]	@ (80094ac <vPortFree+0xb4>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4413      	add	r3, r2
 800948a:	4a08      	ldr	r2, [pc, #32]	@ (80094ac <vPortFree+0xb4>)
 800948c:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800948e:	6938      	ldr	r0, [r7, #16]
 8009490:	f000 f86c 	bl	800956c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8009494:	4b06      	ldr	r3, [pc, #24]	@ (80094b0 <vPortFree+0xb8>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	3301      	adds	r3, #1
 800949a:	4a05      	ldr	r2, [pc, #20]	@ (80094b0 <vPortFree+0xb8>)
 800949c:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800949e:	f7fe fd1f 	bl	8007ee0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80094a2:	bf00      	nop
 80094a4:	3718      	adds	r7, #24
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	20013154 	.word	0x20013154
 80094b0:	20013160 	.word	0x20013160

080094b4 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80094b4:	b480      	push	{r7}
 80094b6:	b085      	sub	sp, #20
 80094b8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80094ba:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 80094be:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80094c0:	4b25      	ldr	r3, [pc, #148]	@ (8009558 <prvHeapInit+0xa4>)
 80094c2:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f003 0307 	and.w	r3, r3, #7
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d00c      	beq.n	80094e8 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	3307      	adds	r3, #7
 80094d2:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f023 0307 	bic.w	r3, r3, #7
 80094da:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 80094dc:	68ba      	ldr	r2, [r7, #8]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	1ad3      	subs	r3, r2, r3
 80094e2:	4a1d      	ldr	r2, [pc, #116]	@ (8009558 <prvHeapInit+0xa4>)
 80094e4:	4413      	add	r3, r2
 80094e6:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80094ec:	4a1b      	ldr	r2, [pc, #108]	@ (800955c <prvHeapInit+0xa8>)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80094f2:	4b1a      	ldr	r3, [pc, #104]	@ (800955c <prvHeapInit+0xa8>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	68ba      	ldr	r2, [r7, #8]
 80094fc:	4413      	add	r3, r2
 80094fe:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8009500:	2208      	movs	r2, #8
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	1a9b      	subs	r3, r3, r2
 8009506:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 0307 	bic.w	r3, r3, #7
 800950e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	4a13      	ldr	r2, [pc, #76]	@ (8009560 <prvHeapInit+0xac>)
 8009514:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8009516:	4b12      	ldr	r3, [pc, #72]	@ (8009560 <prvHeapInit+0xac>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	2200      	movs	r2, #0
 800951c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800951e:	4b10      	ldr	r3, [pc, #64]	@ (8009560 <prvHeapInit+0xac>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	2200      	movs	r2, #0
 8009524:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	68fa      	ldr	r2, [r7, #12]
 800952e:	1ad2      	subs	r2, r2, r3
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009534:	4b0a      	ldr	r3, [pc, #40]	@ (8009560 <prvHeapInit+0xac>)
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	4a08      	ldr	r2, [pc, #32]	@ (8009564 <prvHeapInit+0xb0>)
 8009542:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	4a07      	ldr	r2, [pc, #28]	@ (8009568 <prvHeapInit+0xb4>)
 800954a:	6013      	str	r3, [r2, #0]
}
 800954c:	bf00      	nop
 800954e:	3714      	adds	r7, #20
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr
 8009558:	20000548 	.word	0x20000548
 800955c:	20013148 	.word	0x20013148
 8009560:	20013150 	.word	0x20013150
 8009564:	20013158 	.word	0x20013158
 8009568:	20013154 	.word	0x20013154

0800956c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800956c:	b480      	push	{r7}
 800956e:	b085      	sub	sp, #20
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009574:	4b28      	ldr	r3, [pc, #160]	@ (8009618 <prvInsertBlockIntoFreeList+0xac>)
 8009576:	60fb      	str	r3, [r7, #12]
 8009578:	e002      	b.n	8009580 <prvInsertBlockIntoFreeList+0x14>
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	60fb      	str	r3, [r7, #12]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	429a      	cmp	r2, r3
 8009588:	d8f7      	bhi.n	800957a <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	68ba      	ldr	r2, [r7, #8]
 8009594:	4413      	add	r3, r2
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	429a      	cmp	r2, r3
 800959a:	d108      	bne.n	80095ae <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	685a      	ldr	r2, [r3, #4]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	441a      	add	r2, r3
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	68ba      	ldr	r2, [r7, #8]
 80095b8:	441a      	add	r2, r3
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	429a      	cmp	r2, r3
 80095c0:	d118      	bne.n	80095f4 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681a      	ldr	r2, [r3, #0]
 80095c6:	4b15      	ldr	r3, [pc, #84]	@ (800961c <prvInsertBlockIntoFreeList+0xb0>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	429a      	cmp	r2, r3
 80095cc:	d00d      	beq.n	80095ea <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	685a      	ldr	r2, [r3, #4]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	441a      	add	r2, r3
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	681a      	ldr	r2, [r3, #0]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	601a      	str	r2, [r3, #0]
 80095e8:	e008      	b.n	80095fc <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80095ea:	4b0c      	ldr	r3, [pc, #48]	@ (800961c <prvInsertBlockIntoFreeList+0xb0>)
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	601a      	str	r2, [r3, #0]
 80095f2:	e003      	b.n	80095fc <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681a      	ldr	r2, [r3, #0]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	429a      	cmp	r2, r3
 8009602:	d002      	beq.n	800960a <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	687a      	ldr	r2, [r7, #4]
 8009608:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800960a:	bf00      	nop
 800960c:	3714      	adds	r7, #20
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr
 8009616:	bf00      	nop
 8009618:	20013148 	.word	0x20013148
 800961c:	20013150 	.word	0x20013150

08009620 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8009620:	b580      	push	{r7, lr}
 8009622:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8009624:	4803      	ldr	r0, [pc, #12]	@ (8009634 <_cbSendSystemDesc+0x14>)
 8009626:	f001 fae5 	bl	800abf4 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800962a:	4803      	ldr	r0, [pc, #12]	@ (8009638 <_cbSendSystemDesc+0x18>)
 800962c:	f001 fae2 	bl	800abf4 <SEGGER_SYSVIEW_SendSysDesc>
}
 8009630:	bf00      	nop
 8009632:	bd80      	pop	{r7, pc}
 8009634:	0800f134 	.word	0x0800f134
 8009638:	0800f168 	.word	0x0800f168

0800963c <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800963c:	b580      	push	{r7, lr}
 800963e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8009640:	4b06      	ldr	r3, [pc, #24]	@ (800965c <SEGGER_SYSVIEW_Conf+0x20>)
 8009642:	6818      	ldr	r0, [r3, #0]
 8009644:	4b05      	ldr	r3, [pc, #20]	@ (800965c <SEGGER_SYSVIEW_Conf+0x20>)
 8009646:	6819      	ldr	r1, [r3, #0]
 8009648:	4b05      	ldr	r3, [pc, #20]	@ (8009660 <SEGGER_SYSVIEW_Conf+0x24>)
 800964a:	4a06      	ldr	r2, [pc, #24]	@ (8009664 <SEGGER_SYSVIEW_Conf+0x28>)
 800964c:	f000 ff58 	bl	800a500 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8009650:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8009654:	f000 ff98 	bl	800a588 <SEGGER_SYSVIEW_SetRAMBase>
}
 8009658:	bf00      	nop
 800965a:	bd80      	pop	{r7, pc}
 800965c:	20000000 	.word	0x20000000
 8009660:	08009621 	.word	0x08009621
 8009664:	0800f204 	.word	0x0800f204

08009668 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8009668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800966a:	b085      	sub	sp, #20
 800966c:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800966e:	2300      	movs	r3, #0
 8009670:	607b      	str	r3, [r7, #4]
 8009672:	e033      	b.n	80096dc <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8009674:	491e      	ldr	r1, [pc, #120]	@ (80096f0 <_cbSendTaskList+0x88>)
 8009676:	687a      	ldr	r2, [r7, #4]
 8009678:	4613      	mov	r3, r2
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	4413      	add	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	440b      	add	r3, r1
 8009682:	6818      	ldr	r0, [r3, #0]
 8009684:	491a      	ldr	r1, [pc, #104]	@ (80096f0 <_cbSendTaskList+0x88>)
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	4613      	mov	r3, r2
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	4413      	add	r3, r2
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	440b      	add	r3, r1
 8009692:	3304      	adds	r3, #4
 8009694:	6819      	ldr	r1, [r3, #0]
 8009696:	4c16      	ldr	r4, [pc, #88]	@ (80096f0 <_cbSendTaskList+0x88>)
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	4613      	mov	r3, r2
 800969c:	009b      	lsls	r3, r3, #2
 800969e:	4413      	add	r3, r2
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	4423      	add	r3, r4
 80096a4:	3308      	adds	r3, #8
 80096a6:	681c      	ldr	r4, [r3, #0]
 80096a8:	4d11      	ldr	r5, [pc, #68]	@ (80096f0 <_cbSendTaskList+0x88>)
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	4613      	mov	r3, r2
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	4413      	add	r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	442b      	add	r3, r5
 80096b6:	330c      	adds	r3, #12
 80096b8:	681d      	ldr	r5, [r3, #0]
 80096ba:	4e0d      	ldr	r6, [pc, #52]	@ (80096f0 <_cbSendTaskList+0x88>)
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	4613      	mov	r3, r2
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	4413      	add	r3, r2
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	4433      	add	r3, r6
 80096c8:	3310      	adds	r3, #16
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	9300      	str	r3, [sp, #0]
 80096ce:	462b      	mov	r3, r5
 80096d0:	4622      	mov	r2, r4
 80096d2:	f000 f8bd 	bl	8009850 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	3301      	adds	r3, #1
 80096da:	607b      	str	r3, [r7, #4]
 80096dc:	4b05      	ldr	r3, [pc, #20]	@ (80096f4 <_cbSendTaskList+0x8c>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	687a      	ldr	r2, [r7, #4]
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d3c6      	bcc.n	8009674 <_cbSendTaskList+0xc>
  }
}
 80096e6:	bf00      	nop
 80096e8:	bf00      	nop
 80096ea:	370c      	adds	r7, #12
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096f0:	20013164 	.word	0x20013164
 80096f4:	20013204 	.word	0x20013204

080096f8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80096f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096fc:	b082      	sub	sp, #8
 80096fe:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8009700:	f7fe fcee 	bl	80080e0 <xTaskGetTickCountFromISR>
 8009704:	4603      	mov	r3, r0
 8009706:	2200      	movs	r2, #0
 8009708:	469a      	mov	sl, r3
 800970a:	4693      	mov	fp, r2
 800970c:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8009710:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009714:	4602      	mov	r2, r0
 8009716:	460b      	mov	r3, r1
 8009718:	f04f 0a00 	mov.w	sl, #0
 800971c:	f04f 0b00 	mov.w	fp, #0
 8009720:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8009724:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8009728:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800972c:	4652      	mov	r2, sl
 800972e:	465b      	mov	r3, fp
 8009730:	1a14      	subs	r4, r2, r0
 8009732:	eb63 0501 	sbc.w	r5, r3, r1
 8009736:	f04f 0200 	mov.w	r2, #0
 800973a:	f04f 0300 	mov.w	r3, #0
 800973e:	00ab      	lsls	r3, r5, #2
 8009740:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8009744:	00a2      	lsls	r2, r4, #2
 8009746:	4614      	mov	r4, r2
 8009748:	461d      	mov	r5, r3
 800974a:	eb14 0800 	adds.w	r8, r4, r0
 800974e:	eb45 0901 	adc.w	r9, r5, r1
 8009752:	f04f 0200 	mov.w	r2, #0
 8009756:	f04f 0300 	mov.w	r3, #0
 800975a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800975e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009762:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009766:	4690      	mov	r8, r2
 8009768:	4699      	mov	r9, r3
 800976a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800976e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8009772:	4610      	mov	r0, r2
 8009774:	4619      	mov	r1, r3
 8009776:	3708      	adds	r7, #8
 8009778:	46bd      	mov	sp, r7
 800977a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08009780 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af02      	add	r7, sp, #8
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
 800978c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800978e:	2205      	movs	r2, #5
 8009790:	492b      	ldr	r1, [pc, #172]	@ (8009840 <SYSVIEW_AddTask+0xc0>)
 8009792:	68b8      	ldr	r0, [r7, #8]
 8009794:	f002 fa5d 	bl	800bc52 <memcmp>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d04b      	beq.n	8009836 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800979e:	4b29      	ldr	r3, [pc, #164]	@ (8009844 <SYSVIEW_AddTask+0xc4>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	2b07      	cmp	r3, #7
 80097a4:	d903      	bls.n	80097ae <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80097a6:	4828      	ldr	r0, [pc, #160]	@ (8009848 <SYSVIEW_AddTask+0xc8>)
 80097a8:	f001 fc56 	bl	800b058 <SEGGER_SYSVIEW_Warn>
    return;
 80097ac:	e044      	b.n	8009838 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80097ae:	4b25      	ldr	r3, [pc, #148]	@ (8009844 <SYSVIEW_AddTask+0xc4>)
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	4926      	ldr	r1, [pc, #152]	@ (800984c <SYSVIEW_AddTask+0xcc>)
 80097b4:	4613      	mov	r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	4413      	add	r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	440b      	add	r3, r1
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80097c2:	4b20      	ldr	r3, [pc, #128]	@ (8009844 <SYSVIEW_AddTask+0xc4>)
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	4921      	ldr	r1, [pc, #132]	@ (800984c <SYSVIEW_AddTask+0xcc>)
 80097c8:	4613      	mov	r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	4413      	add	r3, r2
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	440b      	add	r3, r1
 80097d2:	3304      	adds	r3, #4
 80097d4:	68ba      	ldr	r2, [r7, #8]
 80097d6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80097d8:	4b1a      	ldr	r3, [pc, #104]	@ (8009844 <SYSVIEW_AddTask+0xc4>)
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	491b      	ldr	r1, [pc, #108]	@ (800984c <SYSVIEW_AddTask+0xcc>)
 80097de:	4613      	mov	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	4413      	add	r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	440b      	add	r3, r1
 80097e8:	3308      	adds	r3, #8
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80097ee:	4b15      	ldr	r3, [pc, #84]	@ (8009844 <SYSVIEW_AddTask+0xc4>)
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	4916      	ldr	r1, [pc, #88]	@ (800984c <SYSVIEW_AddTask+0xcc>)
 80097f4:	4613      	mov	r3, r2
 80097f6:	009b      	lsls	r3, r3, #2
 80097f8:	4413      	add	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	440b      	add	r3, r1
 80097fe:	330c      	adds	r3, #12
 8009800:	683a      	ldr	r2, [r7, #0]
 8009802:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8009804:	4b0f      	ldr	r3, [pc, #60]	@ (8009844 <SYSVIEW_AddTask+0xc4>)
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	4910      	ldr	r1, [pc, #64]	@ (800984c <SYSVIEW_AddTask+0xcc>)
 800980a:	4613      	mov	r3, r2
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	4413      	add	r3, r2
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	440b      	add	r3, r1
 8009814:	3310      	adds	r3, #16
 8009816:	69ba      	ldr	r2, [r7, #24]
 8009818:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800981a:	4b0a      	ldr	r3, [pc, #40]	@ (8009844 <SYSVIEW_AddTask+0xc4>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3301      	adds	r3, #1
 8009820:	4a08      	ldr	r2, [pc, #32]	@ (8009844 <SYSVIEW_AddTask+0xc4>)
 8009822:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8009824:	69bb      	ldr	r3, [r7, #24]
 8009826:	9300      	str	r3, [sp, #0]
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	68b9      	ldr	r1, [r7, #8]
 800982e:	68f8      	ldr	r0, [r7, #12]
 8009830:	f000 f80e 	bl	8009850 <SYSVIEW_SendTaskInfo>
 8009834:	e000      	b.n	8009838 <SYSVIEW_AddTask+0xb8>
    return;
 8009836:	bf00      	nop

}
 8009838:	3710      	adds	r7, #16
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	0800f178 	.word	0x0800f178
 8009844:	20013204 	.word	0x20013204
 8009848:	0800f180 	.word	0x0800f180
 800984c:	20013164 	.word	0x20013164

08009850 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8009850:	b580      	push	{r7, lr}
 8009852:	b08a      	sub	sp, #40	@ 0x28
 8009854:	af00      	add	r7, sp, #0
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	607a      	str	r2, [r7, #4]
 800985c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800985e:	f107 0314 	add.w	r3, r7, #20
 8009862:	2214      	movs	r2, #20
 8009864:	2100      	movs	r1, #0
 8009866:	4618      	mov	r0, r3
 8009868:	f002 fa03 	bl	800bc72 <memset>
  TaskInfo.TaskID     = TaskID;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800987c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987e:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8009880:	f107 0314 	add.w	r3, r7, #20
 8009884:	4618      	mov	r0, r3
 8009886:	f001 f8bd 	bl	800aa04 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800988a:	bf00      	nop
 800988c:	3728      	adds	r7, #40	@ 0x28
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
	...

08009894 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800989a:	4b26      	ldr	r3, [pc, #152]	@ (8009934 <_DoInit+0xa0>)
 800989c:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800989e:	22a8      	movs	r2, #168	@ 0xa8
 80098a0:	2100      	movs	r1, #0
 80098a2:	6838      	ldr	r0, [r7, #0]
 80098a4:	f002 f9e5 	bl	800bc72 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	2203      	movs	r2, #3
 80098ac:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	2203      	movs	r2, #3
 80098b2:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	4a20      	ldr	r2, [pc, #128]	@ (8009938 <_DoInit+0xa4>)
 80098b8:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	4a1f      	ldr	r2, [pc, #124]	@ (800993c <_DoInit+0xa8>)
 80098be:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80098c6:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	2200      	movs	r2, #0
 80098cc:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2200      	movs	r2, #0
 80098d2:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	2200      	movs	r2, #0
 80098d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	4a16      	ldr	r2, [pc, #88]	@ (8009938 <_DoInit+0xa4>)
 80098de:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	4a17      	ldr	r2, [pc, #92]	@ (8009940 <_DoInit+0xac>)
 80098e4:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	2210      	movs	r2, #16
 80098ea:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	2200      	movs	r2, #0
 80098f0:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	2200      	movs	r2, #0
 80098f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	2200      	movs	r2, #0
 80098fc:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80098fe:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8009902:	2300      	movs	r3, #0
 8009904:	607b      	str	r3, [r7, #4]
 8009906:	e00c      	b.n	8009922 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f1c3 030f 	rsb	r3, r3, #15
 800990e:	4a0d      	ldr	r2, [pc, #52]	@ (8009944 <_DoInit+0xb0>)
 8009910:	5cd1      	ldrb	r1, [r2, r3]
 8009912:	683a      	ldr	r2, [r7, #0]
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	4413      	add	r3, r2
 8009918:	460a      	mov	r2, r1
 800991a:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	3301      	adds	r3, #1
 8009920:	607b      	str	r3, [r7, #4]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2b0f      	cmp	r3, #15
 8009926:	d9ef      	bls.n	8009908 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8009928:	f3bf 8f5f 	dmb	sy
}
 800992c:	bf00      	nop
 800992e:	3708      	adds	r7, #8
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}
 8009934:	20013208 	.word	0x20013208
 8009938:	0800f1d0 	.word	0x0800f1d0
 800993c:	200132b0 	.word	0x200132b0
 8009940:	200136b0 	.word	0x200136b0
 8009944:	0800f20c 	.word	0x0800f20c

08009948 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8009948:	b580      	push	{r7, lr}
 800994a:	b08a      	sub	sp, #40	@ 0x28
 800994c:	af00      	add	r7, sp, #0
 800994e:	60f8      	str	r0, [r7, #12]
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8009954:	2300      	movs	r3, #0
 8009956:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	691b      	ldr	r3, [r3, #16]
 8009962:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8009964:	69ba      	ldr	r2, [r7, #24]
 8009966:	69fb      	ldr	r3, [r7, #28]
 8009968:	429a      	cmp	r2, r3
 800996a:	d905      	bls.n	8009978 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800996c:	69ba      	ldr	r2, [r7, #24]
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	1ad3      	subs	r3, r2, r3
 8009972:	3b01      	subs	r3, #1
 8009974:	627b      	str	r3, [r7, #36]	@ 0x24
 8009976:	e007      	b.n	8009988 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	689a      	ldr	r2, [r3, #8]
 800997c:	69b9      	ldr	r1, [r7, #24]
 800997e:	69fb      	ldr	r3, [r7, #28]
 8009980:	1acb      	subs	r3, r1, r3
 8009982:	4413      	add	r3, r2
 8009984:	3b01      	subs	r3, #1
 8009986:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	689a      	ldr	r2, [r3, #8]
 800998c:	69fb      	ldr	r3, [r7, #28]
 800998e:	1ad3      	subs	r3, r2, r3
 8009990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009992:	4293      	cmp	r3, r2
 8009994:	bf28      	it	cs
 8009996:	4613      	movcs	r3, r2
 8009998:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800999a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	4293      	cmp	r3, r2
 80099a0:	bf28      	it	cs
 80099a2:	4613      	movcs	r3, r2
 80099a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	685a      	ldr	r2, [r3, #4]
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	4413      	add	r3, r2
 80099ae:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80099b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099b2:	68b9      	ldr	r1, [r7, #8]
 80099b4:	6978      	ldr	r0, [r7, #20]
 80099b6:	f002 f9ca 	bl	800bd4e <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80099ba:	6a3a      	ldr	r2, [r7, #32]
 80099bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099be:	4413      	add	r3, r2
 80099c0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80099c2:	68ba      	ldr	r2, [r7, #8]
 80099c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c6:	4413      	add	r3, r2
 80099c8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80099ca:	687a      	ldr	r2, [r7, #4]
 80099cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ce:	1ad3      	subs	r3, r2, r3
 80099d0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80099d2:	69fa      	ldr	r2, [r7, #28]
 80099d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d6:	4413      	add	r3, r2
 80099d8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	689b      	ldr	r3, [r3, #8]
 80099de:	69fa      	ldr	r2, [r7, #28]
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d101      	bne.n	80099e8 <_WriteBlocking+0xa0>
      WrOff = 0u;
 80099e4:	2300      	movs	r3, #0
 80099e6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80099e8:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	69fa      	ldr	r2, [r7, #28]
 80099f0:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d1b2      	bne.n	800995e <_WriteBlocking+0x16>
  return NumBytesWritten;
 80099f8:	6a3b      	ldr	r3, [r7, #32]
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3728      	adds	r7, #40	@ 0x28
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}

08009a02 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8009a02:	b580      	push	{r7, lr}
 8009a04:	b088      	sub	sp, #32
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	60f8      	str	r0, [r7, #12]
 8009a0a:	60b9      	str	r1, [r7, #8]
 8009a0c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	689a      	ldr	r2, [r3, #8]
 8009a18:	69fb      	ldr	r3, [r7, #28]
 8009a1a:	1ad3      	subs	r3, r2, r3
 8009a1c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8009a1e:	69ba      	ldr	r2, [r7, #24]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d911      	bls.n	8009a4a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	685a      	ldr	r2, [r3, #4]
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	4413      	add	r3, r2
 8009a2e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	68b9      	ldr	r1, [r7, #8]
 8009a34:	6938      	ldr	r0, [r7, #16]
 8009a36:	f002 f98a 	bl	800bd4e <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009a3a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8009a3e:	69fa      	ldr	r2, [r7, #28]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	441a      	add	r2, r3
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8009a48:	e01f      	b.n	8009a8a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	685a      	ldr	r2, [r3, #4]
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	4413      	add	r3, r2
 8009a56:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8009a58:	697a      	ldr	r2, [r7, #20]
 8009a5a:	68b9      	ldr	r1, [r7, #8]
 8009a5c:	6938      	ldr	r0, [r7, #16]
 8009a5e:	f002 f976 	bl	800bd4e <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8009a62:	687a      	ldr	r2, [r7, #4]
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	1ad3      	subs	r3, r2, r3
 8009a68:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8009a70:	68ba      	ldr	r2, [r7, #8]
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	4413      	add	r3, r2
 8009a76:	697a      	ldr	r2, [r7, #20]
 8009a78:	4619      	mov	r1, r3
 8009a7a:	6938      	ldr	r0, [r7, #16]
 8009a7c:	f002 f967 	bl	800bd4e <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009a80:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	697a      	ldr	r2, [r7, #20]
 8009a88:	60da      	str	r2, [r3, #12]
}
 8009a8a:	bf00      	nop
 8009a8c:	3720      	adds	r7, #32
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8009a92:	b480      	push	{r7}
 8009a94:	b087      	sub	sp, #28
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	691b      	ldr	r3, [r3, #16]
 8009a9e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	68db      	ldr	r3, [r3, #12]
 8009aa4:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8009aa6:	693a      	ldr	r2, [r7, #16]
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	429a      	cmp	r2, r3
 8009aac:	d808      	bhi.n	8009ac0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	689a      	ldr	r2, [r3, #8]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	1ad2      	subs	r2, r2, r3
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	4413      	add	r3, r2
 8009aba:	3b01      	subs	r3, #1
 8009abc:	617b      	str	r3, [r7, #20]
 8009abe:	e004      	b.n	8009aca <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8009ac0:	693a      	ldr	r2, [r7, #16]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	1ad3      	subs	r3, r2, r3
 8009ac6:	3b01      	subs	r3, #1
 8009ac8:	617b      	str	r3, [r7, #20]
  }
  return r;
 8009aca:	697b      	ldr	r3, [r7, #20]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	371c      	adds	r7, #28
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr

08009ad8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b08c      	sub	sp, #48	@ 0x30
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8009ae4:	4b3e      	ldr	r3, [pc, #248]	@ (8009be0 <SEGGER_RTT_ReadNoLock+0x108>)
 8009ae6:	623b      	str	r3, [r7, #32]
 8009ae8:	6a3b      	ldr	r3, [r7, #32]
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	b2db      	uxtb	r3, r3
 8009aee:	2b53      	cmp	r3, #83	@ 0x53
 8009af0:	d001      	beq.n	8009af6 <SEGGER_RTT_ReadNoLock+0x1e>
 8009af2:	f7ff fecf 	bl	8009894 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	4613      	mov	r3, r2
 8009afa:	005b      	lsls	r3, r3, #1
 8009afc:	4413      	add	r3, r2
 8009afe:	00db      	lsls	r3, r3, #3
 8009b00:	3360      	adds	r3, #96	@ 0x60
 8009b02:	4a37      	ldr	r2, [pc, #220]	@ (8009be0 <SEGGER_RTT_ReadNoLock+0x108>)
 8009b04:	4413      	add	r3, r2
 8009b06:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	691b      	ldr	r3, [r3, #16]
 8009b10:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	68db      	ldr	r3, [r3, #12]
 8009b16:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8009b1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b1e:	69bb      	ldr	r3, [r7, #24]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d92b      	bls.n	8009b7c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8009b24:	69fb      	ldr	r3, [r7, #28]
 8009b26:	689a      	ldr	r2, [r3, #8]
 8009b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2a:	1ad3      	subs	r3, r2, r3
 8009b2c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009b2e:	697a      	ldr	r2, [r7, #20]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	4293      	cmp	r3, r2
 8009b34:	bf28      	it	cs
 8009b36:	4613      	movcs	r3, r2
 8009b38:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009b3a:	69fb      	ldr	r3, [r7, #28]
 8009b3c:	685a      	ldr	r2, [r3, #4]
 8009b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b40:	4413      	add	r3, r2
 8009b42:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009b44:	697a      	ldr	r2, [r7, #20]
 8009b46:	6939      	ldr	r1, [r7, #16]
 8009b48:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b4a:	f002 f900 	bl	800bd4e <memcpy>
    NumBytesRead += NumBytesRem;
 8009b4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	4413      	add	r3, r2
 8009b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8009b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	4413      	add	r3, r2
 8009b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8009b5e:	687a      	ldr	r2, [r7, #4]
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	1ad3      	subs	r3, r2, r3
 8009b64:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009b66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	4413      	add	r3, r2
 8009b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d101      	bne.n	8009b7c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8009b7c:	69ba      	ldr	r2, [r7, #24]
 8009b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b80:	1ad3      	subs	r3, r2, r3
 8009b82:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	bf28      	it	cs
 8009b8c:	4613      	movcs	r3, r2
 8009b8e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d019      	beq.n	8009bca <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009b96:	69fb      	ldr	r3, [r7, #28]
 8009b98:	685a      	ldr	r2, [r3, #4]
 8009b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b9c:	4413      	add	r3, r2
 8009b9e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009ba0:	697a      	ldr	r2, [r7, #20]
 8009ba2:	6939      	ldr	r1, [r7, #16]
 8009ba4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ba6:	f002 f8d2 	bl	800bd4e <memcpy>
    NumBytesRead += NumBytesRem;
 8009baa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	4413      	add	r3, r2
 8009bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8009bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	4413      	add	r3, r2
 8009bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	1ad3      	subs	r3, r2, r3
 8009bc0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009bc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	4413      	add	r3, r2
 8009bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8009bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d002      	beq.n	8009bd6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8009bd0:	69fb      	ldr	r3, [r7, #28]
 8009bd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bd4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8009bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3730      	adds	r7, #48	@ 0x30
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}
 8009be0:	20013208 	.word	0x20013208

08009be4 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b088      	sub	sp, #32
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	1c5a      	adds	r2, r3, #1
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	005b      	lsls	r3, r3, #1
 8009bfc:	4413      	add	r3, r2
 8009bfe:	00db      	lsls	r3, r3, #3
 8009c00:	4a1f      	ldr	r2, [pc, #124]	@ (8009c80 <SEGGER_RTT_WriteNoLock+0x9c>)
 8009c02:	4413      	add	r3, r2
 8009c04:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	695b      	ldr	r3, [r3, #20]
 8009c0a:	2b02      	cmp	r3, #2
 8009c0c:	d029      	beq.n	8009c62 <SEGGER_RTT_WriteNoLock+0x7e>
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	d82e      	bhi.n	8009c70 <SEGGER_RTT_WriteNoLock+0x8c>
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d002      	beq.n	8009c1c <SEGGER_RTT_WriteNoLock+0x38>
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d013      	beq.n	8009c42 <SEGGER_RTT_WriteNoLock+0x5e>
 8009c1a:	e029      	b.n	8009c70 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8009c1c:	6978      	ldr	r0, [r7, #20]
 8009c1e:	f7ff ff38 	bl	8009a92 <_GetAvailWriteSpace>
 8009c22:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8009c24:	693a      	ldr	r2, [r7, #16]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d202      	bcs.n	8009c32 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8009c30:	e021      	b.n	8009c76 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	69b9      	ldr	r1, [r7, #24]
 8009c3a:	6978      	ldr	r0, [r7, #20]
 8009c3c:	f7ff fee1 	bl	8009a02 <_WriteNoCheck>
    break;
 8009c40:	e019      	b.n	8009c76 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8009c42:	6978      	ldr	r0, [r7, #20]
 8009c44:	f7ff ff25 	bl	8009a92 <_GetAvailWriteSpace>
 8009c48:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8009c4a:	687a      	ldr	r2, [r7, #4]
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	bf28      	it	cs
 8009c52:	4613      	movcs	r3, r2
 8009c54:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8009c56:	69fa      	ldr	r2, [r7, #28]
 8009c58:	69b9      	ldr	r1, [r7, #24]
 8009c5a:	6978      	ldr	r0, [r7, #20]
 8009c5c:	f7ff fed1 	bl	8009a02 <_WriteNoCheck>
    break;
 8009c60:	e009      	b.n	8009c76 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	69b9      	ldr	r1, [r7, #24]
 8009c66:	6978      	ldr	r0, [r7, #20]
 8009c68:	f7ff fe6e 	bl	8009948 <_WriteBlocking>
 8009c6c:	61f8      	str	r0, [r7, #28]
    break;
 8009c6e:	e002      	b.n	8009c76 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8009c70:	2300      	movs	r3, #0
 8009c72:	61fb      	str	r3, [r7, #28]
    break;
 8009c74:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8009c76:	69fb      	ldr	r3, [r7, #28]
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3720      	adds	r7, #32
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}
 8009c80:	20013208 	.word	0x20013208

08009c84 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b088      	sub	sp, #32
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8009c90:	4b0e      	ldr	r3, [pc, #56]	@ (8009ccc <SEGGER_RTT_Write+0x48>)
 8009c92:	61fb      	str	r3, [r7, #28]
 8009c94:	69fb      	ldr	r3, [r7, #28]
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	2b53      	cmp	r3, #83	@ 0x53
 8009c9c:	d001      	beq.n	8009ca2 <SEGGER_RTT_Write+0x1e>
 8009c9e:	f7ff fdf9 	bl	8009894 <_DoInit>
  SEGGER_RTT_LOCK();
 8009ca2:	f3ef 8311 	mrs	r3, BASEPRI
 8009ca6:	f04f 0120 	mov.w	r1, #32
 8009caa:	f381 8811 	msr	BASEPRI, r1
 8009cae:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	68b9      	ldr	r1, [r7, #8]
 8009cb4:	68f8      	ldr	r0, [r7, #12]
 8009cb6:	f7ff ff95 	bl	8009be4 <SEGGER_RTT_WriteNoLock>
 8009cba:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8009cbc:	69bb      	ldr	r3, [r7, #24]
 8009cbe:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8009cc2:	697b      	ldr	r3, [r7, #20]
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	3720      	adds	r7, #32
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bd80      	pop	{r7, pc}
 8009ccc:	20013208 	.word	0x20013208

08009cd0 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b088      	sub	sp, #32
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	607a      	str	r2, [r7, #4]
 8009cdc:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8009cde:	4b3d      	ldr	r3, [pc, #244]	@ (8009dd4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009ce0:	61bb      	str	r3, [r7, #24]
 8009ce2:	69bb      	ldr	r3, [r7, #24]
 8009ce4:	781b      	ldrb	r3, [r3, #0]
 8009ce6:	b2db      	uxtb	r3, r3
 8009ce8:	2b53      	cmp	r3, #83	@ 0x53
 8009cea:	d001      	beq.n	8009cf0 <SEGGER_RTT_AllocUpBuffer+0x20>
 8009cec:	f7ff fdd2 	bl	8009894 <_DoInit>
  SEGGER_RTT_LOCK();
 8009cf0:	f3ef 8311 	mrs	r3, BASEPRI
 8009cf4:	f04f 0120 	mov.w	r1, #32
 8009cf8:	f381 8811 	msr	BASEPRI, r1
 8009cfc:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009cfe:	4b35      	ldr	r3, [pc, #212]	@ (8009dd4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009d00:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8009d02:	2300      	movs	r3, #0
 8009d04:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8009d06:	6939      	ldr	r1, [r7, #16]
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	1c5a      	adds	r2, r3, #1
 8009d0c:	4613      	mov	r3, r2
 8009d0e:	005b      	lsls	r3, r3, #1
 8009d10:	4413      	add	r3, r2
 8009d12:	00db      	lsls	r3, r3, #3
 8009d14:	440b      	add	r3, r1
 8009d16:	3304      	adds	r3, #4
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d008      	beq.n	8009d30 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	3301      	adds	r3, #1
 8009d22:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	691b      	ldr	r3, [r3, #16]
 8009d28:	69fa      	ldr	r2, [r7, #28]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	dbeb      	blt.n	8009d06 <SEGGER_RTT_AllocUpBuffer+0x36>
 8009d2e:	e000      	b.n	8009d32 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8009d30:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	691b      	ldr	r3, [r3, #16]
 8009d36:	69fa      	ldr	r2, [r7, #28]
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	da3f      	bge.n	8009dbc <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8009d3c:	6939      	ldr	r1, [r7, #16]
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	1c5a      	adds	r2, r3, #1
 8009d42:	4613      	mov	r3, r2
 8009d44:	005b      	lsls	r3, r3, #1
 8009d46:	4413      	add	r3, r2
 8009d48:	00db      	lsls	r3, r3, #3
 8009d4a:	440b      	add	r3, r1
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8009d50:	6939      	ldr	r1, [r7, #16]
 8009d52:	69fb      	ldr	r3, [r7, #28]
 8009d54:	1c5a      	adds	r2, r3, #1
 8009d56:	4613      	mov	r3, r2
 8009d58:	005b      	lsls	r3, r3, #1
 8009d5a:	4413      	add	r3, r2
 8009d5c:	00db      	lsls	r3, r3, #3
 8009d5e:	440b      	add	r3, r1
 8009d60:	3304      	adds	r3, #4
 8009d62:	68ba      	ldr	r2, [r7, #8]
 8009d64:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8009d66:	6939      	ldr	r1, [r7, #16]
 8009d68:	69fa      	ldr	r2, [r7, #28]
 8009d6a:	4613      	mov	r3, r2
 8009d6c:	005b      	lsls	r3, r3, #1
 8009d6e:	4413      	add	r3, r2
 8009d70:	00db      	lsls	r3, r3, #3
 8009d72:	440b      	add	r3, r1
 8009d74:	3320      	adds	r3, #32
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8009d7a:	6939      	ldr	r1, [r7, #16]
 8009d7c:	69fa      	ldr	r2, [r7, #28]
 8009d7e:	4613      	mov	r3, r2
 8009d80:	005b      	lsls	r3, r3, #1
 8009d82:	4413      	add	r3, r2
 8009d84:	00db      	lsls	r3, r3, #3
 8009d86:	440b      	add	r3, r1
 8009d88:	3328      	adds	r3, #40	@ 0x28
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8009d8e:	6939      	ldr	r1, [r7, #16]
 8009d90:	69fa      	ldr	r2, [r7, #28]
 8009d92:	4613      	mov	r3, r2
 8009d94:	005b      	lsls	r3, r3, #1
 8009d96:	4413      	add	r3, r2
 8009d98:	00db      	lsls	r3, r3, #3
 8009d9a:	440b      	add	r3, r1
 8009d9c:	3324      	adds	r3, #36	@ 0x24
 8009d9e:	2200      	movs	r2, #0
 8009da0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8009da2:	6939      	ldr	r1, [r7, #16]
 8009da4:	69fa      	ldr	r2, [r7, #28]
 8009da6:	4613      	mov	r3, r2
 8009da8:	005b      	lsls	r3, r3, #1
 8009daa:	4413      	add	r3, r2
 8009dac:	00db      	lsls	r3, r3, #3
 8009dae:	440b      	add	r3, r1
 8009db0:	332c      	adds	r3, #44	@ 0x2c
 8009db2:	683a      	ldr	r2, [r7, #0]
 8009db4:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009db6:	f3bf 8f5f 	dmb	sy
 8009dba:	e002      	b.n	8009dc2 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8009dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc0:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8009dc8:	69fb      	ldr	r3, [r7, #28]
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3720      	adds	r7, #32
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	20013208 	.word	0x20013208

08009dd8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b08a      	sub	sp, #40	@ 0x28
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
 8009de4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8009de6:	4b21      	ldr	r3, [pc, #132]	@ (8009e6c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8009de8:	623b      	str	r3, [r7, #32]
 8009dea:	6a3b      	ldr	r3, [r7, #32]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	2b53      	cmp	r3, #83	@ 0x53
 8009df2:	d001      	beq.n	8009df8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8009df4:	f7ff fd4e 	bl	8009894 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009df8:	4b1c      	ldr	r3, [pc, #112]	@ (8009e6c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8009dfa:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2b02      	cmp	r3, #2
 8009e00:	d82c      	bhi.n	8009e5c <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8009e02:	f3ef 8311 	mrs	r3, BASEPRI
 8009e06:	f04f 0120 	mov.w	r1, #32
 8009e0a:	f381 8811 	msr	BASEPRI, r1
 8009e0e:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8009e10:	68fa      	ldr	r2, [r7, #12]
 8009e12:	4613      	mov	r3, r2
 8009e14:	005b      	lsls	r3, r3, #1
 8009e16:	4413      	add	r3, r2
 8009e18:	00db      	lsls	r3, r3, #3
 8009e1a:	3360      	adds	r3, #96	@ 0x60
 8009e1c:	69fa      	ldr	r2, [r7, #28]
 8009e1e:	4413      	add	r3, r2
 8009e20:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d00e      	beq.n	8009e46 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	68ba      	ldr	r2, [r7, #8]
 8009e2c:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	683a      	ldr	r2, [r7, #0]
 8009e38:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	2200      	movs	r2, #0
 8009e44:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e4a:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009e4c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8009e56:	2300      	movs	r3, #0
 8009e58:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e5a:	e002      	b.n	8009e62 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8009e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8009e60:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8009e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3728      	adds	r7, #40	@ 0x28
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	20013208 	.word	0x20013208

08009e70 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8009e70:	b480      	push	{r7}
 8009e72:	b087      	sub	sp, #28
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	60f8      	str	r0, [r7, #12]
 8009e78:	60b9      	str	r1, [r7, #8]
 8009e7a:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	1c5a      	adds	r2, r3, #1
 8009e84:	60fa      	str	r2, [r7, #12]
 8009e86:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2b80      	cmp	r3, #128	@ 0x80
 8009e8c:	d90a      	bls.n	8009ea4 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8009e8e:	2380      	movs	r3, #128	@ 0x80
 8009e90:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8009e92:	e007      	b.n	8009ea4 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8009e94:	68ba      	ldr	r2, [r7, #8]
 8009e96:	1c53      	adds	r3, r2, #1
 8009e98:	60bb      	str	r3, [r7, #8]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	1c59      	adds	r1, r3, #1
 8009e9e:	60f9      	str	r1, [r7, #12]
 8009ea0:	7812      	ldrb	r2, [r2, #0]
 8009ea2:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	1e5a      	subs	r2, r3, #1
 8009ea8:	607a      	str	r2, [r7, #4]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d003      	beq.n	8009eb6 <_EncodeStr+0x46>
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d1ee      	bne.n	8009e94 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 8009eb6:	68ba      	ldr	r2, [r7, #8]
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	1ad3      	subs	r3, r2, r3
 8009ebc:	b2da      	uxtb	r2, r3
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	371c      	adds	r7, #28
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr

08009ed0 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8009ed0:	b480      	push	{r7}
 8009ed2:	b083      	sub	sp, #12
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	3307      	adds	r3, #7
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	370c      	adds	r7, #12
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b082      	sub	sp, #8
 8009eec:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009eee:	4b34      	ldr	r3, [pc, #208]	@ (8009fc0 <_HandleIncomingPacket+0xd8>)
 8009ef0:	7e1b      	ldrb	r3, [r3, #24]
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	1cfb      	adds	r3, r7, #3
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	4619      	mov	r1, r3
 8009efa:	f7ff fded 	bl	8009ad8 <SEGGER_RTT_ReadNoLock>
 8009efe:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d057      	beq.n	8009fb6 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8009f06:	78fb      	ldrb	r3, [r7, #3]
 8009f08:	2b80      	cmp	r3, #128	@ 0x80
 8009f0a:	d031      	beq.n	8009f70 <_HandleIncomingPacket+0x88>
 8009f0c:	2b80      	cmp	r3, #128	@ 0x80
 8009f0e:	dc40      	bgt.n	8009f92 <_HandleIncomingPacket+0xaa>
 8009f10:	2b07      	cmp	r3, #7
 8009f12:	dc15      	bgt.n	8009f40 <_HandleIncomingPacket+0x58>
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	dd3c      	ble.n	8009f92 <_HandleIncomingPacket+0xaa>
 8009f18:	3b01      	subs	r3, #1
 8009f1a:	2b06      	cmp	r3, #6
 8009f1c:	d839      	bhi.n	8009f92 <_HandleIncomingPacket+0xaa>
 8009f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8009f24 <_HandleIncomingPacket+0x3c>)
 8009f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f24:	08009f47 	.word	0x08009f47
 8009f28:	08009f4d 	.word	0x08009f4d
 8009f2c:	08009f53 	.word	0x08009f53
 8009f30:	08009f59 	.word	0x08009f59
 8009f34:	08009f5f 	.word	0x08009f5f
 8009f38:	08009f65 	.word	0x08009f65
 8009f3c:	08009f6b 	.word	0x08009f6b
 8009f40:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f42:	d033      	beq.n	8009fac <_HandleIncomingPacket+0xc4>
 8009f44:	e025      	b.n	8009f92 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8009f46:	f000 fbe3 	bl	800a710 <SEGGER_SYSVIEW_Start>
      break;
 8009f4a:	e034      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8009f4c:	f000 fc9a 	bl	800a884 <SEGGER_SYSVIEW_Stop>
      break;
 8009f50:	e031      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8009f52:	f000 fe73 	bl	800ac3c <SEGGER_SYSVIEW_RecordSystime>
      break;
 8009f56:	e02e      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8009f58:	f000 fe38 	bl	800abcc <SEGGER_SYSVIEW_SendTaskList>
      break;
 8009f5c:	e02b      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8009f5e:	f000 fcb7 	bl	800a8d0 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8009f62:	e028      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8009f64:	f001 f826 	bl	800afb4 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8009f68:	e025      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8009f6a:	f001 f805 	bl	800af78 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8009f6e:	e022      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009f70:	4b13      	ldr	r3, [pc, #76]	@ (8009fc0 <_HandleIncomingPacket+0xd8>)
 8009f72:	7e1b      	ldrb	r3, [r3, #24]
 8009f74:	4618      	mov	r0, r3
 8009f76:	1cfb      	adds	r3, r7, #3
 8009f78:	2201      	movs	r2, #1
 8009f7a:	4619      	mov	r1, r3
 8009f7c:	f7ff fdac 	bl	8009ad8 <SEGGER_RTT_ReadNoLock>
 8009f80:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d013      	beq.n	8009fb0 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8009f88:	78fb      	ldrb	r3, [r7, #3]
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f000 ff6a 	bl	800ae64 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8009f90:	e00e      	b.n	8009fb0 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8009f92:	78fb      	ldrb	r3, [r7, #3]
 8009f94:	b25b      	sxtb	r3, r3
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	da0c      	bge.n	8009fb4 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009f9a:	4b09      	ldr	r3, [pc, #36]	@ (8009fc0 <_HandleIncomingPacket+0xd8>)
 8009f9c:	7e1b      	ldrb	r3, [r3, #24]
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	1cfb      	adds	r3, r7, #3
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	f7ff fd97 	bl	8009ad8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8009faa:	e003      	b.n	8009fb4 <_HandleIncomingPacket+0xcc>
      break;
 8009fac:	bf00      	nop
 8009fae:	e002      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
      break;
 8009fb0:	bf00      	nop
 8009fb2:	e000      	b.n	8009fb6 <_HandleIncomingPacket+0xce>
      break;
 8009fb4:	bf00      	nop
    }
  }
}
 8009fb6:	bf00      	nop
 8009fb8:	3708      	adds	r7, #8
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	20013ac8 	.word	0x20013ac8

08009fc4 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b08c      	sub	sp, #48	@ 0x30
 8009fc8:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8009fca:	2301      	movs	r3, #1
 8009fcc:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8009fce:	1d3b      	adds	r3, r7, #4
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fd8:	4b31      	ldr	r3, [pc, #196]	@ (800a0a0 <_TrySendOverflowPacket+0xdc>)
 8009fda:	695b      	ldr	r3, [r3, #20]
 8009fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009fde:	e00b      	b.n	8009ff8 <_TrySendOverflowPacket+0x34>
 8009fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe2:	b2da      	uxtb	r2, r3
 8009fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe6:	1c59      	adds	r1, r3, #1
 8009fe8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009fea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009fee:	b2d2      	uxtb	r2, r2
 8009ff0:	701a      	strb	r2, [r3, #0]
 8009ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff4:	09db      	lsrs	r3, r3, #7
 8009ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ffa:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ffc:	d8f0      	bhi.n	8009fe0 <_TrySendOverflowPacket+0x1c>
 8009ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a000:	1c5a      	adds	r2, r3, #1
 800a002:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a004:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a006:	b2d2      	uxtb	r2, r2
 800a008:	701a      	strb	r2, [r3, #0]
 800a00a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a00c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a00e:	4b25      	ldr	r3, [pc, #148]	@ (800a0a4 <_TrySendOverflowPacket+0xe0>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800a014:	4b22      	ldr	r3, [pc, #136]	@ (800a0a0 <_TrySendOverflowPacket+0xdc>)
 800a016:	68db      	ldr	r3, [r3, #12]
 800a018:	69ba      	ldr	r2, [r7, #24]
 800a01a:	1ad3      	subs	r3, r2, r3
 800a01c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	627b      	str	r3, [r7, #36]	@ 0x24
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	623b      	str	r3, [r7, #32]
 800a026:	e00b      	b.n	800a040 <_TrySendOverflowPacket+0x7c>
 800a028:	6a3b      	ldr	r3, [r7, #32]
 800a02a:	b2da      	uxtb	r2, r3
 800a02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02e:	1c59      	adds	r1, r3, #1
 800a030:	6279      	str	r1, [r7, #36]	@ 0x24
 800a032:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a036:	b2d2      	uxtb	r2, r2
 800a038:	701a      	strb	r2, [r3, #0]
 800a03a:	6a3b      	ldr	r3, [r7, #32]
 800a03c:	09db      	lsrs	r3, r3, #7
 800a03e:	623b      	str	r3, [r7, #32]
 800a040:	6a3b      	ldr	r3, [r7, #32]
 800a042:	2b7f      	cmp	r3, #127	@ 0x7f
 800a044:	d8f0      	bhi.n	800a028 <_TrySendOverflowPacket+0x64>
 800a046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a048:	1c5a      	adds	r2, r3, #1
 800a04a:	627a      	str	r2, [r7, #36]	@ 0x24
 800a04c:	6a3a      	ldr	r2, [r7, #32]
 800a04e:	b2d2      	uxtb	r2, r2
 800a050:	701a      	strb	r2, [r3, #0]
 800a052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a054:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800a056:	4b12      	ldr	r3, [pc, #72]	@ (800a0a0 <_TrySendOverflowPacket+0xdc>)
 800a058:	785b      	ldrb	r3, [r3, #1]
 800a05a:	4618      	mov	r0, r3
 800a05c:	1d3b      	adds	r3, r7, #4
 800a05e:	69fa      	ldr	r2, [r7, #28]
 800a060:	1ad3      	subs	r3, r2, r3
 800a062:	461a      	mov	r2, r3
 800a064:	1d3b      	adds	r3, r7, #4
 800a066:	4619      	mov	r1, r3
 800a068:	f7f6 f8b2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a06c:	4603      	mov	r3, r0
 800a06e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d009      	beq.n	800a08a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a076:	4a0a      	ldr	r2, [pc, #40]	@ (800a0a0 <_TrySendOverflowPacket+0xdc>)
 800a078:	69bb      	ldr	r3, [r7, #24]
 800a07a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800a07c:	4b08      	ldr	r3, [pc, #32]	@ (800a0a0 <_TrySendOverflowPacket+0xdc>)
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	3b01      	subs	r3, #1
 800a082:	b2da      	uxtb	r2, r3
 800a084:	4b06      	ldr	r3, [pc, #24]	@ (800a0a0 <_TrySendOverflowPacket+0xdc>)
 800a086:	701a      	strb	r2, [r3, #0]
 800a088:	e004      	b.n	800a094 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800a08a:	4b05      	ldr	r3, [pc, #20]	@ (800a0a0 <_TrySendOverflowPacket+0xdc>)
 800a08c:	695b      	ldr	r3, [r3, #20]
 800a08e:	3301      	adds	r3, #1
 800a090:	4a03      	ldr	r2, [pc, #12]	@ (800a0a0 <_TrySendOverflowPacket+0xdc>)
 800a092:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800a094:	693b      	ldr	r3, [r7, #16]
}
 800a096:	4618      	mov	r0, r3
 800a098:	3730      	adds	r7, #48	@ 0x30
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}
 800a09e:	bf00      	nop
 800a0a0:	20013ac8 	.word	0x20013ac8
 800a0a4:	e0001004 	.word	0xe0001004

0800a0a8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b08a      	sub	sp, #40	@ 0x28
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800a0b4:	4b98      	ldr	r3, [pc, #608]	@ (800a318 <_SendPacket+0x270>)
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	2b01      	cmp	r3, #1
 800a0ba:	d010      	beq.n	800a0de <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800a0bc:	4b96      	ldr	r3, [pc, #600]	@ (800a318 <_SendPacket+0x270>)
 800a0be:	781b      	ldrb	r3, [r3, #0]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f000 812d 	beq.w	800a320 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800a0c6:	4b94      	ldr	r3, [pc, #592]	@ (800a318 <_SendPacket+0x270>)
 800a0c8:	781b      	ldrb	r3, [r3, #0]
 800a0ca:	2b02      	cmp	r3, #2
 800a0cc:	d109      	bne.n	800a0e2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800a0ce:	f7ff ff79 	bl	8009fc4 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800a0d2:	4b91      	ldr	r3, [pc, #580]	@ (800a318 <_SendPacket+0x270>)
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	f040 8124 	bne.w	800a324 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800a0dc:	e001      	b.n	800a0e2 <_SendPacket+0x3a>
    goto Send;
 800a0de:	bf00      	nop
 800a0e0:	e000      	b.n	800a0e4 <_SendPacket+0x3c>
Send:
 800a0e2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2b1f      	cmp	r3, #31
 800a0e8:	d809      	bhi.n	800a0fe <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800a0ea:	4b8b      	ldr	r3, [pc, #556]	@ (800a318 <_SendPacket+0x270>)
 800a0ec:	69da      	ldr	r2, [r3, #28]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	fa22 f303 	lsr.w	r3, r2, r3
 800a0f4:	f003 0301 	and.w	r3, r3, #1
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	f040 8115 	bne.w	800a328 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2b17      	cmp	r3, #23
 800a102:	d807      	bhi.n	800a114 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	3b01      	subs	r3, #1
 800a108:	60fb      	str	r3, [r7, #12]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	b2da      	uxtb	r2, r3
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	701a      	strb	r2, [r3, #0]
 800a112:	e0c4      	b.n	800a29e <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	1ad3      	subs	r3, r2, r3
 800a11a:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800a11c:	69fb      	ldr	r3, [r7, #28]
 800a11e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a120:	d912      	bls.n	800a148 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	09da      	lsrs	r2, r3, #7
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	3b01      	subs	r3, #1
 800a12a:	60fb      	str	r3, [r7, #12]
 800a12c:	b2d2      	uxtb	r2, r2
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800a132:	69fb      	ldr	r3, [r7, #28]
 800a134:	b2db      	uxtb	r3, r3
 800a136:	68fa      	ldr	r2, [r7, #12]
 800a138:	3a01      	subs	r2, #1
 800a13a:	60fa      	str	r2, [r7, #12]
 800a13c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a140:	b2da      	uxtb	r2, r3
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	701a      	strb	r2, [r3, #0]
 800a146:	e006      	b.n	800a156 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	3b01      	subs	r3, #1
 800a14c:	60fb      	str	r3, [r7, #12]
 800a14e:	69fb      	ldr	r3, [r7, #28]
 800a150:	b2da      	uxtb	r2, r3
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2b7e      	cmp	r3, #126	@ 0x7e
 800a15a:	d807      	bhi.n	800a16c <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	3b01      	subs	r3, #1
 800a160:	60fb      	str	r3, [r7, #12]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	b2da      	uxtb	r2, r3
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	701a      	strb	r2, [r3, #0]
 800a16a:	e098      	b.n	800a29e <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a172:	d212      	bcs.n	800a19a <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	09da      	lsrs	r2, r3, #7
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	3b01      	subs	r3, #1
 800a17c:	60fb      	str	r3, [r7, #12]
 800a17e:	b2d2      	uxtb	r2, r2
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	b2db      	uxtb	r3, r3
 800a188:	68fa      	ldr	r2, [r7, #12]
 800a18a:	3a01      	subs	r2, #1
 800a18c:	60fa      	str	r2, [r7, #12]
 800a18e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a192:	b2da      	uxtb	r2, r3
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	701a      	strb	r2, [r3, #0]
 800a198:	e081      	b.n	800a29e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a1a0:	d21d      	bcs.n	800a1de <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	0b9a      	lsrs	r2, r3, #14
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	3b01      	subs	r3, #1
 800a1aa:	60fb      	str	r3, [r7, #12]
 800a1ac:	b2d2      	uxtb	r2, r2
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	09db      	lsrs	r3, r3, #7
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	68fa      	ldr	r2, [r7, #12]
 800a1ba:	3a01      	subs	r2, #1
 800a1bc:	60fa      	str	r2, [r7, #12]
 800a1be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1c2:	b2da      	uxtb	r2, r3
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	b2db      	uxtb	r3, r3
 800a1cc:	68fa      	ldr	r2, [r7, #12]
 800a1ce:	3a01      	subs	r2, #1
 800a1d0:	60fa      	str	r2, [r7, #12]
 800a1d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1d6:	b2da      	uxtb	r2, r3
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	701a      	strb	r2, [r3, #0]
 800a1dc:	e05f      	b.n	800a29e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1e4:	d228      	bcs.n	800a238 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	0d5a      	lsrs	r2, r3, #21
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	3b01      	subs	r3, #1
 800a1ee:	60fb      	str	r3, [r7, #12]
 800a1f0:	b2d2      	uxtb	r2, r2
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	0b9b      	lsrs	r3, r3, #14
 800a1fa:	b2db      	uxtb	r3, r3
 800a1fc:	68fa      	ldr	r2, [r7, #12]
 800a1fe:	3a01      	subs	r2, #1
 800a200:	60fa      	str	r2, [r7, #12]
 800a202:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a206:	b2da      	uxtb	r2, r3
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	09db      	lsrs	r3, r3, #7
 800a210:	b2db      	uxtb	r3, r3
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	3a01      	subs	r2, #1
 800a216:	60fa      	str	r2, [r7, #12]
 800a218:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a21c:	b2da      	uxtb	r2, r3
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	b2db      	uxtb	r3, r3
 800a226:	68fa      	ldr	r2, [r7, #12]
 800a228:	3a01      	subs	r2, #1
 800a22a:	60fa      	str	r2, [r7, #12]
 800a22c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a230:	b2da      	uxtb	r2, r3
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	701a      	strb	r2, [r3, #0]
 800a236:	e032      	b.n	800a29e <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	0f1a      	lsrs	r2, r3, #28
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	3b01      	subs	r3, #1
 800a240:	60fb      	str	r3, [r7, #12]
 800a242:	b2d2      	uxtb	r2, r2
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	0d5b      	lsrs	r3, r3, #21
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	68fa      	ldr	r2, [r7, #12]
 800a250:	3a01      	subs	r2, #1
 800a252:	60fa      	str	r2, [r7, #12]
 800a254:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a258:	b2da      	uxtb	r2, r3
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	0b9b      	lsrs	r3, r3, #14
 800a262:	b2db      	uxtb	r3, r3
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	3a01      	subs	r2, #1
 800a268:	60fa      	str	r2, [r7, #12]
 800a26a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a26e:	b2da      	uxtb	r2, r3
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	09db      	lsrs	r3, r3, #7
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	68fa      	ldr	r2, [r7, #12]
 800a27c:	3a01      	subs	r2, #1
 800a27e:	60fa      	str	r2, [r7, #12]
 800a280:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a284:	b2da      	uxtb	r2, r3
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	3a01      	subs	r2, #1
 800a292:	60fa      	str	r2, [r7, #12]
 800a294:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a298:	b2da      	uxtb	r2, r3
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a29e:	4b1f      	ldr	r3, [pc, #124]	@ (800a31c <_SendPacket+0x274>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800a2a4:	4b1c      	ldr	r3, [pc, #112]	@ (800a318 <_SendPacket+0x270>)
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	69ba      	ldr	r2, [r7, #24]
 800a2aa:	1ad3      	subs	r3, r2, r3
 800a2ac:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	623b      	str	r3, [r7, #32]
 800a2b6:	e00b      	b.n	800a2d0 <_SendPacket+0x228>
 800a2b8:	6a3b      	ldr	r3, [r7, #32]
 800a2ba:	b2da      	uxtb	r2, r3
 800a2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2be:	1c59      	adds	r1, r3, #1
 800a2c0:	6279      	str	r1, [r7, #36]	@ 0x24
 800a2c2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a2c6:	b2d2      	uxtb	r2, r2
 800a2c8:	701a      	strb	r2, [r3, #0]
 800a2ca:	6a3b      	ldr	r3, [r7, #32]
 800a2cc:	09db      	lsrs	r3, r3, #7
 800a2ce:	623b      	str	r3, [r7, #32]
 800a2d0:	6a3b      	ldr	r3, [r7, #32]
 800a2d2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a2d4:	d8f0      	bhi.n	800a2b8 <_SendPacket+0x210>
 800a2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d8:	1c5a      	adds	r2, r3, #1
 800a2da:	627a      	str	r2, [r7, #36]	@ 0x24
 800a2dc:	6a3a      	ldr	r2, [r7, #32]
 800a2de:	b2d2      	uxtb	r2, r2
 800a2e0:	701a      	strb	r2, [r3, #0]
 800a2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e4:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800a2e6:	4b0c      	ldr	r3, [pc, #48]	@ (800a318 <_SendPacket+0x270>)
 800a2e8:	785b      	ldrb	r3, [r3, #1]
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	68ba      	ldr	r2, [r7, #8]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	68f9      	ldr	r1, [r7, #12]
 800a2f6:	f7f5 ff6b 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a2fa:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d003      	beq.n	800a30a <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a302:	4a05      	ldr	r2, [pc, #20]	@ (800a318 <_SendPacket+0x270>)
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	60d3      	str	r3, [r2, #12]
 800a308:	e00f      	b.n	800a32a <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800a30a:	4b03      	ldr	r3, [pc, #12]	@ (800a318 <_SendPacket+0x270>)
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	3301      	adds	r3, #1
 800a310:	b2da      	uxtb	r2, r3
 800a312:	4b01      	ldr	r3, [pc, #4]	@ (800a318 <_SendPacket+0x270>)
 800a314:	701a      	strb	r2, [r3, #0]
 800a316:	e008      	b.n	800a32a <_SendPacket+0x282>
 800a318:	20013ac8 	.word	0x20013ac8
 800a31c:	e0001004 	.word	0xe0001004
    goto SendDone;
 800a320:	bf00      	nop
 800a322:	e002      	b.n	800a32a <_SendPacket+0x282>
      goto SendDone;
 800a324:	bf00      	nop
 800a326:	e000      	b.n	800a32a <_SendPacket+0x282>
      goto SendDone;
 800a328:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800a32a:	4b14      	ldr	r3, [pc, #80]	@ (800a37c <_SendPacket+0x2d4>)
 800a32c:	7e1b      	ldrb	r3, [r3, #24]
 800a32e:	4619      	mov	r1, r3
 800a330:	4a13      	ldr	r2, [pc, #76]	@ (800a380 <_SendPacket+0x2d8>)
 800a332:	460b      	mov	r3, r1
 800a334:	005b      	lsls	r3, r3, #1
 800a336:	440b      	add	r3, r1
 800a338:	00db      	lsls	r3, r3, #3
 800a33a:	4413      	add	r3, r2
 800a33c:	336c      	adds	r3, #108	@ 0x6c
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	4b0e      	ldr	r3, [pc, #56]	@ (800a37c <_SendPacket+0x2d4>)
 800a342:	7e1b      	ldrb	r3, [r3, #24]
 800a344:	4618      	mov	r0, r3
 800a346:	490e      	ldr	r1, [pc, #56]	@ (800a380 <_SendPacket+0x2d8>)
 800a348:	4603      	mov	r3, r0
 800a34a:	005b      	lsls	r3, r3, #1
 800a34c:	4403      	add	r3, r0
 800a34e:	00db      	lsls	r3, r3, #3
 800a350:	440b      	add	r3, r1
 800a352:	3370      	adds	r3, #112	@ 0x70
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	429a      	cmp	r2, r3
 800a358:	d00b      	beq.n	800a372 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800a35a:	4b08      	ldr	r3, [pc, #32]	@ (800a37c <_SendPacket+0x2d4>)
 800a35c:	789b      	ldrb	r3, [r3, #2]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d107      	bne.n	800a372 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800a362:	4b06      	ldr	r3, [pc, #24]	@ (800a37c <_SendPacket+0x2d4>)
 800a364:	2201      	movs	r2, #1
 800a366:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800a368:	f7ff fdbe 	bl	8009ee8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800a36c:	4b03      	ldr	r3, [pc, #12]	@ (800a37c <_SendPacket+0x2d4>)
 800a36e:	2200      	movs	r2, #0
 800a370:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800a372:	bf00      	nop
 800a374:	3728      	adds	r7, #40	@ 0x28
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop
 800a37c:	20013ac8 	.word	0x20013ac8
 800a380:	20013208 	.word	0x20013208

0800a384 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 800a384:	b580      	push	{r7, lr}
 800a386:	b0a2      	sub	sp, #136	@ 0x88
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60f8      	str	r0, [r7, #12]
 800a38c:	60b9      	str	r1, [r7, #8]
 800a38e:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	67fb      	str	r3, [r7, #124]	@ 0x7c
  NumArguments = 0;
 800a394:	2300      	movs	r3, #0
 800a396:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  for (;;) {
    c = *p++;
 800a39a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a39c:	1c5a      	adds	r2, r3, #1
 800a39e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (c == 0) {
 800a3a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d01d      	beq.n	800a3ea <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 800a3ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a3b2:	2b25      	cmp	r3, #37	@ 0x25
 800a3b4:	d1f1      	bne.n	800a39a <_VPrintHost+0x16>
      c = *p;
 800a3b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	1d19      	adds	r1, r3, #4
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	6011      	str	r1, [r2, #0]
 800a3c8:	6819      	ldr	r1, [r3, #0]
 800a3ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a3ce:	1c5a      	adds	r2, r3, #1
 800a3d0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a3d4:	460a      	mov	r2, r1
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	3388      	adds	r3, #136	@ 0x88
 800a3da:	443b      	add	r3, r7
 800a3dc:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800a3e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a3e4:	2b10      	cmp	r3, #16
 800a3e6:	d002      	beq.n	800a3ee <_VPrintHost+0x6a>
    c = *p++;
 800a3e8:	e7d7      	b.n	800a39a <_VPrintHost+0x16>
      break;
 800a3ea:	bf00      	nop
 800a3ec:	e000      	b.n	800a3f0 <_VPrintHost+0x6c>
        break;
 800a3ee:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 800a3f0:	f3ef 8311 	mrs	r3, BASEPRI
 800a3f4:	f04f 0120 	mov.w	r1, #32
 800a3f8:	f381 8811 	msr	BASEPRI, r1
 800a3fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3fe:	483f      	ldr	r0, [pc, #252]	@ (800a4fc <_VPrintHost+0x178>)
 800a400:	f7ff fd66 	bl	8009ed0 <_PreparePacket>
 800a404:	6578      	str	r0, [r7, #84]	@ 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a406:	2280      	movs	r2, #128	@ 0x80
 800a408:	68f9      	ldr	r1, [r7, #12]
 800a40a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800a40c:	f7ff fd30 	bl	8009e70 <_EncodeStr>
 800a410:	67b8      	str	r0, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, Options);
 800a412:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a414:	677b      	str	r3, [r7, #116]	@ 0x74
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	673b      	str	r3, [r7, #112]	@ 0x70
 800a41a:	e00b      	b.n	800a434 <_VPrintHost+0xb0>
 800a41c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a41e:	b2da      	uxtb	r2, r3
 800a420:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a422:	1c59      	adds	r1, r3, #1
 800a424:	6779      	str	r1, [r7, #116]	@ 0x74
 800a426:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a42a:	b2d2      	uxtb	r2, r2
 800a42c:	701a      	strb	r2, [r3, #0]
 800a42e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a430:	09db      	lsrs	r3, r3, #7
 800a432:	673b      	str	r3, [r7, #112]	@ 0x70
 800a434:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a436:	2b7f      	cmp	r3, #127	@ 0x7f
 800a438:	d8f0      	bhi.n	800a41c <_VPrintHost+0x98>
 800a43a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a43c:	1c5a      	adds	r2, r3, #1
 800a43e:	677a      	str	r2, [r7, #116]	@ 0x74
 800a440:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a442:	b2d2      	uxtb	r2, r2
 800a444:	701a      	strb	r2, [r3, #0]
 800a446:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a448:	67bb      	str	r3, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, NumArguments);
 800a44a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a44c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a44e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a452:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a454:	e00b      	b.n	800a46e <_VPrintHost+0xea>
 800a456:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a458:	b2da      	uxtb	r2, r3
 800a45a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a45c:	1c59      	adds	r1, r3, #1
 800a45e:	66f9      	str	r1, [r7, #108]	@ 0x6c
 800a460:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a464:	b2d2      	uxtb	r2, r2
 800a466:	701a      	strb	r2, [r3, #0]
 800a468:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a46a:	09db      	lsrs	r3, r3, #7
 800a46c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a46e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a470:	2b7f      	cmp	r3, #127	@ 0x7f
 800a472:	d8f0      	bhi.n	800a456 <_VPrintHost+0xd2>
 800a474:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a476:	1c5a      	adds	r2, r3, #1
 800a478:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a47a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a47c:	b2d2      	uxtb	r2, r2
 800a47e:	701a      	strb	r2, [r3, #0]
 800a480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a482:	67bb      	str	r3, [r7, #120]	@ 0x78
    pParas = aParas;
 800a484:	f107 0314 	add.w	r3, r7, #20
 800a488:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800a48c:	e022      	b.n	800a4d4 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 800a48e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a490:	667b      	str	r3, [r7, #100]	@ 0x64
 800a492:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	663b      	str	r3, [r7, #96]	@ 0x60
 800a49a:	e00b      	b.n	800a4b4 <_VPrintHost+0x130>
 800a49c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a49e:	b2da      	uxtb	r2, r3
 800a4a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4a2:	1c59      	adds	r1, r3, #1
 800a4a4:	6679      	str	r1, [r7, #100]	@ 0x64
 800a4a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a4aa:	b2d2      	uxtb	r2, r2
 800a4ac:	701a      	strb	r2, [r3, #0]
 800a4ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4b0:	09db      	lsrs	r3, r3, #7
 800a4b2:	663b      	str	r3, [r7, #96]	@ 0x60
 800a4b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4b6:	2b7f      	cmp	r3, #127	@ 0x7f
 800a4b8:	d8f0      	bhi.n	800a49c <_VPrintHost+0x118>
 800a4ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4bc:	1c5a      	adds	r2, r3, #1
 800a4be:	667a      	str	r2, [r7, #100]	@ 0x64
 800a4c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a4c2:	b2d2      	uxtb	r2, r2
 800a4c4:	701a      	strb	r2, [r3, #0]
 800a4c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4c8:	67bb      	str	r3, [r7, #120]	@ 0x78
      pParas++;
 800a4ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a4ce:	3304      	adds	r3, #4
 800a4d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800a4d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a4d8:	1e5a      	subs	r2, r3, #1
 800a4da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d1d5      	bne.n	800a48e <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800a4e2:	221a      	movs	r2, #26
 800a4e4:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a4e6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800a4e8:	f7ff fdde 	bl	800a0a8 <_SendPacket>
    RECORD_END();
 800a4ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a4ee:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800a4f2:	2300      	movs	r3, #0
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3788      	adds	r7, #136	@ 0x88
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}
 800a4fc:	20013af8 	.word	0x20013af8

0800a500 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800a500:	b580      	push	{r7, lr}
 800a502:	b086      	sub	sp, #24
 800a504:	af02      	add	r7, sp, #8
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	607a      	str	r2, [r7, #4]
 800a50c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800a50e:	2300      	movs	r3, #0
 800a510:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a514:	4917      	ldr	r1, [pc, #92]	@ (800a574 <SEGGER_SYSVIEW_Init+0x74>)
 800a516:	4818      	ldr	r0, [pc, #96]	@ (800a578 <SEGGER_SYSVIEW_Init+0x78>)
 800a518:	f7ff fbda 	bl	8009cd0 <SEGGER_RTT_AllocUpBuffer>
 800a51c:	4603      	mov	r3, r0
 800a51e:	b2da      	uxtb	r2, r3
 800a520:	4b16      	ldr	r3, [pc, #88]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a522:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800a524:	4b15      	ldr	r3, [pc, #84]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a526:	785a      	ldrb	r2, [r3, #1]
 800a528:	4b14      	ldr	r3, [pc, #80]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a52a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800a52c:	4b13      	ldr	r3, [pc, #76]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a52e:	7e1b      	ldrb	r3, [r3, #24]
 800a530:	4618      	mov	r0, r3
 800a532:	2300      	movs	r3, #0
 800a534:	9300      	str	r3, [sp, #0]
 800a536:	2308      	movs	r3, #8
 800a538:	4a11      	ldr	r2, [pc, #68]	@ (800a580 <SEGGER_SYSVIEW_Init+0x80>)
 800a53a:	490f      	ldr	r1, [pc, #60]	@ (800a578 <SEGGER_SYSVIEW_Init+0x78>)
 800a53c:	f7ff fc4c 	bl	8009dd8 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800a540:	4b0e      	ldr	r3, [pc, #56]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a542:	2200      	movs	r2, #0
 800a544:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a546:	4b0f      	ldr	r3, [pc, #60]	@ (800a584 <SEGGER_SYSVIEW_Init+0x84>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a0c      	ldr	r2, [pc, #48]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a54c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800a54e:	4a0b      	ldr	r2, [pc, #44]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800a554:	4a09      	ldr	r2, [pc, #36]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800a55a:	4a08      	ldr	r2, [pc, #32]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800a560:	4a06      	ldr	r2, [pc, #24]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800a566:	4b05      	ldr	r3, [pc, #20]	@ (800a57c <SEGGER_SYSVIEW_Init+0x7c>)
 800a568:	2200      	movs	r2, #0
 800a56a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800a56c:	bf00      	nop
 800a56e:	3710      	adds	r7, #16
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}
 800a574:	200136c0 	.word	0x200136c0
 800a578:	0800f1e4 	.word	0x0800f1e4
 800a57c:	20013ac8 	.word	0x20013ac8
 800a580:	20013ac0 	.word	0x20013ac0
 800a584:	e0001004 	.word	0xe0001004

0800a588 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800a590:	4a04      	ldr	r2, [pc, #16]	@ (800a5a4 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6113      	str	r3, [r2, #16]
}
 800a596:	bf00      	nop
 800a598:	370c      	adds	r7, #12
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	20013ac8 	.word	0x20013ac8

0800a5a8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b084      	sub	sp, #16
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a5b0:	f3ef 8311 	mrs	r3, BASEPRI
 800a5b4:	f04f 0120 	mov.w	r1, #32
 800a5b8:	f381 8811 	msr	BASEPRI, r1
 800a5bc:	60fb      	str	r3, [r7, #12]
 800a5be:	4808      	ldr	r0, [pc, #32]	@ (800a5e0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800a5c0:	f7ff fc86 	bl	8009ed0 <_PreparePacket>
 800a5c4:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	68b9      	ldr	r1, [r7, #8]
 800a5ca:	68b8      	ldr	r0, [r7, #8]
 800a5cc:	f7ff fd6c 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f383 8811 	msr	BASEPRI, r3
}
 800a5d6:	bf00      	nop
 800a5d8:	3710      	adds	r7, #16
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	bf00      	nop
 800a5e0:	20013af8 	.word	0x20013af8

0800a5e4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b088      	sub	sp, #32
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a5ee:	f3ef 8311 	mrs	r3, BASEPRI
 800a5f2:	f04f 0120 	mov.w	r1, #32
 800a5f6:	f381 8811 	msr	BASEPRI, r1
 800a5fa:	617b      	str	r3, [r7, #20]
 800a5fc:	4816      	ldr	r0, [pc, #88]	@ (800a658 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800a5fe:	f7ff fc67 	bl	8009ed0 <_PreparePacket>
 800a602:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	61fb      	str	r3, [r7, #28]
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	61bb      	str	r3, [r7, #24]
 800a610:	e00b      	b.n	800a62a <SEGGER_SYSVIEW_RecordU32+0x46>
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	b2da      	uxtb	r2, r3
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	1c59      	adds	r1, r3, #1
 800a61a:	61f9      	str	r1, [r7, #28]
 800a61c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a620:	b2d2      	uxtb	r2, r2
 800a622:	701a      	strb	r2, [r3, #0]
 800a624:	69bb      	ldr	r3, [r7, #24]
 800a626:	09db      	lsrs	r3, r3, #7
 800a628:	61bb      	str	r3, [r7, #24]
 800a62a:	69bb      	ldr	r3, [r7, #24]
 800a62c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a62e:	d8f0      	bhi.n	800a612 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800a630:	69fb      	ldr	r3, [r7, #28]
 800a632:	1c5a      	adds	r2, r3, #1
 800a634:	61fa      	str	r2, [r7, #28]
 800a636:	69ba      	ldr	r2, [r7, #24]
 800a638:	b2d2      	uxtb	r2, r2
 800a63a:	701a      	strb	r2, [r3, #0]
 800a63c:	69fb      	ldr	r3, [r7, #28]
 800a63e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	68f9      	ldr	r1, [r7, #12]
 800a644:	6938      	ldr	r0, [r7, #16]
 800a646:	f7ff fd2f 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	f383 8811 	msr	BASEPRI, r3
}
 800a650:	bf00      	nop
 800a652:	3720      	adds	r7, #32
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}
 800a658:	20013af8 	.word	0x20013af8

0800a65c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b08c      	sub	sp, #48	@ 0x30
 800a660:	af00      	add	r7, sp, #0
 800a662:	60f8      	str	r0, [r7, #12]
 800a664:	60b9      	str	r1, [r7, #8]
 800a666:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800a668:	f3ef 8311 	mrs	r3, BASEPRI
 800a66c:	f04f 0120 	mov.w	r1, #32
 800a670:	f381 8811 	msr	BASEPRI, r1
 800a674:	61fb      	str	r3, [r7, #28]
 800a676:	4825      	ldr	r0, [pc, #148]	@ (800a70c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800a678:	f7ff fc2a 	bl	8009ed0 <_PreparePacket>
 800a67c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800a67e:	69bb      	ldr	r3, [r7, #24]
 800a680:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a68a:	e00b      	b.n	800a6a4 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800a68c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a68e:	b2da      	uxtb	r2, r3
 800a690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a692:	1c59      	adds	r1, r3, #1
 800a694:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a696:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a69a:	b2d2      	uxtb	r2, r2
 800a69c:	701a      	strb	r2, [r3, #0]
 800a69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a0:	09db      	lsrs	r3, r3, #7
 800a6a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800a6a8:	d8f0      	bhi.n	800a68c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800a6aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6ac:	1c5a      	adds	r2, r3, #1
 800a6ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a6b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6b2:	b2d2      	uxtb	r2, r2
 800a6b4:	701a      	strb	r2, [r3, #0]
 800a6b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6b8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	623b      	str	r3, [r7, #32]
 800a6c2:	e00b      	b.n	800a6dc <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800a6c4:	6a3b      	ldr	r3, [r7, #32]
 800a6c6:	b2da      	uxtb	r2, r3
 800a6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ca:	1c59      	adds	r1, r3, #1
 800a6cc:	6279      	str	r1, [r7, #36]	@ 0x24
 800a6ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a6d2:	b2d2      	uxtb	r2, r2
 800a6d4:	701a      	strb	r2, [r3, #0]
 800a6d6:	6a3b      	ldr	r3, [r7, #32]
 800a6d8:	09db      	lsrs	r3, r3, #7
 800a6da:	623b      	str	r3, [r7, #32]
 800a6dc:	6a3b      	ldr	r3, [r7, #32]
 800a6de:	2b7f      	cmp	r3, #127	@ 0x7f
 800a6e0:	d8f0      	bhi.n	800a6c4 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800a6e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6e4:	1c5a      	adds	r2, r3, #1
 800a6e6:	627a      	str	r2, [r7, #36]	@ 0x24
 800a6e8:	6a3a      	ldr	r2, [r7, #32]
 800a6ea:	b2d2      	uxtb	r2, r2
 800a6ec:	701a      	strb	r2, [r3, #0]
 800a6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a6f2:	68fa      	ldr	r2, [r7, #12]
 800a6f4:	6979      	ldr	r1, [r7, #20]
 800a6f6:	69b8      	ldr	r0, [r7, #24]
 800a6f8:	f7ff fcd6 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800a6fc:	69fb      	ldr	r3, [r7, #28]
 800a6fe:	f383 8811 	msr	BASEPRI, r3
}
 800a702:	bf00      	nop
 800a704:	3730      	adds	r7, #48	@ 0x30
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}
 800a70a:	bf00      	nop
 800a70c:	20013af8 	.word	0x20013af8

0800a710 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800a710:	b580      	push	{r7, lr}
 800a712:	b08c      	sub	sp, #48	@ 0x30
 800a714:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800a716:	4b58      	ldr	r3, [pc, #352]	@ (800a878 <SEGGER_SYSVIEW_Start+0x168>)
 800a718:	2201      	movs	r2, #1
 800a71a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800a71c:	f3ef 8311 	mrs	r3, BASEPRI
 800a720:	f04f 0120 	mov.w	r1, #32
 800a724:	f381 8811 	msr	BASEPRI, r1
 800a728:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800a72a:	4b53      	ldr	r3, [pc, #332]	@ (800a878 <SEGGER_SYSVIEW_Start+0x168>)
 800a72c:	785b      	ldrb	r3, [r3, #1]
 800a72e:	220a      	movs	r2, #10
 800a730:	4952      	ldr	r1, [pc, #328]	@ (800a87c <SEGGER_SYSVIEW_Start+0x16c>)
 800a732:	4618      	mov	r0, r3
 800a734:	f7f5 fd4c 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800a73e:	200a      	movs	r0, #10
 800a740:	f7ff ff32 	bl	800a5a8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a744:	f3ef 8311 	mrs	r3, BASEPRI
 800a748:	f04f 0120 	mov.w	r1, #32
 800a74c:	f381 8811 	msr	BASEPRI, r1
 800a750:	60bb      	str	r3, [r7, #8]
 800a752:	484b      	ldr	r0, [pc, #300]	@ (800a880 <SEGGER_SYSVIEW_Start+0x170>)
 800a754:	f7ff fbbc 	bl	8009ed0 <_PreparePacket>
 800a758:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a762:	4b45      	ldr	r3, [pc, #276]	@ (800a878 <SEGGER_SYSVIEW_Start+0x168>)
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a768:	e00b      	b.n	800a782 <SEGGER_SYSVIEW_Start+0x72>
 800a76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76c:	b2da      	uxtb	r2, r3
 800a76e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a770:	1c59      	adds	r1, r3, #1
 800a772:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a774:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a778:	b2d2      	uxtb	r2, r2
 800a77a:	701a      	strb	r2, [r3, #0]
 800a77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a77e:	09db      	lsrs	r3, r3, #7
 800a780:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a784:	2b7f      	cmp	r3, #127	@ 0x7f
 800a786:	d8f0      	bhi.n	800a76a <SEGGER_SYSVIEW_Start+0x5a>
 800a788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a78a:	1c5a      	adds	r2, r3, #1
 800a78c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a78e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a790:	b2d2      	uxtb	r2, r2
 800a792:	701a      	strb	r2, [r3, #0]
 800a794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a796:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a79c:	4b36      	ldr	r3, [pc, #216]	@ (800a878 <SEGGER_SYSVIEW_Start+0x168>)
 800a79e:	689b      	ldr	r3, [r3, #8]
 800a7a0:	623b      	str	r3, [r7, #32]
 800a7a2:	e00b      	b.n	800a7bc <SEGGER_SYSVIEW_Start+0xac>
 800a7a4:	6a3b      	ldr	r3, [r7, #32]
 800a7a6:	b2da      	uxtb	r2, r3
 800a7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7aa:	1c59      	adds	r1, r3, #1
 800a7ac:	6279      	str	r1, [r7, #36]	@ 0x24
 800a7ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a7b2:	b2d2      	uxtb	r2, r2
 800a7b4:	701a      	strb	r2, [r3, #0]
 800a7b6:	6a3b      	ldr	r3, [r7, #32]
 800a7b8:	09db      	lsrs	r3, r3, #7
 800a7ba:	623b      	str	r3, [r7, #32]
 800a7bc:	6a3b      	ldr	r3, [r7, #32]
 800a7be:	2b7f      	cmp	r3, #127	@ 0x7f
 800a7c0:	d8f0      	bhi.n	800a7a4 <SEGGER_SYSVIEW_Start+0x94>
 800a7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c4:	1c5a      	adds	r2, r3, #1
 800a7c6:	627a      	str	r2, [r7, #36]	@ 0x24
 800a7c8:	6a3a      	ldr	r2, [r7, #32]
 800a7ca:	b2d2      	uxtb	r2, r2
 800a7cc:	701a      	strb	r2, [r3, #0]
 800a7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	61fb      	str	r3, [r7, #28]
 800a7d6:	4b28      	ldr	r3, [pc, #160]	@ (800a878 <SEGGER_SYSVIEW_Start+0x168>)
 800a7d8:	691b      	ldr	r3, [r3, #16]
 800a7da:	61bb      	str	r3, [r7, #24]
 800a7dc:	e00b      	b.n	800a7f6 <SEGGER_SYSVIEW_Start+0xe6>
 800a7de:	69bb      	ldr	r3, [r7, #24]
 800a7e0:	b2da      	uxtb	r2, r3
 800a7e2:	69fb      	ldr	r3, [r7, #28]
 800a7e4:	1c59      	adds	r1, r3, #1
 800a7e6:	61f9      	str	r1, [r7, #28]
 800a7e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a7ec:	b2d2      	uxtb	r2, r2
 800a7ee:	701a      	strb	r2, [r3, #0]
 800a7f0:	69bb      	ldr	r3, [r7, #24]
 800a7f2:	09db      	lsrs	r3, r3, #7
 800a7f4:	61bb      	str	r3, [r7, #24]
 800a7f6:	69bb      	ldr	r3, [r7, #24]
 800a7f8:	2b7f      	cmp	r3, #127	@ 0x7f
 800a7fa:	d8f0      	bhi.n	800a7de <SEGGER_SYSVIEW_Start+0xce>
 800a7fc:	69fb      	ldr	r3, [r7, #28]
 800a7fe:	1c5a      	adds	r2, r3, #1
 800a800:	61fa      	str	r2, [r7, #28]
 800a802:	69ba      	ldr	r2, [r7, #24]
 800a804:	b2d2      	uxtb	r2, r2
 800a806:	701a      	strb	r2, [r3, #0]
 800a808:	69fb      	ldr	r3, [r7, #28]
 800a80a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	617b      	str	r3, [r7, #20]
 800a810:	2300      	movs	r3, #0
 800a812:	613b      	str	r3, [r7, #16]
 800a814:	e00b      	b.n	800a82e <SEGGER_SYSVIEW_Start+0x11e>
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	b2da      	uxtb	r2, r3
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	1c59      	adds	r1, r3, #1
 800a81e:	6179      	str	r1, [r7, #20]
 800a820:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a824:	b2d2      	uxtb	r2, r2
 800a826:	701a      	strb	r2, [r3, #0]
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	09db      	lsrs	r3, r3, #7
 800a82c:	613b      	str	r3, [r7, #16]
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	2b7f      	cmp	r3, #127	@ 0x7f
 800a832:	d8f0      	bhi.n	800a816 <SEGGER_SYSVIEW_Start+0x106>
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	1c5a      	adds	r2, r3, #1
 800a838:	617a      	str	r2, [r7, #20]
 800a83a:	693a      	ldr	r2, [r7, #16]
 800a83c:	b2d2      	uxtb	r2, r2
 800a83e:	701a      	strb	r2, [r3, #0]
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800a844:	2218      	movs	r2, #24
 800a846:	6839      	ldr	r1, [r7, #0]
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f7ff fc2d 	bl	800a0a8 <_SendPacket>
      RECORD_END();
 800a84e:	68bb      	ldr	r3, [r7, #8]
 800a850:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800a854:	4b08      	ldr	r3, [pc, #32]	@ (800a878 <SEGGER_SYSVIEW_Start+0x168>)
 800a856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d002      	beq.n	800a862 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800a85c:	4b06      	ldr	r3, [pc, #24]	@ (800a878 <SEGGER_SYSVIEW_Start+0x168>)
 800a85e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a860:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800a862:	f000 f9eb 	bl	800ac3c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800a866:	f000 f9b1 	bl	800abcc <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800a86a:	f000 fba3 	bl	800afb4 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800a86e:	bf00      	nop
 800a870:	3730      	adds	r7, #48	@ 0x30
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}
 800a876:	bf00      	nop
 800a878:	20013ac8 	.word	0x20013ac8
 800a87c:	0800f220 	.word	0x0800f220
 800a880:	20013af8 	.word	0x20013af8

0800a884 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a88a:	f3ef 8311 	mrs	r3, BASEPRI
 800a88e:	f04f 0120 	mov.w	r1, #32
 800a892:	f381 8811 	msr	BASEPRI, r1
 800a896:	607b      	str	r3, [r7, #4]
 800a898:	480b      	ldr	r0, [pc, #44]	@ (800a8c8 <SEGGER_SYSVIEW_Stop+0x44>)
 800a89a:	f7ff fb19 	bl	8009ed0 <_PreparePacket>
 800a89e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800a8a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a8cc <SEGGER_SYSVIEW_Stop+0x48>)
 800a8a2:	781b      	ldrb	r3, [r3, #0]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d007      	beq.n	800a8b8 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800a8a8:	220b      	movs	r2, #11
 800a8aa:	6839      	ldr	r1, [r7, #0]
 800a8ac:	6838      	ldr	r0, [r7, #0]
 800a8ae:	f7ff fbfb 	bl	800a0a8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800a8b2:	4b06      	ldr	r3, [pc, #24]	@ (800a8cc <SEGGER_SYSVIEW_Stop+0x48>)
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f383 8811 	msr	BASEPRI, r3
}
 800a8be:	bf00      	nop
 800a8c0:	3708      	adds	r7, #8
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop
 800a8c8:	20013af8 	.word	0x20013af8
 800a8cc:	20013ac8 	.word	0x20013ac8

0800a8d0 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b08c      	sub	sp, #48	@ 0x30
 800a8d4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a8d6:	f3ef 8311 	mrs	r3, BASEPRI
 800a8da:	f04f 0120 	mov.w	r1, #32
 800a8de:	f381 8811 	msr	BASEPRI, r1
 800a8e2:	60fb      	str	r3, [r7, #12]
 800a8e4:	4845      	ldr	r0, [pc, #276]	@ (800a9fc <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800a8e6:	f7ff faf3 	bl	8009ed0 <_PreparePacket>
 800a8ea:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a8f4:	4b42      	ldr	r3, [pc, #264]	@ (800aa00 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a8f6:	685b      	ldr	r3, [r3, #4]
 800a8f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a8fa:	e00b      	b.n	800a914 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800a8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8fe:	b2da      	uxtb	r2, r3
 800a900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a902:	1c59      	adds	r1, r3, #1
 800a904:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a906:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a90a:	b2d2      	uxtb	r2, r2
 800a90c:	701a      	strb	r2, [r3, #0]
 800a90e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a910:	09db      	lsrs	r3, r3, #7
 800a912:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a916:	2b7f      	cmp	r3, #127	@ 0x7f
 800a918:	d8f0      	bhi.n	800a8fc <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800a91a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a91c:	1c5a      	adds	r2, r3, #1
 800a91e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a920:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a922:	b2d2      	uxtb	r2, r2
 800a924:	701a      	strb	r2, [r3, #0]
 800a926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a928:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a92e:	4b34      	ldr	r3, [pc, #208]	@ (800aa00 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	623b      	str	r3, [r7, #32]
 800a934:	e00b      	b.n	800a94e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800a936:	6a3b      	ldr	r3, [r7, #32]
 800a938:	b2da      	uxtb	r2, r3
 800a93a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93c:	1c59      	adds	r1, r3, #1
 800a93e:	6279      	str	r1, [r7, #36]	@ 0x24
 800a940:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a944:	b2d2      	uxtb	r2, r2
 800a946:	701a      	strb	r2, [r3, #0]
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	09db      	lsrs	r3, r3, #7
 800a94c:	623b      	str	r3, [r7, #32]
 800a94e:	6a3b      	ldr	r3, [r7, #32]
 800a950:	2b7f      	cmp	r3, #127	@ 0x7f
 800a952:	d8f0      	bhi.n	800a936 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800a954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a956:	1c5a      	adds	r2, r3, #1
 800a958:	627a      	str	r2, [r7, #36]	@ 0x24
 800a95a:	6a3a      	ldr	r2, [r7, #32]
 800a95c:	b2d2      	uxtb	r2, r2
 800a95e:	701a      	strb	r2, [r3, #0]
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a962:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	61fb      	str	r3, [r7, #28]
 800a968:	4b25      	ldr	r3, [pc, #148]	@ (800aa00 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a96a:	691b      	ldr	r3, [r3, #16]
 800a96c:	61bb      	str	r3, [r7, #24]
 800a96e:	e00b      	b.n	800a988 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800a970:	69bb      	ldr	r3, [r7, #24]
 800a972:	b2da      	uxtb	r2, r3
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	1c59      	adds	r1, r3, #1
 800a978:	61f9      	str	r1, [r7, #28]
 800a97a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a97e:	b2d2      	uxtb	r2, r2
 800a980:	701a      	strb	r2, [r3, #0]
 800a982:	69bb      	ldr	r3, [r7, #24]
 800a984:	09db      	lsrs	r3, r3, #7
 800a986:	61bb      	str	r3, [r7, #24]
 800a988:	69bb      	ldr	r3, [r7, #24]
 800a98a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a98c:	d8f0      	bhi.n	800a970 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800a98e:	69fb      	ldr	r3, [r7, #28]
 800a990:	1c5a      	adds	r2, r3, #1
 800a992:	61fa      	str	r2, [r7, #28]
 800a994:	69ba      	ldr	r2, [r7, #24]
 800a996:	b2d2      	uxtb	r2, r2
 800a998:	701a      	strb	r2, [r3, #0]
 800a99a:	69fb      	ldr	r3, [r7, #28]
 800a99c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	617b      	str	r3, [r7, #20]
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	613b      	str	r3, [r7, #16]
 800a9a6:	e00b      	b.n	800a9c0 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	b2da      	uxtb	r2, r3
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	1c59      	adds	r1, r3, #1
 800a9b0:	6179      	str	r1, [r7, #20]
 800a9b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a9b6:	b2d2      	uxtb	r2, r2
 800a9b8:	701a      	strb	r2, [r3, #0]
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	09db      	lsrs	r3, r3, #7
 800a9be:	613b      	str	r3, [r7, #16]
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a9c4:	d8f0      	bhi.n	800a9a8 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	1c5a      	adds	r2, r3, #1
 800a9ca:	617a      	str	r2, [r7, #20]
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	b2d2      	uxtb	r2, r2
 800a9d0:	701a      	strb	r2, [r3, #0]
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800a9d6:	2218      	movs	r2, #24
 800a9d8:	6879      	ldr	r1, [r7, #4]
 800a9da:	68b8      	ldr	r0, [r7, #8]
 800a9dc:	f7ff fb64 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800a9e6:	4b06      	ldr	r3, [pc, #24]	@ (800aa00 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a9e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d002      	beq.n	800a9f4 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800a9ee:	4b04      	ldr	r3, [pc, #16]	@ (800aa00 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a9f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f2:	4798      	blx	r3
  }
}
 800a9f4:	bf00      	nop
 800a9f6:	3730      	adds	r7, #48	@ 0x30
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}
 800a9fc:	20013af8 	.word	0x20013af8
 800aa00:	20013ac8 	.word	0x20013ac8

0800aa04 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b092      	sub	sp, #72	@ 0x48
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800aa0c:	f3ef 8311 	mrs	r3, BASEPRI
 800aa10:	f04f 0120 	mov.w	r1, #32
 800aa14:	f381 8811 	msr	BASEPRI, r1
 800aa18:	617b      	str	r3, [r7, #20]
 800aa1a:	486a      	ldr	r0, [pc, #424]	@ (800abc4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800aa1c:	f7ff fa58 	bl	8009ed0 <_PreparePacket>
 800aa20:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	4b66      	ldr	r3, [pc, #408]	@ (800abc8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800aa30:	691b      	ldr	r3, [r3, #16]
 800aa32:	1ad3      	subs	r3, r2, r3
 800aa34:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa36:	e00b      	b.n	800aa50 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800aa38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa3a:	b2da      	uxtb	r2, r3
 800aa3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa3e:	1c59      	adds	r1, r3, #1
 800aa40:	6479      	str	r1, [r7, #68]	@ 0x44
 800aa42:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aa46:	b2d2      	uxtb	r2, r2
 800aa48:	701a      	strb	r2, [r3, #0]
 800aa4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa4c:	09db      	lsrs	r3, r3, #7
 800aa4e:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa52:	2b7f      	cmp	r3, #127	@ 0x7f
 800aa54:	d8f0      	bhi.n	800aa38 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800aa56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa58:	1c5a      	adds	r2, r3, #1
 800aa5a:	647a      	str	r2, [r7, #68]	@ 0x44
 800aa5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa5e:	b2d2      	uxtb	r2, r2
 800aa60:	701a      	strb	r2, [r3, #0]
 800aa62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa64:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	689b      	ldr	r3, [r3, #8]
 800aa6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aa70:	e00b      	b.n	800aa8a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800aa72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa74:	b2da      	uxtb	r2, r3
 800aa76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa78:	1c59      	adds	r1, r3, #1
 800aa7a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800aa7c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aa80:	b2d2      	uxtb	r2, r2
 800aa82:	701a      	strb	r2, [r3, #0]
 800aa84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa86:	09db      	lsrs	r3, r3, #7
 800aa88:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aa8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa8c:	2b7f      	cmp	r3, #127	@ 0x7f
 800aa8e:	d8f0      	bhi.n	800aa72 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800aa90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa92:	1c5a      	adds	r2, r3, #1
 800aa94:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800aa96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa98:	b2d2      	uxtb	r2, r2
 800aa9a:	701a      	strb	r2, [r3, #0]
 800aa9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa9e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	685b      	ldr	r3, [r3, #4]
 800aaa4:	2220      	movs	r2, #32
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	68f8      	ldr	r0, [r7, #12]
 800aaaa:	f7ff f9e1 	bl	8009e70 <_EncodeStr>
 800aaae:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800aab0:	2209      	movs	r2, #9
 800aab2:	68f9      	ldr	r1, [r7, #12]
 800aab4:	6938      	ldr	r0, [r7, #16]
 800aab6:	f7ff faf7 	bl	800a0a8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	637b      	str	r3, [r7, #52]	@ 0x34
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681a      	ldr	r2, [r3, #0]
 800aac6:	4b40      	ldr	r3, [pc, #256]	@ (800abc8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	1ad3      	subs	r3, r2, r3
 800aacc:	633b      	str	r3, [r7, #48]	@ 0x30
 800aace:	e00b      	b.n	800aae8 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800aad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aad2:	b2da      	uxtb	r2, r3
 800aad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aad6:	1c59      	adds	r1, r3, #1
 800aad8:	6379      	str	r1, [r7, #52]	@ 0x34
 800aada:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aade:	b2d2      	uxtb	r2, r2
 800aae0:	701a      	strb	r2, [r3, #0]
 800aae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae4:	09db      	lsrs	r3, r3, #7
 800aae6:	633b      	str	r3, [r7, #48]	@ 0x30
 800aae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaea:	2b7f      	cmp	r3, #127	@ 0x7f
 800aaec:	d8f0      	bhi.n	800aad0 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800aaee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaf0:	1c5a      	adds	r2, r3, #1
 800aaf2:	637a      	str	r2, [r7, #52]	@ 0x34
 800aaf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaf6:	b2d2      	uxtb	r2, r2
 800aaf8:	701a      	strb	r2, [r3, #0]
 800aafa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aafc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	68db      	ldr	r3, [r3, #12]
 800ab06:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab08:	e00b      	b.n	800ab22 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800ab0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab0c:	b2da      	uxtb	r2, r3
 800ab0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab10:	1c59      	adds	r1, r3, #1
 800ab12:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800ab14:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ab18:	b2d2      	uxtb	r2, r2
 800ab1a:	701a      	strb	r2, [r3, #0]
 800ab1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1e:	09db      	lsrs	r3, r3, #7
 800ab20:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab24:	2b7f      	cmp	r3, #127	@ 0x7f
 800ab26:	d8f0      	bhi.n	800ab0a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800ab28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab2a:	1c5a      	adds	r2, r3, #1
 800ab2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab30:	b2d2      	uxtb	r2, r2
 800ab32:	701a      	strb	r2, [r3, #0]
 800ab34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab36:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	691b      	ldr	r3, [r3, #16]
 800ab40:	623b      	str	r3, [r7, #32]
 800ab42:	e00b      	b.n	800ab5c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800ab44:	6a3b      	ldr	r3, [r7, #32]
 800ab46:	b2da      	uxtb	r2, r3
 800ab48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab4a:	1c59      	adds	r1, r3, #1
 800ab4c:	6279      	str	r1, [r7, #36]	@ 0x24
 800ab4e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ab52:	b2d2      	uxtb	r2, r2
 800ab54:	701a      	strb	r2, [r3, #0]
 800ab56:	6a3b      	ldr	r3, [r7, #32]
 800ab58:	09db      	lsrs	r3, r3, #7
 800ab5a:	623b      	str	r3, [r7, #32]
 800ab5c:	6a3b      	ldr	r3, [r7, #32]
 800ab5e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ab60:	d8f0      	bhi.n	800ab44 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800ab62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab64:	1c5a      	adds	r2, r3, #1
 800ab66:	627a      	str	r2, [r7, #36]	@ 0x24
 800ab68:	6a3a      	ldr	r2, [r7, #32]
 800ab6a:	b2d2      	uxtb	r2, r2
 800ab6c:	701a      	strb	r2, [r3, #0]
 800ab6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab70:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	61fb      	str	r3, [r7, #28]
 800ab76:	2300      	movs	r3, #0
 800ab78:	61bb      	str	r3, [r7, #24]
 800ab7a:	e00b      	b.n	800ab94 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800ab7c:	69bb      	ldr	r3, [r7, #24]
 800ab7e:	b2da      	uxtb	r2, r3
 800ab80:	69fb      	ldr	r3, [r7, #28]
 800ab82:	1c59      	adds	r1, r3, #1
 800ab84:	61f9      	str	r1, [r7, #28]
 800ab86:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ab8a:	b2d2      	uxtb	r2, r2
 800ab8c:	701a      	strb	r2, [r3, #0]
 800ab8e:	69bb      	ldr	r3, [r7, #24]
 800ab90:	09db      	lsrs	r3, r3, #7
 800ab92:	61bb      	str	r3, [r7, #24]
 800ab94:	69bb      	ldr	r3, [r7, #24]
 800ab96:	2b7f      	cmp	r3, #127	@ 0x7f
 800ab98:	d8f0      	bhi.n	800ab7c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800ab9a:	69fb      	ldr	r3, [r7, #28]
 800ab9c:	1c5a      	adds	r2, r3, #1
 800ab9e:	61fa      	str	r2, [r7, #28]
 800aba0:	69ba      	ldr	r2, [r7, #24]
 800aba2:	b2d2      	uxtb	r2, r2
 800aba4:	701a      	strb	r2, [r3, #0]
 800aba6:	69fb      	ldr	r3, [r7, #28]
 800aba8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800abaa:	2215      	movs	r2, #21
 800abac:	68f9      	ldr	r1, [r7, #12]
 800abae:	6938      	ldr	r0, [r7, #16]
 800abb0:	f7ff fa7a 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	f383 8811 	msr	BASEPRI, r3
}
 800abba:	bf00      	nop
 800abbc:	3748      	adds	r7, #72	@ 0x48
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
 800abc2:	bf00      	nop
 800abc4:	20013af8 	.word	0x20013af8
 800abc8:	20013ac8 	.word	0x20013ac8

0800abcc <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800abcc:	b580      	push	{r7, lr}
 800abce:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800abd0:	4b07      	ldr	r3, [pc, #28]	@ (800abf0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800abd2:	6a1b      	ldr	r3, [r3, #32]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d008      	beq.n	800abea <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800abd8:	4b05      	ldr	r3, [pc, #20]	@ (800abf0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800abda:	6a1b      	ldr	r3, [r3, #32]
 800abdc:	685b      	ldr	r3, [r3, #4]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d003      	beq.n	800abea <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800abe2:	4b03      	ldr	r3, [pc, #12]	@ (800abf0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800abe4:	6a1b      	ldr	r3, [r3, #32]
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	4798      	blx	r3
  }
}
 800abea:	bf00      	nop
 800abec:	bd80      	pop	{r7, pc}
 800abee:	bf00      	nop
 800abf0:	20013ac8 	.word	0x20013ac8

0800abf4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b086      	sub	sp, #24
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800abfc:	f3ef 8311 	mrs	r3, BASEPRI
 800ac00:	f04f 0120 	mov.w	r1, #32
 800ac04:	f381 8811 	msr	BASEPRI, r1
 800ac08:	617b      	str	r3, [r7, #20]
 800ac0a:	480b      	ldr	r0, [pc, #44]	@ (800ac38 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800ac0c:	f7ff f960 	bl	8009ed0 <_PreparePacket>
 800ac10:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ac12:	2280      	movs	r2, #128	@ 0x80
 800ac14:	6879      	ldr	r1, [r7, #4]
 800ac16:	6938      	ldr	r0, [r7, #16]
 800ac18:	f7ff f92a 	bl	8009e70 <_EncodeStr>
 800ac1c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800ac1e:	220e      	movs	r2, #14
 800ac20:	68f9      	ldr	r1, [r7, #12]
 800ac22:	6938      	ldr	r0, [r7, #16]
 800ac24:	f7ff fa40 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	f383 8811 	msr	BASEPRI, r3
}
 800ac2e:	bf00      	nop
 800ac30:	3718      	adds	r7, #24
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
 800ac36:	bf00      	nop
 800ac38:	20013af8 	.word	0x20013af8

0800ac3c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800ac3c:	b590      	push	{r4, r7, lr}
 800ac3e:	b083      	sub	sp, #12
 800ac40:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800ac42:	4b15      	ldr	r3, [pc, #84]	@ (800ac98 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ac44:	6a1b      	ldr	r3, [r3, #32]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d01a      	beq.n	800ac80 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800ac4a:	4b13      	ldr	r3, [pc, #76]	@ (800ac98 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ac4c:	6a1b      	ldr	r3, [r3, #32]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d015      	beq.n	800ac80 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800ac54:	4b10      	ldr	r3, [pc, #64]	@ (800ac98 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ac56:	6a1b      	ldr	r3, [r3, #32]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4798      	blx	r3
 800ac5c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800ac60:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800ac62:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac66:	f04f 0200 	mov.w	r2, #0
 800ac6a:	f04f 0300 	mov.w	r3, #0
 800ac6e:	000a      	movs	r2, r1
 800ac70:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800ac72:	4613      	mov	r3, r2
 800ac74:	461a      	mov	r2, r3
 800ac76:	4621      	mov	r1, r4
 800ac78:	200d      	movs	r0, #13
 800ac7a:	f7ff fcef 	bl	800a65c <SEGGER_SYSVIEW_RecordU32x2>
 800ac7e:	e006      	b.n	800ac8e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800ac80:	4b06      	ldr	r3, [pc, #24]	@ (800ac9c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	4619      	mov	r1, r3
 800ac86:	200c      	movs	r0, #12
 800ac88:	f7ff fcac 	bl	800a5e4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800ac8c:	bf00      	nop
 800ac8e:	bf00      	nop
 800ac90:	370c      	adds	r7, #12
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd90      	pop	{r4, r7, pc}
 800ac96:	bf00      	nop
 800ac98:	20013ac8 	.word	0x20013ac8
 800ac9c:	e0001004 	.word	0xe0001004

0800aca0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b082      	sub	sp, #8
 800aca4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800aca6:	f3ef 8311 	mrs	r3, BASEPRI
 800acaa:	f04f 0120 	mov.w	r1, #32
 800acae:	f381 8811 	msr	BASEPRI, r1
 800acb2:	607b      	str	r3, [r7, #4]
 800acb4:	4807      	ldr	r0, [pc, #28]	@ (800acd4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800acb6:	f7ff f90b 	bl	8009ed0 <_PreparePacket>
 800acba:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800acbc:	2211      	movs	r2, #17
 800acbe:	6839      	ldr	r1, [r7, #0]
 800acc0:	6838      	ldr	r0, [r7, #0]
 800acc2:	f7ff f9f1 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f383 8811 	msr	BASEPRI, r3
}
 800accc:	bf00      	nop
 800acce:	3708      	adds	r7, #8
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	20013af8 	.word	0x20013af8

0800acd8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800acd8:	b580      	push	{r7, lr}
 800acda:	b088      	sub	sp, #32
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800ace0:	f3ef 8311 	mrs	r3, BASEPRI
 800ace4:	f04f 0120 	mov.w	r1, #32
 800ace8:	f381 8811 	msr	BASEPRI, r1
 800acec:	617b      	str	r3, [r7, #20]
 800acee:	4819      	ldr	r0, [pc, #100]	@ (800ad54 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800acf0:	f7ff f8ee 	bl	8009ed0 <_PreparePacket>
 800acf4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800acfa:	4b17      	ldr	r3, [pc, #92]	@ (800ad58 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800acfc:	691b      	ldr	r3, [r3, #16]
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	1ad3      	subs	r3, r2, r3
 800ad02:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	61fb      	str	r3, [r7, #28]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	61bb      	str	r3, [r7, #24]
 800ad0c:	e00b      	b.n	800ad26 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800ad0e:	69bb      	ldr	r3, [r7, #24]
 800ad10:	b2da      	uxtb	r2, r3
 800ad12:	69fb      	ldr	r3, [r7, #28]
 800ad14:	1c59      	adds	r1, r3, #1
 800ad16:	61f9      	str	r1, [r7, #28]
 800ad18:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ad1c:	b2d2      	uxtb	r2, r2
 800ad1e:	701a      	strb	r2, [r3, #0]
 800ad20:	69bb      	ldr	r3, [r7, #24]
 800ad22:	09db      	lsrs	r3, r3, #7
 800ad24:	61bb      	str	r3, [r7, #24]
 800ad26:	69bb      	ldr	r3, [r7, #24]
 800ad28:	2b7f      	cmp	r3, #127	@ 0x7f
 800ad2a:	d8f0      	bhi.n	800ad0e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800ad2c:	69fb      	ldr	r3, [r7, #28]
 800ad2e:	1c5a      	adds	r2, r3, #1
 800ad30:	61fa      	str	r2, [r7, #28]
 800ad32:	69ba      	ldr	r2, [r7, #24]
 800ad34:	b2d2      	uxtb	r2, r2
 800ad36:	701a      	strb	r2, [r3, #0]
 800ad38:	69fb      	ldr	r3, [r7, #28]
 800ad3a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800ad3c:	2208      	movs	r2, #8
 800ad3e:	68f9      	ldr	r1, [r7, #12]
 800ad40:	6938      	ldr	r0, [r7, #16]
 800ad42:	f7ff f9b1 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	f383 8811 	msr	BASEPRI, r3
}
 800ad4c:	bf00      	nop
 800ad4e:	3720      	adds	r7, #32
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	20013af8 	.word	0x20013af8
 800ad58:	20013ac8 	.word	0x20013ac8

0800ad5c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b088      	sub	sp, #32
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800ad64:	f3ef 8311 	mrs	r3, BASEPRI
 800ad68:	f04f 0120 	mov.w	r1, #32
 800ad6c:	f381 8811 	msr	BASEPRI, r1
 800ad70:	617b      	str	r3, [r7, #20]
 800ad72:	4819      	ldr	r0, [pc, #100]	@ (800add8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800ad74:	f7ff f8ac 	bl	8009ed0 <_PreparePacket>
 800ad78:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800ad7e:	4b17      	ldr	r3, [pc, #92]	@ (800addc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	687a      	ldr	r2, [r7, #4]
 800ad84:	1ad3      	subs	r3, r2, r3
 800ad86:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	61fb      	str	r3, [r7, #28]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	61bb      	str	r3, [r7, #24]
 800ad90:	e00b      	b.n	800adaa <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800ad92:	69bb      	ldr	r3, [r7, #24]
 800ad94:	b2da      	uxtb	r2, r3
 800ad96:	69fb      	ldr	r3, [r7, #28]
 800ad98:	1c59      	adds	r1, r3, #1
 800ad9a:	61f9      	str	r1, [r7, #28]
 800ad9c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ada0:	b2d2      	uxtb	r2, r2
 800ada2:	701a      	strb	r2, [r3, #0]
 800ada4:	69bb      	ldr	r3, [r7, #24]
 800ada6:	09db      	lsrs	r3, r3, #7
 800ada8:	61bb      	str	r3, [r7, #24]
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	2b7f      	cmp	r3, #127	@ 0x7f
 800adae:	d8f0      	bhi.n	800ad92 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800adb0:	69fb      	ldr	r3, [r7, #28]
 800adb2:	1c5a      	adds	r2, r3, #1
 800adb4:	61fa      	str	r2, [r7, #28]
 800adb6:	69ba      	ldr	r2, [r7, #24]
 800adb8:	b2d2      	uxtb	r2, r2
 800adba:	701a      	strb	r2, [r3, #0]
 800adbc:	69fb      	ldr	r3, [r7, #28]
 800adbe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800adc0:	2204      	movs	r2, #4
 800adc2:	68f9      	ldr	r1, [r7, #12]
 800adc4:	6938      	ldr	r0, [r7, #16]
 800adc6:	f7ff f96f 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	f383 8811 	msr	BASEPRI, r3
}
 800add0:	bf00      	nop
 800add2:	3720      	adds	r7, #32
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}
 800add8:	20013af8 	.word	0x20013af8
 800addc:	20013ac8 	.word	0x20013ac8

0800ade0 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b088      	sub	sp, #32
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800ade8:	f3ef 8311 	mrs	r3, BASEPRI
 800adec:	f04f 0120 	mov.w	r1, #32
 800adf0:	f381 8811 	msr	BASEPRI, r1
 800adf4:	617b      	str	r3, [r7, #20]
 800adf6:	4819      	ldr	r0, [pc, #100]	@ (800ae5c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800adf8:	f7ff f86a 	bl	8009ed0 <_PreparePacket>
 800adfc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800ae02:	4b17      	ldr	r3, [pc, #92]	@ (800ae60 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800ae04:	691b      	ldr	r3, [r3, #16]
 800ae06:	687a      	ldr	r2, [r7, #4]
 800ae08:	1ad3      	subs	r3, r2, r3
 800ae0a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	61fb      	str	r3, [r7, #28]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	61bb      	str	r3, [r7, #24]
 800ae14:	e00b      	b.n	800ae2e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800ae16:	69bb      	ldr	r3, [r7, #24]
 800ae18:	b2da      	uxtb	r2, r3
 800ae1a:	69fb      	ldr	r3, [r7, #28]
 800ae1c:	1c59      	adds	r1, r3, #1
 800ae1e:	61f9      	str	r1, [r7, #28]
 800ae20:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ae24:	b2d2      	uxtb	r2, r2
 800ae26:	701a      	strb	r2, [r3, #0]
 800ae28:	69bb      	ldr	r3, [r7, #24]
 800ae2a:	09db      	lsrs	r3, r3, #7
 800ae2c:	61bb      	str	r3, [r7, #24]
 800ae2e:	69bb      	ldr	r3, [r7, #24]
 800ae30:	2b7f      	cmp	r3, #127	@ 0x7f
 800ae32:	d8f0      	bhi.n	800ae16 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800ae34:	69fb      	ldr	r3, [r7, #28]
 800ae36:	1c5a      	adds	r2, r3, #1
 800ae38:	61fa      	str	r2, [r7, #28]
 800ae3a:	69ba      	ldr	r2, [r7, #24]
 800ae3c:	b2d2      	uxtb	r2, r2
 800ae3e:	701a      	strb	r2, [r3, #0]
 800ae40:	69fb      	ldr	r3, [r7, #28]
 800ae42:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800ae44:	2206      	movs	r2, #6
 800ae46:	68f9      	ldr	r1, [r7, #12]
 800ae48:	6938      	ldr	r0, [r7, #16]
 800ae4a:	f7ff f92d 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	f383 8811 	msr	BASEPRI, r3
}
 800ae54:	bf00      	nop
 800ae56:	3720      	adds	r7, #32
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}
 800ae5c:	20013af8 	.word	0x20013af8
 800ae60:	20013ac8 	.word	0x20013ac8

0800ae64 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b08c      	sub	sp, #48	@ 0x30
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800ae6e:	4b40      	ldr	r3, [pc, #256]	@ (800af70 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d077      	beq.n	800af66 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800ae76:	4b3e      	ldr	r3, [pc, #248]	@ (800af70 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ae80:	e008      	b.n	800ae94 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800ae82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae84:	691b      	ldr	r3, [r3, #16]
 800ae86:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800ae88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d007      	beq.n	800ae9e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800ae8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae90:	3301      	adds	r3, #1
 800ae92:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ae94:	79fb      	ldrb	r3, [r7, #7]
 800ae96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d3f2      	bcc.n	800ae82 <SEGGER_SYSVIEW_SendModule+0x1e>
 800ae9c:	e000      	b.n	800aea0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800ae9e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800aea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d055      	beq.n	800af52 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800aea6:	f3ef 8311 	mrs	r3, BASEPRI
 800aeaa:	f04f 0120 	mov.w	r1, #32
 800aeae:	f381 8811 	msr	BASEPRI, r1
 800aeb2:	617b      	str	r3, [r7, #20]
 800aeb4:	482f      	ldr	r0, [pc, #188]	@ (800af74 <SEGGER_SYSVIEW_SendModule+0x110>)
 800aeb6:	f7ff f80b 	bl	8009ed0 <_PreparePacket>
 800aeba:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	627b      	str	r3, [r7, #36]	@ 0x24
 800aec4:	79fb      	ldrb	r3, [r7, #7]
 800aec6:	623b      	str	r3, [r7, #32]
 800aec8:	e00b      	b.n	800aee2 <SEGGER_SYSVIEW_SendModule+0x7e>
 800aeca:	6a3b      	ldr	r3, [r7, #32]
 800aecc:	b2da      	uxtb	r2, r3
 800aece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed0:	1c59      	adds	r1, r3, #1
 800aed2:	6279      	str	r1, [r7, #36]	@ 0x24
 800aed4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800aed8:	b2d2      	uxtb	r2, r2
 800aeda:	701a      	strb	r2, [r3, #0]
 800aedc:	6a3b      	ldr	r3, [r7, #32]
 800aede:	09db      	lsrs	r3, r3, #7
 800aee0:	623b      	str	r3, [r7, #32]
 800aee2:	6a3b      	ldr	r3, [r7, #32]
 800aee4:	2b7f      	cmp	r3, #127	@ 0x7f
 800aee6:	d8f0      	bhi.n	800aeca <SEGGER_SYSVIEW_SendModule+0x66>
 800aee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeea:	1c5a      	adds	r2, r3, #1
 800aeec:	627a      	str	r2, [r7, #36]	@ 0x24
 800aeee:	6a3a      	ldr	r2, [r7, #32]
 800aef0:	b2d2      	uxtb	r2, r2
 800aef2:	701a      	strb	r2, [r3, #0]
 800aef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aef6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	61fb      	str	r3, [r7, #28]
 800aefc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aefe:	689b      	ldr	r3, [r3, #8]
 800af00:	61bb      	str	r3, [r7, #24]
 800af02:	e00b      	b.n	800af1c <SEGGER_SYSVIEW_SendModule+0xb8>
 800af04:	69bb      	ldr	r3, [r7, #24]
 800af06:	b2da      	uxtb	r2, r3
 800af08:	69fb      	ldr	r3, [r7, #28]
 800af0a:	1c59      	adds	r1, r3, #1
 800af0c:	61f9      	str	r1, [r7, #28]
 800af0e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800af12:	b2d2      	uxtb	r2, r2
 800af14:	701a      	strb	r2, [r3, #0]
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	09db      	lsrs	r3, r3, #7
 800af1a:	61bb      	str	r3, [r7, #24]
 800af1c:	69bb      	ldr	r3, [r7, #24]
 800af1e:	2b7f      	cmp	r3, #127	@ 0x7f
 800af20:	d8f0      	bhi.n	800af04 <SEGGER_SYSVIEW_SendModule+0xa0>
 800af22:	69fb      	ldr	r3, [r7, #28]
 800af24:	1c5a      	adds	r2, r3, #1
 800af26:	61fa      	str	r2, [r7, #28]
 800af28:	69ba      	ldr	r2, [r7, #24]
 800af2a:	b2d2      	uxtb	r2, r2
 800af2c:	701a      	strb	r2, [r3, #0]
 800af2e:	69fb      	ldr	r3, [r7, #28]
 800af30:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800af32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	2280      	movs	r2, #128	@ 0x80
 800af38:	4619      	mov	r1, r3
 800af3a:	68f8      	ldr	r0, [r7, #12]
 800af3c:	f7fe ff98 	bl	8009e70 <_EncodeStr>
 800af40:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800af42:	2216      	movs	r2, #22
 800af44:	68f9      	ldr	r1, [r7, #12]
 800af46:	6938      	ldr	r0, [r7, #16]
 800af48:	f7ff f8ae 	bl	800a0a8 <_SendPacket>
      RECORD_END();
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800af52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af54:	2b00      	cmp	r3, #0
 800af56:	d006      	beq.n	800af66 <SEGGER_SYSVIEW_SendModule+0x102>
 800af58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d002      	beq.n	800af66 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800af60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af62:	68db      	ldr	r3, [r3, #12]
 800af64:	4798      	blx	r3
    }
  }
}
 800af66:	bf00      	nop
 800af68:	3730      	adds	r7, #48	@ 0x30
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	bf00      	nop
 800af70:	20013af0 	.word	0x20013af0
 800af74:	20013af8 	.word	0x20013af8

0800af78 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800af78:	b580      	push	{r7, lr}
 800af7a:	b082      	sub	sp, #8
 800af7c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800af7e:	4b0c      	ldr	r3, [pc, #48]	@ (800afb0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d00f      	beq.n	800afa6 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800af86:	4b0a      	ldr	r3, [pc, #40]	@ (800afb0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d002      	beq.n	800af9a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	68db      	ldr	r3, [r3, #12]
 800af98:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	691b      	ldr	r3, [r3, #16]
 800af9e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d1f2      	bne.n	800af8c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800afa6:	bf00      	nop
 800afa8:	3708      	adds	r7, #8
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	20013af0 	.word	0x20013af0

0800afb4 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b086      	sub	sp, #24
 800afb8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800afba:	f3ef 8311 	mrs	r3, BASEPRI
 800afbe:	f04f 0120 	mov.w	r1, #32
 800afc2:	f381 8811 	msr	BASEPRI, r1
 800afc6:	60fb      	str	r3, [r7, #12]
 800afc8:	4817      	ldr	r0, [pc, #92]	@ (800b028 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800afca:	f7fe ff81 	bl	8009ed0 <_PreparePacket>
 800afce:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	617b      	str	r3, [r7, #20]
 800afd8:	4b14      	ldr	r3, [pc, #80]	@ (800b02c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	613b      	str	r3, [r7, #16]
 800afde:	e00b      	b.n	800aff8 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	b2da      	uxtb	r2, r3
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	1c59      	adds	r1, r3, #1
 800afe8:	6179      	str	r1, [r7, #20]
 800afea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800afee:	b2d2      	uxtb	r2, r2
 800aff0:	701a      	strb	r2, [r3, #0]
 800aff2:	693b      	ldr	r3, [r7, #16]
 800aff4:	09db      	lsrs	r3, r3, #7
 800aff6:	613b      	str	r3, [r7, #16]
 800aff8:	693b      	ldr	r3, [r7, #16]
 800affa:	2b7f      	cmp	r3, #127	@ 0x7f
 800affc:	d8f0      	bhi.n	800afe0 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	1c5a      	adds	r2, r3, #1
 800b002:	617a      	str	r2, [r7, #20]
 800b004:	693a      	ldr	r2, [r7, #16]
 800b006:	b2d2      	uxtb	r2, r2
 800b008:	701a      	strb	r2, [r3, #0]
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800b00e:	221b      	movs	r2, #27
 800b010:	6879      	ldr	r1, [r7, #4]
 800b012:	68b8      	ldr	r0, [r7, #8]
 800b014:	f7ff f848 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	f383 8811 	msr	BASEPRI, r3
}
 800b01e:	bf00      	nop
 800b020:	3718      	adds	r7, #24
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
 800b026:	bf00      	nop
 800b028:	20013af8 	.word	0x20013af8
 800b02c:	20013af4 	.word	0x20013af4

0800b030 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800b030:	b40f      	push	{r0, r1, r2, r3}
 800b032:	b580      	push	{r7, lr}
 800b034:	b082      	sub	sp, #8
 800b036:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 800b038:	f107 0314 	add.w	r3, r7, #20
 800b03c:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800b03e:	1d3b      	adds	r3, r7, #4
 800b040:	461a      	mov	r2, r3
 800b042:	2100      	movs	r1, #0
 800b044:	6938      	ldr	r0, [r7, #16]
 800b046:	f7ff f99d 	bl	800a384 <_VPrintHost>
  va_end(ParamList);
#endif
}
 800b04a:	bf00      	nop
 800b04c:	3708      	adds	r7, #8
 800b04e:	46bd      	mov	sp, r7
 800b050:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b054:	b004      	add	sp, #16
 800b056:	4770      	bx	lr

0800b058 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800b058:	b580      	push	{r7, lr}
 800b05a:	b08a      	sub	sp, #40	@ 0x28
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b060:	f3ef 8311 	mrs	r3, BASEPRI
 800b064:	f04f 0120 	mov.w	r1, #32
 800b068:	f381 8811 	msr	BASEPRI, r1
 800b06c:	617b      	str	r3, [r7, #20]
 800b06e:	4827      	ldr	r0, [pc, #156]	@ (800b10c <SEGGER_SYSVIEW_Warn+0xb4>)
 800b070:	f7fe ff2e 	bl	8009ed0 <_PreparePacket>
 800b074:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b076:	2280      	movs	r2, #128	@ 0x80
 800b078:	6879      	ldr	r1, [r7, #4]
 800b07a:	6938      	ldr	r0, [r7, #16]
 800b07c:	f7fe fef8 	bl	8009e70 <_EncodeStr>
 800b080:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	627b      	str	r3, [r7, #36]	@ 0x24
 800b086:	2301      	movs	r3, #1
 800b088:	623b      	str	r3, [r7, #32]
 800b08a:	e00b      	b.n	800b0a4 <SEGGER_SYSVIEW_Warn+0x4c>
 800b08c:	6a3b      	ldr	r3, [r7, #32]
 800b08e:	b2da      	uxtb	r2, r3
 800b090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b092:	1c59      	adds	r1, r3, #1
 800b094:	6279      	str	r1, [r7, #36]	@ 0x24
 800b096:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b09a:	b2d2      	uxtb	r2, r2
 800b09c:	701a      	strb	r2, [r3, #0]
 800b09e:	6a3b      	ldr	r3, [r7, #32]
 800b0a0:	09db      	lsrs	r3, r3, #7
 800b0a2:	623b      	str	r3, [r7, #32]
 800b0a4:	6a3b      	ldr	r3, [r7, #32]
 800b0a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b0a8:	d8f0      	bhi.n	800b08c <SEGGER_SYSVIEW_Warn+0x34>
 800b0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ac:	1c5a      	adds	r2, r3, #1
 800b0ae:	627a      	str	r2, [r7, #36]	@ 0x24
 800b0b0:	6a3a      	ldr	r2, [r7, #32]
 800b0b2:	b2d2      	uxtb	r2, r2
 800b0b4:	701a      	strb	r2, [r3, #0]
 800b0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	61fb      	str	r3, [r7, #28]
 800b0be:	2300      	movs	r3, #0
 800b0c0:	61bb      	str	r3, [r7, #24]
 800b0c2:	e00b      	b.n	800b0dc <SEGGER_SYSVIEW_Warn+0x84>
 800b0c4:	69bb      	ldr	r3, [r7, #24]
 800b0c6:	b2da      	uxtb	r2, r3
 800b0c8:	69fb      	ldr	r3, [r7, #28]
 800b0ca:	1c59      	adds	r1, r3, #1
 800b0cc:	61f9      	str	r1, [r7, #28]
 800b0ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b0d2:	b2d2      	uxtb	r2, r2
 800b0d4:	701a      	strb	r2, [r3, #0]
 800b0d6:	69bb      	ldr	r3, [r7, #24]
 800b0d8:	09db      	lsrs	r3, r3, #7
 800b0da:	61bb      	str	r3, [r7, #24]
 800b0dc:	69bb      	ldr	r3, [r7, #24]
 800b0de:	2b7f      	cmp	r3, #127	@ 0x7f
 800b0e0:	d8f0      	bhi.n	800b0c4 <SEGGER_SYSVIEW_Warn+0x6c>
 800b0e2:	69fb      	ldr	r3, [r7, #28]
 800b0e4:	1c5a      	adds	r2, r3, #1
 800b0e6:	61fa      	str	r2, [r7, #28]
 800b0e8:	69ba      	ldr	r2, [r7, #24]
 800b0ea:	b2d2      	uxtb	r2, r2
 800b0ec:	701a      	strb	r2, [r3, #0]
 800b0ee:	69fb      	ldr	r3, [r7, #28]
 800b0f0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800b0f2:	221a      	movs	r2, #26
 800b0f4:	68f9      	ldr	r1, [r7, #12]
 800b0f6:	6938      	ldr	r0, [r7, #16]
 800b0f8:	f7fe ffd6 	bl	800a0a8 <_SendPacket>
  RECORD_END();
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	f383 8811 	msr	BASEPRI, r3
}
 800b102:	bf00      	nop
 800b104:	3728      	adds	r7, #40	@ 0x28
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}
 800b10a:	bf00      	nop
 800b10c:	20013af8 	.word	0x20013af8

0800b110 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800b110:	b580      	push	{r7, lr}
 800b112:	b084      	sub	sp, #16
 800b114:	af00      	add	r7, sp, #0
 800b116:	60f8      	str	r0, [r7, #12]
 800b118:	60b9      	str	r1, [r7, #8]
 800b11a:	607a      	str	r2, [r7, #4]
 800b11c:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	6879      	ldr	r1, [r7, #4]
 800b122:	2000      	movs	r0, #0
 800b124:	f7fe fdae 	bl	8009c84 <SEGGER_RTT_Write>
  return len;
 800b128:	683b      	ldr	r3, [r7, #0]
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3710      	adds	r7, #16
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <__cvt>:
 800b132:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b136:	ec57 6b10 	vmov	r6, r7, d0
 800b13a:	2f00      	cmp	r7, #0
 800b13c:	460c      	mov	r4, r1
 800b13e:	4619      	mov	r1, r3
 800b140:	463b      	mov	r3, r7
 800b142:	bfbb      	ittet	lt
 800b144:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b148:	461f      	movlt	r7, r3
 800b14a:	2300      	movge	r3, #0
 800b14c:	232d      	movlt	r3, #45	@ 0x2d
 800b14e:	700b      	strb	r3, [r1, #0]
 800b150:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b152:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b156:	4691      	mov	r9, r2
 800b158:	f023 0820 	bic.w	r8, r3, #32
 800b15c:	bfbc      	itt	lt
 800b15e:	4632      	movlt	r2, r6
 800b160:	4616      	movlt	r6, r2
 800b162:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b166:	d005      	beq.n	800b174 <__cvt+0x42>
 800b168:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b16c:	d100      	bne.n	800b170 <__cvt+0x3e>
 800b16e:	3401      	adds	r4, #1
 800b170:	2102      	movs	r1, #2
 800b172:	e000      	b.n	800b176 <__cvt+0x44>
 800b174:	2103      	movs	r1, #3
 800b176:	ab03      	add	r3, sp, #12
 800b178:	9301      	str	r3, [sp, #4]
 800b17a:	ab02      	add	r3, sp, #8
 800b17c:	9300      	str	r3, [sp, #0]
 800b17e:	ec47 6b10 	vmov	d0, r6, r7
 800b182:	4653      	mov	r3, sl
 800b184:	4622      	mov	r2, r4
 800b186:	f000 fe7b 	bl	800be80 <_dtoa_r>
 800b18a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b18e:	4605      	mov	r5, r0
 800b190:	d119      	bne.n	800b1c6 <__cvt+0x94>
 800b192:	f019 0f01 	tst.w	r9, #1
 800b196:	d00e      	beq.n	800b1b6 <__cvt+0x84>
 800b198:	eb00 0904 	add.w	r9, r0, r4
 800b19c:	2200      	movs	r2, #0
 800b19e:	2300      	movs	r3, #0
 800b1a0:	4630      	mov	r0, r6
 800b1a2:	4639      	mov	r1, r7
 800b1a4:	f7f5 fce8 	bl	8000b78 <__aeabi_dcmpeq>
 800b1a8:	b108      	cbz	r0, 800b1ae <__cvt+0x7c>
 800b1aa:	f8cd 900c 	str.w	r9, [sp, #12]
 800b1ae:	2230      	movs	r2, #48	@ 0x30
 800b1b0:	9b03      	ldr	r3, [sp, #12]
 800b1b2:	454b      	cmp	r3, r9
 800b1b4:	d31e      	bcc.n	800b1f4 <__cvt+0xc2>
 800b1b6:	9b03      	ldr	r3, [sp, #12]
 800b1b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b1ba:	1b5b      	subs	r3, r3, r5
 800b1bc:	4628      	mov	r0, r5
 800b1be:	6013      	str	r3, [r2, #0]
 800b1c0:	b004      	add	sp, #16
 800b1c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1c6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b1ca:	eb00 0904 	add.w	r9, r0, r4
 800b1ce:	d1e5      	bne.n	800b19c <__cvt+0x6a>
 800b1d0:	7803      	ldrb	r3, [r0, #0]
 800b1d2:	2b30      	cmp	r3, #48	@ 0x30
 800b1d4:	d10a      	bne.n	800b1ec <__cvt+0xba>
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	2300      	movs	r3, #0
 800b1da:	4630      	mov	r0, r6
 800b1dc:	4639      	mov	r1, r7
 800b1de:	f7f5 fccb 	bl	8000b78 <__aeabi_dcmpeq>
 800b1e2:	b918      	cbnz	r0, 800b1ec <__cvt+0xba>
 800b1e4:	f1c4 0401 	rsb	r4, r4, #1
 800b1e8:	f8ca 4000 	str.w	r4, [sl]
 800b1ec:	f8da 3000 	ldr.w	r3, [sl]
 800b1f0:	4499      	add	r9, r3
 800b1f2:	e7d3      	b.n	800b19c <__cvt+0x6a>
 800b1f4:	1c59      	adds	r1, r3, #1
 800b1f6:	9103      	str	r1, [sp, #12]
 800b1f8:	701a      	strb	r2, [r3, #0]
 800b1fa:	e7d9      	b.n	800b1b0 <__cvt+0x7e>

0800b1fc <__exponent>:
 800b1fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1fe:	2900      	cmp	r1, #0
 800b200:	bfba      	itte	lt
 800b202:	4249      	neglt	r1, r1
 800b204:	232d      	movlt	r3, #45	@ 0x2d
 800b206:	232b      	movge	r3, #43	@ 0x2b
 800b208:	2909      	cmp	r1, #9
 800b20a:	7002      	strb	r2, [r0, #0]
 800b20c:	7043      	strb	r3, [r0, #1]
 800b20e:	dd29      	ble.n	800b264 <__exponent+0x68>
 800b210:	f10d 0307 	add.w	r3, sp, #7
 800b214:	461d      	mov	r5, r3
 800b216:	270a      	movs	r7, #10
 800b218:	461a      	mov	r2, r3
 800b21a:	fbb1 f6f7 	udiv	r6, r1, r7
 800b21e:	fb07 1416 	mls	r4, r7, r6, r1
 800b222:	3430      	adds	r4, #48	@ 0x30
 800b224:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b228:	460c      	mov	r4, r1
 800b22a:	2c63      	cmp	r4, #99	@ 0x63
 800b22c:	f103 33ff 	add.w	r3, r3, #4294967295
 800b230:	4631      	mov	r1, r6
 800b232:	dcf1      	bgt.n	800b218 <__exponent+0x1c>
 800b234:	3130      	adds	r1, #48	@ 0x30
 800b236:	1e94      	subs	r4, r2, #2
 800b238:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b23c:	1c41      	adds	r1, r0, #1
 800b23e:	4623      	mov	r3, r4
 800b240:	42ab      	cmp	r3, r5
 800b242:	d30a      	bcc.n	800b25a <__exponent+0x5e>
 800b244:	f10d 0309 	add.w	r3, sp, #9
 800b248:	1a9b      	subs	r3, r3, r2
 800b24a:	42ac      	cmp	r4, r5
 800b24c:	bf88      	it	hi
 800b24e:	2300      	movhi	r3, #0
 800b250:	3302      	adds	r3, #2
 800b252:	4403      	add	r3, r0
 800b254:	1a18      	subs	r0, r3, r0
 800b256:	b003      	add	sp, #12
 800b258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b25a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b25e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b262:	e7ed      	b.n	800b240 <__exponent+0x44>
 800b264:	2330      	movs	r3, #48	@ 0x30
 800b266:	3130      	adds	r1, #48	@ 0x30
 800b268:	7083      	strb	r3, [r0, #2]
 800b26a:	70c1      	strb	r1, [r0, #3]
 800b26c:	1d03      	adds	r3, r0, #4
 800b26e:	e7f1      	b.n	800b254 <__exponent+0x58>

0800b270 <_printf_float>:
 800b270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b274:	b08d      	sub	sp, #52	@ 0x34
 800b276:	460c      	mov	r4, r1
 800b278:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b27c:	4616      	mov	r6, r2
 800b27e:	461f      	mov	r7, r3
 800b280:	4605      	mov	r5, r0
 800b282:	f000 fcff 	bl	800bc84 <_localeconv_r>
 800b286:	6803      	ldr	r3, [r0, #0]
 800b288:	9304      	str	r3, [sp, #16]
 800b28a:	4618      	mov	r0, r3
 800b28c:	f7f5 f848 	bl	8000320 <strlen>
 800b290:	2300      	movs	r3, #0
 800b292:	930a      	str	r3, [sp, #40]	@ 0x28
 800b294:	f8d8 3000 	ldr.w	r3, [r8]
 800b298:	9005      	str	r0, [sp, #20]
 800b29a:	3307      	adds	r3, #7
 800b29c:	f023 0307 	bic.w	r3, r3, #7
 800b2a0:	f103 0208 	add.w	r2, r3, #8
 800b2a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b2a8:	f8d4 b000 	ldr.w	fp, [r4]
 800b2ac:	f8c8 2000 	str.w	r2, [r8]
 800b2b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b2b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b2b8:	9307      	str	r3, [sp, #28]
 800b2ba:	f8cd 8018 	str.w	r8, [sp, #24]
 800b2be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b2c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2c6:	4b9c      	ldr	r3, [pc, #624]	@ (800b538 <_printf_float+0x2c8>)
 800b2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b2cc:	f7f5 fc86 	bl	8000bdc <__aeabi_dcmpun>
 800b2d0:	bb70      	cbnz	r0, 800b330 <_printf_float+0xc0>
 800b2d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2d6:	4b98      	ldr	r3, [pc, #608]	@ (800b538 <_printf_float+0x2c8>)
 800b2d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b2dc:	f7f5 fc60 	bl	8000ba0 <__aeabi_dcmple>
 800b2e0:	bb30      	cbnz	r0, 800b330 <_printf_float+0xc0>
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	4640      	mov	r0, r8
 800b2e8:	4649      	mov	r1, r9
 800b2ea:	f7f5 fc4f 	bl	8000b8c <__aeabi_dcmplt>
 800b2ee:	b110      	cbz	r0, 800b2f6 <_printf_float+0x86>
 800b2f0:	232d      	movs	r3, #45	@ 0x2d
 800b2f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2f6:	4a91      	ldr	r2, [pc, #580]	@ (800b53c <_printf_float+0x2cc>)
 800b2f8:	4b91      	ldr	r3, [pc, #580]	@ (800b540 <_printf_float+0x2d0>)
 800b2fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b2fe:	bf94      	ite	ls
 800b300:	4690      	movls	r8, r2
 800b302:	4698      	movhi	r8, r3
 800b304:	2303      	movs	r3, #3
 800b306:	6123      	str	r3, [r4, #16]
 800b308:	f02b 0304 	bic.w	r3, fp, #4
 800b30c:	6023      	str	r3, [r4, #0]
 800b30e:	f04f 0900 	mov.w	r9, #0
 800b312:	9700      	str	r7, [sp, #0]
 800b314:	4633      	mov	r3, r6
 800b316:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b318:	4621      	mov	r1, r4
 800b31a:	4628      	mov	r0, r5
 800b31c:	f000 f9d2 	bl	800b6c4 <_printf_common>
 800b320:	3001      	adds	r0, #1
 800b322:	f040 808d 	bne.w	800b440 <_printf_float+0x1d0>
 800b326:	f04f 30ff 	mov.w	r0, #4294967295
 800b32a:	b00d      	add	sp, #52	@ 0x34
 800b32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b330:	4642      	mov	r2, r8
 800b332:	464b      	mov	r3, r9
 800b334:	4640      	mov	r0, r8
 800b336:	4649      	mov	r1, r9
 800b338:	f7f5 fc50 	bl	8000bdc <__aeabi_dcmpun>
 800b33c:	b140      	cbz	r0, 800b350 <_printf_float+0xe0>
 800b33e:	464b      	mov	r3, r9
 800b340:	2b00      	cmp	r3, #0
 800b342:	bfbc      	itt	lt
 800b344:	232d      	movlt	r3, #45	@ 0x2d
 800b346:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b34a:	4a7e      	ldr	r2, [pc, #504]	@ (800b544 <_printf_float+0x2d4>)
 800b34c:	4b7e      	ldr	r3, [pc, #504]	@ (800b548 <_printf_float+0x2d8>)
 800b34e:	e7d4      	b.n	800b2fa <_printf_float+0x8a>
 800b350:	6863      	ldr	r3, [r4, #4]
 800b352:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b356:	9206      	str	r2, [sp, #24]
 800b358:	1c5a      	adds	r2, r3, #1
 800b35a:	d13b      	bne.n	800b3d4 <_printf_float+0x164>
 800b35c:	2306      	movs	r3, #6
 800b35e:	6063      	str	r3, [r4, #4]
 800b360:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b364:	2300      	movs	r3, #0
 800b366:	6022      	str	r2, [r4, #0]
 800b368:	9303      	str	r3, [sp, #12]
 800b36a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b36c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b370:	ab09      	add	r3, sp, #36	@ 0x24
 800b372:	9300      	str	r3, [sp, #0]
 800b374:	6861      	ldr	r1, [r4, #4]
 800b376:	ec49 8b10 	vmov	d0, r8, r9
 800b37a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b37e:	4628      	mov	r0, r5
 800b380:	f7ff fed7 	bl	800b132 <__cvt>
 800b384:	9b06      	ldr	r3, [sp, #24]
 800b386:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b388:	2b47      	cmp	r3, #71	@ 0x47
 800b38a:	4680      	mov	r8, r0
 800b38c:	d129      	bne.n	800b3e2 <_printf_float+0x172>
 800b38e:	1cc8      	adds	r0, r1, #3
 800b390:	db02      	blt.n	800b398 <_printf_float+0x128>
 800b392:	6863      	ldr	r3, [r4, #4]
 800b394:	4299      	cmp	r1, r3
 800b396:	dd41      	ble.n	800b41c <_printf_float+0x1ac>
 800b398:	f1aa 0a02 	sub.w	sl, sl, #2
 800b39c:	fa5f fa8a 	uxtb.w	sl, sl
 800b3a0:	3901      	subs	r1, #1
 800b3a2:	4652      	mov	r2, sl
 800b3a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b3a8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b3aa:	f7ff ff27 	bl	800b1fc <__exponent>
 800b3ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3b0:	1813      	adds	r3, r2, r0
 800b3b2:	2a01      	cmp	r2, #1
 800b3b4:	4681      	mov	r9, r0
 800b3b6:	6123      	str	r3, [r4, #16]
 800b3b8:	dc02      	bgt.n	800b3c0 <_printf_float+0x150>
 800b3ba:	6822      	ldr	r2, [r4, #0]
 800b3bc:	07d2      	lsls	r2, r2, #31
 800b3be:	d501      	bpl.n	800b3c4 <_printf_float+0x154>
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	6123      	str	r3, [r4, #16]
 800b3c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d0a2      	beq.n	800b312 <_printf_float+0xa2>
 800b3cc:	232d      	movs	r3, #45	@ 0x2d
 800b3ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3d2:	e79e      	b.n	800b312 <_printf_float+0xa2>
 800b3d4:	9a06      	ldr	r2, [sp, #24]
 800b3d6:	2a47      	cmp	r2, #71	@ 0x47
 800b3d8:	d1c2      	bne.n	800b360 <_printf_float+0xf0>
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d1c0      	bne.n	800b360 <_printf_float+0xf0>
 800b3de:	2301      	movs	r3, #1
 800b3e0:	e7bd      	b.n	800b35e <_printf_float+0xee>
 800b3e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b3e6:	d9db      	bls.n	800b3a0 <_printf_float+0x130>
 800b3e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b3ec:	d118      	bne.n	800b420 <_printf_float+0x1b0>
 800b3ee:	2900      	cmp	r1, #0
 800b3f0:	6863      	ldr	r3, [r4, #4]
 800b3f2:	dd0b      	ble.n	800b40c <_printf_float+0x19c>
 800b3f4:	6121      	str	r1, [r4, #16]
 800b3f6:	b913      	cbnz	r3, 800b3fe <_printf_float+0x18e>
 800b3f8:	6822      	ldr	r2, [r4, #0]
 800b3fa:	07d0      	lsls	r0, r2, #31
 800b3fc:	d502      	bpl.n	800b404 <_printf_float+0x194>
 800b3fe:	3301      	adds	r3, #1
 800b400:	440b      	add	r3, r1
 800b402:	6123      	str	r3, [r4, #16]
 800b404:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b406:	f04f 0900 	mov.w	r9, #0
 800b40a:	e7db      	b.n	800b3c4 <_printf_float+0x154>
 800b40c:	b913      	cbnz	r3, 800b414 <_printf_float+0x1a4>
 800b40e:	6822      	ldr	r2, [r4, #0]
 800b410:	07d2      	lsls	r2, r2, #31
 800b412:	d501      	bpl.n	800b418 <_printf_float+0x1a8>
 800b414:	3302      	adds	r3, #2
 800b416:	e7f4      	b.n	800b402 <_printf_float+0x192>
 800b418:	2301      	movs	r3, #1
 800b41a:	e7f2      	b.n	800b402 <_printf_float+0x192>
 800b41c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b420:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b422:	4299      	cmp	r1, r3
 800b424:	db05      	blt.n	800b432 <_printf_float+0x1c2>
 800b426:	6823      	ldr	r3, [r4, #0]
 800b428:	6121      	str	r1, [r4, #16]
 800b42a:	07d8      	lsls	r0, r3, #31
 800b42c:	d5ea      	bpl.n	800b404 <_printf_float+0x194>
 800b42e:	1c4b      	adds	r3, r1, #1
 800b430:	e7e7      	b.n	800b402 <_printf_float+0x192>
 800b432:	2900      	cmp	r1, #0
 800b434:	bfd4      	ite	le
 800b436:	f1c1 0202 	rsble	r2, r1, #2
 800b43a:	2201      	movgt	r2, #1
 800b43c:	4413      	add	r3, r2
 800b43e:	e7e0      	b.n	800b402 <_printf_float+0x192>
 800b440:	6823      	ldr	r3, [r4, #0]
 800b442:	055a      	lsls	r2, r3, #21
 800b444:	d407      	bmi.n	800b456 <_printf_float+0x1e6>
 800b446:	6923      	ldr	r3, [r4, #16]
 800b448:	4642      	mov	r2, r8
 800b44a:	4631      	mov	r1, r6
 800b44c:	4628      	mov	r0, r5
 800b44e:	47b8      	blx	r7
 800b450:	3001      	adds	r0, #1
 800b452:	d12b      	bne.n	800b4ac <_printf_float+0x23c>
 800b454:	e767      	b.n	800b326 <_printf_float+0xb6>
 800b456:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b45a:	f240 80dd 	bls.w	800b618 <_printf_float+0x3a8>
 800b45e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b462:	2200      	movs	r2, #0
 800b464:	2300      	movs	r3, #0
 800b466:	f7f5 fb87 	bl	8000b78 <__aeabi_dcmpeq>
 800b46a:	2800      	cmp	r0, #0
 800b46c:	d033      	beq.n	800b4d6 <_printf_float+0x266>
 800b46e:	4a37      	ldr	r2, [pc, #220]	@ (800b54c <_printf_float+0x2dc>)
 800b470:	2301      	movs	r3, #1
 800b472:	4631      	mov	r1, r6
 800b474:	4628      	mov	r0, r5
 800b476:	47b8      	blx	r7
 800b478:	3001      	adds	r0, #1
 800b47a:	f43f af54 	beq.w	800b326 <_printf_float+0xb6>
 800b47e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b482:	4543      	cmp	r3, r8
 800b484:	db02      	blt.n	800b48c <_printf_float+0x21c>
 800b486:	6823      	ldr	r3, [r4, #0]
 800b488:	07d8      	lsls	r0, r3, #31
 800b48a:	d50f      	bpl.n	800b4ac <_printf_float+0x23c>
 800b48c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b490:	4631      	mov	r1, r6
 800b492:	4628      	mov	r0, r5
 800b494:	47b8      	blx	r7
 800b496:	3001      	adds	r0, #1
 800b498:	f43f af45 	beq.w	800b326 <_printf_float+0xb6>
 800b49c:	f04f 0900 	mov.w	r9, #0
 800b4a0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4a4:	f104 0a1a 	add.w	sl, r4, #26
 800b4a8:	45c8      	cmp	r8, r9
 800b4aa:	dc09      	bgt.n	800b4c0 <_printf_float+0x250>
 800b4ac:	6823      	ldr	r3, [r4, #0]
 800b4ae:	079b      	lsls	r3, r3, #30
 800b4b0:	f100 8103 	bmi.w	800b6ba <_printf_float+0x44a>
 800b4b4:	68e0      	ldr	r0, [r4, #12]
 800b4b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b4b8:	4298      	cmp	r0, r3
 800b4ba:	bfb8      	it	lt
 800b4bc:	4618      	movlt	r0, r3
 800b4be:	e734      	b.n	800b32a <_printf_float+0xba>
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	4652      	mov	r2, sl
 800b4c4:	4631      	mov	r1, r6
 800b4c6:	4628      	mov	r0, r5
 800b4c8:	47b8      	blx	r7
 800b4ca:	3001      	adds	r0, #1
 800b4cc:	f43f af2b 	beq.w	800b326 <_printf_float+0xb6>
 800b4d0:	f109 0901 	add.w	r9, r9, #1
 800b4d4:	e7e8      	b.n	800b4a8 <_printf_float+0x238>
 800b4d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	dc39      	bgt.n	800b550 <_printf_float+0x2e0>
 800b4dc:	4a1b      	ldr	r2, [pc, #108]	@ (800b54c <_printf_float+0x2dc>)
 800b4de:	2301      	movs	r3, #1
 800b4e0:	4631      	mov	r1, r6
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	47b8      	blx	r7
 800b4e6:	3001      	adds	r0, #1
 800b4e8:	f43f af1d 	beq.w	800b326 <_printf_float+0xb6>
 800b4ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b4f0:	ea59 0303 	orrs.w	r3, r9, r3
 800b4f4:	d102      	bne.n	800b4fc <_printf_float+0x28c>
 800b4f6:	6823      	ldr	r3, [r4, #0]
 800b4f8:	07d9      	lsls	r1, r3, #31
 800b4fa:	d5d7      	bpl.n	800b4ac <_printf_float+0x23c>
 800b4fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b500:	4631      	mov	r1, r6
 800b502:	4628      	mov	r0, r5
 800b504:	47b8      	blx	r7
 800b506:	3001      	adds	r0, #1
 800b508:	f43f af0d 	beq.w	800b326 <_printf_float+0xb6>
 800b50c:	f04f 0a00 	mov.w	sl, #0
 800b510:	f104 0b1a 	add.w	fp, r4, #26
 800b514:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b516:	425b      	negs	r3, r3
 800b518:	4553      	cmp	r3, sl
 800b51a:	dc01      	bgt.n	800b520 <_printf_float+0x2b0>
 800b51c:	464b      	mov	r3, r9
 800b51e:	e793      	b.n	800b448 <_printf_float+0x1d8>
 800b520:	2301      	movs	r3, #1
 800b522:	465a      	mov	r2, fp
 800b524:	4631      	mov	r1, r6
 800b526:	4628      	mov	r0, r5
 800b528:	47b8      	blx	r7
 800b52a:	3001      	adds	r0, #1
 800b52c:	f43f aefb 	beq.w	800b326 <_printf_float+0xb6>
 800b530:	f10a 0a01 	add.w	sl, sl, #1
 800b534:	e7ee      	b.n	800b514 <_printf_float+0x2a4>
 800b536:	bf00      	nop
 800b538:	7fefffff 	.word	0x7fefffff
 800b53c:	0800f22a 	.word	0x0800f22a
 800b540:	0800f22e 	.word	0x0800f22e
 800b544:	0800f232 	.word	0x0800f232
 800b548:	0800f236 	.word	0x0800f236
 800b54c:	0800f23a 	.word	0x0800f23a
 800b550:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b552:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b556:	4553      	cmp	r3, sl
 800b558:	bfa8      	it	ge
 800b55a:	4653      	movge	r3, sl
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	4699      	mov	r9, r3
 800b560:	dc36      	bgt.n	800b5d0 <_printf_float+0x360>
 800b562:	f04f 0b00 	mov.w	fp, #0
 800b566:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b56a:	f104 021a 	add.w	r2, r4, #26
 800b56e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b570:	9306      	str	r3, [sp, #24]
 800b572:	eba3 0309 	sub.w	r3, r3, r9
 800b576:	455b      	cmp	r3, fp
 800b578:	dc31      	bgt.n	800b5de <_printf_float+0x36e>
 800b57a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b57c:	459a      	cmp	sl, r3
 800b57e:	dc3a      	bgt.n	800b5f6 <_printf_float+0x386>
 800b580:	6823      	ldr	r3, [r4, #0]
 800b582:	07da      	lsls	r2, r3, #31
 800b584:	d437      	bmi.n	800b5f6 <_printf_float+0x386>
 800b586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b588:	ebaa 0903 	sub.w	r9, sl, r3
 800b58c:	9b06      	ldr	r3, [sp, #24]
 800b58e:	ebaa 0303 	sub.w	r3, sl, r3
 800b592:	4599      	cmp	r9, r3
 800b594:	bfa8      	it	ge
 800b596:	4699      	movge	r9, r3
 800b598:	f1b9 0f00 	cmp.w	r9, #0
 800b59c:	dc33      	bgt.n	800b606 <_printf_float+0x396>
 800b59e:	f04f 0800 	mov.w	r8, #0
 800b5a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5a6:	f104 0b1a 	add.w	fp, r4, #26
 800b5aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5ac:	ebaa 0303 	sub.w	r3, sl, r3
 800b5b0:	eba3 0309 	sub.w	r3, r3, r9
 800b5b4:	4543      	cmp	r3, r8
 800b5b6:	f77f af79 	ble.w	800b4ac <_printf_float+0x23c>
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	465a      	mov	r2, fp
 800b5be:	4631      	mov	r1, r6
 800b5c0:	4628      	mov	r0, r5
 800b5c2:	47b8      	blx	r7
 800b5c4:	3001      	adds	r0, #1
 800b5c6:	f43f aeae 	beq.w	800b326 <_printf_float+0xb6>
 800b5ca:	f108 0801 	add.w	r8, r8, #1
 800b5ce:	e7ec      	b.n	800b5aa <_printf_float+0x33a>
 800b5d0:	4642      	mov	r2, r8
 800b5d2:	4631      	mov	r1, r6
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	47b8      	blx	r7
 800b5d8:	3001      	adds	r0, #1
 800b5da:	d1c2      	bne.n	800b562 <_printf_float+0x2f2>
 800b5dc:	e6a3      	b.n	800b326 <_printf_float+0xb6>
 800b5de:	2301      	movs	r3, #1
 800b5e0:	4631      	mov	r1, r6
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	9206      	str	r2, [sp, #24]
 800b5e6:	47b8      	blx	r7
 800b5e8:	3001      	adds	r0, #1
 800b5ea:	f43f ae9c 	beq.w	800b326 <_printf_float+0xb6>
 800b5ee:	9a06      	ldr	r2, [sp, #24]
 800b5f0:	f10b 0b01 	add.w	fp, fp, #1
 800b5f4:	e7bb      	b.n	800b56e <_printf_float+0x2fe>
 800b5f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5fa:	4631      	mov	r1, r6
 800b5fc:	4628      	mov	r0, r5
 800b5fe:	47b8      	blx	r7
 800b600:	3001      	adds	r0, #1
 800b602:	d1c0      	bne.n	800b586 <_printf_float+0x316>
 800b604:	e68f      	b.n	800b326 <_printf_float+0xb6>
 800b606:	9a06      	ldr	r2, [sp, #24]
 800b608:	464b      	mov	r3, r9
 800b60a:	4442      	add	r2, r8
 800b60c:	4631      	mov	r1, r6
 800b60e:	4628      	mov	r0, r5
 800b610:	47b8      	blx	r7
 800b612:	3001      	adds	r0, #1
 800b614:	d1c3      	bne.n	800b59e <_printf_float+0x32e>
 800b616:	e686      	b.n	800b326 <_printf_float+0xb6>
 800b618:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b61c:	f1ba 0f01 	cmp.w	sl, #1
 800b620:	dc01      	bgt.n	800b626 <_printf_float+0x3b6>
 800b622:	07db      	lsls	r3, r3, #31
 800b624:	d536      	bpl.n	800b694 <_printf_float+0x424>
 800b626:	2301      	movs	r3, #1
 800b628:	4642      	mov	r2, r8
 800b62a:	4631      	mov	r1, r6
 800b62c:	4628      	mov	r0, r5
 800b62e:	47b8      	blx	r7
 800b630:	3001      	adds	r0, #1
 800b632:	f43f ae78 	beq.w	800b326 <_printf_float+0xb6>
 800b636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b63a:	4631      	mov	r1, r6
 800b63c:	4628      	mov	r0, r5
 800b63e:	47b8      	blx	r7
 800b640:	3001      	adds	r0, #1
 800b642:	f43f ae70 	beq.w	800b326 <_printf_float+0xb6>
 800b646:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b64a:	2200      	movs	r2, #0
 800b64c:	2300      	movs	r3, #0
 800b64e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b652:	f7f5 fa91 	bl	8000b78 <__aeabi_dcmpeq>
 800b656:	b9c0      	cbnz	r0, 800b68a <_printf_float+0x41a>
 800b658:	4653      	mov	r3, sl
 800b65a:	f108 0201 	add.w	r2, r8, #1
 800b65e:	4631      	mov	r1, r6
 800b660:	4628      	mov	r0, r5
 800b662:	47b8      	blx	r7
 800b664:	3001      	adds	r0, #1
 800b666:	d10c      	bne.n	800b682 <_printf_float+0x412>
 800b668:	e65d      	b.n	800b326 <_printf_float+0xb6>
 800b66a:	2301      	movs	r3, #1
 800b66c:	465a      	mov	r2, fp
 800b66e:	4631      	mov	r1, r6
 800b670:	4628      	mov	r0, r5
 800b672:	47b8      	blx	r7
 800b674:	3001      	adds	r0, #1
 800b676:	f43f ae56 	beq.w	800b326 <_printf_float+0xb6>
 800b67a:	f108 0801 	add.w	r8, r8, #1
 800b67e:	45d0      	cmp	r8, sl
 800b680:	dbf3      	blt.n	800b66a <_printf_float+0x3fa>
 800b682:	464b      	mov	r3, r9
 800b684:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b688:	e6df      	b.n	800b44a <_printf_float+0x1da>
 800b68a:	f04f 0800 	mov.w	r8, #0
 800b68e:	f104 0b1a 	add.w	fp, r4, #26
 800b692:	e7f4      	b.n	800b67e <_printf_float+0x40e>
 800b694:	2301      	movs	r3, #1
 800b696:	4642      	mov	r2, r8
 800b698:	e7e1      	b.n	800b65e <_printf_float+0x3ee>
 800b69a:	2301      	movs	r3, #1
 800b69c:	464a      	mov	r2, r9
 800b69e:	4631      	mov	r1, r6
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	47b8      	blx	r7
 800b6a4:	3001      	adds	r0, #1
 800b6a6:	f43f ae3e 	beq.w	800b326 <_printf_float+0xb6>
 800b6aa:	f108 0801 	add.w	r8, r8, #1
 800b6ae:	68e3      	ldr	r3, [r4, #12]
 800b6b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b6b2:	1a5b      	subs	r3, r3, r1
 800b6b4:	4543      	cmp	r3, r8
 800b6b6:	dcf0      	bgt.n	800b69a <_printf_float+0x42a>
 800b6b8:	e6fc      	b.n	800b4b4 <_printf_float+0x244>
 800b6ba:	f04f 0800 	mov.w	r8, #0
 800b6be:	f104 0919 	add.w	r9, r4, #25
 800b6c2:	e7f4      	b.n	800b6ae <_printf_float+0x43e>

0800b6c4 <_printf_common>:
 800b6c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6c8:	4616      	mov	r6, r2
 800b6ca:	4698      	mov	r8, r3
 800b6cc:	688a      	ldr	r2, [r1, #8]
 800b6ce:	690b      	ldr	r3, [r1, #16]
 800b6d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	bfb8      	it	lt
 800b6d8:	4613      	movlt	r3, r2
 800b6da:	6033      	str	r3, [r6, #0]
 800b6dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b6e0:	4607      	mov	r7, r0
 800b6e2:	460c      	mov	r4, r1
 800b6e4:	b10a      	cbz	r2, 800b6ea <_printf_common+0x26>
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	6033      	str	r3, [r6, #0]
 800b6ea:	6823      	ldr	r3, [r4, #0]
 800b6ec:	0699      	lsls	r1, r3, #26
 800b6ee:	bf42      	ittt	mi
 800b6f0:	6833      	ldrmi	r3, [r6, #0]
 800b6f2:	3302      	addmi	r3, #2
 800b6f4:	6033      	strmi	r3, [r6, #0]
 800b6f6:	6825      	ldr	r5, [r4, #0]
 800b6f8:	f015 0506 	ands.w	r5, r5, #6
 800b6fc:	d106      	bne.n	800b70c <_printf_common+0x48>
 800b6fe:	f104 0a19 	add.w	sl, r4, #25
 800b702:	68e3      	ldr	r3, [r4, #12]
 800b704:	6832      	ldr	r2, [r6, #0]
 800b706:	1a9b      	subs	r3, r3, r2
 800b708:	42ab      	cmp	r3, r5
 800b70a:	dc26      	bgt.n	800b75a <_printf_common+0x96>
 800b70c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b710:	6822      	ldr	r2, [r4, #0]
 800b712:	3b00      	subs	r3, #0
 800b714:	bf18      	it	ne
 800b716:	2301      	movne	r3, #1
 800b718:	0692      	lsls	r2, r2, #26
 800b71a:	d42b      	bmi.n	800b774 <_printf_common+0xb0>
 800b71c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b720:	4641      	mov	r1, r8
 800b722:	4638      	mov	r0, r7
 800b724:	47c8      	blx	r9
 800b726:	3001      	adds	r0, #1
 800b728:	d01e      	beq.n	800b768 <_printf_common+0xa4>
 800b72a:	6823      	ldr	r3, [r4, #0]
 800b72c:	6922      	ldr	r2, [r4, #16]
 800b72e:	f003 0306 	and.w	r3, r3, #6
 800b732:	2b04      	cmp	r3, #4
 800b734:	bf02      	ittt	eq
 800b736:	68e5      	ldreq	r5, [r4, #12]
 800b738:	6833      	ldreq	r3, [r6, #0]
 800b73a:	1aed      	subeq	r5, r5, r3
 800b73c:	68a3      	ldr	r3, [r4, #8]
 800b73e:	bf0c      	ite	eq
 800b740:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b744:	2500      	movne	r5, #0
 800b746:	4293      	cmp	r3, r2
 800b748:	bfc4      	itt	gt
 800b74a:	1a9b      	subgt	r3, r3, r2
 800b74c:	18ed      	addgt	r5, r5, r3
 800b74e:	2600      	movs	r6, #0
 800b750:	341a      	adds	r4, #26
 800b752:	42b5      	cmp	r5, r6
 800b754:	d11a      	bne.n	800b78c <_printf_common+0xc8>
 800b756:	2000      	movs	r0, #0
 800b758:	e008      	b.n	800b76c <_printf_common+0xa8>
 800b75a:	2301      	movs	r3, #1
 800b75c:	4652      	mov	r2, sl
 800b75e:	4641      	mov	r1, r8
 800b760:	4638      	mov	r0, r7
 800b762:	47c8      	blx	r9
 800b764:	3001      	adds	r0, #1
 800b766:	d103      	bne.n	800b770 <_printf_common+0xac>
 800b768:	f04f 30ff 	mov.w	r0, #4294967295
 800b76c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b770:	3501      	adds	r5, #1
 800b772:	e7c6      	b.n	800b702 <_printf_common+0x3e>
 800b774:	18e1      	adds	r1, r4, r3
 800b776:	1c5a      	adds	r2, r3, #1
 800b778:	2030      	movs	r0, #48	@ 0x30
 800b77a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b77e:	4422      	add	r2, r4
 800b780:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b784:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b788:	3302      	adds	r3, #2
 800b78a:	e7c7      	b.n	800b71c <_printf_common+0x58>
 800b78c:	2301      	movs	r3, #1
 800b78e:	4622      	mov	r2, r4
 800b790:	4641      	mov	r1, r8
 800b792:	4638      	mov	r0, r7
 800b794:	47c8      	blx	r9
 800b796:	3001      	adds	r0, #1
 800b798:	d0e6      	beq.n	800b768 <_printf_common+0xa4>
 800b79a:	3601      	adds	r6, #1
 800b79c:	e7d9      	b.n	800b752 <_printf_common+0x8e>
	...

0800b7a0 <_printf_i>:
 800b7a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7a4:	7e0f      	ldrb	r7, [r1, #24]
 800b7a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7a8:	2f78      	cmp	r7, #120	@ 0x78
 800b7aa:	4691      	mov	r9, r2
 800b7ac:	4680      	mov	r8, r0
 800b7ae:	460c      	mov	r4, r1
 800b7b0:	469a      	mov	sl, r3
 800b7b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b7b6:	d807      	bhi.n	800b7c8 <_printf_i+0x28>
 800b7b8:	2f62      	cmp	r7, #98	@ 0x62
 800b7ba:	d80a      	bhi.n	800b7d2 <_printf_i+0x32>
 800b7bc:	2f00      	cmp	r7, #0
 800b7be:	f000 80d2 	beq.w	800b966 <_printf_i+0x1c6>
 800b7c2:	2f58      	cmp	r7, #88	@ 0x58
 800b7c4:	f000 80b9 	beq.w	800b93a <_printf_i+0x19a>
 800b7c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b7cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b7d0:	e03a      	b.n	800b848 <_printf_i+0xa8>
 800b7d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b7d6:	2b15      	cmp	r3, #21
 800b7d8:	d8f6      	bhi.n	800b7c8 <_printf_i+0x28>
 800b7da:	a101      	add	r1, pc, #4	@ (adr r1, 800b7e0 <_printf_i+0x40>)
 800b7dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b7e0:	0800b839 	.word	0x0800b839
 800b7e4:	0800b84d 	.word	0x0800b84d
 800b7e8:	0800b7c9 	.word	0x0800b7c9
 800b7ec:	0800b7c9 	.word	0x0800b7c9
 800b7f0:	0800b7c9 	.word	0x0800b7c9
 800b7f4:	0800b7c9 	.word	0x0800b7c9
 800b7f8:	0800b84d 	.word	0x0800b84d
 800b7fc:	0800b7c9 	.word	0x0800b7c9
 800b800:	0800b7c9 	.word	0x0800b7c9
 800b804:	0800b7c9 	.word	0x0800b7c9
 800b808:	0800b7c9 	.word	0x0800b7c9
 800b80c:	0800b94d 	.word	0x0800b94d
 800b810:	0800b877 	.word	0x0800b877
 800b814:	0800b907 	.word	0x0800b907
 800b818:	0800b7c9 	.word	0x0800b7c9
 800b81c:	0800b7c9 	.word	0x0800b7c9
 800b820:	0800b96f 	.word	0x0800b96f
 800b824:	0800b7c9 	.word	0x0800b7c9
 800b828:	0800b877 	.word	0x0800b877
 800b82c:	0800b7c9 	.word	0x0800b7c9
 800b830:	0800b7c9 	.word	0x0800b7c9
 800b834:	0800b90f 	.word	0x0800b90f
 800b838:	6833      	ldr	r3, [r6, #0]
 800b83a:	1d1a      	adds	r2, r3, #4
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	6032      	str	r2, [r6, #0]
 800b840:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b844:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b848:	2301      	movs	r3, #1
 800b84a:	e09d      	b.n	800b988 <_printf_i+0x1e8>
 800b84c:	6833      	ldr	r3, [r6, #0]
 800b84e:	6820      	ldr	r0, [r4, #0]
 800b850:	1d19      	adds	r1, r3, #4
 800b852:	6031      	str	r1, [r6, #0]
 800b854:	0606      	lsls	r6, r0, #24
 800b856:	d501      	bpl.n	800b85c <_printf_i+0xbc>
 800b858:	681d      	ldr	r5, [r3, #0]
 800b85a:	e003      	b.n	800b864 <_printf_i+0xc4>
 800b85c:	0645      	lsls	r5, r0, #25
 800b85e:	d5fb      	bpl.n	800b858 <_printf_i+0xb8>
 800b860:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b864:	2d00      	cmp	r5, #0
 800b866:	da03      	bge.n	800b870 <_printf_i+0xd0>
 800b868:	232d      	movs	r3, #45	@ 0x2d
 800b86a:	426d      	negs	r5, r5
 800b86c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b870:	4859      	ldr	r0, [pc, #356]	@ (800b9d8 <_printf_i+0x238>)
 800b872:	230a      	movs	r3, #10
 800b874:	e011      	b.n	800b89a <_printf_i+0xfa>
 800b876:	6821      	ldr	r1, [r4, #0]
 800b878:	6833      	ldr	r3, [r6, #0]
 800b87a:	0608      	lsls	r0, r1, #24
 800b87c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b880:	d402      	bmi.n	800b888 <_printf_i+0xe8>
 800b882:	0649      	lsls	r1, r1, #25
 800b884:	bf48      	it	mi
 800b886:	b2ad      	uxthmi	r5, r5
 800b888:	2f6f      	cmp	r7, #111	@ 0x6f
 800b88a:	4853      	ldr	r0, [pc, #332]	@ (800b9d8 <_printf_i+0x238>)
 800b88c:	6033      	str	r3, [r6, #0]
 800b88e:	bf14      	ite	ne
 800b890:	230a      	movne	r3, #10
 800b892:	2308      	moveq	r3, #8
 800b894:	2100      	movs	r1, #0
 800b896:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b89a:	6866      	ldr	r6, [r4, #4]
 800b89c:	60a6      	str	r6, [r4, #8]
 800b89e:	2e00      	cmp	r6, #0
 800b8a0:	bfa2      	ittt	ge
 800b8a2:	6821      	ldrge	r1, [r4, #0]
 800b8a4:	f021 0104 	bicge.w	r1, r1, #4
 800b8a8:	6021      	strge	r1, [r4, #0]
 800b8aa:	b90d      	cbnz	r5, 800b8b0 <_printf_i+0x110>
 800b8ac:	2e00      	cmp	r6, #0
 800b8ae:	d04b      	beq.n	800b948 <_printf_i+0x1a8>
 800b8b0:	4616      	mov	r6, r2
 800b8b2:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8b6:	fb03 5711 	mls	r7, r3, r1, r5
 800b8ba:	5dc7      	ldrb	r7, [r0, r7]
 800b8bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b8c0:	462f      	mov	r7, r5
 800b8c2:	42bb      	cmp	r3, r7
 800b8c4:	460d      	mov	r5, r1
 800b8c6:	d9f4      	bls.n	800b8b2 <_printf_i+0x112>
 800b8c8:	2b08      	cmp	r3, #8
 800b8ca:	d10b      	bne.n	800b8e4 <_printf_i+0x144>
 800b8cc:	6823      	ldr	r3, [r4, #0]
 800b8ce:	07df      	lsls	r7, r3, #31
 800b8d0:	d508      	bpl.n	800b8e4 <_printf_i+0x144>
 800b8d2:	6923      	ldr	r3, [r4, #16]
 800b8d4:	6861      	ldr	r1, [r4, #4]
 800b8d6:	4299      	cmp	r1, r3
 800b8d8:	bfde      	ittt	le
 800b8da:	2330      	movle	r3, #48	@ 0x30
 800b8dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b8e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b8e4:	1b92      	subs	r2, r2, r6
 800b8e6:	6122      	str	r2, [r4, #16]
 800b8e8:	f8cd a000 	str.w	sl, [sp]
 800b8ec:	464b      	mov	r3, r9
 800b8ee:	aa03      	add	r2, sp, #12
 800b8f0:	4621      	mov	r1, r4
 800b8f2:	4640      	mov	r0, r8
 800b8f4:	f7ff fee6 	bl	800b6c4 <_printf_common>
 800b8f8:	3001      	adds	r0, #1
 800b8fa:	d14a      	bne.n	800b992 <_printf_i+0x1f2>
 800b8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b900:	b004      	add	sp, #16
 800b902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b906:	6823      	ldr	r3, [r4, #0]
 800b908:	f043 0320 	orr.w	r3, r3, #32
 800b90c:	6023      	str	r3, [r4, #0]
 800b90e:	4833      	ldr	r0, [pc, #204]	@ (800b9dc <_printf_i+0x23c>)
 800b910:	2778      	movs	r7, #120	@ 0x78
 800b912:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b916:	6823      	ldr	r3, [r4, #0]
 800b918:	6831      	ldr	r1, [r6, #0]
 800b91a:	061f      	lsls	r7, r3, #24
 800b91c:	f851 5b04 	ldr.w	r5, [r1], #4
 800b920:	d402      	bmi.n	800b928 <_printf_i+0x188>
 800b922:	065f      	lsls	r7, r3, #25
 800b924:	bf48      	it	mi
 800b926:	b2ad      	uxthmi	r5, r5
 800b928:	6031      	str	r1, [r6, #0]
 800b92a:	07d9      	lsls	r1, r3, #31
 800b92c:	bf44      	itt	mi
 800b92e:	f043 0320 	orrmi.w	r3, r3, #32
 800b932:	6023      	strmi	r3, [r4, #0]
 800b934:	b11d      	cbz	r5, 800b93e <_printf_i+0x19e>
 800b936:	2310      	movs	r3, #16
 800b938:	e7ac      	b.n	800b894 <_printf_i+0xf4>
 800b93a:	4827      	ldr	r0, [pc, #156]	@ (800b9d8 <_printf_i+0x238>)
 800b93c:	e7e9      	b.n	800b912 <_printf_i+0x172>
 800b93e:	6823      	ldr	r3, [r4, #0]
 800b940:	f023 0320 	bic.w	r3, r3, #32
 800b944:	6023      	str	r3, [r4, #0]
 800b946:	e7f6      	b.n	800b936 <_printf_i+0x196>
 800b948:	4616      	mov	r6, r2
 800b94a:	e7bd      	b.n	800b8c8 <_printf_i+0x128>
 800b94c:	6833      	ldr	r3, [r6, #0]
 800b94e:	6825      	ldr	r5, [r4, #0]
 800b950:	6961      	ldr	r1, [r4, #20]
 800b952:	1d18      	adds	r0, r3, #4
 800b954:	6030      	str	r0, [r6, #0]
 800b956:	062e      	lsls	r6, r5, #24
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	d501      	bpl.n	800b960 <_printf_i+0x1c0>
 800b95c:	6019      	str	r1, [r3, #0]
 800b95e:	e002      	b.n	800b966 <_printf_i+0x1c6>
 800b960:	0668      	lsls	r0, r5, #25
 800b962:	d5fb      	bpl.n	800b95c <_printf_i+0x1bc>
 800b964:	8019      	strh	r1, [r3, #0]
 800b966:	2300      	movs	r3, #0
 800b968:	6123      	str	r3, [r4, #16]
 800b96a:	4616      	mov	r6, r2
 800b96c:	e7bc      	b.n	800b8e8 <_printf_i+0x148>
 800b96e:	6833      	ldr	r3, [r6, #0]
 800b970:	1d1a      	adds	r2, r3, #4
 800b972:	6032      	str	r2, [r6, #0]
 800b974:	681e      	ldr	r6, [r3, #0]
 800b976:	6862      	ldr	r2, [r4, #4]
 800b978:	2100      	movs	r1, #0
 800b97a:	4630      	mov	r0, r6
 800b97c:	f7f4 fc80 	bl	8000280 <memchr>
 800b980:	b108      	cbz	r0, 800b986 <_printf_i+0x1e6>
 800b982:	1b80      	subs	r0, r0, r6
 800b984:	6060      	str	r0, [r4, #4]
 800b986:	6863      	ldr	r3, [r4, #4]
 800b988:	6123      	str	r3, [r4, #16]
 800b98a:	2300      	movs	r3, #0
 800b98c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b990:	e7aa      	b.n	800b8e8 <_printf_i+0x148>
 800b992:	6923      	ldr	r3, [r4, #16]
 800b994:	4632      	mov	r2, r6
 800b996:	4649      	mov	r1, r9
 800b998:	4640      	mov	r0, r8
 800b99a:	47d0      	blx	sl
 800b99c:	3001      	adds	r0, #1
 800b99e:	d0ad      	beq.n	800b8fc <_printf_i+0x15c>
 800b9a0:	6823      	ldr	r3, [r4, #0]
 800b9a2:	079b      	lsls	r3, r3, #30
 800b9a4:	d413      	bmi.n	800b9ce <_printf_i+0x22e>
 800b9a6:	68e0      	ldr	r0, [r4, #12]
 800b9a8:	9b03      	ldr	r3, [sp, #12]
 800b9aa:	4298      	cmp	r0, r3
 800b9ac:	bfb8      	it	lt
 800b9ae:	4618      	movlt	r0, r3
 800b9b0:	e7a6      	b.n	800b900 <_printf_i+0x160>
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	4632      	mov	r2, r6
 800b9b6:	4649      	mov	r1, r9
 800b9b8:	4640      	mov	r0, r8
 800b9ba:	47d0      	blx	sl
 800b9bc:	3001      	adds	r0, #1
 800b9be:	d09d      	beq.n	800b8fc <_printf_i+0x15c>
 800b9c0:	3501      	adds	r5, #1
 800b9c2:	68e3      	ldr	r3, [r4, #12]
 800b9c4:	9903      	ldr	r1, [sp, #12]
 800b9c6:	1a5b      	subs	r3, r3, r1
 800b9c8:	42ab      	cmp	r3, r5
 800b9ca:	dcf2      	bgt.n	800b9b2 <_printf_i+0x212>
 800b9cc:	e7eb      	b.n	800b9a6 <_printf_i+0x206>
 800b9ce:	2500      	movs	r5, #0
 800b9d0:	f104 0619 	add.w	r6, r4, #25
 800b9d4:	e7f5      	b.n	800b9c2 <_printf_i+0x222>
 800b9d6:	bf00      	nop
 800b9d8:	0800f23c 	.word	0x0800f23c
 800b9dc:	0800f24d 	.word	0x0800f24d

0800b9e0 <std>:
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	b510      	push	{r4, lr}
 800b9e4:	4604      	mov	r4, r0
 800b9e6:	e9c0 3300 	strd	r3, r3, [r0]
 800b9ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9ee:	6083      	str	r3, [r0, #8]
 800b9f0:	8181      	strh	r1, [r0, #12]
 800b9f2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b9f4:	81c2      	strh	r2, [r0, #14]
 800b9f6:	6183      	str	r3, [r0, #24]
 800b9f8:	4619      	mov	r1, r3
 800b9fa:	2208      	movs	r2, #8
 800b9fc:	305c      	adds	r0, #92	@ 0x5c
 800b9fe:	f000 f938 	bl	800bc72 <memset>
 800ba02:	4b0d      	ldr	r3, [pc, #52]	@ (800ba38 <std+0x58>)
 800ba04:	6263      	str	r3, [r4, #36]	@ 0x24
 800ba06:	4b0d      	ldr	r3, [pc, #52]	@ (800ba3c <std+0x5c>)
 800ba08:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ba0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ba40 <std+0x60>)
 800ba0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ba0e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba44 <std+0x64>)
 800ba10:	6323      	str	r3, [r4, #48]	@ 0x30
 800ba12:	4b0d      	ldr	r3, [pc, #52]	@ (800ba48 <std+0x68>)
 800ba14:	6224      	str	r4, [r4, #32]
 800ba16:	429c      	cmp	r4, r3
 800ba18:	d006      	beq.n	800ba28 <std+0x48>
 800ba1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ba1e:	4294      	cmp	r4, r2
 800ba20:	d002      	beq.n	800ba28 <std+0x48>
 800ba22:	33d0      	adds	r3, #208	@ 0xd0
 800ba24:	429c      	cmp	r4, r3
 800ba26:	d105      	bne.n	800ba34 <std+0x54>
 800ba28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ba2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba30:	f000 b98a 	b.w	800bd48 <__retarget_lock_init_recursive>
 800ba34:	bd10      	pop	{r4, pc}
 800ba36:	bf00      	nop
 800ba38:	0800bbcd 	.word	0x0800bbcd
 800ba3c:	0800bbef 	.word	0x0800bbef
 800ba40:	0800bc27 	.word	0x0800bc27
 800ba44:	0800bc4b 	.word	0x0800bc4b
 800ba48:	20013bdc 	.word	0x20013bdc

0800ba4c <stdio_exit_handler>:
 800ba4c:	4a02      	ldr	r2, [pc, #8]	@ (800ba58 <stdio_exit_handler+0xc>)
 800ba4e:	4903      	ldr	r1, [pc, #12]	@ (800ba5c <stdio_exit_handler+0x10>)
 800ba50:	4803      	ldr	r0, [pc, #12]	@ (800ba60 <stdio_exit_handler+0x14>)
 800ba52:	f000 b869 	b.w	800bb28 <_fwalk_sglue>
 800ba56:	bf00      	nop
 800ba58:	20000014 	.word	0x20000014
 800ba5c:	0800d6c5 	.word	0x0800d6c5
 800ba60:	20000024 	.word	0x20000024

0800ba64 <cleanup_stdio>:
 800ba64:	6841      	ldr	r1, [r0, #4]
 800ba66:	4b0c      	ldr	r3, [pc, #48]	@ (800ba98 <cleanup_stdio+0x34>)
 800ba68:	4299      	cmp	r1, r3
 800ba6a:	b510      	push	{r4, lr}
 800ba6c:	4604      	mov	r4, r0
 800ba6e:	d001      	beq.n	800ba74 <cleanup_stdio+0x10>
 800ba70:	f001 fe28 	bl	800d6c4 <_fflush_r>
 800ba74:	68a1      	ldr	r1, [r4, #8]
 800ba76:	4b09      	ldr	r3, [pc, #36]	@ (800ba9c <cleanup_stdio+0x38>)
 800ba78:	4299      	cmp	r1, r3
 800ba7a:	d002      	beq.n	800ba82 <cleanup_stdio+0x1e>
 800ba7c:	4620      	mov	r0, r4
 800ba7e:	f001 fe21 	bl	800d6c4 <_fflush_r>
 800ba82:	68e1      	ldr	r1, [r4, #12]
 800ba84:	4b06      	ldr	r3, [pc, #24]	@ (800baa0 <cleanup_stdio+0x3c>)
 800ba86:	4299      	cmp	r1, r3
 800ba88:	d004      	beq.n	800ba94 <cleanup_stdio+0x30>
 800ba8a:	4620      	mov	r0, r4
 800ba8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba90:	f001 be18 	b.w	800d6c4 <_fflush_r>
 800ba94:	bd10      	pop	{r4, pc}
 800ba96:	bf00      	nop
 800ba98:	20013bdc 	.word	0x20013bdc
 800ba9c:	20013c44 	.word	0x20013c44
 800baa0:	20013cac 	.word	0x20013cac

0800baa4 <global_stdio_init.part.0>:
 800baa4:	b510      	push	{r4, lr}
 800baa6:	4b0b      	ldr	r3, [pc, #44]	@ (800bad4 <global_stdio_init.part.0+0x30>)
 800baa8:	4c0b      	ldr	r4, [pc, #44]	@ (800bad8 <global_stdio_init.part.0+0x34>)
 800baaa:	4a0c      	ldr	r2, [pc, #48]	@ (800badc <global_stdio_init.part.0+0x38>)
 800baac:	601a      	str	r2, [r3, #0]
 800baae:	4620      	mov	r0, r4
 800bab0:	2200      	movs	r2, #0
 800bab2:	2104      	movs	r1, #4
 800bab4:	f7ff ff94 	bl	800b9e0 <std>
 800bab8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800babc:	2201      	movs	r2, #1
 800babe:	2109      	movs	r1, #9
 800bac0:	f7ff ff8e 	bl	800b9e0 <std>
 800bac4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bac8:	2202      	movs	r2, #2
 800baca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bace:	2112      	movs	r1, #18
 800bad0:	f7ff bf86 	b.w	800b9e0 <std>
 800bad4:	20013d14 	.word	0x20013d14
 800bad8:	20013bdc 	.word	0x20013bdc
 800badc:	0800ba4d 	.word	0x0800ba4d

0800bae0 <__sfp_lock_acquire>:
 800bae0:	4801      	ldr	r0, [pc, #4]	@ (800bae8 <__sfp_lock_acquire+0x8>)
 800bae2:	f000 b932 	b.w	800bd4a <__retarget_lock_acquire_recursive>
 800bae6:	bf00      	nop
 800bae8:	20013d1d 	.word	0x20013d1d

0800baec <__sfp_lock_release>:
 800baec:	4801      	ldr	r0, [pc, #4]	@ (800baf4 <__sfp_lock_release+0x8>)
 800baee:	f000 b92d 	b.w	800bd4c <__retarget_lock_release_recursive>
 800baf2:	bf00      	nop
 800baf4:	20013d1d 	.word	0x20013d1d

0800baf8 <__sinit>:
 800baf8:	b510      	push	{r4, lr}
 800bafa:	4604      	mov	r4, r0
 800bafc:	f7ff fff0 	bl	800bae0 <__sfp_lock_acquire>
 800bb00:	6a23      	ldr	r3, [r4, #32]
 800bb02:	b11b      	cbz	r3, 800bb0c <__sinit+0x14>
 800bb04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb08:	f7ff bff0 	b.w	800baec <__sfp_lock_release>
 800bb0c:	4b04      	ldr	r3, [pc, #16]	@ (800bb20 <__sinit+0x28>)
 800bb0e:	6223      	str	r3, [r4, #32]
 800bb10:	4b04      	ldr	r3, [pc, #16]	@ (800bb24 <__sinit+0x2c>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d1f5      	bne.n	800bb04 <__sinit+0xc>
 800bb18:	f7ff ffc4 	bl	800baa4 <global_stdio_init.part.0>
 800bb1c:	e7f2      	b.n	800bb04 <__sinit+0xc>
 800bb1e:	bf00      	nop
 800bb20:	0800ba65 	.word	0x0800ba65
 800bb24:	20013d14 	.word	0x20013d14

0800bb28 <_fwalk_sglue>:
 800bb28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb2c:	4607      	mov	r7, r0
 800bb2e:	4688      	mov	r8, r1
 800bb30:	4614      	mov	r4, r2
 800bb32:	2600      	movs	r6, #0
 800bb34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb38:	f1b9 0901 	subs.w	r9, r9, #1
 800bb3c:	d505      	bpl.n	800bb4a <_fwalk_sglue+0x22>
 800bb3e:	6824      	ldr	r4, [r4, #0]
 800bb40:	2c00      	cmp	r4, #0
 800bb42:	d1f7      	bne.n	800bb34 <_fwalk_sglue+0xc>
 800bb44:	4630      	mov	r0, r6
 800bb46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb4a:	89ab      	ldrh	r3, [r5, #12]
 800bb4c:	2b01      	cmp	r3, #1
 800bb4e:	d907      	bls.n	800bb60 <_fwalk_sglue+0x38>
 800bb50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb54:	3301      	adds	r3, #1
 800bb56:	d003      	beq.n	800bb60 <_fwalk_sglue+0x38>
 800bb58:	4629      	mov	r1, r5
 800bb5a:	4638      	mov	r0, r7
 800bb5c:	47c0      	blx	r8
 800bb5e:	4306      	orrs	r6, r0
 800bb60:	3568      	adds	r5, #104	@ 0x68
 800bb62:	e7e9      	b.n	800bb38 <_fwalk_sglue+0x10>

0800bb64 <sniprintf>:
 800bb64:	b40c      	push	{r2, r3}
 800bb66:	b530      	push	{r4, r5, lr}
 800bb68:	4b17      	ldr	r3, [pc, #92]	@ (800bbc8 <sniprintf+0x64>)
 800bb6a:	1e0c      	subs	r4, r1, #0
 800bb6c:	681d      	ldr	r5, [r3, #0]
 800bb6e:	b09d      	sub	sp, #116	@ 0x74
 800bb70:	da08      	bge.n	800bb84 <sniprintf+0x20>
 800bb72:	238b      	movs	r3, #139	@ 0x8b
 800bb74:	602b      	str	r3, [r5, #0]
 800bb76:	f04f 30ff 	mov.w	r0, #4294967295
 800bb7a:	b01d      	add	sp, #116	@ 0x74
 800bb7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb80:	b002      	add	sp, #8
 800bb82:	4770      	bx	lr
 800bb84:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bb88:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bb8c:	bf14      	ite	ne
 800bb8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bb92:	4623      	moveq	r3, r4
 800bb94:	9304      	str	r3, [sp, #16]
 800bb96:	9307      	str	r3, [sp, #28]
 800bb98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bb9c:	9002      	str	r0, [sp, #8]
 800bb9e:	9006      	str	r0, [sp, #24]
 800bba0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bba4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bba6:	ab21      	add	r3, sp, #132	@ 0x84
 800bba8:	a902      	add	r1, sp, #8
 800bbaa:	4628      	mov	r0, r5
 800bbac:	9301      	str	r3, [sp, #4]
 800bbae:	f001 fc09 	bl	800d3c4 <_svfiprintf_r>
 800bbb2:	1c43      	adds	r3, r0, #1
 800bbb4:	bfbc      	itt	lt
 800bbb6:	238b      	movlt	r3, #139	@ 0x8b
 800bbb8:	602b      	strlt	r3, [r5, #0]
 800bbba:	2c00      	cmp	r4, #0
 800bbbc:	d0dd      	beq.n	800bb7a <sniprintf+0x16>
 800bbbe:	9b02      	ldr	r3, [sp, #8]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	701a      	strb	r2, [r3, #0]
 800bbc4:	e7d9      	b.n	800bb7a <sniprintf+0x16>
 800bbc6:	bf00      	nop
 800bbc8:	20000020 	.word	0x20000020

0800bbcc <__sread>:
 800bbcc:	b510      	push	{r4, lr}
 800bbce:	460c      	mov	r4, r1
 800bbd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbd4:	f000 f87c 	bl	800bcd0 <_read_r>
 800bbd8:	2800      	cmp	r0, #0
 800bbda:	bfab      	itete	ge
 800bbdc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bbde:	89a3      	ldrhlt	r3, [r4, #12]
 800bbe0:	181b      	addge	r3, r3, r0
 800bbe2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bbe6:	bfac      	ite	ge
 800bbe8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bbea:	81a3      	strhlt	r3, [r4, #12]
 800bbec:	bd10      	pop	{r4, pc}

0800bbee <__swrite>:
 800bbee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbf2:	461f      	mov	r7, r3
 800bbf4:	898b      	ldrh	r3, [r1, #12]
 800bbf6:	05db      	lsls	r3, r3, #23
 800bbf8:	4605      	mov	r5, r0
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	4616      	mov	r6, r2
 800bbfe:	d505      	bpl.n	800bc0c <__swrite+0x1e>
 800bc00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc04:	2302      	movs	r3, #2
 800bc06:	2200      	movs	r2, #0
 800bc08:	f000 f850 	bl	800bcac <_lseek_r>
 800bc0c:	89a3      	ldrh	r3, [r4, #12]
 800bc0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc16:	81a3      	strh	r3, [r4, #12]
 800bc18:	4632      	mov	r2, r6
 800bc1a:	463b      	mov	r3, r7
 800bc1c:	4628      	mov	r0, r5
 800bc1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc22:	f7ff ba75 	b.w	800b110 <_write_r>

0800bc26 <__sseek>:
 800bc26:	b510      	push	{r4, lr}
 800bc28:	460c      	mov	r4, r1
 800bc2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc2e:	f000 f83d 	bl	800bcac <_lseek_r>
 800bc32:	1c43      	adds	r3, r0, #1
 800bc34:	89a3      	ldrh	r3, [r4, #12]
 800bc36:	bf15      	itete	ne
 800bc38:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bc3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bc3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bc42:	81a3      	strheq	r3, [r4, #12]
 800bc44:	bf18      	it	ne
 800bc46:	81a3      	strhne	r3, [r4, #12]
 800bc48:	bd10      	pop	{r4, pc}

0800bc4a <__sclose>:
 800bc4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc4e:	f000 b81d 	b.w	800bc8c <_close_r>

0800bc52 <memcmp>:
 800bc52:	b510      	push	{r4, lr}
 800bc54:	3901      	subs	r1, #1
 800bc56:	4402      	add	r2, r0
 800bc58:	4290      	cmp	r0, r2
 800bc5a:	d101      	bne.n	800bc60 <memcmp+0xe>
 800bc5c:	2000      	movs	r0, #0
 800bc5e:	e005      	b.n	800bc6c <memcmp+0x1a>
 800bc60:	7803      	ldrb	r3, [r0, #0]
 800bc62:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bc66:	42a3      	cmp	r3, r4
 800bc68:	d001      	beq.n	800bc6e <memcmp+0x1c>
 800bc6a:	1b18      	subs	r0, r3, r4
 800bc6c:	bd10      	pop	{r4, pc}
 800bc6e:	3001      	adds	r0, #1
 800bc70:	e7f2      	b.n	800bc58 <memcmp+0x6>

0800bc72 <memset>:
 800bc72:	4402      	add	r2, r0
 800bc74:	4603      	mov	r3, r0
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d100      	bne.n	800bc7c <memset+0xa>
 800bc7a:	4770      	bx	lr
 800bc7c:	f803 1b01 	strb.w	r1, [r3], #1
 800bc80:	e7f9      	b.n	800bc76 <memset+0x4>
	...

0800bc84 <_localeconv_r>:
 800bc84:	4800      	ldr	r0, [pc, #0]	@ (800bc88 <_localeconv_r+0x4>)
 800bc86:	4770      	bx	lr
 800bc88:	20000160 	.word	0x20000160

0800bc8c <_close_r>:
 800bc8c:	b538      	push	{r3, r4, r5, lr}
 800bc8e:	4d06      	ldr	r5, [pc, #24]	@ (800bca8 <_close_r+0x1c>)
 800bc90:	2300      	movs	r3, #0
 800bc92:	4604      	mov	r4, r0
 800bc94:	4608      	mov	r0, r1
 800bc96:	602b      	str	r3, [r5, #0]
 800bc98:	f7f6 ffce 	bl	8002c38 <_close>
 800bc9c:	1c43      	adds	r3, r0, #1
 800bc9e:	d102      	bne.n	800bca6 <_close_r+0x1a>
 800bca0:	682b      	ldr	r3, [r5, #0]
 800bca2:	b103      	cbz	r3, 800bca6 <_close_r+0x1a>
 800bca4:	6023      	str	r3, [r4, #0]
 800bca6:	bd38      	pop	{r3, r4, r5, pc}
 800bca8:	20013d18 	.word	0x20013d18

0800bcac <_lseek_r>:
 800bcac:	b538      	push	{r3, r4, r5, lr}
 800bcae:	4d07      	ldr	r5, [pc, #28]	@ (800bccc <_lseek_r+0x20>)
 800bcb0:	4604      	mov	r4, r0
 800bcb2:	4608      	mov	r0, r1
 800bcb4:	4611      	mov	r1, r2
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	602a      	str	r2, [r5, #0]
 800bcba:	461a      	mov	r2, r3
 800bcbc:	f7f6 ffe3 	bl	8002c86 <_lseek>
 800bcc0:	1c43      	adds	r3, r0, #1
 800bcc2:	d102      	bne.n	800bcca <_lseek_r+0x1e>
 800bcc4:	682b      	ldr	r3, [r5, #0]
 800bcc6:	b103      	cbz	r3, 800bcca <_lseek_r+0x1e>
 800bcc8:	6023      	str	r3, [r4, #0]
 800bcca:	bd38      	pop	{r3, r4, r5, pc}
 800bccc:	20013d18 	.word	0x20013d18

0800bcd0 <_read_r>:
 800bcd0:	b538      	push	{r3, r4, r5, lr}
 800bcd2:	4d07      	ldr	r5, [pc, #28]	@ (800bcf0 <_read_r+0x20>)
 800bcd4:	4604      	mov	r4, r0
 800bcd6:	4608      	mov	r0, r1
 800bcd8:	4611      	mov	r1, r2
 800bcda:	2200      	movs	r2, #0
 800bcdc:	602a      	str	r2, [r5, #0]
 800bcde:	461a      	mov	r2, r3
 800bce0:	f7f6 ff8d 	bl	8002bfe <_read>
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	d102      	bne.n	800bcee <_read_r+0x1e>
 800bce8:	682b      	ldr	r3, [r5, #0]
 800bcea:	b103      	cbz	r3, 800bcee <_read_r+0x1e>
 800bcec:	6023      	str	r3, [r4, #0]
 800bcee:	bd38      	pop	{r3, r4, r5, pc}
 800bcf0:	20013d18 	.word	0x20013d18

0800bcf4 <__errno>:
 800bcf4:	4b01      	ldr	r3, [pc, #4]	@ (800bcfc <__errno+0x8>)
 800bcf6:	6818      	ldr	r0, [r3, #0]
 800bcf8:	4770      	bx	lr
 800bcfa:	bf00      	nop
 800bcfc:	20000020 	.word	0x20000020

0800bd00 <__libc_init_array>:
 800bd00:	b570      	push	{r4, r5, r6, lr}
 800bd02:	4d0d      	ldr	r5, [pc, #52]	@ (800bd38 <__libc_init_array+0x38>)
 800bd04:	4c0d      	ldr	r4, [pc, #52]	@ (800bd3c <__libc_init_array+0x3c>)
 800bd06:	1b64      	subs	r4, r4, r5
 800bd08:	10a4      	asrs	r4, r4, #2
 800bd0a:	2600      	movs	r6, #0
 800bd0c:	42a6      	cmp	r6, r4
 800bd0e:	d109      	bne.n	800bd24 <__libc_init_array+0x24>
 800bd10:	4d0b      	ldr	r5, [pc, #44]	@ (800bd40 <__libc_init_array+0x40>)
 800bd12:	4c0c      	ldr	r4, [pc, #48]	@ (800bd44 <__libc_init_array+0x44>)
 800bd14:	f002 ffd4 	bl	800ecc0 <_init>
 800bd18:	1b64      	subs	r4, r4, r5
 800bd1a:	10a4      	asrs	r4, r4, #2
 800bd1c:	2600      	movs	r6, #0
 800bd1e:	42a6      	cmp	r6, r4
 800bd20:	d105      	bne.n	800bd2e <__libc_init_array+0x2e>
 800bd22:	bd70      	pop	{r4, r5, r6, pc}
 800bd24:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd28:	4798      	blx	r3
 800bd2a:	3601      	adds	r6, #1
 800bd2c:	e7ee      	b.n	800bd0c <__libc_init_array+0xc>
 800bd2e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd32:	4798      	blx	r3
 800bd34:	3601      	adds	r6, #1
 800bd36:	e7f2      	b.n	800bd1e <__libc_init_array+0x1e>
 800bd38:	0800f5d0 	.word	0x0800f5d0
 800bd3c:	0800f5d0 	.word	0x0800f5d0
 800bd40:	0800f5d0 	.word	0x0800f5d0
 800bd44:	0800f5d4 	.word	0x0800f5d4

0800bd48 <__retarget_lock_init_recursive>:
 800bd48:	4770      	bx	lr

0800bd4a <__retarget_lock_acquire_recursive>:
 800bd4a:	4770      	bx	lr

0800bd4c <__retarget_lock_release_recursive>:
 800bd4c:	4770      	bx	lr

0800bd4e <memcpy>:
 800bd4e:	440a      	add	r2, r1
 800bd50:	4291      	cmp	r1, r2
 800bd52:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd56:	d100      	bne.n	800bd5a <memcpy+0xc>
 800bd58:	4770      	bx	lr
 800bd5a:	b510      	push	{r4, lr}
 800bd5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd60:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd64:	4291      	cmp	r1, r2
 800bd66:	d1f9      	bne.n	800bd5c <memcpy+0xe>
 800bd68:	bd10      	pop	{r4, pc}

0800bd6a <quorem>:
 800bd6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd6e:	6903      	ldr	r3, [r0, #16]
 800bd70:	690c      	ldr	r4, [r1, #16]
 800bd72:	42a3      	cmp	r3, r4
 800bd74:	4607      	mov	r7, r0
 800bd76:	db7e      	blt.n	800be76 <quorem+0x10c>
 800bd78:	3c01      	subs	r4, #1
 800bd7a:	f101 0814 	add.w	r8, r1, #20
 800bd7e:	00a3      	lsls	r3, r4, #2
 800bd80:	f100 0514 	add.w	r5, r0, #20
 800bd84:	9300      	str	r3, [sp, #0]
 800bd86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bd8a:	9301      	str	r3, [sp, #4]
 800bd8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bd90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd94:	3301      	adds	r3, #1
 800bd96:	429a      	cmp	r2, r3
 800bd98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bd9c:	fbb2 f6f3 	udiv	r6, r2, r3
 800bda0:	d32e      	bcc.n	800be00 <quorem+0x96>
 800bda2:	f04f 0a00 	mov.w	sl, #0
 800bda6:	46c4      	mov	ip, r8
 800bda8:	46ae      	mov	lr, r5
 800bdaa:	46d3      	mov	fp, sl
 800bdac:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bdb0:	b298      	uxth	r0, r3
 800bdb2:	fb06 a000 	mla	r0, r6, r0, sl
 800bdb6:	0c02      	lsrs	r2, r0, #16
 800bdb8:	0c1b      	lsrs	r3, r3, #16
 800bdba:	fb06 2303 	mla	r3, r6, r3, r2
 800bdbe:	f8de 2000 	ldr.w	r2, [lr]
 800bdc2:	b280      	uxth	r0, r0
 800bdc4:	b292      	uxth	r2, r2
 800bdc6:	1a12      	subs	r2, r2, r0
 800bdc8:	445a      	add	r2, fp
 800bdca:	f8de 0000 	ldr.w	r0, [lr]
 800bdce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bdd2:	b29b      	uxth	r3, r3
 800bdd4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bdd8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bddc:	b292      	uxth	r2, r2
 800bdde:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bde2:	45e1      	cmp	r9, ip
 800bde4:	f84e 2b04 	str.w	r2, [lr], #4
 800bde8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bdec:	d2de      	bcs.n	800bdac <quorem+0x42>
 800bdee:	9b00      	ldr	r3, [sp, #0]
 800bdf0:	58eb      	ldr	r3, [r5, r3]
 800bdf2:	b92b      	cbnz	r3, 800be00 <quorem+0x96>
 800bdf4:	9b01      	ldr	r3, [sp, #4]
 800bdf6:	3b04      	subs	r3, #4
 800bdf8:	429d      	cmp	r5, r3
 800bdfa:	461a      	mov	r2, r3
 800bdfc:	d32f      	bcc.n	800be5e <quorem+0xf4>
 800bdfe:	613c      	str	r4, [r7, #16]
 800be00:	4638      	mov	r0, r7
 800be02:	f001 f97b 	bl	800d0fc <__mcmp>
 800be06:	2800      	cmp	r0, #0
 800be08:	db25      	blt.n	800be56 <quorem+0xec>
 800be0a:	4629      	mov	r1, r5
 800be0c:	2000      	movs	r0, #0
 800be0e:	f858 2b04 	ldr.w	r2, [r8], #4
 800be12:	f8d1 c000 	ldr.w	ip, [r1]
 800be16:	fa1f fe82 	uxth.w	lr, r2
 800be1a:	fa1f f38c 	uxth.w	r3, ip
 800be1e:	eba3 030e 	sub.w	r3, r3, lr
 800be22:	4403      	add	r3, r0
 800be24:	0c12      	lsrs	r2, r2, #16
 800be26:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800be2a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800be2e:	b29b      	uxth	r3, r3
 800be30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be34:	45c1      	cmp	r9, r8
 800be36:	f841 3b04 	str.w	r3, [r1], #4
 800be3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800be3e:	d2e6      	bcs.n	800be0e <quorem+0xa4>
 800be40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be48:	b922      	cbnz	r2, 800be54 <quorem+0xea>
 800be4a:	3b04      	subs	r3, #4
 800be4c:	429d      	cmp	r5, r3
 800be4e:	461a      	mov	r2, r3
 800be50:	d30b      	bcc.n	800be6a <quorem+0x100>
 800be52:	613c      	str	r4, [r7, #16]
 800be54:	3601      	adds	r6, #1
 800be56:	4630      	mov	r0, r6
 800be58:	b003      	add	sp, #12
 800be5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be5e:	6812      	ldr	r2, [r2, #0]
 800be60:	3b04      	subs	r3, #4
 800be62:	2a00      	cmp	r2, #0
 800be64:	d1cb      	bne.n	800bdfe <quorem+0x94>
 800be66:	3c01      	subs	r4, #1
 800be68:	e7c6      	b.n	800bdf8 <quorem+0x8e>
 800be6a:	6812      	ldr	r2, [r2, #0]
 800be6c:	3b04      	subs	r3, #4
 800be6e:	2a00      	cmp	r2, #0
 800be70:	d1ef      	bne.n	800be52 <quorem+0xe8>
 800be72:	3c01      	subs	r4, #1
 800be74:	e7ea      	b.n	800be4c <quorem+0xe2>
 800be76:	2000      	movs	r0, #0
 800be78:	e7ee      	b.n	800be58 <quorem+0xee>
 800be7a:	0000      	movs	r0, r0
 800be7c:	0000      	movs	r0, r0
	...

0800be80 <_dtoa_r>:
 800be80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be84:	69c7      	ldr	r7, [r0, #28]
 800be86:	b099      	sub	sp, #100	@ 0x64
 800be88:	ed8d 0b02 	vstr	d0, [sp, #8]
 800be8c:	ec55 4b10 	vmov	r4, r5, d0
 800be90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800be92:	9109      	str	r1, [sp, #36]	@ 0x24
 800be94:	4683      	mov	fp, r0
 800be96:	920e      	str	r2, [sp, #56]	@ 0x38
 800be98:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be9a:	b97f      	cbnz	r7, 800bebc <_dtoa_r+0x3c>
 800be9c:	2010      	movs	r0, #16
 800be9e:	f000 fdfd 	bl	800ca9c <malloc>
 800bea2:	4602      	mov	r2, r0
 800bea4:	f8cb 001c 	str.w	r0, [fp, #28]
 800bea8:	b920      	cbnz	r0, 800beb4 <_dtoa_r+0x34>
 800beaa:	4ba7      	ldr	r3, [pc, #668]	@ (800c148 <_dtoa_r+0x2c8>)
 800beac:	21ef      	movs	r1, #239	@ 0xef
 800beae:	48a7      	ldr	r0, [pc, #668]	@ (800c14c <_dtoa_r+0x2cc>)
 800beb0:	f001 fc5a 	bl	800d768 <__assert_func>
 800beb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800beb8:	6007      	str	r7, [r0, #0]
 800beba:	60c7      	str	r7, [r0, #12]
 800bebc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bec0:	6819      	ldr	r1, [r3, #0]
 800bec2:	b159      	cbz	r1, 800bedc <_dtoa_r+0x5c>
 800bec4:	685a      	ldr	r2, [r3, #4]
 800bec6:	604a      	str	r2, [r1, #4]
 800bec8:	2301      	movs	r3, #1
 800beca:	4093      	lsls	r3, r2
 800becc:	608b      	str	r3, [r1, #8]
 800bece:	4658      	mov	r0, fp
 800bed0:	f000 feda 	bl	800cc88 <_Bfree>
 800bed4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bed8:	2200      	movs	r2, #0
 800beda:	601a      	str	r2, [r3, #0]
 800bedc:	1e2b      	subs	r3, r5, #0
 800bede:	bfb9      	ittee	lt
 800bee0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bee4:	9303      	strlt	r3, [sp, #12]
 800bee6:	2300      	movge	r3, #0
 800bee8:	6033      	strge	r3, [r6, #0]
 800beea:	9f03      	ldr	r7, [sp, #12]
 800beec:	4b98      	ldr	r3, [pc, #608]	@ (800c150 <_dtoa_r+0x2d0>)
 800beee:	bfbc      	itt	lt
 800bef0:	2201      	movlt	r2, #1
 800bef2:	6032      	strlt	r2, [r6, #0]
 800bef4:	43bb      	bics	r3, r7
 800bef6:	d112      	bne.n	800bf1e <_dtoa_r+0x9e>
 800bef8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800befa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800befe:	6013      	str	r3, [r2, #0]
 800bf00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bf04:	4323      	orrs	r3, r4
 800bf06:	f000 854d 	beq.w	800c9a4 <_dtoa_r+0xb24>
 800bf0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bf0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c164 <_dtoa_r+0x2e4>
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	f000 854f 	beq.w	800c9b4 <_dtoa_r+0xb34>
 800bf16:	f10a 0303 	add.w	r3, sl, #3
 800bf1a:	f000 bd49 	b.w	800c9b0 <_dtoa_r+0xb30>
 800bf1e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bf22:	2200      	movs	r2, #0
 800bf24:	ec51 0b17 	vmov	r0, r1, d7
 800bf28:	2300      	movs	r3, #0
 800bf2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800bf2e:	f7f4 fe23 	bl	8000b78 <__aeabi_dcmpeq>
 800bf32:	4680      	mov	r8, r0
 800bf34:	b158      	cbz	r0, 800bf4e <_dtoa_r+0xce>
 800bf36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bf38:	2301      	movs	r3, #1
 800bf3a:	6013      	str	r3, [r2, #0]
 800bf3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bf3e:	b113      	cbz	r3, 800bf46 <_dtoa_r+0xc6>
 800bf40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bf42:	4b84      	ldr	r3, [pc, #528]	@ (800c154 <_dtoa_r+0x2d4>)
 800bf44:	6013      	str	r3, [r2, #0]
 800bf46:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c168 <_dtoa_r+0x2e8>
 800bf4a:	f000 bd33 	b.w	800c9b4 <_dtoa_r+0xb34>
 800bf4e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bf52:	aa16      	add	r2, sp, #88	@ 0x58
 800bf54:	a917      	add	r1, sp, #92	@ 0x5c
 800bf56:	4658      	mov	r0, fp
 800bf58:	f001 f980 	bl	800d25c <__d2b>
 800bf5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bf60:	4681      	mov	r9, r0
 800bf62:	2e00      	cmp	r6, #0
 800bf64:	d077      	beq.n	800c056 <_dtoa_r+0x1d6>
 800bf66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf68:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800bf6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bf74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bf78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bf7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bf80:	4619      	mov	r1, r3
 800bf82:	2200      	movs	r2, #0
 800bf84:	4b74      	ldr	r3, [pc, #464]	@ (800c158 <_dtoa_r+0x2d8>)
 800bf86:	f7f4 f9d7 	bl	8000338 <__aeabi_dsub>
 800bf8a:	a369      	add	r3, pc, #420	@ (adr r3, 800c130 <_dtoa_r+0x2b0>)
 800bf8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf90:	f7f4 fb8a 	bl	80006a8 <__aeabi_dmul>
 800bf94:	a368      	add	r3, pc, #416	@ (adr r3, 800c138 <_dtoa_r+0x2b8>)
 800bf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9a:	f7f4 f9cf 	bl	800033c <__adddf3>
 800bf9e:	4604      	mov	r4, r0
 800bfa0:	4630      	mov	r0, r6
 800bfa2:	460d      	mov	r5, r1
 800bfa4:	f7f4 fb16 	bl	80005d4 <__aeabi_i2d>
 800bfa8:	a365      	add	r3, pc, #404	@ (adr r3, 800c140 <_dtoa_r+0x2c0>)
 800bfaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfae:	f7f4 fb7b 	bl	80006a8 <__aeabi_dmul>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	4620      	mov	r0, r4
 800bfb8:	4629      	mov	r1, r5
 800bfba:	f7f4 f9bf 	bl	800033c <__adddf3>
 800bfbe:	4604      	mov	r4, r0
 800bfc0:	460d      	mov	r5, r1
 800bfc2:	f7f4 fe21 	bl	8000c08 <__aeabi_d2iz>
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	4607      	mov	r7, r0
 800bfca:	2300      	movs	r3, #0
 800bfcc:	4620      	mov	r0, r4
 800bfce:	4629      	mov	r1, r5
 800bfd0:	f7f4 fddc 	bl	8000b8c <__aeabi_dcmplt>
 800bfd4:	b140      	cbz	r0, 800bfe8 <_dtoa_r+0x168>
 800bfd6:	4638      	mov	r0, r7
 800bfd8:	f7f4 fafc 	bl	80005d4 <__aeabi_i2d>
 800bfdc:	4622      	mov	r2, r4
 800bfde:	462b      	mov	r3, r5
 800bfe0:	f7f4 fdca 	bl	8000b78 <__aeabi_dcmpeq>
 800bfe4:	b900      	cbnz	r0, 800bfe8 <_dtoa_r+0x168>
 800bfe6:	3f01      	subs	r7, #1
 800bfe8:	2f16      	cmp	r7, #22
 800bfea:	d851      	bhi.n	800c090 <_dtoa_r+0x210>
 800bfec:	4b5b      	ldr	r3, [pc, #364]	@ (800c15c <_dtoa_r+0x2dc>)
 800bfee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bffa:	f7f4 fdc7 	bl	8000b8c <__aeabi_dcmplt>
 800bffe:	2800      	cmp	r0, #0
 800c000:	d048      	beq.n	800c094 <_dtoa_r+0x214>
 800c002:	3f01      	subs	r7, #1
 800c004:	2300      	movs	r3, #0
 800c006:	9312      	str	r3, [sp, #72]	@ 0x48
 800c008:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c00a:	1b9b      	subs	r3, r3, r6
 800c00c:	1e5a      	subs	r2, r3, #1
 800c00e:	bf44      	itt	mi
 800c010:	f1c3 0801 	rsbmi	r8, r3, #1
 800c014:	2300      	movmi	r3, #0
 800c016:	9208      	str	r2, [sp, #32]
 800c018:	bf54      	ite	pl
 800c01a:	f04f 0800 	movpl.w	r8, #0
 800c01e:	9308      	strmi	r3, [sp, #32]
 800c020:	2f00      	cmp	r7, #0
 800c022:	db39      	blt.n	800c098 <_dtoa_r+0x218>
 800c024:	9b08      	ldr	r3, [sp, #32]
 800c026:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c028:	443b      	add	r3, r7
 800c02a:	9308      	str	r3, [sp, #32]
 800c02c:	2300      	movs	r3, #0
 800c02e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c032:	2b09      	cmp	r3, #9
 800c034:	d864      	bhi.n	800c100 <_dtoa_r+0x280>
 800c036:	2b05      	cmp	r3, #5
 800c038:	bfc4      	itt	gt
 800c03a:	3b04      	subgt	r3, #4
 800c03c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c03e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c040:	f1a3 0302 	sub.w	r3, r3, #2
 800c044:	bfcc      	ite	gt
 800c046:	2400      	movgt	r4, #0
 800c048:	2401      	movle	r4, #1
 800c04a:	2b03      	cmp	r3, #3
 800c04c:	d863      	bhi.n	800c116 <_dtoa_r+0x296>
 800c04e:	e8df f003 	tbb	[pc, r3]
 800c052:	372a      	.short	0x372a
 800c054:	5535      	.short	0x5535
 800c056:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c05a:	441e      	add	r6, r3
 800c05c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c060:	2b20      	cmp	r3, #32
 800c062:	bfc1      	itttt	gt
 800c064:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c068:	409f      	lslgt	r7, r3
 800c06a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c06e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c072:	bfd6      	itet	le
 800c074:	f1c3 0320 	rsble	r3, r3, #32
 800c078:	ea47 0003 	orrgt.w	r0, r7, r3
 800c07c:	fa04 f003 	lslle.w	r0, r4, r3
 800c080:	f7f4 fa98 	bl	80005b4 <__aeabi_ui2d>
 800c084:	2201      	movs	r2, #1
 800c086:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c08a:	3e01      	subs	r6, #1
 800c08c:	9214      	str	r2, [sp, #80]	@ 0x50
 800c08e:	e777      	b.n	800bf80 <_dtoa_r+0x100>
 800c090:	2301      	movs	r3, #1
 800c092:	e7b8      	b.n	800c006 <_dtoa_r+0x186>
 800c094:	9012      	str	r0, [sp, #72]	@ 0x48
 800c096:	e7b7      	b.n	800c008 <_dtoa_r+0x188>
 800c098:	427b      	negs	r3, r7
 800c09a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c09c:	2300      	movs	r3, #0
 800c09e:	eba8 0807 	sub.w	r8, r8, r7
 800c0a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c0a4:	e7c4      	b.n	800c030 <_dtoa_r+0x1b0>
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c0aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	dc35      	bgt.n	800c11c <_dtoa_r+0x29c>
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	9300      	str	r3, [sp, #0]
 800c0b4:	9307      	str	r3, [sp, #28]
 800c0b6:	461a      	mov	r2, r3
 800c0b8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c0ba:	e00b      	b.n	800c0d4 <_dtoa_r+0x254>
 800c0bc:	2301      	movs	r3, #1
 800c0be:	e7f3      	b.n	800c0a8 <_dtoa_r+0x228>
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c0c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0c6:	18fb      	adds	r3, r7, r3
 800c0c8:	9300      	str	r3, [sp, #0]
 800c0ca:	3301      	adds	r3, #1
 800c0cc:	2b01      	cmp	r3, #1
 800c0ce:	9307      	str	r3, [sp, #28]
 800c0d0:	bfb8      	it	lt
 800c0d2:	2301      	movlt	r3, #1
 800c0d4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c0d8:	2100      	movs	r1, #0
 800c0da:	2204      	movs	r2, #4
 800c0dc:	f102 0514 	add.w	r5, r2, #20
 800c0e0:	429d      	cmp	r5, r3
 800c0e2:	d91f      	bls.n	800c124 <_dtoa_r+0x2a4>
 800c0e4:	6041      	str	r1, [r0, #4]
 800c0e6:	4658      	mov	r0, fp
 800c0e8:	f000 fd8e 	bl	800cc08 <_Balloc>
 800c0ec:	4682      	mov	sl, r0
 800c0ee:	2800      	cmp	r0, #0
 800c0f0:	d13c      	bne.n	800c16c <_dtoa_r+0x2ec>
 800c0f2:	4b1b      	ldr	r3, [pc, #108]	@ (800c160 <_dtoa_r+0x2e0>)
 800c0f4:	4602      	mov	r2, r0
 800c0f6:	f240 11af 	movw	r1, #431	@ 0x1af
 800c0fa:	e6d8      	b.n	800beae <_dtoa_r+0x2e>
 800c0fc:	2301      	movs	r3, #1
 800c0fe:	e7e0      	b.n	800c0c2 <_dtoa_r+0x242>
 800c100:	2401      	movs	r4, #1
 800c102:	2300      	movs	r3, #0
 800c104:	9309      	str	r3, [sp, #36]	@ 0x24
 800c106:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c108:	f04f 33ff 	mov.w	r3, #4294967295
 800c10c:	9300      	str	r3, [sp, #0]
 800c10e:	9307      	str	r3, [sp, #28]
 800c110:	2200      	movs	r2, #0
 800c112:	2312      	movs	r3, #18
 800c114:	e7d0      	b.n	800c0b8 <_dtoa_r+0x238>
 800c116:	2301      	movs	r3, #1
 800c118:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c11a:	e7f5      	b.n	800c108 <_dtoa_r+0x288>
 800c11c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c11e:	9300      	str	r3, [sp, #0]
 800c120:	9307      	str	r3, [sp, #28]
 800c122:	e7d7      	b.n	800c0d4 <_dtoa_r+0x254>
 800c124:	3101      	adds	r1, #1
 800c126:	0052      	lsls	r2, r2, #1
 800c128:	e7d8      	b.n	800c0dc <_dtoa_r+0x25c>
 800c12a:	bf00      	nop
 800c12c:	f3af 8000 	nop.w
 800c130:	636f4361 	.word	0x636f4361
 800c134:	3fd287a7 	.word	0x3fd287a7
 800c138:	8b60c8b3 	.word	0x8b60c8b3
 800c13c:	3fc68a28 	.word	0x3fc68a28
 800c140:	509f79fb 	.word	0x509f79fb
 800c144:	3fd34413 	.word	0x3fd34413
 800c148:	0800f26b 	.word	0x0800f26b
 800c14c:	0800f282 	.word	0x0800f282
 800c150:	7ff00000 	.word	0x7ff00000
 800c154:	0800f23b 	.word	0x0800f23b
 800c158:	3ff80000 	.word	0x3ff80000
 800c15c:	0800f378 	.word	0x0800f378
 800c160:	0800f2da 	.word	0x0800f2da
 800c164:	0800f267 	.word	0x0800f267
 800c168:	0800f23a 	.word	0x0800f23a
 800c16c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c170:	6018      	str	r0, [r3, #0]
 800c172:	9b07      	ldr	r3, [sp, #28]
 800c174:	2b0e      	cmp	r3, #14
 800c176:	f200 80a4 	bhi.w	800c2c2 <_dtoa_r+0x442>
 800c17a:	2c00      	cmp	r4, #0
 800c17c:	f000 80a1 	beq.w	800c2c2 <_dtoa_r+0x442>
 800c180:	2f00      	cmp	r7, #0
 800c182:	dd33      	ble.n	800c1ec <_dtoa_r+0x36c>
 800c184:	4bad      	ldr	r3, [pc, #692]	@ (800c43c <_dtoa_r+0x5bc>)
 800c186:	f007 020f 	and.w	r2, r7, #15
 800c18a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c18e:	ed93 7b00 	vldr	d7, [r3]
 800c192:	05f8      	lsls	r0, r7, #23
 800c194:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c198:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c19c:	d516      	bpl.n	800c1cc <_dtoa_r+0x34c>
 800c19e:	4ba8      	ldr	r3, [pc, #672]	@ (800c440 <_dtoa_r+0x5c0>)
 800c1a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c1a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c1a8:	f7f4 fba8 	bl	80008fc <__aeabi_ddiv>
 800c1ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1b0:	f004 040f 	and.w	r4, r4, #15
 800c1b4:	2603      	movs	r6, #3
 800c1b6:	4da2      	ldr	r5, [pc, #648]	@ (800c440 <_dtoa_r+0x5c0>)
 800c1b8:	b954      	cbnz	r4, 800c1d0 <_dtoa_r+0x350>
 800c1ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1c2:	f7f4 fb9b 	bl	80008fc <__aeabi_ddiv>
 800c1c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1ca:	e028      	b.n	800c21e <_dtoa_r+0x39e>
 800c1cc:	2602      	movs	r6, #2
 800c1ce:	e7f2      	b.n	800c1b6 <_dtoa_r+0x336>
 800c1d0:	07e1      	lsls	r1, r4, #31
 800c1d2:	d508      	bpl.n	800c1e6 <_dtoa_r+0x366>
 800c1d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c1dc:	f7f4 fa64 	bl	80006a8 <__aeabi_dmul>
 800c1e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1e4:	3601      	adds	r6, #1
 800c1e6:	1064      	asrs	r4, r4, #1
 800c1e8:	3508      	adds	r5, #8
 800c1ea:	e7e5      	b.n	800c1b8 <_dtoa_r+0x338>
 800c1ec:	f000 80d2 	beq.w	800c394 <_dtoa_r+0x514>
 800c1f0:	427c      	negs	r4, r7
 800c1f2:	4b92      	ldr	r3, [pc, #584]	@ (800c43c <_dtoa_r+0x5bc>)
 800c1f4:	4d92      	ldr	r5, [pc, #584]	@ (800c440 <_dtoa_r+0x5c0>)
 800c1f6:	f004 020f 	and.w	r2, r4, #15
 800c1fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c202:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c206:	f7f4 fa4f 	bl	80006a8 <__aeabi_dmul>
 800c20a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c20e:	1124      	asrs	r4, r4, #4
 800c210:	2300      	movs	r3, #0
 800c212:	2602      	movs	r6, #2
 800c214:	2c00      	cmp	r4, #0
 800c216:	f040 80b2 	bne.w	800c37e <_dtoa_r+0x4fe>
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d1d3      	bne.n	800c1c6 <_dtoa_r+0x346>
 800c21e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c220:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c224:	2b00      	cmp	r3, #0
 800c226:	f000 80b7 	beq.w	800c398 <_dtoa_r+0x518>
 800c22a:	4b86      	ldr	r3, [pc, #536]	@ (800c444 <_dtoa_r+0x5c4>)
 800c22c:	2200      	movs	r2, #0
 800c22e:	4620      	mov	r0, r4
 800c230:	4629      	mov	r1, r5
 800c232:	f7f4 fcab 	bl	8000b8c <__aeabi_dcmplt>
 800c236:	2800      	cmp	r0, #0
 800c238:	f000 80ae 	beq.w	800c398 <_dtoa_r+0x518>
 800c23c:	9b07      	ldr	r3, [sp, #28]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	f000 80aa 	beq.w	800c398 <_dtoa_r+0x518>
 800c244:	9b00      	ldr	r3, [sp, #0]
 800c246:	2b00      	cmp	r3, #0
 800c248:	dd37      	ble.n	800c2ba <_dtoa_r+0x43a>
 800c24a:	1e7b      	subs	r3, r7, #1
 800c24c:	9304      	str	r3, [sp, #16]
 800c24e:	4620      	mov	r0, r4
 800c250:	4b7d      	ldr	r3, [pc, #500]	@ (800c448 <_dtoa_r+0x5c8>)
 800c252:	2200      	movs	r2, #0
 800c254:	4629      	mov	r1, r5
 800c256:	f7f4 fa27 	bl	80006a8 <__aeabi_dmul>
 800c25a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c25e:	9c00      	ldr	r4, [sp, #0]
 800c260:	3601      	adds	r6, #1
 800c262:	4630      	mov	r0, r6
 800c264:	f7f4 f9b6 	bl	80005d4 <__aeabi_i2d>
 800c268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c26c:	f7f4 fa1c 	bl	80006a8 <__aeabi_dmul>
 800c270:	4b76      	ldr	r3, [pc, #472]	@ (800c44c <_dtoa_r+0x5cc>)
 800c272:	2200      	movs	r2, #0
 800c274:	f7f4 f862 	bl	800033c <__adddf3>
 800c278:	4605      	mov	r5, r0
 800c27a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c27e:	2c00      	cmp	r4, #0
 800c280:	f040 808d 	bne.w	800c39e <_dtoa_r+0x51e>
 800c284:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c288:	4b71      	ldr	r3, [pc, #452]	@ (800c450 <_dtoa_r+0x5d0>)
 800c28a:	2200      	movs	r2, #0
 800c28c:	f7f4 f854 	bl	8000338 <__aeabi_dsub>
 800c290:	4602      	mov	r2, r0
 800c292:	460b      	mov	r3, r1
 800c294:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c298:	462a      	mov	r2, r5
 800c29a:	4633      	mov	r3, r6
 800c29c:	f7f4 fc94 	bl	8000bc8 <__aeabi_dcmpgt>
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	f040 828b 	bne.w	800c7bc <_dtoa_r+0x93c>
 800c2a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2aa:	462a      	mov	r2, r5
 800c2ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c2b0:	f7f4 fc6c 	bl	8000b8c <__aeabi_dcmplt>
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	f040 8128 	bne.w	800c50a <_dtoa_r+0x68a>
 800c2ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c2be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c2c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	f2c0 815a 	blt.w	800c57e <_dtoa_r+0x6fe>
 800c2ca:	2f0e      	cmp	r7, #14
 800c2cc:	f300 8157 	bgt.w	800c57e <_dtoa_r+0x6fe>
 800c2d0:	4b5a      	ldr	r3, [pc, #360]	@ (800c43c <_dtoa_r+0x5bc>)
 800c2d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c2d6:	ed93 7b00 	vldr	d7, [r3]
 800c2da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	ed8d 7b00 	vstr	d7, [sp]
 800c2e2:	da03      	bge.n	800c2ec <_dtoa_r+0x46c>
 800c2e4:	9b07      	ldr	r3, [sp, #28]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	f340 8101 	ble.w	800c4ee <_dtoa_r+0x66e>
 800c2ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c2f0:	4656      	mov	r6, sl
 800c2f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	f7f4 faff 	bl	80008fc <__aeabi_ddiv>
 800c2fe:	f7f4 fc83 	bl	8000c08 <__aeabi_d2iz>
 800c302:	4680      	mov	r8, r0
 800c304:	f7f4 f966 	bl	80005d4 <__aeabi_i2d>
 800c308:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c30c:	f7f4 f9cc 	bl	80006a8 <__aeabi_dmul>
 800c310:	4602      	mov	r2, r0
 800c312:	460b      	mov	r3, r1
 800c314:	4620      	mov	r0, r4
 800c316:	4629      	mov	r1, r5
 800c318:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c31c:	f7f4 f80c 	bl	8000338 <__aeabi_dsub>
 800c320:	f806 4b01 	strb.w	r4, [r6], #1
 800c324:	9d07      	ldr	r5, [sp, #28]
 800c326:	eba6 040a 	sub.w	r4, r6, sl
 800c32a:	42a5      	cmp	r5, r4
 800c32c:	4602      	mov	r2, r0
 800c32e:	460b      	mov	r3, r1
 800c330:	f040 8117 	bne.w	800c562 <_dtoa_r+0x6e2>
 800c334:	f7f4 f802 	bl	800033c <__adddf3>
 800c338:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c33c:	4604      	mov	r4, r0
 800c33e:	460d      	mov	r5, r1
 800c340:	f7f4 fc42 	bl	8000bc8 <__aeabi_dcmpgt>
 800c344:	2800      	cmp	r0, #0
 800c346:	f040 80f9 	bne.w	800c53c <_dtoa_r+0x6bc>
 800c34a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c34e:	4620      	mov	r0, r4
 800c350:	4629      	mov	r1, r5
 800c352:	f7f4 fc11 	bl	8000b78 <__aeabi_dcmpeq>
 800c356:	b118      	cbz	r0, 800c360 <_dtoa_r+0x4e0>
 800c358:	f018 0f01 	tst.w	r8, #1
 800c35c:	f040 80ee 	bne.w	800c53c <_dtoa_r+0x6bc>
 800c360:	4649      	mov	r1, r9
 800c362:	4658      	mov	r0, fp
 800c364:	f000 fc90 	bl	800cc88 <_Bfree>
 800c368:	2300      	movs	r3, #0
 800c36a:	7033      	strb	r3, [r6, #0]
 800c36c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c36e:	3701      	adds	r7, #1
 800c370:	601f      	str	r7, [r3, #0]
 800c372:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c374:	2b00      	cmp	r3, #0
 800c376:	f000 831d 	beq.w	800c9b4 <_dtoa_r+0xb34>
 800c37a:	601e      	str	r6, [r3, #0]
 800c37c:	e31a      	b.n	800c9b4 <_dtoa_r+0xb34>
 800c37e:	07e2      	lsls	r2, r4, #31
 800c380:	d505      	bpl.n	800c38e <_dtoa_r+0x50e>
 800c382:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c386:	f7f4 f98f 	bl	80006a8 <__aeabi_dmul>
 800c38a:	3601      	adds	r6, #1
 800c38c:	2301      	movs	r3, #1
 800c38e:	1064      	asrs	r4, r4, #1
 800c390:	3508      	adds	r5, #8
 800c392:	e73f      	b.n	800c214 <_dtoa_r+0x394>
 800c394:	2602      	movs	r6, #2
 800c396:	e742      	b.n	800c21e <_dtoa_r+0x39e>
 800c398:	9c07      	ldr	r4, [sp, #28]
 800c39a:	9704      	str	r7, [sp, #16]
 800c39c:	e761      	b.n	800c262 <_dtoa_r+0x3e2>
 800c39e:	4b27      	ldr	r3, [pc, #156]	@ (800c43c <_dtoa_r+0x5bc>)
 800c3a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c3a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c3aa:	4454      	add	r4, sl
 800c3ac:	2900      	cmp	r1, #0
 800c3ae:	d053      	beq.n	800c458 <_dtoa_r+0x5d8>
 800c3b0:	4928      	ldr	r1, [pc, #160]	@ (800c454 <_dtoa_r+0x5d4>)
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	f7f4 faa2 	bl	80008fc <__aeabi_ddiv>
 800c3b8:	4633      	mov	r3, r6
 800c3ba:	462a      	mov	r2, r5
 800c3bc:	f7f3 ffbc 	bl	8000338 <__aeabi_dsub>
 800c3c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c3c4:	4656      	mov	r6, sl
 800c3c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3ca:	f7f4 fc1d 	bl	8000c08 <__aeabi_d2iz>
 800c3ce:	4605      	mov	r5, r0
 800c3d0:	f7f4 f900 	bl	80005d4 <__aeabi_i2d>
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	460b      	mov	r3, r1
 800c3d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3dc:	f7f3 ffac 	bl	8000338 <__aeabi_dsub>
 800c3e0:	3530      	adds	r5, #48	@ 0x30
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	460b      	mov	r3, r1
 800c3e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c3ea:	f806 5b01 	strb.w	r5, [r6], #1
 800c3ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c3f2:	f7f4 fbcb 	bl	8000b8c <__aeabi_dcmplt>
 800c3f6:	2800      	cmp	r0, #0
 800c3f8:	d171      	bne.n	800c4de <_dtoa_r+0x65e>
 800c3fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3fe:	4911      	ldr	r1, [pc, #68]	@ (800c444 <_dtoa_r+0x5c4>)
 800c400:	2000      	movs	r0, #0
 800c402:	f7f3 ff99 	bl	8000338 <__aeabi_dsub>
 800c406:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c40a:	f7f4 fbbf 	bl	8000b8c <__aeabi_dcmplt>
 800c40e:	2800      	cmp	r0, #0
 800c410:	f040 8095 	bne.w	800c53e <_dtoa_r+0x6be>
 800c414:	42a6      	cmp	r6, r4
 800c416:	f43f af50 	beq.w	800c2ba <_dtoa_r+0x43a>
 800c41a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c41e:	4b0a      	ldr	r3, [pc, #40]	@ (800c448 <_dtoa_r+0x5c8>)
 800c420:	2200      	movs	r2, #0
 800c422:	f7f4 f941 	bl	80006a8 <__aeabi_dmul>
 800c426:	4b08      	ldr	r3, [pc, #32]	@ (800c448 <_dtoa_r+0x5c8>)
 800c428:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c42c:	2200      	movs	r2, #0
 800c42e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c432:	f7f4 f939 	bl	80006a8 <__aeabi_dmul>
 800c436:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c43a:	e7c4      	b.n	800c3c6 <_dtoa_r+0x546>
 800c43c:	0800f378 	.word	0x0800f378
 800c440:	0800f350 	.word	0x0800f350
 800c444:	3ff00000 	.word	0x3ff00000
 800c448:	40240000 	.word	0x40240000
 800c44c:	401c0000 	.word	0x401c0000
 800c450:	40140000 	.word	0x40140000
 800c454:	3fe00000 	.word	0x3fe00000
 800c458:	4631      	mov	r1, r6
 800c45a:	4628      	mov	r0, r5
 800c45c:	f7f4 f924 	bl	80006a8 <__aeabi_dmul>
 800c460:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c464:	9415      	str	r4, [sp, #84]	@ 0x54
 800c466:	4656      	mov	r6, sl
 800c468:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c46c:	f7f4 fbcc 	bl	8000c08 <__aeabi_d2iz>
 800c470:	4605      	mov	r5, r0
 800c472:	f7f4 f8af 	bl	80005d4 <__aeabi_i2d>
 800c476:	4602      	mov	r2, r0
 800c478:	460b      	mov	r3, r1
 800c47a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c47e:	f7f3 ff5b 	bl	8000338 <__aeabi_dsub>
 800c482:	3530      	adds	r5, #48	@ 0x30
 800c484:	f806 5b01 	strb.w	r5, [r6], #1
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	42a6      	cmp	r6, r4
 800c48e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c492:	f04f 0200 	mov.w	r2, #0
 800c496:	d124      	bne.n	800c4e2 <_dtoa_r+0x662>
 800c498:	4bac      	ldr	r3, [pc, #688]	@ (800c74c <_dtoa_r+0x8cc>)
 800c49a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c49e:	f7f3 ff4d 	bl	800033c <__adddf3>
 800c4a2:	4602      	mov	r2, r0
 800c4a4:	460b      	mov	r3, r1
 800c4a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4aa:	f7f4 fb8d 	bl	8000bc8 <__aeabi_dcmpgt>
 800c4ae:	2800      	cmp	r0, #0
 800c4b0:	d145      	bne.n	800c53e <_dtoa_r+0x6be>
 800c4b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c4b6:	49a5      	ldr	r1, [pc, #660]	@ (800c74c <_dtoa_r+0x8cc>)
 800c4b8:	2000      	movs	r0, #0
 800c4ba:	f7f3 ff3d 	bl	8000338 <__aeabi_dsub>
 800c4be:	4602      	mov	r2, r0
 800c4c0:	460b      	mov	r3, r1
 800c4c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4c6:	f7f4 fb61 	bl	8000b8c <__aeabi_dcmplt>
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	f43f aef5 	beq.w	800c2ba <_dtoa_r+0x43a>
 800c4d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c4d2:	1e73      	subs	r3, r6, #1
 800c4d4:	9315      	str	r3, [sp, #84]	@ 0x54
 800c4d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c4da:	2b30      	cmp	r3, #48	@ 0x30
 800c4dc:	d0f8      	beq.n	800c4d0 <_dtoa_r+0x650>
 800c4de:	9f04      	ldr	r7, [sp, #16]
 800c4e0:	e73e      	b.n	800c360 <_dtoa_r+0x4e0>
 800c4e2:	4b9b      	ldr	r3, [pc, #620]	@ (800c750 <_dtoa_r+0x8d0>)
 800c4e4:	f7f4 f8e0 	bl	80006a8 <__aeabi_dmul>
 800c4e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4ec:	e7bc      	b.n	800c468 <_dtoa_r+0x5e8>
 800c4ee:	d10c      	bne.n	800c50a <_dtoa_r+0x68a>
 800c4f0:	4b98      	ldr	r3, [pc, #608]	@ (800c754 <_dtoa_r+0x8d4>)
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c4f8:	f7f4 f8d6 	bl	80006a8 <__aeabi_dmul>
 800c4fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c500:	f7f4 fb58 	bl	8000bb4 <__aeabi_dcmpge>
 800c504:	2800      	cmp	r0, #0
 800c506:	f000 8157 	beq.w	800c7b8 <_dtoa_r+0x938>
 800c50a:	2400      	movs	r4, #0
 800c50c:	4625      	mov	r5, r4
 800c50e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c510:	43db      	mvns	r3, r3
 800c512:	9304      	str	r3, [sp, #16]
 800c514:	4656      	mov	r6, sl
 800c516:	2700      	movs	r7, #0
 800c518:	4621      	mov	r1, r4
 800c51a:	4658      	mov	r0, fp
 800c51c:	f000 fbb4 	bl	800cc88 <_Bfree>
 800c520:	2d00      	cmp	r5, #0
 800c522:	d0dc      	beq.n	800c4de <_dtoa_r+0x65e>
 800c524:	b12f      	cbz	r7, 800c532 <_dtoa_r+0x6b2>
 800c526:	42af      	cmp	r7, r5
 800c528:	d003      	beq.n	800c532 <_dtoa_r+0x6b2>
 800c52a:	4639      	mov	r1, r7
 800c52c:	4658      	mov	r0, fp
 800c52e:	f000 fbab 	bl	800cc88 <_Bfree>
 800c532:	4629      	mov	r1, r5
 800c534:	4658      	mov	r0, fp
 800c536:	f000 fba7 	bl	800cc88 <_Bfree>
 800c53a:	e7d0      	b.n	800c4de <_dtoa_r+0x65e>
 800c53c:	9704      	str	r7, [sp, #16]
 800c53e:	4633      	mov	r3, r6
 800c540:	461e      	mov	r6, r3
 800c542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c546:	2a39      	cmp	r2, #57	@ 0x39
 800c548:	d107      	bne.n	800c55a <_dtoa_r+0x6da>
 800c54a:	459a      	cmp	sl, r3
 800c54c:	d1f8      	bne.n	800c540 <_dtoa_r+0x6c0>
 800c54e:	9a04      	ldr	r2, [sp, #16]
 800c550:	3201      	adds	r2, #1
 800c552:	9204      	str	r2, [sp, #16]
 800c554:	2230      	movs	r2, #48	@ 0x30
 800c556:	f88a 2000 	strb.w	r2, [sl]
 800c55a:	781a      	ldrb	r2, [r3, #0]
 800c55c:	3201      	adds	r2, #1
 800c55e:	701a      	strb	r2, [r3, #0]
 800c560:	e7bd      	b.n	800c4de <_dtoa_r+0x65e>
 800c562:	4b7b      	ldr	r3, [pc, #492]	@ (800c750 <_dtoa_r+0x8d0>)
 800c564:	2200      	movs	r2, #0
 800c566:	f7f4 f89f 	bl	80006a8 <__aeabi_dmul>
 800c56a:	2200      	movs	r2, #0
 800c56c:	2300      	movs	r3, #0
 800c56e:	4604      	mov	r4, r0
 800c570:	460d      	mov	r5, r1
 800c572:	f7f4 fb01 	bl	8000b78 <__aeabi_dcmpeq>
 800c576:	2800      	cmp	r0, #0
 800c578:	f43f aebb 	beq.w	800c2f2 <_dtoa_r+0x472>
 800c57c:	e6f0      	b.n	800c360 <_dtoa_r+0x4e0>
 800c57e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c580:	2a00      	cmp	r2, #0
 800c582:	f000 80db 	beq.w	800c73c <_dtoa_r+0x8bc>
 800c586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c588:	2a01      	cmp	r2, #1
 800c58a:	f300 80bf 	bgt.w	800c70c <_dtoa_r+0x88c>
 800c58e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c590:	2a00      	cmp	r2, #0
 800c592:	f000 80b7 	beq.w	800c704 <_dtoa_r+0x884>
 800c596:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c59a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c59c:	4646      	mov	r6, r8
 800c59e:	9a08      	ldr	r2, [sp, #32]
 800c5a0:	2101      	movs	r1, #1
 800c5a2:	441a      	add	r2, r3
 800c5a4:	4658      	mov	r0, fp
 800c5a6:	4498      	add	r8, r3
 800c5a8:	9208      	str	r2, [sp, #32]
 800c5aa:	f000 fc21 	bl	800cdf0 <__i2b>
 800c5ae:	4605      	mov	r5, r0
 800c5b0:	b15e      	cbz	r6, 800c5ca <_dtoa_r+0x74a>
 800c5b2:	9b08      	ldr	r3, [sp, #32]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	dd08      	ble.n	800c5ca <_dtoa_r+0x74a>
 800c5b8:	42b3      	cmp	r3, r6
 800c5ba:	9a08      	ldr	r2, [sp, #32]
 800c5bc:	bfa8      	it	ge
 800c5be:	4633      	movge	r3, r6
 800c5c0:	eba8 0803 	sub.w	r8, r8, r3
 800c5c4:	1af6      	subs	r6, r6, r3
 800c5c6:	1ad3      	subs	r3, r2, r3
 800c5c8:	9308      	str	r3, [sp, #32]
 800c5ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5cc:	b1f3      	cbz	r3, 800c60c <_dtoa_r+0x78c>
 800c5ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	f000 80b7 	beq.w	800c744 <_dtoa_r+0x8c4>
 800c5d6:	b18c      	cbz	r4, 800c5fc <_dtoa_r+0x77c>
 800c5d8:	4629      	mov	r1, r5
 800c5da:	4622      	mov	r2, r4
 800c5dc:	4658      	mov	r0, fp
 800c5de:	f000 fcc7 	bl	800cf70 <__pow5mult>
 800c5e2:	464a      	mov	r2, r9
 800c5e4:	4601      	mov	r1, r0
 800c5e6:	4605      	mov	r5, r0
 800c5e8:	4658      	mov	r0, fp
 800c5ea:	f000 fc17 	bl	800ce1c <__multiply>
 800c5ee:	4649      	mov	r1, r9
 800c5f0:	9004      	str	r0, [sp, #16]
 800c5f2:	4658      	mov	r0, fp
 800c5f4:	f000 fb48 	bl	800cc88 <_Bfree>
 800c5f8:	9b04      	ldr	r3, [sp, #16]
 800c5fa:	4699      	mov	r9, r3
 800c5fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5fe:	1b1a      	subs	r2, r3, r4
 800c600:	d004      	beq.n	800c60c <_dtoa_r+0x78c>
 800c602:	4649      	mov	r1, r9
 800c604:	4658      	mov	r0, fp
 800c606:	f000 fcb3 	bl	800cf70 <__pow5mult>
 800c60a:	4681      	mov	r9, r0
 800c60c:	2101      	movs	r1, #1
 800c60e:	4658      	mov	r0, fp
 800c610:	f000 fbee 	bl	800cdf0 <__i2b>
 800c614:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c616:	4604      	mov	r4, r0
 800c618:	2b00      	cmp	r3, #0
 800c61a:	f000 81cf 	beq.w	800c9bc <_dtoa_r+0xb3c>
 800c61e:	461a      	mov	r2, r3
 800c620:	4601      	mov	r1, r0
 800c622:	4658      	mov	r0, fp
 800c624:	f000 fca4 	bl	800cf70 <__pow5mult>
 800c628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c62a:	2b01      	cmp	r3, #1
 800c62c:	4604      	mov	r4, r0
 800c62e:	f300 8095 	bgt.w	800c75c <_dtoa_r+0x8dc>
 800c632:	9b02      	ldr	r3, [sp, #8]
 800c634:	2b00      	cmp	r3, #0
 800c636:	f040 8087 	bne.w	800c748 <_dtoa_r+0x8c8>
 800c63a:	9b03      	ldr	r3, [sp, #12]
 800c63c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c640:	2b00      	cmp	r3, #0
 800c642:	f040 8089 	bne.w	800c758 <_dtoa_r+0x8d8>
 800c646:	9b03      	ldr	r3, [sp, #12]
 800c648:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c64c:	0d1b      	lsrs	r3, r3, #20
 800c64e:	051b      	lsls	r3, r3, #20
 800c650:	b12b      	cbz	r3, 800c65e <_dtoa_r+0x7de>
 800c652:	9b08      	ldr	r3, [sp, #32]
 800c654:	3301      	adds	r3, #1
 800c656:	9308      	str	r3, [sp, #32]
 800c658:	f108 0801 	add.w	r8, r8, #1
 800c65c:	2301      	movs	r3, #1
 800c65e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c660:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c662:	2b00      	cmp	r3, #0
 800c664:	f000 81b0 	beq.w	800c9c8 <_dtoa_r+0xb48>
 800c668:	6923      	ldr	r3, [r4, #16]
 800c66a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c66e:	6918      	ldr	r0, [r3, #16]
 800c670:	f000 fb72 	bl	800cd58 <__hi0bits>
 800c674:	f1c0 0020 	rsb	r0, r0, #32
 800c678:	9b08      	ldr	r3, [sp, #32]
 800c67a:	4418      	add	r0, r3
 800c67c:	f010 001f 	ands.w	r0, r0, #31
 800c680:	d077      	beq.n	800c772 <_dtoa_r+0x8f2>
 800c682:	f1c0 0320 	rsb	r3, r0, #32
 800c686:	2b04      	cmp	r3, #4
 800c688:	dd6b      	ble.n	800c762 <_dtoa_r+0x8e2>
 800c68a:	9b08      	ldr	r3, [sp, #32]
 800c68c:	f1c0 001c 	rsb	r0, r0, #28
 800c690:	4403      	add	r3, r0
 800c692:	4480      	add	r8, r0
 800c694:	4406      	add	r6, r0
 800c696:	9308      	str	r3, [sp, #32]
 800c698:	f1b8 0f00 	cmp.w	r8, #0
 800c69c:	dd05      	ble.n	800c6aa <_dtoa_r+0x82a>
 800c69e:	4649      	mov	r1, r9
 800c6a0:	4642      	mov	r2, r8
 800c6a2:	4658      	mov	r0, fp
 800c6a4:	f000 fcbe 	bl	800d024 <__lshift>
 800c6a8:	4681      	mov	r9, r0
 800c6aa:	9b08      	ldr	r3, [sp, #32]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	dd05      	ble.n	800c6bc <_dtoa_r+0x83c>
 800c6b0:	4621      	mov	r1, r4
 800c6b2:	461a      	mov	r2, r3
 800c6b4:	4658      	mov	r0, fp
 800c6b6:	f000 fcb5 	bl	800d024 <__lshift>
 800c6ba:	4604      	mov	r4, r0
 800c6bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d059      	beq.n	800c776 <_dtoa_r+0x8f6>
 800c6c2:	4621      	mov	r1, r4
 800c6c4:	4648      	mov	r0, r9
 800c6c6:	f000 fd19 	bl	800d0fc <__mcmp>
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	da53      	bge.n	800c776 <_dtoa_r+0x8f6>
 800c6ce:	1e7b      	subs	r3, r7, #1
 800c6d0:	9304      	str	r3, [sp, #16]
 800c6d2:	4649      	mov	r1, r9
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	220a      	movs	r2, #10
 800c6d8:	4658      	mov	r0, fp
 800c6da:	f000 faf7 	bl	800cccc <__multadd>
 800c6de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6e0:	4681      	mov	r9, r0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	f000 8172 	beq.w	800c9cc <_dtoa_r+0xb4c>
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	4629      	mov	r1, r5
 800c6ec:	220a      	movs	r2, #10
 800c6ee:	4658      	mov	r0, fp
 800c6f0:	f000 faec 	bl	800cccc <__multadd>
 800c6f4:	9b00      	ldr	r3, [sp, #0]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	4605      	mov	r5, r0
 800c6fa:	dc67      	bgt.n	800c7cc <_dtoa_r+0x94c>
 800c6fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6fe:	2b02      	cmp	r3, #2
 800c700:	dc41      	bgt.n	800c786 <_dtoa_r+0x906>
 800c702:	e063      	b.n	800c7cc <_dtoa_r+0x94c>
 800c704:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c706:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c70a:	e746      	b.n	800c59a <_dtoa_r+0x71a>
 800c70c:	9b07      	ldr	r3, [sp, #28]
 800c70e:	1e5c      	subs	r4, r3, #1
 800c710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c712:	42a3      	cmp	r3, r4
 800c714:	bfbf      	itttt	lt
 800c716:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c718:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c71a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c71c:	1ae3      	sublt	r3, r4, r3
 800c71e:	bfb4      	ite	lt
 800c720:	18d2      	addlt	r2, r2, r3
 800c722:	1b1c      	subge	r4, r3, r4
 800c724:	9b07      	ldr	r3, [sp, #28]
 800c726:	bfbc      	itt	lt
 800c728:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c72a:	2400      	movlt	r4, #0
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	bfb5      	itete	lt
 800c730:	eba8 0603 	sublt.w	r6, r8, r3
 800c734:	9b07      	ldrge	r3, [sp, #28]
 800c736:	2300      	movlt	r3, #0
 800c738:	4646      	movge	r6, r8
 800c73a:	e730      	b.n	800c59e <_dtoa_r+0x71e>
 800c73c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c73e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c740:	4646      	mov	r6, r8
 800c742:	e735      	b.n	800c5b0 <_dtoa_r+0x730>
 800c744:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c746:	e75c      	b.n	800c602 <_dtoa_r+0x782>
 800c748:	2300      	movs	r3, #0
 800c74a:	e788      	b.n	800c65e <_dtoa_r+0x7de>
 800c74c:	3fe00000 	.word	0x3fe00000
 800c750:	40240000 	.word	0x40240000
 800c754:	40140000 	.word	0x40140000
 800c758:	9b02      	ldr	r3, [sp, #8]
 800c75a:	e780      	b.n	800c65e <_dtoa_r+0x7de>
 800c75c:	2300      	movs	r3, #0
 800c75e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c760:	e782      	b.n	800c668 <_dtoa_r+0x7e8>
 800c762:	d099      	beq.n	800c698 <_dtoa_r+0x818>
 800c764:	9a08      	ldr	r2, [sp, #32]
 800c766:	331c      	adds	r3, #28
 800c768:	441a      	add	r2, r3
 800c76a:	4498      	add	r8, r3
 800c76c:	441e      	add	r6, r3
 800c76e:	9208      	str	r2, [sp, #32]
 800c770:	e792      	b.n	800c698 <_dtoa_r+0x818>
 800c772:	4603      	mov	r3, r0
 800c774:	e7f6      	b.n	800c764 <_dtoa_r+0x8e4>
 800c776:	9b07      	ldr	r3, [sp, #28]
 800c778:	9704      	str	r7, [sp, #16]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	dc20      	bgt.n	800c7c0 <_dtoa_r+0x940>
 800c77e:	9300      	str	r3, [sp, #0]
 800c780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c782:	2b02      	cmp	r3, #2
 800c784:	dd1e      	ble.n	800c7c4 <_dtoa_r+0x944>
 800c786:	9b00      	ldr	r3, [sp, #0]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	f47f aec0 	bne.w	800c50e <_dtoa_r+0x68e>
 800c78e:	4621      	mov	r1, r4
 800c790:	2205      	movs	r2, #5
 800c792:	4658      	mov	r0, fp
 800c794:	f000 fa9a 	bl	800cccc <__multadd>
 800c798:	4601      	mov	r1, r0
 800c79a:	4604      	mov	r4, r0
 800c79c:	4648      	mov	r0, r9
 800c79e:	f000 fcad 	bl	800d0fc <__mcmp>
 800c7a2:	2800      	cmp	r0, #0
 800c7a4:	f77f aeb3 	ble.w	800c50e <_dtoa_r+0x68e>
 800c7a8:	4656      	mov	r6, sl
 800c7aa:	2331      	movs	r3, #49	@ 0x31
 800c7ac:	f806 3b01 	strb.w	r3, [r6], #1
 800c7b0:	9b04      	ldr	r3, [sp, #16]
 800c7b2:	3301      	adds	r3, #1
 800c7b4:	9304      	str	r3, [sp, #16]
 800c7b6:	e6ae      	b.n	800c516 <_dtoa_r+0x696>
 800c7b8:	9c07      	ldr	r4, [sp, #28]
 800c7ba:	9704      	str	r7, [sp, #16]
 800c7bc:	4625      	mov	r5, r4
 800c7be:	e7f3      	b.n	800c7a8 <_dtoa_r+0x928>
 800c7c0:	9b07      	ldr	r3, [sp, #28]
 800c7c2:	9300      	str	r3, [sp, #0]
 800c7c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	f000 8104 	beq.w	800c9d4 <_dtoa_r+0xb54>
 800c7cc:	2e00      	cmp	r6, #0
 800c7ce:	dd05      	ble.n	800c7dc <_dtoa_r+0x95c>
 800c7d0:	4629      	mov	r1, r5
 800c7d2:	4632      	mov	r2, r6
 800c7d4:	4658      	mov	r0, fp
 800c7d6:	f000 fc25 	bl	800d024 <__lshift>
 800c7da:	4605      	mov	r5, r0
 800c7dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d05a      	beq.n	800c898 <_dtoa_r+0xa18>
 800c7e2:	6869      	ldr	r1, [r5, #4]
 800c7e4:	4658      	mov	r0, fp
 800c7e6:	f000 fa0f 	bl	800cc08 <_Balloc>
 800c7ea:	4606      	mov	r6, r0
 800c7ec:	b928      	cbnz	r0, 800c7fa <_dtoa_r+0x97a>
 800c7ee:	4b84      	ldr	r3, [pc, #528]	@ (800ca00 <_dtoa_r+0xb80>)
 800c7f0:	4602      	mov	r2, r0
 800c7f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c7f6:	f7ff bb5a 	b.w	800beae <_dtoa_r+0x2e>
 800c7fa:	692a      	ldr	r2, [r5, #16]
 800c7fc:	3202      	adds	r2, #2
 800c7fe:	0092      	lsls	r2, r2, #2
 800c800:	f105 010c 	add.w	r1, r5, #12
 800c804:	300c      	adds	r0, #12
 800c806:	f7ff faa2 	bl	800bd4e <memcpy>
 800c80a:	2201      	movs	r2, #1
 800c80c:	4631      	mov	r1, r6
 800c80e:	4658      	mov	r0, fp
 800c810:	f000 fc08 	bl	800d024 <__lshift>
 800c814:	f10a 0301 	add.w	r3, sl, #1
 800c818:	9307      	str	r3, [sp, #28]
 800c81a:	9b00      	ldr	r3, [sp, #0]
 800c81c:	4453      	add	r3, sl
 800c81e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c820:	9b02      	ldr	r3, [sp, #8]
 800c822:	f003 0301 	and.w	r3, r3, #1
 800c826:	462f      	mov	r7, r5
 800c828:	930a      	str	r3, [sp, #40]	@ 0x28
 800c82a:	4605      	mov	r5, r0
 800c82c:	9b07      	ldr	r3, [sp, #28]
 800c82e:	4621      	mov	r1, r4
 800c830:	3b01      	subs	r3, #1
 800c832:	4648      	mov	r0, r9
 800c834:	9300      	str	r3, [sp, #0]
 800c836:	f7ff fa98 	bl	800bd6a <quorem>
 800c83a:	4639      	mov	r1, r7
 800c83c:	9002      	str	r0, [sp, #8]
 800c83e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c842:	4648      	mov	r0, r9
 800c844:	f000 fc5a 	bl	800d0fc <__mcmp>
 800c848:	462a      	mov	r2, r5
 800c84a:	9008      	str	r0, [sp, #32]
 800c84c:	4621      	mov	r1, r4
 800c84e:	4658      	mov	r0, fp
 800c850:	f000 fc70 	bl	800d134 <__mdiff>
 800c854:	68c2      	ldr	r2, [r0, #12]
 800c856:	4606      	mov	r6, r0
 800c858:	bb02      	cbnz	r2, 800c89c <_dtoa_r+0xa1c>
 800c85a:	4601      	mov	r1, r0
 800c85c:	4648      	mov	r0, r9
 800c85e:	f000 fc4d 	bl	800d0fc <__mcmp>
 800c862:	4602      	mov	r2, r0
 800c864:	4631      	mov	r1, r6
 800c866:	4658      	mov	r0, fp
 800c868:	920e      	str	r2, [sp, #56]	@ 0x38
 800c86a:	f000 fa0d 	bl	800cc88 <_Bfree>
 800c86e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c870:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c872:	9e07      	ldr	r6, [sp, #28]
 800c874:	ea43 0102 	orr.w	r1, r3, r2
 800c878:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c87a:	4319      	orrs	r1, r3
 800c87c:	d110      	bne.n	800c8a0 <_dtoa_r+0xa20>
 800c87e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c882:	d029      	beq.n	800c8d8 <_dtoa_r+0xa58>
 800c884:	9b08      	ldr	r3, [sp, #32]
 800c886:	2b00      	cmp	r3, #0
 800c888:	dd02      	ble.n	800c890 <_dtoa_r+0xa10>
 800c88a:	9b02      	ldr	r3, [sp, #8]
 800c88c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c890:	9b00      	ldr	r3, [sp, #0]
 800c892:	f883 8000 	strb.w	r8, [r3]
 800c896:	e63f      	b.n	800c518 <_dtoa_r+0x698>
 800c898:	4628      	mov	r0, r5
 800c89a:	e7bb      	b.n	800c814 <_dtoa_r+0x994>
 800c89c:	2201      	movs	r2, #1
 800c89e:	e7e1      	b.n	800c864 <_dtoa_r+0x9e4>
 800c8a0:	9b08      	ldr	r3, [sp, #32]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	db04      	blt.n	800c8b0 <_dtoa_r+0xa30>
 800c8a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8a8:	430b      	orrs	r3, r1
 800c8aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c8ac:	430b      	orrs	r3, r1
 800c8ae:	d120      	bne.n	800c8f2 <_dtoa_r+0xa72>
 800c8b0:	2a00      	cmp	r2, #0
 800c8b2:	dded      	ble.n	800c890 <_dtoa_r+0xa10>
 800c8b4:	4649      	mov	r1, r9
 800c8b6:	2201      	movs	r2, #1
 800c8b8:	4658      	mov	r0, fp
 800c8ba:	f000 fbb3 	bl	800d024 <__lshift>
 800c8be:	4621      	mov	r1, r4
 800c8c0:	4681      	mov	r9, r0
 800c8c2:	f000 fc1b 	bl	800d0fc <__mcmp>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	dc03      	bgt.n	800c8d2 <_dtoa_r+0xa52>
 800c8ca:	d1e1      	bne.n	800c890 <_dtoa_r+0xa10>
 800c8cc:	f018 0f01 	tst.w	r8, #1
 800c8d0:	d0de      	beq.n	800c890 <_dtoa_r+0xa10>
 800c8d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c8d6:	d1d8      	bne.n	800c88a <_dtoa_r+0xa0a>
 800c8d8:	9a00      	ldr	r2, [sp, #0]
 800c8da:	2339      	movs	r3, #57	@ 0x39
 800c8dc:	7013      	strb	r3, [r2, #0]
 800c8de:	4633      	mov	r3, r6
 800c8e0:	461e      	mov	r6, r3
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c8e8:	2a39      	cmp	r2, #57	@ 0x39
 800c8ea:	d052      	beq.n	800c992 <_dtoa_r+0xb12>
 800c8ec:	3201      	adds	r2, #1
 800c8ee:	701a      	strb	r2, [r3, #0]
 800c8f0:	e612      	b.n	800c518 <_dtoa_r+0x698>
 800c8f2:	2a00      	cmp	r2, #0
 800c8f4:	dd07      	ble.n	800c906 <_dtoa_r+0xa86>
 800c8f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c8fa:	d0ed      	beq.n	800c8d8 <_dtoa_r+0xa58>
 800c8fc:	9a00      	ldr	r2, [sp, #0]
 800c8fe:	f108 0301 	add.w	r3, r8, #1
 800c902:	7013      	strb	r3, [r2, #0]
 800c904:	e608      	b.n	800c518 <_dtoa_r+0x698>
 800c906:	9b07      	ldr	r3, [sp, #28]
 800c908:	9a07      	ldr	r2, [sp, #28]
 800c90a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c90e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c910:	4293      	cmp	r3, r2
 800c912:	d028      	beq.n	800c966 <_dtoa_r+0xae6>
 800c914:	4649      	mov	r1, r9
 800c916:	2300      	movs	r3, #0
 800c918:	220a      	movs	r2, #10
 800c91a:	4658      	mov	r0, fp
 800c91c:	f000 f9d6 	bl	800cccc <__multadd>
 800c920:	42af      	cmp	r7, r5
 800c922:	4681      	mov	r9, r0
 800c924:	f04f 0300 	mov.w	r3, #0
 800c928:	f04f 020a 	mov.w	r2, #10
 800c92c:	4639      	mov	r1, r7
 800c92e:	4658      	mov	r0, fp
 800c930:	d107      	bne.n	800c942 <_dtoa_r+0xac2>
 800c932:	f000 f9cb 	bl	800cccc <__multadd>
 800c936:	4607      	mov	r7, r0
 800c938:	4605      	mov	r5, r0
 800c93a:	9b07      	ldr	r3, [sp, #28]
 800c93c:	3301      	adds	r3, #1
 800c93e:	9307      	str	r3, [sp, #28]
 800c940:	e774      	b.n	800c82c <_dtoa_r+0x9ac>
 800c942:	f000 f9c3 	bl	800cccc <__multadd>
 800c946:	4629      	mov	r1, r5
 800c948:	4607      	mov	r7, r0
 800c94a:	2300      	movs	r3, #0
 800c94c:	220a      	movs	r2, #10
 800c94e:	4658      	mov	r0, fp
 800c950:	f000 f9bc 	bl	800cccc <__multadd>
 800c954:	4605      	mov	r5, r0
 800c956:	e7f0      	b.n	800c93a <_dtoa_r+0xaba>
 800c958:	9b00      	ldr	r3, [sp, #0]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	bfcc      	ite	gt
 800c95e:	461e      	movgt	r6, r3
 800c960:	2601      	movle	r6, #1
 800c962:	4456      	add	r6, sl
 800c964:	2700      	movs	r7, #0
 800c966:	4649      	mov	r1, r9
 800c968:	2201      	movs	r2, #1
 800c96a:	4658      	mov	r0, fp
 800c96c:	f000 fb5a 	bl	800d024 <__lshift>
 800c970:	4621      	mov	r1, r4
 800c972:	4681      	mov	r9, r0
 800c974:	f000 fbc2 	bl	800d0fc <__mcmp>
 800c978:	2800      	cmp	r0, #0
 800c97a:	dcb0      	bgt.n	800c8de <_dtoa_r+0xa5e>
 800c97c:	d102      	bne.n	800c984 <_dtoa_r+0xb04>
 800c97e:	f018 0f01 	tst.w	r8, #1
 800c982:	d1ac      	bne.n	800c8de <_dtoa_r+0xa5e>
 800c984:	4633      	mov	r3, r6
 800c986:	461e      	mov	r6, r3
 800c988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c98c:	2a30      	cmp	r2, #48	@ 0x30
 800c98e:	d0fa      	beq.n	800c986 <_dtoa_r+0xb06>
 800c990:	e5c2      	b.n	800c518 <_dtoa_r+0x698>
 800c992:	459a      	cmp	sl, r3
 800c994:	d1a4      	bne.n	800c8e0 <_dtoa_r+0xa60>
 800c996:	9b04      	ldr	r3, [sp, #16]
 800c998:	3301      	adds	r3, #1
 800c99a:	9304      	str	r3, [sp, #16]
 800c99c:	2331      	movs	r3, #49	@ 0x31
 800c99e:	f88a 3000 	strb.w	r3, [sl]
 800c9a2:	e5b9      	b.n	800c518 <_dtoa_r+0x698>
 800c9a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c9a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ca04 <_dtoa_r+0xb84>
 800c9aa:	b11b      	cbz	r3, 800c9b4 <_dtoa_r+0xb34>
 800c9ac:	f10a 0308 	add.w	r3, sl, #8
 800c9b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c9b2:	6013      	str	r3, [r2, #0]
 800c9b4:	4650      	mov	r0, sl
 800c9b6:	b019      	add	sp, #100	@ 0x64
 800c9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9be:	2b01      	cmp	r3, #1
 800c9c0:	f77f ae37 	ble.w	800c632 <_dtoa_r+0x7b2>
 800c9c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9c8:	2001      	movs	r0, #1
 800c9ca:	e655      	b.n	800c678 <_dtoa_r+0x7f8>
 800c9cc:	9b00      	ldr	r3, [sp, #0]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	f77f aed6 	ble.w	800c780 <_dtoa_r+0x900>
 800c9d4:	4656      	mov	r6, sl
 800c9d6:	4621      	mov	r1, r4
 800c9d8:	4648      	mov	r0, r9
 800c9da:	f7ff f9c6 	bl	800bd6a <quorem>
 800c9de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c9e2:	f806 8b01 	strb.w	r8, [r6], #1
 800c9e6:	9b00      	ldr	r3, [sp, #0]
 800c9e8:	eba6 020a 	sub.w	r2, r6, sl
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	ddb3      	ble.n	800c958 <_dtoa_r+0xad8>
 800c9f0:	4649      	mov	r1, r9
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	220a      	movs	r2, #10
 800c9f6:	4658      	mov	r0, fp
 800c9f8:	f000 f968 	bl	800cccc <__multadd>
 800c9fc:	4681      	mov	r9, r0
 800c9fe:	e7ea      	b.n	800c9d6 <_dtoa_r+0xb56>
 800ca00:	0800f2da 	.word	0x0800f2da
 800ca04:	0800f25e 	.word	0x0800f25e

0800ca08 <_free_r>:
 800ca08:	b538      	push	{r3, r4, r5, lr}
 800ca0a:	4605      	mov	r5, r0
 800ca0c:	2900      	cmp	r1, #0
 800ca0e:	d041      	beq.n	800ca94 <_free_r+0x8c>
 800ca10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca14:	1f0c      	subs	r4, r1, #4
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	bfb8      	it	lt
 800ca1a:	18e4      	addlt	r4, r4, r3
 800ca1c:	f000 f8e8 	bl	800cbf0 <__malloc_lock>
 800ca20:	4a1d      	ldr	r2, [pc, #116]	@ (800ca98 <_free_r+0x90>)
 800ca22:	6813      	ldr	r3, [r2, #0]
 800ca24:	b933      	cbnz	r3, 800ca34 <_free_r+0x2c>
 800ca26:	6063      	str	r3, [r4, #4]
 800ca28:	6014      	str	r4, [r2, #0]
 800ca2a:	4628      	mov	r0, r5
 800ca2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca30:	f000 b8e4 	b.w	800cbfc <__malloc_unlock>
 800ca34:	42a3      	cmp	r3, r4
 800ca36:	d908      	bls.n	800ca4a <_free_r+0x42>
 800ca38:	6820      	ldr	r0, [r4, #0]
 800ca3a:	1821      	adds	r1, r4, r0
 800ca3c:	428b      	cmp	r3, r1
 800ca3e:	bf01      	itttt	eq
 800ca40:	6819      	ldreq	r1, [r3, #0]
 800ca42:	685b      	ldreq	r3, [r3, #4]
 800ca44:	1809      	addeq	r1, r1, r0
 800ca46:	6021      	streq	r1, [r4, #0]
 800ca48:	e7ed      	b.n	800ca26 <_free_r+0x1e>
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	685b      	ldr	r3, [r3, #4]
 800ca4e:	b10b      	cbz	r3, 800ca54 <_free_r+0x4c>
 800ca50:	42a3      	cmp	r3, r4
 800ca52:	d9fa      	bls.n	800ca4a <_free_r+0x42>
 800ca54:	6811      	ldr	r1, [r2, #0]
 800ca56:	1850      	adds	r0, r2, r1
 800ca58:	42a0      	cmp	r0, r4
 800ca5a:	d10b      	bne.n	800ca74 <_free_r+0x6c>
 800ca5c:	6820      	ldr	r0, [r4, #0]
 800ca5e:	4401      	add	r1, r0
 800ca60:	1850      	adds	r0, r2, r1
 800ca62:	4283      	cmp	r3, r0
 800ca64:	6011      	str	r1, [r2, #0]
 800ca66:	d1e0      	bne.n	800ca2a <_free_r+0x22>
 800ca68:	6818      	ldr	r0, [r3, #0]
 800ca6a:	685b      	ldr	r3, [r3, #4]
 800ca6c:	6053      	str	r3, [r2, #4]
 800ca6e:	4408      	add	r0, r1
 800ca70:	6010      	str	r0, [r2, #0]
 800ca72:	e7da      	b.n	800ca2a <_free_r+0x22>
 800ca74:	d902      	bls.n	800ca7c <_free_r+0x74>
 800ca76:	230c      	movs	r3, #12
 800ca78:	602b      	str	r3, [r5, #0]
 800ca7a:	e7d6      	b.n	800ca2a <_free_r+0x22>
 800ca7c:	6820      	ldr	r0, [r4, #0]
 800ca7e:	1821      	adds	r1, r4, r0
 800ca80:	428b      	cmp	r3, r1
 800ca82:	bf04      	itt	eq
 800ca84:	6819      	ldreq	r1, [r3, #0]
 800ca86:	685b      	ldreq	r3, [r3, #4]
 800ca88:	6063      	str	r3, [r4, #4]
 800ca8a:	bf04      	itt	eq
 800ca8c:	1809      	addeq	r1, r1, r0
 800ca8e:	6021      	streq	r1, [r4, #0]
 800ca90:	6054      	str	r4, [r2, #4]
 800ca92:	e7ca      	b.n	800ca2a <_free_r+0x22>
 800ca94:	bd38      	pop	{r3, r4, r5, pc}
 800ca96:	bf00      	nop
 800ca98:	20013d24 	.word	0x20013d24

0800ca9c <malloc>:
 800ca9c:	4b02      	ldr	r3, [pc, #8]	@ (800caa8 <malloc+0xc>)
 800ca9e:	4601      	mov	r1, r0
 800caa0:	6818      	ldr	r0, [r3, #0]
 800caa2:	f000 b825 	b.w	800caf0 <_malloc_r>
 800caa6:	bf00      	nop
 800caa8:	20000020 	.word	0x20000020

0800caac <sbrk_aligned>:
 800caac:	b570      	push	{r4, r5, r6, lr}
 800caae:	4e0f      	ldr	r6, [pc, #60]	@ (800caec <sbrk_aligned+0x40>)
 800cab0:	460c      	mov	r4, r1
 800cab2:	6831      	ldr	r1, [r6, #0]
 800cab4:	4605      	mov	r5, r0
 800cab6:	b911      	cbnz	r1, 800cabe <sbrk_aligned+0x12>
 800cab8:	f000 fe46 	bl	800d748 <_sbrk_r>
 800cabc:	6030      	str	r0, [r6, #0]
 800cabe:	4621      	mov	r1, r4
 800cac0:	4628      	mov	r0, r5
 800cac2:	f000 fe41 	bl	800d748 <_sbrk_r>
 800cac6:	1c43      	adds	r3, r0, #1
 800cac8:	d103      	bne.n	800cad2 <sbrk_aligned+0x26>
 800caca:	f04f 34ff 	mov.w	r4, #4294967295
 800cace:	4620      	mov	r0, r4
 800cad0:	bd70      	pop	{r4, r5, r6, pc}
 800cad2:	1cc4      	adds	r4, r0, #3
 800cad4:	f024 0403 	bic.w	r4, r4, #3
 800cad8:	42a0      	cmp	r0, r4
 800cada:	d0f8      	beq.n	800cace <sbrk_aligned+0x22>
 800cadc:	1a21      	subs	r1, r4, r0
 800cade:	4628      	mov	r0, r5
 800cae0:	f000 fe32 	bl	800d748 <_sbrk_r>
 800cae4:	3001      	adds	r0, #1
 800cae6:	d1f2      	bne.n	800cace <sbrk_aligned+0x22>
 800cae8:	e7ef      	b.n	800caca <sbrk_aligned+0x1e>
 800caea:	bf00      	nop
 800caec:	20013d20 	.word	0x20013d20

0800caf0 <_malloc_r>:
 800caf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800caf4:	1ccd      	adds	r5, r1, #3
 800caf6:	f025 0503 	bic.w	r5, r5, #3
 800cafa:	3508      	adds	r5, #8
 800cafc:	2d0c      	cmp	r5, #12
 800cafe:	bf38      	it	cc
 800cb00:	250c      	movcc	r5, #12
 800cb02:	2d00      	cmp	r5, #0
 800cb04:	4606      	mov	r6, r0
 800cb06:	db01      	blt.n	800cb0c <_malloc_r+0x1c>
 800cb08:	42a9      	cmp	r1, r5
 800cb0a:	d904      	bls.n	800cb16 <_malloc_r+0x26>
 800cb0c:	230c      	movs	r3, #12
 800cb0e:	6033      	str	r3, [r6, #0]
 800cb10:	2000      	movs	r0, #0
 800cb12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cbec <_malloc_r+0xfc>
 800cb1a:	f000 f869 	bl	800cbf0 <__malloc_lock>
 800cb1e:	f8d8 3000 	ldr.w	r3, [r8]
 800cb22:	461c      	mov	r4, r3
 800cb24:	bb44      	cbnz	r4, 800cb78 <_malloc_r+0x88>
 800cb26:	4629      	mov	r1, r5
 800cb28:	4630      	mov	r0, r6
 800cb2a:	f7ff ffbf 	bl	800caac <sbrk_aligned>
 800cb2e:	1c43      	adds	r3, r0, #1
 800cb30:	4604      	mov	r4, r0
 800cb32:	d158      	bne.n	800cbe6 <_malloc_r+0xf6>
 800cb34:	f8d8 4000 	ldr.w	r4, [r8]
 800cb38:	4627      	mov	r7, r4
 800cb3a:	2f00      	cmp	r7, #0
 800cb3c:	d143      	bne.n	800cbc6 <_malloc_r+0xd6>
 800cb3e:	2c00      	cmp	r4, #0
 800cb40:	d04b      	beq.n	800cbda <_malloc_r+0xea>
 800cb42:	6823      	ldr	r3, [r4, #0]
 800cb44:	4639      	mov	r1, r7
 800cb46:	4630      	mov	r0, r6
 800cb48:	eb04 0903 	add.w	r9, r4, r3
 800cb4c:	f000 fdfc 	bl	800d748 <_sbrk_r>
 800cb50:	4581      	cmp	r9, r0
 800cb52:	d142      	bne.n	800cbda <_malloc_r+0xea>
 800cb54:	6821      	ldr	r1, [r4, #0]
 800cb56:	1a6d      	subs	r5, r5, r1
 800cb58:	4629      	mov	r1, r5
 800cb5a:	4630      	mov	r0, r6
 800cb5c:	f7ff ffa6 	bl	800caac <sbrk_aligned>
 800cb60:	3001      	adds	r0, #1
 800cb62:	d03a      	beq.n	800cbda <_malloc_r+0xea>
 800cb64:	6823      	ldr	r3, [r4, #0]
 800cb66:	442b      	add	r3, r5
 800cb68:	6023      	str	r3, [r4, #0]
 800cb6a:	f8d8 3000 	ldr.w	r3, [r8]
 800cb6e:	685a      	ldr	r2, [r3, #4]
 800cb70:	bb62      	cbnz	r2, 800cbcc <_malloc_r+0xdc>
 800cb72:	f8c8 7000 	str.w	r7, [r8]
 800cb76:	e00f      	b.n	800cb98 <_malloc_r+0xa8>
 800cb78:	6822      	ldr	r2, [r4, #0]
 800cb7a:	1b52      	subs	r2, r2, r5
 800cb7c:	d420      	bmi.n	800cbc0 <_malloc_r+0xd0>
 800cb7e:	2a0b      	cmp	r2, #11
 800cb80:	d917      	bls.n	800cbb2 <_malloc_r+0xc2>
 800cb82:	1961      	adds	r1, r4, r5
 800cb84:	42a3      	cmp	r3, r4
 800cb86:	6025      	str	r5, [r4, #0]
 800cb88:	bf18      	it	ne
 800cb8a:	6059      	strne	r1, [r3, #4]
 800cb8c:	6863      	ldr	r3, [r4, #4]
 800cb8e:	bf08      	it	eq
 800cb90:	f8c8 1000 	streq.w	r1, [r8]
 800cb94:	5162      	str	r2, [r4, r5]
 800cb96:	604b      	str	r3, [r1, #4]
 800cb98:	4630      	mov	r0, r6
 800cb9a:	f000 f82f 	bl	800cbfc <__malloc_unlock>
 800cb9e:	f104 000b 	add.w	r0, r4, #11
 800cba2:	1d23      	adds	r3, r4, #4
 800cba4:	f020 0007 	bic.w	r0, r0, #7
 800cba8:	1ac2      	subs	r2, r0, r3
 800cbaa:	bf1c      	itt	ne
 800cbac:	1a1b      	subne	r3, r3, r0
 800cbae:	50a3      	strne	r3, [r4, r2]
 800cbb0:	e7af      	b.n	800cb12 <_malloc_r+0x22>
 800cbb2:	6862      	ldr	r2, [r4, #4]
 800cbb4:	42a3      	cmp	r3, r4
 800cbb6:	bf0c      	ite	eq
 800cbb8:	f8c8 2000 	streq.w	r2, [r8]
 800cbbc:	605a      	strne	r2, [r3, #4]
 800cbbe:	e7eb      	b.n	800cb98 <_malloc_r+0xa8>
 800cbc0:	4623      	mov	r3, r4
 800cbc2:	6864      	ldr	r4, [r4, #4]
 800cbc4:	e7ae      	b.n	800cb24 <_malloc_r+0x34>
 800cbc6:	463c      	mov	r4, r7
 800cbc8:	687f      	ldr	r7, [r7, #4]
 800cbca:	e7b6      	b.n	800cb3a <_malloc_r+0x4a>
 800cbcc:	461a      	mov	r2, r3
 800cbce:	685b      	ldr	r3, [r3, #4]
 800cbd0:	42a3      	cmp	r3, r4
 800cbd2:	d1fb      	bne.n	800cbcc <_malloc_r+0xdc>
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	6053      	str	r3, [r2, #4]
 800cbd8:	e7de      	b.n	800cb98 <_malloc_r+0xa8>
 800cbda:	230c      	movs	r3, #12
 800cbdc:	6033      	str	r3, [r6, #0]
 800cbde:	4630      	mov	r0, r6
 800cbe0:	f000 f80c 	bl	800cbfc <__malloc_unlock>
 800cbe4:	e794      	b.n	800cb10 <_malloc_r+0x20>
 800cbe6:	6005      	str	r5, [r0, #0]
 800cbe8:	e7d6      	b.n	800cb98 <_malloc_r+0xa8>
 800cbea:	bf00      	nop
 800cbec:	20013d24 	.word	0x20013d24

0800cbf0 <__malloc_lock>:
 800cbf0:	4801      	ldr	r0, [pc, #4]	@ (800cbf8 <__malloc_lock+0x8>)
 800cbf2:	f7ff b8aa 	b.w	800bd4a <__retarget_lock_acquire_recursive>
 800cbf6:	bf00      	nop
 800cbf8:	20013d1c 	.word	0x20013d1c

0800cbfc <__malloc_unlock>:
 800cbfc:	4801      	ldr	r0, [pc, #4]	@ (800cc04 <__malloc_unlock+0x8>)
 800cbfe:	f7ff b8a5 	b.w	800bd4c <__retarget_lock_release_recursive>
 800cc02:	bf00      	nop
 800cc04:	20013d1c 	.word	0x20013d1c

0800cc08 <_Balloc>:
 800cc08:	b570      	push	{r4, r5, r6, lr}
 800cc0a:	69c6      	ldr	r6, [r0, #28]
 800cc0c:	4604      	mov	r4, r0
 800cc0e:	460d      	mov	r5, r1
 800cc10:	b976      	cbnz	r6, 800cc30 <_Balloc+0x28>
 800cc12:	2010      	movs	r0, #16
 800cc14:	f7ff ff42 	bl	800ca9c <malloc>
 800cc18:	4602      	mov	r2, r0
 800cc1a:	61e0      	str	r0, [r4, #28]
 800cc1c:	b920      	cbnz	r0, 800cc28 <_Balloc+0x20>
 800cc1e:	4b18      	ldr	r3, [pc, #96]	@ (800cc80 <_Balloc+0x78>)
 800cc20:	4818      	ldr	r0, [pc, #96]	@ (800cc84 <_Balloc+0x7c>)
 800cc22:	216b      	movs	r1, #107	@ 0x6b
 800cc24:	f000 fda0 	bl	800d768 <__assert_func>
 800cc28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc2c:	6006      	str	r6, [r0, #0]
 800cc2e:	60c6      	str	r6, [r0, #12]
 800cc30:	69e6      	ldr	r6, [r4, #28]
 800cc32:	68f3      	ldr	r3, [r6, #12]
 800cc34:	b183      	cbz	r3, 800cc58 <_Balloc+0x50>
 800cc36:	69e3      	ldr	r3, [r4, #28]
 800cc38:	68db      	ldr	r3, [r3, #12]
 800cc3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cc3e:	b9b8      	cbnz	r0, 800cc70 <_Balloc+0x68>
 800cc40:	2101      	movs	r1, #1
 800cc42:	fa01 f605 	lsl.w	r6, r1, r5
 800cc46:	1d72      	adds	r2, r6, #5
 800cc48:	0092      	lsls	r2, r2, #2
 800cc4a:	4620      	mov	r0, r4
 800cc4c:	f000 fdaa 	bl	800d7a4 <_calloc_r>
 800cc50:	b160      	cbz	r0, 800cc6c <_Balloc+0x64>
 800cc52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cc56:	e00e      	b.n	800cc76 <_Balloc+0x6e>
 800cc58:	2221      	movs	r2, #33	@ 0x21
 800cc5a:	2104      	movs	r1, #4
 800cc5c:	4620      	mov	r0, r4
 800cc5e:	f000 fda1 	bl	800d7a4 <_calloc_r>
 800cc62:	69e3      	ldr	r3, [r4, #28]
 800cc64:	60f0      	str	r0, [r6, #12]
 800cc66:	68db      	ldr	r3, [r3, #12]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d1e4      	bne.n	800cc36 <_Balloc+0x2e>
 800cc6c:	2000      	movs	r0, #0
 800cc6e:	bd70      	pop	{r4, r5, r6, pc}
 800cc70:	6802      	ldr	r2, [r0, #0]
 800cc72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cc76:	2300      	movs	r3, #0
 800cc78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cc7c:	e7f7      	b.n	800cc6e <_Balloc+0x66>
 800cc7e:	bf00      	nop
 800cc80:	0800f26b 	.word	0x0800f26b
 800cc84:	0800f2eb 	.word	0x0800f2eb

0800cc88 <_Bfree>:
 800cc88:	b570      	push	{r4, r5, r6, lr}
 800cc8a:	69c6      	ldr	r6, [r0, #28]
 800cc8c:	4605      	mov	r5, r0
 800cc8e:	460c      	mov	r4, r1
 800cc90:	b976      	cbnz	r6, 800ccb0 <_Bfree+0x28>
 800cc92:	2010      	movs	r0, #16
 800cc94:	f7ff ff02 	bl	800ca9c <malloc>
 800cc98:	4602      	mov	r2, r0
 800cc9a:	61e8      	str	r0, [r5, #28]
 800cc9c:	b920      	cbnz	r0, 800cca8 <_Bfree+0x20>
 800cc9e:	4b09      	ldr	r3, [pc, #36]	@ (800ccc4 <_Bfree+0x3c>)
 800cca0:	4809      	ldr	r0, [pc, #36]	@ (800ccc8 <_Bfree+0x40>)
 800cca2:	218f      	movs	r1, #143	@ 0x8f
 800cca4:	f000 fd60 	bl	800d768 <__assert_func>
 800cca8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ccac:	6006      	str	r6, [r0, #0]
 800ccae:	60c6      	str	r6, [r0, #12]
 800ccb0:	b13c      	cbz	r4, 800ccc2 <_Bfree+0x3a>
 800ccb2:	69eb      	ldr	r3, [r5, #28]
 800ccb4:	6862      	ldr	r2, [r4, #4]
 800ccb6:	68db      	ldr	r3, [r3, #12]
 800ccb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ccbc:	6021      	str	r1, [r4, #0]
 800ccbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ccc2:	bd70      	pop	{r4, r5, r6, pc}
 800ccc4:	0800f26b 	.word	0x0800f26b
 800ccc8:	0800f2eb 	.word	0x0800f2eb

0800cccc <__multadd>:
 800cccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccd0:	690d      	ldr	r5, [r1, #16]
 800ccd2:	4607      	mov	r7, r0
 800ccd4:	460c      	mov	r4, r1
 800ccd6:	461e      	mov	r6, r3
 800ccd8:	f101 0c14 	add.w	ip, r1, #20
 800ccdc:	2000      	movs	r0, #0
 800ccde:	f8dc 3000 	ldr.w	r3, [ip]
 800cce2:	b299      	uxth	r1, r3
 800cce4:	fb02 6101 	mla	r1, r2, r1, r6
 800cce8:	0c1e      	lsrs	r6, r3, #16
 800ccea:	0c0b      	lsrs	r3, r1, #16
 800ccec:	fb02 3306 	mla	r3, r2, r6, r3
 800ccf0:	b289      	uxth	r1, r1
 800ccf2:	3001      	adds	r0, #1
 800ccf4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ccf8:	4285      	cmp	r5, r0
 800ccfa:	f84c 1b04 	str.w	r1, [ip], #4
 800ccfe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cd02:	dcec      	bgt.n	800ccde <__multadd+0x12>
 800cd04:	b30e      	cbz	r6, 800cd4a <__multadd+0x7e>
 800cd06:	68a3      	ldr	r3, [r4, #8]
 800cd08:	42ab      	cmp	r3, r5
 800cd0a:	dc19      	bgt.n	800cd40 <__multadd+0x74>
 800cd0c:	6861      	ldr	r1, [r4, #4]
 800cd0e:	4638      	mov	r0, r7
 800cd10:	3101      	adds	r1, #1
 800cd12:	f7ff ff79 	bl	800cc08 <_Balloc>
 800cd16:	4680      	mov	r8, r0
 800cd18:	b928      	cbnz	r0, 800cd26 <__multadd+0x5a>
 800cd1a:	4602      	mov	r2, r0
 800cd1c:	4b0c      	ldr	r3, [pc, #48]	@ (800cd50 <__multadd+0x84>)
 800cd1e:	480d      	ldr	r0, [pc, #52]	@ (800cd54 <__multadd+0x88>)
 800cd20:	21ba      	movs	r1, #186	@ 0xba
 800cd22:	f000 fd21 	bl	800d768 <__assert_func>
 800cd26:	6922      	ldr	r2, [r4, #16]
 800cd28:	3202      	adds	r2, #2
 800cd2a:	f104 010c 	add.w	r1, r4, #12
 800cd2e:	0092      	lsls	r2, r2, #2
 800cd30:	300c      	adds	r0, #12
 800cd32:	f7ff f80c 	bl	800bd4e <memcpy>
 800cd36:	4621      	mov	r1, r4
 800cd38:	4638      	mov	r0, r7
 800cd3a:	f7ff ffa5 	bl	800cc88 <_Bfree>
 800cd3e:	4644      	mov	r4, r8
 800cd40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cd44:	3501      	adds	r5, #1
 800cd46:	615e      	str	r6, [r3, #20]
 800cd48:	6125      	str	r5, [r4, #16]
 800cd4a:	4620      	mov	r0, r4
 800cd4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd50:	0800f2da 	.word	0x0800f2da
 800cd54:	0800f2eb 	.word	0x0800f2eb

0800cd58 <__hi0bits>:
 800cd58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	bf36      	itet	cc
 800cd60:	0403      	lslcc	r3, r0, #16
 800cd62:	2000      	movcs	r0, #0
 800cd64:	2010      	movcc	r0, #16
 800cd66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd6a:	bf3c      	itt	cc
 800cd6c:	021b      	lslcc	r3, r3, #8
 800cd6e:	3008      	addcc	r0, #8
 800cd70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd74:	bf3c      	itt	cc
 800cd76:	011b      	lslcc	r3, r3, #4
 800cd78:	3004      	addcc	r0, #4
 800cd7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd7e:	bf3c      	itt	cc
 800cd80:	009b      	lslcc	r3, r3, #2
 800cd82:	3002      	addcc	r0, #2
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	db05      	blt.n	800cd94 <__hi0bits+0x3c>
 800cd88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cd8c:	f100 0001 	add.w	r0, r0, #1
 800cd90:	bf08      	it	eq
 800cd92:	2020      	moveq	r0, #32
 800cd94:	4770      	bx	lr

0800cd96 <__lo0bits>:
 800cd96:	6803      	ldr	r3, [r0, #0]
 800cd98:	4602      	mov	r2, r0
 800cd9a:	f013 0007 	ands.w	r0, r3, #7
 800cd9e:	d00b      	beq.n	800cdb8 <__lo0bits+0x22>
 800cda0:	07d9      	lsls	r1, r3, #31
 800cda2:	d421      	bmi.n	800cde8 <__lo0bits+0x52>
 800cda4:	0798      	lsls	r0, r3, #30
 800cda6:	bf49      	itett	mi
 800cda8:	085b      	lsrmi	r3, r3, #1
 800cdaa:	089b      	lsrpl	r3, r3, #2
 800cdac:	2001      	movmi	r0, #1
 800cdae:	6013      	strmi	r3, [r2, #0]
 800cdb0:	bf5c      	itt	pl
 800cdb2:	6013      	strpl	r3, [r2, #0]
 800cdb4:	2002      	movpl	r0, #2
 800cdb6:	4770      	bx	lr
 800cdb8:	b299      	uxth	r1, r3
 800cdba:	b909      	cbnz	r1, 800cdc0 <__lo0bits+0x2a>
 800cdbc:	0c1b      	lsrs	r3, r3, #16
 800cdbe:	2010      	movs	r0, #16
 800cdc0:	b2d9      	uxtb	r1, r3
 800cdc2:	b909      	cbnz	r1, 800cdc8 <__lo0bits+0x32>
 800cdc4:	3008      	adds	r0, #8
 800cdc6:	0a1b      	lsrs	r3, r3, #8
 800cdc8:	0719      	lsls	r1, r3, #28
 800cdca:	bf04      	itt	eq
 800cdcc:	091b      	lsreq	r3, r3, #4
 800cdce:	3004      	addeq	r0, #4
 800cdd0:	0799      	lsls	r1, r3, #30
 800cdd2:	bf04      	itt	eq
 800cdd4:	089b      	lsreq	r3, r3, #2
 800cdd6:	3002      	addeq	r0, #2
 800cdd8:	07d9      	lsls	r1, r3, #31
 800cdda:	d403      	bmi.n	800cde4 <__lo0bits+0x4e>
 800cddc:	085b      	lsrs	r3, r3, #1
 800cdde:	f100 0001 	add.w	r0, r0, #1
 800cde2:	d003      	beq.n	800cdec <__lo0bits+0x56>
 800cde4:	6013      	str	r3, [r2, #0]
 800cde6:	4770      	bx	lr
 800cde8:	2000      	movs	r0, #0
 800cdea:	4770      	bx	lr
 800cdec:	2020      	movs	r0, #32
 800cdee:	4770      	bx	lr

0800cdf0 <__i2b>:
 800cdf0:	b510      	push	{r4, lr}
 800cdf2:	460c      	mov	r4, r1
 800cdf4:	2101      	movs	r1, #1
 800cdf6:	f7ff ff07 	bl	800cc08 <_Balloc>
 800cdfa:	4602      	mov	r2, r0
 800cdfc:	b928      	cbnz	r0, 800ce0a <__i2b+0x1a>
 800cdfe:	4b05      	ldr	r3, [pc, #20]	@ (800ce14 <__i2b+0x24>)
 800ce00:	4805      	ldr	r0, [pc, #20]	@ (800ce18 <__i2b+0x28>)
 800ce02:	f240 1145 	movw	r1, #325	@ 0x145
 800ce06:	f000 fcaf 	bl	800d768 <__assert_func>
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	6144      	str	r4, [r0, #20]
 800ce0e:	6103      	str	r3, [r0, #16]
 800ce10:	bd10      	pop	{r4, pc}
 800ce12:	bf00      	nop
 800ce14:	0800f2da 	.word	0x0800f2da
 800ce18:	0800f2eb 	.word	0x0800f2eb

0800ce1c <__multiply>:
 800ce1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce20:	4614      	mov	r4, r2
 800ce22:	690a      	ldr	r2, [r1, #16]
 800ce24:	6923      	ldr	r3, [r4, #16]
 800ce26:	429a      	cmp	r2, r3
 800ce28:	bfa8      	it	ge
 800ce2a:	4623      	movge	r3, r4
 800ce2c:	460f      	mov	r7, r1
 800ce2e:	bfa4      	itt	ge
 800ce30:	460c      	movge	r4, r1
 800ce32:	461f      	movge	r7, r3
 800ce34:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ce38:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ce3c:	68a3      	ldr	r3, [r4, #8]
 800ce3e:	6861      	ldr	r1, [r4, #4]
 800ce40:	eb0a 0609 	add.w	r6, sl, r9
 800ce44:	42b3      	cmp	r3, r6
 800ce46:	b085      	sub	sp, #20
 800ce48:	bfb8      	it	lt
 800ce4a:	3101      	addlt	r1, #1
 800ce4c:	f7ff fedc 	bl	800cc08 <_Balloc>
 800ce50:	b930      	cbnz	r0, 800ce60 <__multiply+0x44>
 800ce52:	4602      	mov	r2, r0
 800ce54:	4b44      	ldr	r3, [pc, #272]	@ (800cf68 <__multiply+0x14c>)
 800ce56:	4845      	ldr	r0, [pc, #276]	@ (800cf6c <__multiply+0x150>)
 800ce58:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ce5c:	f000 fc84 	bl	800d768 <__assert_func>
 800ce60:	f100 0514 	add.w	r5, r0, #20
 800ce64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ce68:	462b      	mov	r3, r5
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	4543      	cmp	r3, r8
 800ce6e:	d321      	bcc.n	800ceb4 <__multiply+0x98>
 800ce70:	f107 0114 	add.w	r1, r7, #20
 800ce74:	f104 0214 	add.w	r2, r4, #20
 800ce78:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ce7c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ce80:	9302      	str	r3, [sp, #8]
 800ce82:	1b13      	subs	r3, r2, r4
 800ce84:	3b15      	subs	r3, #21
 800ce86:	f023 0303 	bic.w	r3, r3, #3
 800ce8a:	3304      	adds	r3, #4
 800ce8c:	f104 0715 	add.w	r7, r4, #21
 800ce90:	42ba      	cmp	r2, r7
 800ce92:	bf38      	it	cc
 800ce94:	2304      	movcc	r3, #4
 800ce96:	9301      	str	r3, [sp, #4]
 800ce98:	9b02      	ldr	r3, [sp, #8]
 800ce9a:	9103      	str	r1, [sp, #12]
 800ce9c:	428b      	cmp	r3, r1
 800ce9e:	d80c      	bhi.n	800ceba <__multiply+0x9e>
 800cea0:	2e00      	cmp	r6, #0
 800cea2:	dd03      	ble.n	800ceac <__multiply+0x90>
 800cea4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d05b      	beq.n	800cf64 <__multiply+0x148>
 800ceac:	6106      	str	r6, [r0, #16]
 800ceae:	b005      	add	sp, #20
 800ceb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceb4:	f843 2b04 	str.w	r2, [r3], #4
 800ceb8:	e7d8      	b.n	800ce6c <__multiply+0x50>
 800ceba:	f8b1 a000 	ldrh.w	sl, [r1]
 800cebe:	f1ba 0f00 	cmp.w	sl, #0
 800cec2:	d024      	beq.n	800cf0e <__multiply+0xf2>
 800cec4:	f104 0e14 	add.w	lr, r4, #20
 800cec8:	46a9      	mov	r9, r5
 800ceca:	f04f 0c00 	mov.w	ip, #0
 800cece:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ced2:	f8d9 3000 	ldr.w	r3, [r9]
 800ced6:	fa1f fb87 	uxth.w	fp, r7
 800ceda:	b29b      	uxth	r3, r3
 800cedc:	fb0a 330b 	mla	r3, sl, fp, r3
 800cee0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cee4:	f8d9 7000 	ldr.w	r7, [r9]
 800cee8:	4463      	add	r3, ip
 800ceea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ceee:	fb0a c70b 	mla	r7, sl, fp, ip
 800cef2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cef6:	b29b      	uxth	r3, r3
 800cef8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cefc:	4572      	cmp	r2, lr
 800cefe:	f849 3b04 	str.w	r3, [r9], #4
 800cf02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cf06:	d8e2      	bhi.n	800cece <__multiply+0xb2>
 800cf08:	9b01      	ldr	r3, [sp, #4]
 800cf0a:	f845 c003 	str.w	ip, [r5, r3]
 800cf0e:	9b03      	ldr	r3, [sp, #12]
 800cf10:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cf14:	3104      	adds	r1, #4
 800cf16:	f1b9 0f00 	cmp.w	r9, #0
 800cf1a:	d021      	beq.n	800cf60 <__multiply+0x144>
 800cf1c:	682b      	ldr	r3, [r5, #0]
 800cf1e:	f104 0c14 	add.w	ip, r4, #20
 800cf22:	46ae      	mov	lr, r5
 800cf24:	f04f 0a00 	mov.w	sl, #0
 800cf28:	f8bc b000 	ldrh.w	fp, [ip]
 800cf2c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cf30:	fb09 770b 	mla	r7, r9, fp, r7
 800cf34:	4457      	add	r7, sl
 800cf36:	b29b      	uxth	r3, r3
 800cf38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cf3c:	f84e 3b04 	str.w	r3, [lr], #4
 800cf40:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cf44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf48:	f8be 3000 	ldrh.w	r3, [lr]
 800cf4c:	fb09 330a 	mla	r3, r9, sl, r3
 800cf50:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cf54:	4562      	cmp	r2, ip
 800cf56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf5a:	d8e5      	bhi.n	800cf28 <__multiply+0x10c>
 800cf5c:	9f01      	ldr	r7, [sp, #4]
 800cf5e:	51eb      	str	r3, [r5, r7]
 800cf60:	3504      	adds	r5, #4
 800cf62:	e799      	b.n	800ce98 <__multiply+0x7c>
 800cf64:	3e01      	subs	r6, #1
 800cf66:	e79b      	b.n	800cea0 <__multiply+0x84>
 800cf68:	0800f2da 	.word	0x0800f2da
 800cf6c:	0800f2eb 	.word	0x0800f2eb

0800cf70 <__pow5mult>:
 800cf70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf74:	4615      	mov	r5, r2
 800cf76:	f012 0203 	ands.w	r2, r2, #3
 800cf7a:	4607      	mov	r7, r0
 800cf7c:	460e      	mov	r6, r1
 800cf7e:	d007      	beq.n	800cf90 <__pow5mult+0x20>
 800cf80:	4c25      	ldr	r4, [pc, #148]	@ (800d018 <__pow5mult+0xa8>)
 800cf82:	3a01      	subs	r2, #1
 800cf84:	2300      	movs	r3, #0
 800cf86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf8a:	f7ff fe9f 	bl	800cccc <__multadd>
 800cf8e:	4606      	mov	r6, r0
 800cf90:	10ad      	asrs	r5, r5, #2
 800cf92:	d03d      	beq.n	800d010 <__pow5mult+0xa0>
 800cf94:	69fc      	ldr	r4, [r7, #28]
 800cf96:	b97c      	cbnz	r4, 800cfb8 <__pow5mult+0x48>
 800cf98:	2010      	movs	r0, #16
 800cf9a:	f7ff fd7f 	bl	800ca9c <malloc>
 800cf9e:	4602      	mov	r2, r0
 800cfa0:	61f8      	str	r0, [r7, #28]
 800cfa2:	b928      	cbnz	r0, 800cfb0 <__pow5mult+0x40>
 800cfa4:	4b1d      	ldr	r3, [pc, #116]	@ (800d01c <__pow5mult+0xac>)
 800cfa6:	481e      	ldr	r0, [pc, #120]	@ (800d020 <__pow5mult+0xb0>)
 800cfa8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cfac:	f000 fbdc 	bl	800d768 <__assert_func>
 800cfb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cfb4:	6004      	str	r4, [r0, #0]
 800cfb6:	60c4      	str	r4, [r0, #12]
 800cfb8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cfbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cfc0:	b94c      	cbnz	r4, 800cfd6 <__pow5mult+0x66>
 800cfc2:	f240 2171 	movw	r1, #625	@ 0x271
 800cfc6:	4638      	mov	r0, r7
 800cfc8:	f7ff ff12 	bl	800cdf0 <__i2b>
 800cfcc:	2300      	movs	r3, #0
 800cfce:	f8c8 0008 	str.w	r0, [r8, #8]
 800cfd2:	4604      	mov	r4, r0
 800cfd4:	6003      	str	r3, [r0, #0]
 800cfd6:	f04f 0900 	mov.w	r9, #0
 800cfda:	07eb      	lsls	r3, r5, #31
 800cfdc:	d50a      	bpl.n	800cff4 <__pow5mult+0x84>
 800cfde:	4631      	mov	r1, r6
 800cfe0:	4622      	mov	r2, r4
 800cfe2:	4638      	mov	r0, r7
 800cfe4:	f7ff ff1a 	bl	800ce1c <__multiply>
 800cfe8:	4631      	mov	r1, r6
 800cfea:	4680      	mov	r8, r0
 800cfec:	4638      	mov	r0, r7
 800cfee:	f7ff fe4b 	bl	800cc88 <_Bfree>
 800cff2:	4646      	mov	r6, r8
 800cff4:	106d      	asrs	r5, r5, #1
 800cff6:	d00b      	beq.n	800d010 <__pow5mult+0xa0>
 800cff8:	6820      	ldr	r0, [r4, #0]
 800cffa:	b938      	cbnz	r0, 800d00c <__pow5mult+0x9c>
 800cffc:	4622      	mov	r2, r4
 800cffe:	4621      	mov	r1, r4
 800d000:	4638      	mov	r0, r7
 800d002:	f7ff ff0b 	bl	800ce1c <__multiply>
 800d006:	6020      	str	r0, [r4, #0]
 800d008:	f8c0 9000 	str.w	r9, [r0]
 800d00c:	4604      	mov	r4, r0
 800d00e:	e7e4      	b.n	800cfda <__pow5mult+0x6a>
 800d010:	4630      	mov	r0, r6
 800d012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d016:	bf00      	nop
 800d018:	0800f344 	.word	0x0800f344
 800d01c:	0800f26b 	.word	0x0800f26b
 800d020:	0800f2eb 	.word	0x0800f2eb

0800d024 <__lshift>:
 800d024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d028:	460c      	mov	r4, r1
 800d02a:	6849      	ldr	r1, [r1, #4]
 800d02c:	6923      	ldr	r3, [r4, #16]
 800d02e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d032:	68a3      	ldr	r3, [r4, #8]
 800d034:	4607      	mov	r7, r0
 800d036:	4691      	mov	r9, r2
 800d038:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d03c:	f108 0601 	add.w	r6, r8, #1
 800d040:	42b3      	cmp	r3, r6
 800d042:	db0b      	blt.n	800d05c <__lshift+0x38>
 800d044:	4638      	mov	r0, r7
 800d046:	f7ff fddf 	bl	800cc08 <_Balloc>
 800d04a:	4605      	mov	r5, r0
 800d04c:	b948      	cbnz	r0, 800d062 <__lshift+0x3e>
 800d04e:	4602      	mov	r2, r0
 800d050:	4b28      	ldr	r3, [pc, #160]	@ (800d0f4 <__lshift+0xd0>)
 800d052:	4829      	ldr	r0, [pc, #164]	@ (800d0f8 <__lshift+0xd4>)
 800d054:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d058:	f000 fb86 	bl	800d768 <__assert_func>
 800d05c:	3101      	adds	r1, #1
 800d05e:	005b      	lsls	r3, r3, #1
 800d060:	e7ee      	b.n	800d040 <__lshift+0x1c>
 800d062:	2300      	movs	r3, #0
 800d064:	f100 0114 	add.w	r1, r0, #20
 800d068:	f100 0210 	add.w	r2, r0, #16
 800d06c:	4618      	mov	r0, r3
 800d06e:	4553      	cmp	r3, sl
 800d070:	db33      	blt.n	800d0da <__lshift+0xb6>
 800d072:	6920      	ldr	r0, [r4, #16]
 800d074:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d078:	f104 0314 	add.w	r3, r4, #20
 800d07c:	f019 091f 	ands.w	r9, r9, #31
 800d080:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d084:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d088:	d02b      	beq.n	800d0e2 <__lshift+0xbe>
 800d08a:	f1c9 0e20 	rsb	lr, r9, #32
 800d08e:	468a      	mov	sl, r1
 800d090:	2200      	movs	r2, #0
 800d092:	6818      	ldr	r0, [r3, #0]
 800d094:	fa00 f009 	lsl.w	r0, r0, r9
 800d098:	4310      	orrs	r0, r2
 800d09a:	f84a 0b04 	str.w	r0, [sl], #4
 800d09e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0a2:	459c      	cmp	ip, r3
 800d0a4:	fa22 f20e 	lsr.w	r2, r2, lr
 800d0a8:	d8f3      	bhi.n	800d092 <__lshift+0x6e>
 800d0aa:	ebac 0304 	sub.w	r3, ip, r4
 800d0ae:	3b15      	subs	r3, #21
 800d0b0:	f023 0303 	bic.w	r3, r3, #3
 800d0b4:	3304      	adds	r3, #4
 800d0b6:	f104 0015 	add.w	r0, r4, #21
 800d0ba:	4584      	cmp	ip, r0
 800d0bc:	bf38      	it	cc
 800d0be:	2304      	movcc	r3, #4
 800d0c0:	50ca      	str	r2, [r1, r3]
 800d0c2:	b10a      	cbz	r2, 800d0c8 <__lshift+0xa4>
 800d0c4:	f108 0602 	add.w	r6, r8, #2
 800d0c8:	3e01      	subs	r6, #1
 800d0ca:	4638      	mov	r0, r7
 800d0cc:	612e      	str	r6, [r5, #16]
 800d0ce:	4621      	mov	r1, r4
 800d0d0:	f7ff fdda 	bl	800cc88 <_Bfree>
 800d0d4:	4628      	mov	r0, r5
 800d0d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0da:	f842 0f04 	str.w	r0, [r2, #4]!
 800d0de:	3301      	adds	r3, #1
 800d0e0:	e7c5      	b.n	800d06e <__lshift+0x4a>
 800d0e2:	3904      	subs	r1, #4
 800d0e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0e8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d0ec:	459c      	cmp	ip, r3
 800d0ee:	d8f9      	bhi.n	800d0e4 <__lshift+0xc0>
 800d0f0:	e7ea      	b.n	800d0c8 <__lshift+0xa4>
 800d0f2:	bf00      	nop
 800d0f4:	0800f2da 	.word	0x0800f2da
 800d0f8:	0800f2eb 	.word	0x0800f2eb

0800d0fc <__mcmp>:
 800d0fc:	690a      	ldr	r2, [r1, #16]
 800d0fe:	4603      	mov	r3, r0
 800d100:	6900      	ldr	r0, [r0, #16]
 800d102:	1a80      	subs	r0, r0, r2
 800d104:	b530      	push	{r4, r5, lr}
 800d106:	d10e      	bne.n	800d126 <__mcmp+0x2a>
 800d108:	3314      	adds	r3, #20
 800d10a:	3114      	adds	r1, #20
 800d10c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d110:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d114:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d118:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d11c:	4295      	cmp	r5, r2
 800d11e:	d003      	beq.n	800d128 <__mcmp+0x2c>
 800d120:	d205      	bcs.n	800d12e <__mcmp+0x32>
 800d122:	f04f 30ff 	mov.w	r0, #4294967295
 800d126:	bd30      	pop	{r4, r5, pc}
 800d128:	42a3      	cmp	r3, r4
 800d12a:	d3f3      	bcc.n	800d114 <__mcmp+0x18>
 800d12c:	e7fb      	b.n	800d126 <__mcmp+0x2a>
 800d12e:	2001      	movs	r0, #1
 800d130:	e7f9      	b.n	800d126 <__mcmp+0x2a>
	...

0800d134 <__mdiff>:
 800d134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d138:	4689      	mov	r9, r1
 800d13a:	4606      	mov	r6, r0
 800d13c:	4611      	mov	r1, r2
 800d13e:	4648      	mov	r0, r9
 800d140:	4614      	mov	r4, r2
 800d142:	f7ff ffdb 	bl	800d0fc <__mcmp>
 800d146:	1e05      	subs	r5, r0, #0
 800d148:	d112      	bne.n	800d170 <__mdiff+0x3c>
 800d14a:	4629      	mov	r1, r5
 800d14c:	4630      	mov	r0, r6
 800d14e:	f7ff fd5b 	bl	800cc08 <_Balloc>
 800d152:	4602      	mov	r2, r0
 800d154:	b928      	cbnz	r0, 800d162 <__mdiff+0x2e>
 800d156:	4b3f      	ldr	r3, [pc, #252]	@ (800d254 <__mdiff+0x120>)
 800d158:	f240 2137 	movw	r1, #567	@ 0x237
 800d15c:	483e      	ldr	r0, [pc, #248]	@ (800d258 <__mdiff+0x124>)
 800d15e:	f000 fb03 	bl	800d768 <__assert_func>
 800d162:	2301      	movs	r3, #1
 800d164:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d168:	4610      	mov	r0, r2
 800d16a:	b003      	add	sp, #12
 800d16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d170:	bfbc      	itt	lt
 800d172:	464b      	movlt	r3, r9
 800d174:	46a1      	movlt	r9, r4
 800d176:	4630      	mov	r0, r6
 800d178:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d17c:	bfba      	itte	lt
 800d17e:	461c      	movlt	r4, r3
 800d180:	2501      	movlt	r5, #1
 800d182:	2500      	movge	r5, #0
 800d184:	f7ff fd40 	bl	800cc08 <_Balloc>
 800d188:	4602      	mov	r2, r0
 800d18a:	b918      	cbnz	r0, 800d194 <__mdiff+0x60>
 800d18c:	4b31      	ldr	r3, [pc, #196]	@ (800d254 <__mdiff+0x120>)
 800d18e:	f240 2145 	movw	r1, #581	@ 0x245
 800d192:	e7e3      	b.n	800d15c <__mdiff+0x28>
 800d194:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d198:	6926      	ldr	r6, [r4, #16]
 800d19a:	60c5      	str	r5, [r0, #12]
 800d19c:	f109 0310 	add.w	r3, r9, #16
 800d1a0:	f109 0514 	add.w	r5, r9, #20
 800d1a4:	f104 0e14 	add.w	lr, r4, #20
 800d1a8:	f100 0b14 	add.w	fp, r0, #20
 800d1ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d1b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d1b4:	9301      	str	r3, [sp, #4]
 800d1b6:	46d9      	mov	r9, fp
 800d1b8:	f04f 0c00 	mov.w	ip, #0
 800d1bc:	9b01      	ldr	r3, [sp, #4]
 800d1be:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d1c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d1c6:	9301      	str	r3, [sp, #4]
 800d1c8:	fa1f f38a 	uxth.w	r3, sl
 800d1cc:	4619      	mov	r1, r3
 800d1ce:	b283      	uxth	r3, r0
 800d1d0:	1acb      	subs	r3, r1, r3
 800d1d2:	0c00      	lsrs	r0, r0, #16
 800d1d4:	4463      	add	r3, ip
 800d1d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d1da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d1de:	b29b      	uxth	r3, r3
 800d1e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d1e4:	4576      	cmp	r6, lr
 800d1e6:	f849 3b04 	str.w	r3, [r9], #4
 800d1ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1ee:	d8e5      	bhi.n	800d1bc <__mdiff+0x88>
 800d1f0:	1b33      	subs	r3, r6, r4
 800d1f2:	3b15      	subs	r3, #21
 800d1f4:	f023 0303 	bic.w	r3, r3, #3
 800d1f8:	3415      	adds	r4, #21
 800d1fa:	3304      	adds	r3, #4
 800d1fc:	42a6      	cmp	r6, r4
 800d1fe:	bf38      	it	cc
 800d200:	2304      	movcc	r3, #4
 800d202:	441d      	add	r5, r3
 800d204:	445b      	add	r3, fp
 800d206:	461e      	mov	r6, r3
 800d208:	462c      	mov	r4, r5
 800d20a:	4544      	cmp	r4, r8
 800d20c:	d30e      	bcc.n	800d22c <__mdiff+0xf8>
 800d20e:	f108 0103 	add.w	r1, r8, #3
 800d212:	1b49      	subs	r1, r1, r5
 800d214:	f021 0103 	bic.w	r1, r1, #3
 800d218:	3d03      	subs	r5, #3
 800d21a:	45a8      	cmp	r8, r5
 800d21c:	bf38      	it	cc
 800d21e:	2100      	movcc	r1, #0
 800d220:	440b      	add	r3, r1
 800d222:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d226:	b191      	cbz	r1, 800d24e <__mdiff+0x11a>
 800d228:	6117      	str	r7, [r2, #16]
 800d22a:	e79d      	b.n	800d168 <__mdiff+0x34>
 800d22c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d230:	46e6      	mov	lr, ip
 800d232:	0c08      	lsrs	r0, r1, #16
 800d234:	fa1c fc81 	uxtah	ip, ip, r1
 800d238:	4471      	add	r1, lr
 800d23a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d23e:	b289      	uxth	r1, r1
 800d240:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d244:	f846 1b04 	str.w	r1, [r6], #4
 800d248:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d24c:	e7dd      	b.n	800d20a <__mdiff+0xd6>
 800d24e:	3f01      	subs	r7, #1
 800d250:	e7e7      	b.n	800d222 <__mdiff+0xee>
 800d252:	bf00      	nop
 800d254:	0800f2da 	.word	0x0800f2da
 800d258:	0800f2eb 	.word	0x0800f2eb

0800d25c <__d2b>:
 800d25c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d260:	460f      	mov	r7, r1
 800d262:	2101      	movs	r1, #1
 800d264:	ec59 8b10 	vmov	r8, r9, d0
 800d268:	4616      	mov	r6, r2
 800d26a:	f7ff fccd 	bl	800cc08 <_Balloc>
 800d26e:	4604      	mov	r4, r0
 800d270:	b930      	cbnz	r0, 800d280 <__d2b+0x24>
 800d272:	4602      	mov	r2, r0
 800d274:	4b23      	ldr	r3, [pc, #140]	@ (800d304 <__d2b+0xa8>)
 800d276:	4824      	ldr	r0, [pc, #144]	@ (800d308 <__d2b+0xac>)
 800d278:	f240 310f 	movw	r1, #783	@ 0x30f
 800d27c:	f000 fa74 	bl	800d768 <__assert_func>
 800d280:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d284:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d288:	b10d      	cbz	r5, 800d28e <__d2b+0x32>
 800d28a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d28e:	9301      	str	r3, [sp, #4]
 800d290:	f1b8 0300 	subs.w	r3, r8, #0
 800d294:	d023      	beq.n	800d2de <__d2b+0x82>
 800d296:	4668      	mov	r0, sp
 800d298:	9300      	str	r3, [sp, #0]
 800d29a:	f7ff fd7c 	bl	800cd96 <__lo0bits>
 800d29e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d2a2:	b1d0      	cbz	r0, 800d2da <__d2b+0x7e>
 800d2a4:	f1c0 0320 	rsb	r3, r0, #32
 800d2a8:	fa02 f303 	lsl.w	r3, r2, r3
 800d2ac:	430b      	orrs	r3, r1
 800d2ae:	40c2      	lsrs	r2, r0
 800d2b0:	6163      	str	r3, [r4, #20]
 800d2b2:	9201      	str	r2, [sp, #4]
 800d2b4:	9b01      	ldr	r3, [sp, #4]
 800d2b6:	61a3      	str	r3, [r4, #24]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	bf0c      	ite	eq
 800d2bc:	2201      	moveq	r2, #1
 800d2be:	2202      	movne	r2, #2
 800d2c0:	6122      	str	r2, [r4, #16]
 800d2c2:	b1a5      	cbz	r5, 800d2ee <__d2b+0x92>
 800d2c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d2c8:	4405      	add	r5, r0
 800d2ca:	603d      	str	r5, [r7, #0]
 800d2cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d2d0:	6030      	str	r0, [r6, #0]
 800d2d2:	4620      	mov	r0, r4
 800d2d4:	b003      	add	sp, #12
 800d2d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d2da:	6161      	str	r1, [r4, #20]
 800d2dc:	e7ea      	b.n	800d2b4 <__d2b+0x58>
 800d2de:	a801      	add	r0, sp, #4
 800d2e0:	f7ff fd59 	bl	800cd96 <__lo0bits>
 800d2e4:	9b01      	ldr	r3, [sp, #4]
 800d2e6:	6163      	str	r3, [r4, #20]
 800d2e8:	3020      	adds	r0, #32
 800d2ea:	2201      	movs	r2, #1
 800d2ec:	e7e8      	b.n	800d2c0 <__d2b+0x64>
 800d2ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d2f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d2f6:	6038      	str	r0, [r7, #0]
 800d2f8:	6918      	ldr	r0, [r3, #16]
 800d2fa:	f7ff fd2d 	bl	800cd58 <__hi0bits>
 800d2fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d302:	e7e5      	b.n	800d2d0 <__d2b+0x74>
 800d304:	0800f2da 	.word	0x0800f2da
 800d308:	0800f2eb 	.word	0x0800f2eb

0800d30c <__ssputs_r>:
 800d30c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d310:	688e      	ldr	r6, [r1, #8]
 800d312:	461f      	mov	r7, r3
 800d314:	42be      	cmp	r6, r7
 800d316:	680b      	ldr	r3, [r1, #0]
 800d318:	4682      	mov	sl, r0
 800d31a:	460c      	mov	r4, r1
 800d31c:	4690      	mov	r8, r2
 800d31e:	d82d      	bhi.n	800d37c <__ssputs_r+0x70>
 800d320:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d324:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d328:	d026      	beq.n	800d378 <__ssputs_r+0x6c>
 800d32a:	6965      	ldr	r5, [r4, #20]
 800d32c:	6909      	ldr	r1, [r1, #16]
 800d32e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d332:	eba3 0901 	sub.w	r9, r3, r1
 800d336:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d33a:	1c7b      	adds	r3, r7, #1
 800d33c:	444b      	add	r3, r9
 800d33e:	106d      	asrs	r5, r5, #1
 800d340:	429d      	cmp	r5, r3
 800d342:	bf38      	it	cc
 800d344:	461d      	movcc	r5, r3
 800d346:	0553      	lsls	r3, r2, #21
 800d348:	d527      	bpl.n	800d39a <__ssputs_r+0x8e>
 800d34a:	4629      	mov	r1, r5
 800d34c:	f7ff fbd0 	bl	800caf0 <_malloc_r>
 800d350:	4606      	mov	r6, r0
 800d352:	b360      	cbz	r0, 800d3ae <__ssputs_r+0xa2>
 800d354:	6921      	ldr	r1, [r4, #16]
 800d356:	464a      	mov	r2, r9
 800d358:	f7fe fcf9 	bl	800bd4e <memcpy>
 800d35c:	89a3      	ldrh	r3, [r4, #12]
 800d35e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d366:	81a3      	strh	r3, [r4, #12]
 800d368:	6126      	str	r6, [r4, #16]
 800d36a:	6165      	str	r5, [r4, #20]
 800d36c:	444e      	add	r6, r9
 800d36e:	eba5 0509 	sub.w	r5, r5, r9
 800d372:	6026      	str	r6, [r4, #0]
 800d374:	60a5      	str	r5, [r4, #8]
 800d376:	463e      	mov	r6, r7
 800d378:	42be      	cmp	r6, r7
 800d37a:	d900      	bls.n	800d37e <__ssputs_r+0x72>
 800d37c:	463e      	mov	r6, r7
 800d37e:	6820      	ldr	r0, [r4, #0]
 800d380:	4632      	mov	r2, r6
 800d382:	4641      	mov	r1, r8
 800d384:	f000 f9c6 	bl	800d714 <memmove>
 800d388:	68a3      	ldr	r3, [r4, #8]
 800d38a:	1b9b      	subs	r3, r3, r6
 800d38c:	60a3      	str	r3, [r4, #8]
 800d38e:	6823      	ldr	r3, [r4, #0]
 800d390:	4433      	add	r3, r6
 800d392:	6023      	str	r3, [r4, #0]
 800d394:	2000      	movs	r0, #0
 800d396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d39a:	462a      	mov	r2, r5
 800d39c:	f000 fa28 	bl	800d7f0 <_realloc_r>
 800d3a0:	4606      	mov	r6, r0
 800d3a2:	2800      	cmp	r0, #0
 800d3a4:	d1e0      	bne.n	800d368 <__ssputs_r+0x5c>
 800d3a6:	6921      	ldr	r1, [r4, #16]
 800d3a8:	4650      	mov	r0, sl
 800d3aa:	f7ff fb2d 	bl	800ca08 <_free_r>
 800d3ae:	230c      	movs	r3, #12
 800d3b0:	f8ca 3000 	str.w	r3, [sl]
 800d3b4:	89a3      	ldrh	r3, [r4, #12]
 800d3b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3ba:	81a3      	strh	r3, [r4, #12]
 800d3bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d3c0:	e7e9      	b.n	800d396 <__ssputs_r+0x8a>
	...

0800d3c4 <_svfiprintf_r>:
 800d3c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3c8:	4698      	mov	r8, r3
 800d3ca:	898b      	ldrh	r3, [r1, #12]
 800d3cc:	061b      	lsls	r3, r3, #24
 800d3ce:	b09d      	sub	sp, #116	@ 0x74
 800d3d0:	4607      	mov	r7, r0
 800d3d2:	460d      	mov	r5, r1
 800d3d4:	4614      	mov	r4, r2
 800d3d6:	d510      	bpl.n	800d3fa <_svfiprintf_r+0x36>
 800d3d8:	690b      	ldr	r3, [r1, #16]
 800d3da:	b973      	cbnz	r3, 800d3fa <_svfiprintf_r+0x36>
 800d3dc:	2140      	movs	r1, #64	@ 0x40
 800d3de:	f7ff fb87 	bl	800caf0 <_malloc_r>
 800d3e2:	6028      	str	r0, [r5, #0]
 800d3e4:	6128      	str	r0, [r5, #16]
 800d3e6:	b930      	cbnz	r0, 800d3f6 <_svfiprintf_r+0x32>
 800d3e8:	230c      	movs	r3, #12
 800d3ea:	603b      	str	r3, [r7, #0]
 800d3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d3f0:	b01d      	add	sp, #116	@ 0x74
 800d3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3f6:	2340      	movs	r3, #64	@ 0x40
 800d3f8:	616b      	str	r3, [r5, #20]
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3fe:	2320      	movs	r3, #32
 800d400:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d404:	f8cd 800c 	str.w	r8, [sp, #12]
 800d408:	2330      	movs	r3, #48	@ 0x30
 800d40a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d5a8 <_svfiprintf_r+0x1e4>
 800d40e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d412:	f04f 0901 	mov.w	r9, #1
 800d416:	4623      	mov	r3, r4
 800d418:	469a      	mov	sl, r3
 800d41a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d41e:	b10a      	cbz	r2, 800d424 <_svfiprintf_r+0x60>
 800d420:	2a25      	cmp	r2, #37	@ 0x25
 800d422:	d1f9      	bne.n	800d418 <_svfiprintf_r+0x54>
 800d424:	ebba 0b04 	subs.w	fp, sl, r4
 800d428:	d00b      	beq.n	800d442 <_svfiprintf_r+0x7e>
 800d42a:	465b      	mov	r3, fp
 800d42c:	4622      	mov	r2, r4
 800d42e:	4629      	mov	r1, r5
 800d430:	4638      	mov	r0, r7
 800d432:	f7ff ff6b 	bl	800d30c <__ssputs_r>
 800d436:	3001      	adds	r0, #1
 800d438:	f000 80a7 	beq.w	800d58a <_svfiprintf_r+0x1c6>
 800d43c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d43e:	445a      	add	r2, fp
 800d440:	9209      	str	r2, [sp, #36]	@ 0x24
 800d442:	f89a 3000 	ldrb.w	r3, [sl]
 800d446:	2b00      	cmp	r3, #0
 800d448:	f000 809f 	beq.w	800d58a <_svfiprintf_r+0x1c6>
 800d44c:	2300      	movs	r3, #0
 800d44e:	f04f 32ff 	mov.w	r2, #4294967295
 800d452:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d456:	f10a 0a01 	add.w	sl, sl, #1
 800d45a:	9304      	str	r3, [sp, #16]
 800d45c:	9307      	str	r3, [sp, #28]
 800d45e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d462:	931a      	str	r3, [sp, #104]	@ 0x68
 800d464:	4654      	mov	r4, sl
 800d466:	2205      	movs	r2, #5
 800d468:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d46c:	484e      	ldr	r0, [pc, #312]	@ (800d5a8 <_svfiprintf_r+0x1e4>)
 800d46e:	f7f2 ff07 	bl	8000280 <memchr>
 800d472:	9a04      	ldr	r2, [sp, #16]
 800d474:	b9d8      	cbnz	r0, 800d4ae <_svfiprintf_r+0xea>
 800d476:	06d0      	lsls	r0, r2, #27
 800d478:	bf44      	itt	mi
 800d47a:	2320      	movmi	r3, #32
 800d47c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d480:	0711      	lsls	r1, r2, #28
 800d482:	bf44      	itt	mi
 800d484:	232b      	movmi	r3, #43	@ 0x2b
 800d486:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d48a:	f89a 3000 	ldrb.w	r3, [sl]
 800d48e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d490:	d015      	beq.n	800d4be <_svfiprintf_r+0xfa>
 800d492:	9a07      	ldr	r2, [sp, #28]
 800d494:	4654      	mov	r4, sl
 800d496:	2000      	movs	r0, #0
 800d498:	f04f 0c0a 	mov.w	ip, #10
 800d49c:	4621      	mov	r1, r4
 800d49e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d4a2:	3b30      	subs	r3, #48	@ 0x30
 800d4a4:	2b09      	cmp	r3, #9
 800d4a6:	d94b      	bls.n	800d540 <_svfiprintf_r+0x17c>
 800d4a8:	b1b0      	cbz	r0, 800d4d8 <_svfiprintf_r+0x114>
 800d4aa:	9207      	str	r2, [sp, #28]
 800d4ac:	e014      	b.n	800d4d8 <_svfiprintf_r+0x114>
 800d4ae:	eba0 0308 	sub.w	r3, r0, r8
 800d4b2:	fa09 f303 	lsl.w	r3, r9, r3
 800d4b6:	4313      	orrs	r3, r2
 800d4b8:	9304      	str	r3, [sp, #16]
 800d4ba:	46a2      	mov	sl, r4
 800d4bc:	e7d2      	b.n	800d464 <_svfiprintf_r+0xa0>
 800d4be:	9b03      	ldr	r3, [sp, #12]
 800d4c0:	1d19      	adds	r1, r3, #4
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	9103      	str	r1, [sp, #12]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	bfbb      	ittet	lt
 800d4ca:	425b      	neglt	r3, r3
 800d4cc:	f042 0202 	orrlt.w	r2, r2, #2
 800d4d0:	9307      	strge	r3, [sp, #28]
 800d4d2:	9307      	strlt	r3, [sp, #28]
 800d4d4:	bfb8      	it	lt
 800d4d6:	9204      	strlt	r2, [sp, #16]
 800d4d8:	7823      	ldrb	r3, [r4, #0]
 800d4da:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4dc:	d10a      	bne.n	800d4f4 <_svfiprintf_r+0x130>
 800d4de:	7863      	ldrb	r3, [r4, #1]
 800d4e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4e2:	d132      	bne.n	800d54a <_svfiprintf_r+0x186>
 800d4e4:	9b03      	ldr	r3, [sp, #12]
 800d4e6:	1d1a      	adds	r2, r3, #4
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	9203      	str	r2, [sp, #12]
 800d4ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d4f0:	3402      	adds	r4, #2
 800d4f2:	9305      	str	r3, [sp, #20]
 800d4f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d5b8 <_svfiprintf_r+0x1f4>
 800d4f8:	7821      	ldrb	r1, [r4, #0]
 800d4fa:	2203      	movs	r2, #3
 800d4fc:	4650      	mov	r0, sl
 800d4fe:	f7f2 febf 	bl	8000280 <memchr>
 800d502:	b138      	cbz	r0, 800d514 <_svfiprintf_r+0x150>
 800d504:	9b04      	ldr	r3, [sp, #16]
 800d506:	eba0 000a 	sub.w	r0, r0, sl
 800d50a:	2240      	movs	r2, #64	@ 0x40
 800d50c:	4082      	lsls	r2, r0
 800d50e:	4313      	orrs	r3, r2
 800d510:	3401      	adds	r4, #1
 800d512:	9304      	str	r3, [sp, #16]
 800d514:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d518:	4824      	ldr	r0, [pc, #144]	@ (800d5ac <_svfiprintf_r+0x1e8>)
 800d51a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d51e:	2206      	movs	r2, #6
 800d520:	f7f2 feae 	bl	8000280 <memchr>
 800d524:	2800      	cmp	r0, #0
 800d526:	d036      	beq.n	800d596 <_svfiprintf_r+0x1d2>
 800d528:	4b21      	ldr	r3, [pc, #132]	@ (800d5b0 <_svfiprintf_r+0x1ec>)
 800d52a:	bb1b      	cbnz	r3, 800d574 <_svfiprintf_r+0x1b0>
 800d52c:	9b03      	ldr	r3, [sp, #12]
 800d52e:	3307      	adds	r3, #7
 800d530:	f023 0307 	bic.w	r3, r3, #7
 800d534:	3308      	adds	r3, #8
 800d536:	9303      	str	r3, [sp, #12]
 800d538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d53a:	4433      	add	r3, r6
 800d53c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d53e:	e76a      	b.n	800d416 <_svfiprintf_r+0x52>
 800d540:	fb0c 3202 	mla	r2, ip, r2, r3
 800d544:	460c      	mov	r4, r1
 800d546:	2001      	movs	r0, #1
 800d548:	e7a8      	b.n	800d49c <_svfiprintf_r+0xd8>
 800d54a:	2300      	movs	r3, #0
 800d54c:	3401      	adds	r4, #1
 800d54e:	9305      	str	r3, [sp, #20]
 800d550:	4619      	mov	r1, r3
 800d552:	f04f 0c0a 	mov.w	ip, #10
 800d556:	4620      	mov	r0, r4
 800d558:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d55c:	3a30      	subs	r2, #48	@ 0x30
 800d55e:	2a09      	cmp	r2, #9
 800d560:	d903      	bls.n	800d56a <_svfiprintf_r+0x1a6>
 800d562:	2b00      	cmp	r3, #0
 800d564:	d0c6      	beq.n	800d4f4 <_svfiprintf_r+0x130>
 800d566:	9105      	str	r1, [sp, #20]
 800d568:	e7c4      	b.n	800d4f4 <_svfiprintf_r+0x130>
 800d56a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d56e:	4604      	mov	r4, r0
 800d570:	2301      	movs	r3, #1
 800d572:	e7f0      	b.n	800d556 <_svfiprintf_r+0x192>
 800d574:	ab03      	add	r3, sp, #12
 800d576:	9300      	str	r3, [sp, #0]
 800d578:	462a      	mov	r2, r5
 800d57a:	4b0e      	ldr	r3, [pc, #56]	@ (800d5b4 <_svfiprintf_r+0x1f0>)
 800d57c:	a904      	add	r1, sp, #16
 800d57e:	4638      	mov	r0, r7
 800d580:	f7fd fe76 	bl	800b270 <_printf_float>
 800d584:	1c42      	adds	r2, r0, #1
 800d586:	4606      	mov	r6, r0
 800d588:	d1d6      	bne.n	800d538 <_svfiprintf_r+0x174>
 800d58a:	89ab      	ldrh	r3, [r5, #12]
 800d58c:	065b      	lsls	r3, r3, #25
 800d58e:	f53f af2d 	bmi.w	800d3ec <_svfiprintf_r+0x28>
 800d592:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d594:	e72c      	b.n	800d3f0 <_svfiprintf_r+0x2c>
 800d596:	ab03      	add	r3, sp, #12
 800d598:	9300      	str	r3, [sp, #0]
 800d59a:	462a      	mov	r2, r5
 800d59c:	4b05      	ldr	r3, [pc, #20]	@ (800d5b4 <_svfiprintf_r+0x1f0>)
 800d59e:	a904      	add	r1, sp, #16
 800d5a0:	4638      	mov	r0, r7
 800d5a2:	f7fe f8fd 	bl	800b7a0 <_printf_i>
 800d5a6:	e7ed      	b.n	800d584 <_svfiprintf_r+0x1c0>
 800d5a8:	0800f440 	.word	0x0800f440
 800d5ac:	0800f44a 	.word	0x0800f44a
 800d5b0:	0800b271 	.word	0x0800b271
 800d5b4:	0800d30d 	.word	0x0800d30d
 800d5b8:	0800f446 	.word	0x0800f446

0800d5bc <__sflush_r>:
 800d5bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d5c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5c4:	0716      	lsls	r6, r2, #28
 800d5c6:	4605      	mov	r5, r0
 800d5c8:	460c      	mov	r4, r1
 800d5ca:	d454      	bmi.n	800d676 <__sflush_r+0xba>
 800d5cc:	684b      	ldr	r3, [r1, #4]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	dc02      	bgt.n	800d5d8 <__sflush_r+0x1c>
 800d5d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	dd48      	ble.n	800d66a <__sflush_r+0xae>
 800d5d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d5da:	2e00      	cmp	r6, #0
 800d5dc:	d045      	beq.n	800d66a <__sflush_r+0xae>
 800d5de:	2300      	movs	r3, #0
 800d5e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d5e4:	682f      	ldr	r7, [r5, #0]
 800d5e6:	6a21      	ldr	r1, [r4, #32]
 800d5e8:	602b      	str	r3, [r5, #0]
 800d5ea:	d030      	beq.n	800d64e <__sflush_r+0x92>
 800d5ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d5ee:	89a3      	ldrh	r3, [r4, #12]
 800d5f0:	0759      	lsls	r1, r3, #29
 800d5f2:	d505      	bpl.n	800d600 <__sflush_r+0x44>
 800d5f4:	6863      	ldr	r3, [r4, #4]
 800d5f6:	1ad2      	subs	r2, r2, r3
 800d5f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d5fa:	b10b      	cbz	r3, 800d600 <__sflush_r+0x44>
 800d5fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d5fe:	1ad2      	subs	r2, r2, r3
 800d600:	2300      	movs	r3, #0
 800d602:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d604:	6a21      	ldr	r1, [r4, #32]
 800d606:	4628      	mov	r0, r5
 800d608:	47b0      	blx	r6
 800d60a:	1c43      	adds	r3, r0, #1
 800d60c:	89a3      	ldrh	r3, [r4, #12]
 800d60e:	d106      	bne.n	800d61e <__sflush_r+0x62>
 800d610:	6829      	ldr	r1, [r5, #0]
 800d612:	291d      	cmp	r1, #29
 800d614:	d82b      	bhi.n	800d66e <__sflush_r+0xb2>
 800d616:	4a2a      	ldr	r2, [pc, #168]	@ (800d6c0 <__sflush_r+0x104>)
 800d618:	410a      	asrs	r2, r1
 800d61a:	07d6      	lsls	r6, r2, #31
 800d61c:	d427      	bmi.n	800d66e <__sflush_r+0xb2>
 800d61e:	2200      	movs	r2, #0
 800d620:	6062      	str	r2, [r4, #4]
 800d622:	04d9      	lsls	r1, r3, #19
 800d624:	6922      	ldr	r2, [r4, #16]
 800d626:	6022      	str	r2, [r4, #0]
 800d628:	d504      	bpl.n	800d634 <__sflush_r+0x78>
 800d62a:	1c42      	adds	r2, r0, #1
 800d62c:	d101      	bne.n	800d632 <__sflush_r+0x76>
 800d62e:	682b      	ldr	r3, [r5, #0]
 800d630:	b903      	cbnz	r3, 800d634 <__sflush_r+0x78>
 800d632:	6560      	str	r0, [r4, #84]	@ 0x54
 800d634:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d636:	602f      	str	r7, [r5, #0]
 800d638:	b1b9      	cbz	r1, 800d66a <__sflush_r+0xae>
 800d63a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d63e:	4299      	cmp	r1, r3
 800d640:	d002      	beq.n	800d648 <__sflush_r+0x8c>
 800d642:	4628      	mov	r0, r5
 800d644:	f7ff f9e0 	bl	800ca08 <_free_r>
 800d648:	2300      	movs	r3, #0
 800d64a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d64c:	e00d      	b.n	800d66a <__sflush_r+0xae>
 800d64e:	2301      	movs	r3, #1
 800d650:	4628      	mov	r0, r5
 800d652:	47b0      	blx	r6
 800d654:	4602      	mov	r2, r0
 800d656:	1c50      	adds	r0, r2, #1
 800d658:	d1c9      	bne.n	800d5ee <__sflush_r+0x32>
 800d65a:	682b      	ldr	r3, [r5, #0]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d0c6      	beq.n	800d5ee <__sflush_r+0x32>
 800d660:	2b1d      	cmp	r3, #29
 800d662:	d001      	beq.n	800d668 <__sflush_r+0xac>
 800d664:	2b16      	cmp	r3, #22
 800d666:	d11e      	bne.n	800d6a6 <__sflush_r+0xea>
 800d668:	602f      	str	r7, [r5, #0]
 800d66a:	2000      	movs	r0, #0
 800d66c:	e022      	b.n	800d6b4 <__sflush_r+0xf8>
 800d66e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d672:	b21b      	sxth	r3, r3
 800d674:	e01b      	b.n	800d6ae <__sflush_r+0xf2>
 800d676:	690f      	ldr	r7, [r1, #16]
 800d678:	2f00      	cmp	r7, #0
 800d67a:	d0f6      	beq.n	800d66a <__sflush_r+0xae>
 800d67c:	0793      	lsls	r3, r2, #30
 800d67e:	680e      	ldr	r6, [r1, #0]
 800d680:	bf08      	it	eq
 800d682:	694b      	ldreq	r3, [r1, #20]
 800d684:	600f      	str	r7, [r1, #0]
 800d686:	bf18      	it	ne
 800d688:	2300      	movne	r3, #0
 800d68a:	eba6 0807 	sub.w	r8, r6, r7
 800d68e:	608b      	str	r3, [r1, #8]
 800d690:	f1b8 0f00 	cmp.w	r8, #0
 800d694:	dde9      	ble.n	800d66a <__sflush_r+0xae>
 800d696:	6a21      	ldr	r1, [r4, #32]
 800d698:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d69a:	4643      	mov	r3, r8
 800d69c:	463a      	mov	r2, r7
 800d69e:	4628      	mov	r0, r5
 800d6a0:	47b0      	blx	r6
 800d6a2:	2800      	cmp	r0, #0
 800d6a4:	dc08      	bgt.n	800d6b8 <__sflush_r+0xfc>
 800d6a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6ae:	81a3      	strh	r3, [r4, #12]
 800d6b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d6b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6b8:	4407      	add	r7, r0
 800d6ba:	eba8 0800 	sub.w	r8, r8, r0
 800d6be:	e7e7      	b.n	800d690 <__sflush_r+0xd4>
 800d6c0:	dfbffffe 	.word	0xdfbffffe

0800d6c4 <_fflush_r>:
 800d6c4:	b538      	push	{r3, r4, r5, lr}
 800d6c6:	690b      	ldr	r3, [r1, #16]
 800d6c8:	4605      	mov	r5, r0
 800d6ca:	460c      	mov	r4, r1
 800d6cc:	b913      	cbnz	r3, 800d6d4 <_fflush_r+0x10>
 800d6ce:	2500      	movs	r5, #0
 800d6d0:	4628      	mov	r0, r5
 800d6d2:	bd38      	pop	{r3, r4, r5, pc}
 800d6d4:	b118      	cbz	r0, 800d6de <_fflush_r+0x1a>
 800d6d6:	6a03      	ldr	r3, [r0, #32]
 800d6d8:	b90b      	cbnz	r3, 800d6de <_fflush_r+0x1a>
 800d6da:	f7fe fa0d 	bl	800baf8 <__sinit>
 800d6de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d0f3      	beq.n	800d6ce <_fflush_r+0xa>
 800d6e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d6e8:	07d0      	lsls	r0, r2, #31
 800d6ea:	d404      	bmi.n	800d6f6 <_fflush_r+0x32>
 800d6ec:	0599      	lsls	r1, r3, #22
 800d6ee:	d402      	bmi.n	800d6f6 <_fflush_r+0x32>
 800d6f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6f2:	f7fe fb2a 	bl	800bd4a <__retarget_lock_acquire_recursive>
 800d6f6:	4628      	mov	r0, r5
 800d6f8:	4621      	mov	r1, r4
 800d6fa:	f7ff ff5f 	bl	800d5bc <__sflush_r>
 800d6fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d700:	07da      	lsls	r2, r3, #31
 800d702:	4605      	mov	r5, r0
 800d704:	d4e4      	bmi.n	800d6d0 <_fflush_r+0xc>
 800d706:	89a3      	ldrh	r3, [r4, #12]
 800d708:	059b      	lsls	r3, r3, #22
 800d70a:	d4e1      	bmi.n	800d6d0 <_fflush_r+0xc>
 800d70c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d70e:	f7fe fb1d 	bl	800bd4c <__retarget_lock_release_recursive>
 800d712:	e7dd      	b.n	800d6d0 <_fflush_r+0xc>

0800d714 <memmove>:
 800d714:	4288      	cmp	r0, r1
 800d716:	b510      	push	{r4, lr}
 800d718:	eb01 0402 	add.w	r4, r1, r2
 800d71c:	d902      	bls.n	800d724 <memmove+0x10>
 800d71e:	4284      	cmp	r4, r0
 800d720:	4623      	mov	r3, r4
 800d722:	d807      	bhi.n	800d734 <memmove+0x20>
 800d724:	1e43      	subs	r3, r0, #1
 800d726:	42a1      	cmp	r1, r4
 800d728:	d008      	beq.n	800d73c <memmove+0x28>
 800d72a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d72e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d732:	e7f8      	b.n	800d726 <memmove+0x12>
 800d734:	4402      	add	r2, r0
 800d736:	4601      	mov	r1, r0
 800d738:	428a      	cmp	r2, r1
 800d73a:	d100      	bne.n	800d73e <memmove+0x2a>
 800d73c:	bd10      	pop	{r4, pc}
 800d73e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d742:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d746:	e7f7      	b.n	800d738 <memmove+0x24>

0800d748 <_sbrk_r>:
 800d748:	b538      	push	{r3, r4, r5, lr}
 800d74a:	4d06      	ldr	r5, [pc, #24]	@ (800d764 <_sbrk_r+0x1c>)
 800d74c:	2300      	movs	r3, #0
 800d74e:	4604      	mov	r4, r0
 800d750:	4608      	mov	r0, r1
 800d752:	602b      	str	r3, [r5, #0]
 800d754:	f001 faa6 	bl	800eca4 <_sbrk>
 800d758:	1c43      	adds	r3, r0, #1
 800d75a:	d102      	bne.n	800d762 <_sbrk_r+0x1a>
 800d75c:	682b      	ldr	r3, [r5, #0]
 800d75e:	b103      	cbz	r3, 800d762 <_sbrk_r+0x1a>
 800d760:	6023      	str	r3, [r4, #0]
 800d762:	bd38      	pop	{r3, r4, r5, pc}
 800d764:	20013d18 	.word	0x20013d18

0800d768 <__assert_func>:
 800d768:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d76a:	4614      	mov	r4, r2
 800d76c:	461a      	mov	r2, r3
 800d76e:	4b09      	ldr	r3, [pc, #36]	@ (800d794 <__assert_func+0x2c>)
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	4605      	mov	r5, r0
 800d774:	68d8      	ldr	r0, [r3, #12]
 800d776:	b954      	cbnz	r4, 800d78e <__assert_func+0x26>
 800d778:	4b07      	ldr	r3, [pc, #28]	@ (800d798 <__assert_func+0x30>)
 800d77a:	461c      	mov	r4, r3
 800d77c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d780:	9100      	str	r1, [sp, #0]
 800d782:	462b      	mov	r3, r5
 800d784:	4905      	ldr	r1, [pc, #20]	@ (800d79c <__assert_func+0x34>)
 800d786:	f000 f86f 	bl	800d868 <fiprintf>
 800d78a:	f000 f87f 	bl	800d88c <abort>
 800d78e:	4b04      	ldr	r3, [pc, #16]	@ (800d7a0 <__assert_func+0x38>)
 800d790:	e7f4      	b.n	800d77c <__assert_func+0x14>
 800d792:	bf00      	nop
 800d794:	20000020 	.word	0x20000020
 800d798:	0800f496 	.word	0x0800f496
 800d79c:	0800f468 	.word	0x0800f468
 800d7a0:	0800f45b 	.word	0x0800f45b

0800d7a4 <_calloc_r>:
 800d7a4:	b570      	push	{r4, r5, r6, lr}
 800d7a6:	fba1 5402 	umull	r5, r4, r1, r2
 800d7aa:	b93c      	cbnz	r4, 800d7bc <_calloc_r+0x18>
 800d7ac:	4629      	mov	r1, r5
 800d7ae:	f7ff f99f 	bl	800caf0 <_malloc_r>
 800d7b2:	4606      	mov	r6, r0
 800d7b4:	b928      	cbnz	r0, 800d7c2 <_calloc_r+0x1e>
 800d7b6:	2600      	movs	r6, #0
 800d7b8:	4630      	mov	r0, r6
 800d7ba:	bd70      	pop	{r4, r5, r6, pc}
 800d7bc:	220c      	movs	r2, #12
 800d7be:	6002      	str	r2, [r0, #0]
 800d7c0:	e7f9      	b.n	800d7b6 <_calloc_r+0x12>
 800d7c2:	462a      	mov	r2, r5
 800d7c4:	4621      	mov	r1, r4
 800d7c6:	f7fe fa54 	bl	800bc72 <memset>
 800d7ca:	e7f5      	b.n	800d7b8 <_calloc_r+0x14>

0800d7cc <__ascii_mbtowc>:
 800d7cc:	b082      	sub	sp, #8
 800d7ce:	b901      	cbnz	r1, 800d7d2 <__ascii_mbtowc+0x6>
 800d7d0:	a901      	add	r1, sp, #4
 800d7d2:	b142      	cbz	r2, 800d7e6 <__ascii_mbtowc+0x1a>
 800d7d4:	b14b      	cbz	r3, 800d7ea <__ascii_mbtowc+0x1e>
 800d7d6:	7813      	ldrb	r3, [r2, #0]
 800d7d8:	600b      	str	r3, [r1, #0]
 800d7da:	7812      	ldrb	r2, [r2, #0]
 800d7dc:	1e10      	subs	r0, r2, #0
 800d7de:	bf18      	it	ne
 800d7e0:	2001      	movne	r0, #1
 800d7e2:	b002      	add	sp, #8
 800d7e4:	4770      	bx	lr
 800d7e6:	4610      	mov	r0, r2
 800d7e8:	e7fb      	b.n	800d7e2 <__ascii_mbtowc+0x16>
 800d7ea:	f06f 0001 	mvn.w	r0, #1
 800d7ee:	e7f8      	b.n	800d7e2 <__ascii_mbtowc+0x16>

0800d7f0 <_realloc_r>:
 800d7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7f4:	4680      	mov	r8, r0
 800d7f6:	4615      	mov	r5, r2
 800d7f8:	460c      	mov	r4, r1
 800d7fa:	b921      	cbnz	r1, 800d806 <_realloc_r+0x16>
 800d7fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d800:	4611      	mov	r1, r2
 800d802:	f7ff b975 	b.w	800caf0 <_malloc_r>
 800d806:	b92a      	cbnz	r2, 800d814 <_realloc_r+0x24>
 800d808:	f7ff f8fe 	bl	800ca08 <_free_r>
 800d80c:	2400      	movs	r4, #0
 800d80e:	4620      	mov	r0, r4
 800d810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d814:	f000 f841 	bl	800d89a <_malloc_usable_size_r>
 800d818:	4285      	cmp	r5, r0
 800d81a:	4606      	mov	r6, r0
 800d81c:	d802      	bhi.n	800d824 <_realloc_r+0x34>
 800d81e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d822:	d8f4      	bhi.n	800d80e <_realloc_r+0x1e>
 800d824:	4629      	mov	r1, r5
 800d826:	4640      	mov	r0, r8
 800d828:	f7ff f962 	bl	800caf0 <_malloc_r>
 800d82c:	4607      	mov	r7, r0
 800d82e:	2800      	cmp	r0, #0
 800d830:	d0ec      	beq.n	800d80c <_realloc_r+0x1c>
 800d832:	42b5      	cmp	r5, r6
 800d834:	462a      	mov	r2, r5
 800d836:	4621      	mov	r1, r4
 800d838:	bf28      	it	cs
 800d83a:	4632      	movcs	r2, r6
 800d83c:	f7fe fa87 	bl	800bd4e <memcpy>
 800d840:	4621      	mov	r1, r4
 800d842:	4640      	mov	r0, r8
 800d844:	f7ff f8e0 	bl	800ca08 <_free_r>
 800d848:	463c      	mov	r4, r7
 800d84a:	e7e0      	b.n	800d80e <_realloc_r+0x1e>

0800d84c <__ascii_wctomb>:
 800d84c:	4603      	mov	r3, r0
 800d84e:	4608      	mov	r0, r1
 800d850:	b141      	cbz	r1, 800d864 <__ascii_wctomb+0x18>
 800d852:	2aff      	cmp	r2, #255	@ 0xff
 800d854:	d904      	bls.n	800d860 <__ascii_wctomb+0x14>
 800d856:	228a      	movs	r2, #138	@ 0x8a
 800d858:	601a      	str	r2, [r3, #0]
 800d85a:	f04f 30ff 	mov.w	r0, #4294967295
 800d85e:	4770      	bx	lr
 800d860:	700a      	strb	r2, [r1, #0]
 800d862:	2001      	movs	r0, #1
 800d864:	4770      	bx	lr
	...

0800d868 <fiprintf>:
 800d868:	b40e      	push	{r1, r2, r3}
 800d86a:	b503      	push	{r0, r1, lr}
 800d86c:	4601      	mov	r1, r0
 800d86e:	ab03      	add	r3, sp, #12
 800d870:	4805      	ldr	r0, [pc, #20]	@ (800d888 <fiprintf+0x20>)
 800d872:	f853 2b04 	ldr.w	r2, [r3], #4
 800d876:	6800      	ldr	r0, [r0, #0]
 800d878:	9301      	str	r3, [sp, #4]
 800d87a:	f000 f83f 	bl	800d8fc <_vfiprintf_r>
 800d87e:	b002      	add	sp, #8
 800d880:	f85d eb04 	ldr.w	lr, [sp], #4
 800d884:	b003      	add	sp, #12
 800d886:	4770      	bx	lr
 800d888:	20000020 	.word	0x20000020

0800d88c <abort>:
 800d88c:	b508      	push	{r3, lr}
 800d88e:	2006      	movs	r0, #6
 800d890:	f000 fa08 	bl	800dca4 <raise>
 800d894:	2001      	movs	r0, #1
 800d896:	f7f5 f9a7 	bl	8002be8 <_exit>

0800d89a <_malloc_usable_size_r>:
 800d89a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d89e:	1f18      	subs	r0, r3, #4
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	bfbc      	itt	lt
 800d8a4:	580b      	ldrlt	r3, [r1, r0]
 800d8a6:	18c0      	addlt	r0, r0, r3
 800d8a8:	4770      	bx	lr

0800d8aa <__sfputc_r>:
 800d8aa:	6893      	ldr	r3, [r2, #8]
 800d8ac:	3b01      	subs	r3, #1
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	b410      	push	{r4}
 800d8b2:	6093      	str	r3, [r2, #8]
 800d8b4:	da08      	bge.n	800d8c8 <__sfputc_r+0x1e>
 800d8b6:	6994      	ldr	r4, [r2, #24]
 800d8b8:	42a3      	cmp	r3, r4
 800d8ba:	db01      	blt.n	800d8c0 <__sfputc_r+0x16>
 800d8bc:	290a      	cmp	r1, #10
 800d8be:	d103      	bne.n	800d8c8 <__sfputc_r+0x1e>
 800d8c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8c4:	f000 b932 	b.w	800db2c <__swbuf_r>
 800d8c8:	6813      	ldr	r3, [r2, #0]
 800d8ca:	1c58      	adds	r0, r3, #1
 800d8cc:	6010      	str	r0, [r2, #0]
 800d8ce:	7019      	strb	r1, [r3, #0]
 800d8d0:	4608      	mov	r0, r1
 800d8d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8d6:	4770      	bx	lr

0800d8d8 <__sfputs_r>:
 800d8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8da:	4606      	mov	r6, r0
 800d8dc:	460f      	mov	r7, r1
 800d8de:	4614      	mov	r4, r2
 800d8e0:	18d5      	adds	r5, r2, r3
 800d8e2:	42ac      	cmp	r4, r5
 800d8e4:	d101      	bne.n	800d8ea <__sfputs_r+0x12>
 800d8e6:	2000      	movs	r0, #0
 800d8e8:	e007      	b.n	800d8fa <__sfputs_r+0x22>
 800d8ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8ee:	463a      	mov	r2, r7
 800d8f0:	4630      	mov	r0, r6
 800d8f2:	f7ff ffda 	bl	800d8aa <__sfputc_r>
 800d8f6:	1c43      	adds	r3, r0, #1
 800d8f8:	d1f3      	bne.n	800d8e2 <__sfputs_r+0xa>
 800d8fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d8fc <_vfiprintf_r>:
 800d8fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d900:	460d      	mov	r5, r1
 800d902:	b09d      	sub	sp, #116	@ 0x74
 800d904:	4614      	mov	r4, r2
 800d906:	4698      	mov	r8, r3
 800d908:	4606      	mov	r6, r0
 800d90a:	b118      	cbz	r0, 800d914 <_vfiprintf_r+0x18>
 800d90c:	6a03      	ldr	r3, [r0, #32]
 800d90e:	b90b      	cbnz	r3, 800d914 <_vfiprintf_r+0x18>
 800d910:	f7fe f8f2 	bl	800baf8 <__sinit>
 800d914:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d916:	07d9      	lsls	r1, r3, #31
 800d918:	d405      	bmi.n	800d926 <_vfiprintf_r+0x2a>
 800d91a:	89ab      	ldrh	r3, [r5, #12]
 800d91c:	059a      	lsls	r2, r3, #22
 800d91e:	d402      	bmi.n	800d926 <_vfiprintf_r+0x2a>
 800d920:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d922:	f7fe fa12 	bl	800bd4a <__retarget_lock_acquire_recursive>
 800d926:	89ab      	ldrh	r3, [r5, #12]
 800d928:	071b      	lsls	r3, r3, #28
 800d92a:	d501      	bpl.n	800d930 <_vfiprintf_r+0x34>
 800d92c:	692b      	ldr	r3, [r5, #16]
 800d92e:	b99b      	cbnz	r3, 800d958 <_vfiprintf_r+0x5c>
 800d930:	4629      	mov	r1, r5
 800d932:	4630      	mov	r0, r6
 800d934:	f000 f938 	bl	800dba8 <__swsetup_r>
 800d938:	b170      	cbz	r0, 800d958 <_vfiprintf_r+0x5c>
 800d93a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d93c:	07dc      	lsls	r4, r3, #31
 800d93e:	d504      	bpl.n	800d94a <_vfiprintf_r+0x4e>
 800d940:	f04f 30ff 	mov.w	r0, #4294967295
 800d944:	b01d      	add	sp, #116	@ 0x74
 800d946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d94a:	89ab      	ldrh	r3, [r5, #12]
 800d94c:	0598      	lsls	r0, r3, #22
 800d94e:	d4f7      	bmi.n	800d940 <_vfiprintf_r+0x44>
 800d950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d952:	f7fe f9fb 	bl	800bd4c <__retarget_lock_release_recursive>
 800d956:	e7f3      	b.n	800d940 <_vfiprintf_r+0x44>
 800d958:	2300      	movs	r3, #0
 800d95a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d95c:	2320      	movs	r3, #32
 800d95e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d962:	f8cd 800c 	str.w	r8, [sp, #12]
 800d966:	2330      	movs	r3, #48	@ 0x30
 800d968:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800db18 <_vfiprintf_r+0x21c>
 800d96c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d970:	f04f 0901 	mov.w	r9, #1
 800d974:	4623      	mov	r3, r4
 800d976:	469a      	mov	sl, r3
 800d978:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d97c:	b10a      	cbz	r2, 800d982 <_vfiprintf_r+0x86>
 800d97e:	2a25      	cmp	r2, #37	@ 0x25
 800d980:	d1f9      	bne.n	800d976 <_vfiprintf_r+0x7a>
 800d982:	ebba 0b04 	subs.w	fp, sl, r4
 800d986:	d00b      	beq.n	800d9a0 <_vfiprintf_r+0xa4>
 800d988:	465b      	mov	r3, fp
 800d98a:	4622      	mov	r2, r4
 800d98c:	4629      	mov	r1, r5
 800d98e:	4630      	mov	r0, r6
 800d990:	f7ff ffa2 	bl	800d8d8 <__sfputs_r>
 800d994:	3001      	adds	r0, #1
 800d996:	f000 80a7 	beq.w	800dae8 <_vfiprintf_r+0x1ec>
 800d99a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d99c:	445a      	add	r2, fp
 800d99e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9a0:	f89a 3000 	ldrb.w	r3, [sl]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	f000 809f 	beq.w	800dae8 <_vfiprintf_r+0x1ec>
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	f04f 32ff 	mov.w	r2, #4294967295
 800d9b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9b4:	f10a 0a01 	add.w	sl, sl, #1
 800d9b8:	9304      	str	r3, [sp, #16]
 800d9ba:	9307      	str	r3, [sp, #28]
 800d9bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d9c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d9c2:	4654      	mov	r4, sl
 800d9c4:	2205      	movs	r2, #5
 800d9c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9ca:	4853      	ldr	r0, [pc, #332]	@ (800db18 <_vfiprintf_r+0x21c>)
 800d9cc:	f7f2 fc58 	bl	8000280 <memchr>
 800d9d0:	9a04      	ldr	r2, [sp, #16]
 800d9d2:	b9d8      	cbnz	r0, 800da0c <_vfiprintf_r+0x110>
 800d9d4:	06d1      	lsls	r1, r2, #27
 800d9d6:	bf44      	itt	mi
 800d9d8:	2320      	movmi	r3, #32
 800d9da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9de:	0713      	lsls	r3, r2, #28
 800d9e0:	bf44      	itt	mi
 800d9e2:	232b      	movmi	r3, #43	@ 0x2b
 800d9e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9e8:	f89a 3000 	ldrb.w	r3, [sl]
 800d9ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9ee:	d015      	beq.n	800da1c <_vfiprintf_r+0x120>
 800d9f0:	9a07      	ldr	r2, [sp, #28]
 800d9f2:	4654      	mov	r4, sl
 800d9f4:	2000      	movs	r0, #0
 800d9f6:	f04f 0c0a 	mov.w	ip, #10
 800d9fa:	4621      	mov	r1, r4
 800d9fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da00:	3b30      	subs	r3, #48	@ 0x30
 800da02:	2b09      	cmp	r3, #9
 800da04:	d94b      	bls.n	800da9e <_vfiprintf_r+0x1a2>
 800da06:	b1b0      	cbz	r0, 800da36 <_vfiprintf_r+0x13a>
 800da08:	9207      	str	r2, [sp, #28]
 800da0a:	e014      	b.n	800da36 <_vfiprintf_r+0x13a>
 800da0c:	eba0 0308 	sub.w	r3, r0, r8
 800da10:	fa09 f303 	lsl.w	r3, r9, r3
 800da14:	4313      	orrs	r3, r2
 800da16:	9304      	str	r3, [sp, #16]
 800da18:	46a2      	mov	sl, r4
 800da1a:	e7d2      	b.n	800d9c2 <_vfiprintf_r+0xc6>
 800da1c:	9b03      	ldr	r3, [sp, #12]
 800da1e:	1d19      	adds	r1, r3, #4
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	9103      	str	r1, [sp, #12]
 800da24:	2b00      	cmp	r3, #0
 800da26:	bfbb      	ittet	lt
 800da28:	425b      	neglt	r3, r3
 800da2a:	f042 0202 	orrlt.w	r2, r2, #2
 800da2e:	9307      	strge	r3, [sp, #28]
 800da30:	9307      	strlt	r3, [sp, #28]
 800da32:	bfb8      	it	lt
 800da34:	9204      	strlt	r2, [sp, #16]
 800da36:	7823      	ldrb	r3, [r4, #0]
 800da38:	2b2e      	cmp	r3, #46	@ 0x2e
 800da3a:	d10a      	bne.n	800da52 <_vfiprintf_r+0x156>
 800da3c:	7863      	ldrb	r3, [r4, #1]
 800da3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800da40:	d132      	bne.n	800daa8 <_vfiprintf_r+0x1ac>
 800da42:	9b03      	ldr	r3, [sp, #12]
 800da44:	1d1a      	adds	r2, r3, #4
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	9203      	str	r2, [sp, #12]
 800da4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da4e:	3402      	adds	r4, #2
 800da50:	9305      	str	r3, [sp, #20]
 800da52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800db28 <_vfiprintf_r+0x22c>
 800da56:	7821      	ldrb	r1, [r4, #0]
 800da58:	2203      	movs	r2, #3
 800da5a:	4650      	mov	r0, sl
 800da5c:	f7f2 fc10 	bl	8000280 <memchr>
 800da60:	b138      	cbz	r0, 800da72 <_vfiprintf_r+0x176>
 800da62:	9b04      	ldr	r3, [sp, #16]
 800da64:	eba0 000a 	sub.w	r0, r0, sl
 800da68:	2240      	movs	r2, #64	@ 0x40
 800da6a:	4082      	lsls	r2, r0
 800da6c:	4313      	orrs	r3, r2
 800da6e:	3401      	adds	r4, #1
 800da70:	9304      	str	r3, [sp, #16]
 800da72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da76:	4829      	ldr	r0, [pc, #164]	@ (800db1c <_vfiprintf_r+0x220>)
 800da78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da7c:	2206      	movs	r2, #6
 800da7e:	f7f2 fbff 	bl	8000280 <memchr>
 800da82:	2800      	cmp	r0, #0
 800da84:	d03f      	beq.n	800db06 <_vfiprintf_r+0x20a>
 800da86:	4b26      	ldr	r3, [pc, #152]	@ (800db20 <_vfiprintf_r+0x224>)
 800da88:	bb1b      	cbnz	r3, 800dad2 <_vfiprintf_r+0x1d6>
 800da8a:	9b03      	ldr	r3, [sp, #12]
 800da8c:	3307      	adds	r3, #7
 800da8e:	f023 0307 	bic.w	r3, r3, #7
 800da92:	3308      	adds	r3, #8
 800da94:	9303      	str	r3, [sp, #12]
 800da96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da98:	443b      	add	r3, r7
 800da9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800da9c:	e76a      	b.n	800d974 <_vfiprintf_r+0x78>
 800da9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800daa2:	460c      	mov	r4, r1
 800daa4:	2001      	movs	r0, #1
 800daa6:	e7a8      	b.n	800d9fa <_vfiprintf_r+0xfe>
 800daa8:	2300      	movs	r3, #0
 800daaa:	3401      	adds	r4, #1
 800daac:	9305      	str	r3, [sp, #20]
 800daae:	4619      	mov	r1, r3
 800dab0:	f04f 0c0a 	mov.w	ip, #10
 800dab4:	4620      	mov	r0, r4
 800dab6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800daba:	3a30      	subs	r2, #48	@ 0x30
 800dabc:	2a09      	cmp	r2, #9
 800dabe:	d903      	bls.n	800dac8 <_vfiprintf_r+0x1cc>
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d0c6      	beq.n	800da52 <_vfiprintf_r+0x156>
 800dac4:	9105      	str	r1, [sp, #20]
 800dac6:	e7c4      	b.n	800da52 <_vfiprintf_r+0x156>
 800dac8:	fb0c 2101 	mla	r1, ip, r1, r2
 800dacc:	4604      	mov	r4, r0
 800dace:	2301      	movs	r3, #1
 800dad0:	e7f0      	b.n	800dab4 <_vfiprintf_r+0x1b8>
 800dad2:	ab03      	add	r3, sp, #12
 800dad4:	9300      	str	r3, [sp, #0]
 800dad6:	462a      	mov	r2, r5
 800dad8:	4b12      	ldr	r3, [pc, #72]	@ (800db24 <_vfiprintf_r+0x228>)
 800dada:	a904      	add	r1, sp, #16
 800dadc:	4630      	mov	r0, r6
 800dade:	f7fd fbc7 	bl	800b270 <_printf_float>
 800dae2:	4607      	mov	r7, r0
 800dae4:	1c78      	adds	r0, r7, #1
 800dae6:	d1d6      	bne.n	800da96 <_vfiprintf_r+0x19a>
 800dae8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800daea:	07d9      	lsls	r1, r3, #31
 800daec:	d405      	bmi.n	800dafa <_vfiprintf_r+0x1fe>
 800daee:	89ab      	ldrh	r3, [r5, #12]
 800daf0:	059a      	lsls	r2, r3, #22
 800daf2:	d402      	bmi.n	800dafa <_vfiprintf_r+0x1fe>
 800daf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800daf6:	f7fe f929 	bl	800bd4c <__retarget_lock_release_recursive>
 800dafa:	89ab      	ldrh	r3, [r5, #12]
 800dafc:	065b      	lsls	r3, r3, #25
 800dafe:	f53f af1f 	bmi.w	800d940 <_vfiprintf_r+0x44>
 800db02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db04:	e71e      	b.n	800d944 <_vfiprintf_r+0x48>
 800db06:	ab03      	add	r3, sp, #12
 800db08:	9300      	str	r3, [sp, #0]
 800db0a:	462a      	mov	r2, r5
 800db0c:	4b05      	ldr	r3, [pc, #20]	@ (800db24 <_vfiprintf_r+0x228>)
 800db0e:	a904      	add	r1, sp, #16
 800db10:	4630      	mov	r0, r6
 800db12:	f7fd fe45 	bl	800b7a0 <_printf_i>
 800db16:	e7e4      	b.n	800dae2 <_vfiprintf_r+0x1e6>
 800db18:	0800f440 	.word	0x0800f440
 800db1c:	0800f44a 	.word	0x0800f44a
 800db20:	0800b271 	.word	0x0800b271
 800db24:	0800d8d9 	.word	0x0800d8d9
 800db28:	0800f446 	.word	0x0800f446

0800db2c <__swbuf_r>:
 800db2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db2e:	460e      	mov	r6, r1
 800db30:	4614      	mov	r4, r2
 800db32:	4605      	mov	r5, r0
 800db34:	b118      	cbz	r0, 800db3e <__swbuf_r+0x12>
 800db36:	6a03      	ldr	r3, [r0, #32]
 800db38:	b90b      	cbnz	r3, 800db3e <__swbuf_r+0x12>
 800db3a:	f7fd ffdd 	bl	800baf8 <__sinit>
 800db3e:	69a3      	ldr	r3, [r4, #24]
 800db40:	60a3      	str	r3, [r4, #8]
 800db42:	89a3      	ldrh	r3, [r4, #12]
 800db44:	071a      	lsls	r2, r3, #28
 800db46:	d501      	bpl.n	800db4c <__swbuf_r+0x20>
 800db48:	6923      	ldr	r3, [r4, #16]
 800db4a:	b943      	cbnz	r3, 800db5e <__swbuf_r+0x32>
 800db4c:	4621      	mov	r1, r4
 800db4e:	4628      	mov	r0, r5
 800db50:	f000 f82a 	bl	800dba8 <__swsetup_r>
 800db54:	b118      	cbz	r0, 800db5e <__swbuf_r+0x32>
 800db56:	f04f 37ff 	mov.w	r7, #4294967295
 800db5a:	4638      	mov	r0, r7
 800db5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db5e:	6823      	ldr	r3, [r4, #0]
 800db60:	6922      	ldr	r2, [r4, #16]
 800db62:	1a98      	subs	r0, r3, r2
 800db64:	6963      	ldr	r3, [r4, #20]
 800db66:	b2f6      	uxtb	r6, r6
 800db68:	4283      	cmp	r3, r0
 800db6a:	4637      	mov	r7, r6
 800db6c:	dc05      	bgt.n	800db7a <__swbuf_r+0x4e>
 800db6e:	4621      	mov	r1, r4
 800db70:	4628      	mov	r0, r5
 800db72:	f7ff fda7 	bl	800d6c4 <_fflush_r>
 800db76:	2800      	cmp	r0, #0
 800db78:	d1ed      	bne.n	800db56 <__swbuf_r+0x2a>
 800db7a:	68a3      	ldr	r3, [r4, #8]
 800db7c:	3b01      	subs	r3, #1
 800db7e:	60a3      	str	r3, [r4, #8]
 800db80:	6823      	ldr	r3, [r4, #0]
 800db82:	1c5a      	adds	r2, r3, #1
 800db84:	6022      	str	r2, [r4, #0]
 800db86:	701e      	strb	r6, [r3, #0]
 800db88:	6962      	ldr	r2, [r4, #20]
 800db8a:	1c43      	adds	r3, r0, #1
 800db8c:	429a      	cmp	r2, r3
 800db8e:	d004      	beq.n	800db9a <__swbuf_r+0x6e>
 800db90:	89a3      	ldrh	r3, [r4, #12]
 800db92:	07db      	lsls	r3, r3, #31
 800db94:	d5e1      	bpl.n	800db5a <__swbuf_r+0x2e>
 800db96:	2e0a      	cmp	r6, #10
 800db98:	d1df      	bne.n	800db5a <__swbuf_r+0x2e>
 800db9a:	4621      	mov	r1, r4
 800db9c:	4628      	mov	r0, r5
 800db9e:	f7ff fd91 	bl	800d6c4 <_fflush_r>
 800dba2:	2800      	cmp	r0, #0
 800dba4:	d0d9      	beq.n	800db5a <__swbuf_r+0x2e>
 800dba6:	e7d6      	b.n	800db56 <__swbuf_r+0x2a>

0800dba8 <__swsetup_r>:
 800dba8:	b538      	push	{r3, r4, r5, lr}
 800dbaa:	4b29      	ldr	r3, [pc, #164]	@ (800dc50 <__swsetup_r+0xa8>)
 800dbac:	4605      	mov	r5, r0
 800dbae:	6818      	ldr	r0, [r3, #0]
 800dbb0:	460c      	mov	r4, r1
 800dbb2:	b118      	cbz	r0, 800dbbc <__swsetup_r+0x14>
 800dbb4:	6a03      	ldr	r3, [r0, #32]
 800dbb6:	b90b      	cbnz	r3, 800dbbc <__swsetup_r+0x14>
 800dbb8:	f7fd ff9e 	bl	800baf8 <__sinit>
 800dbbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbc0:	0719      	lsls	r1, r3, #28
 800dbc2:	d422      	bmi.n	800dc0a <__swsetup_r+0x62>
 800dbc4:	06da      	lsls	r2, r3, #27
 800dbc6:	d407      	bmi.n	800dbd8 <__swsetup_r+0x30>
 800dbc8:	2209      	movs	r2, #9
 800dbca:	602a      	str	r2, [r5, #0]
 800dbcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbd0:	81a3      	strh	r3, [r4, #12]
 800dbd2:	f04f 30ff 	mov.w	r0, #4294967295
 800dbd6:	e033      	b.n	800dc40 <__swsetup_r+0x98>
 800dbd8:	0758      	lsls	r0, r3, #29
 800dbda:	d512      	bpl.n	800dc02 <__swsetup_r+0x5a>
 800dbdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dbde:	b141      	cbz	r1, 800dbf2 <__swsetup_r+0x4a>
 800dbe0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbe4:	4299      	cmp	r1, r3
 800dbe6:	d002      	beq.n	800dbee <__swsetup_r+0x46>
 800dbe8:	4628      	mov	r0, r5
 800dbea:	f7fe ff0d 	bl	800ca08 <_free_r>
 800dbee:	2300      	movs	r3, #0
 800dbf0:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbf2:	89a3      	ldrh	r3, [r4, #12]
 800dbf4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dbf8:	81a3      	strh	r3, [r4, #12]
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	6063      	str	r3, [r4, #4]
 800dbfe:	6923      	ldr	r3, [r4, #16]
 800dc00:	6023      	str	r3, [r4, #0]
 800dc02:	89a3      	ldrh	r3, [r4, #12]
 800dc04:	f043 0308 	orr.w	r3, r3, #8
 800dc08:	81a3      	strh	r3, [r4, #12]
 800dc0a:	6923      	ldr	r3, [r4, #16]
 800dc0c:	b94b      	cbnz	r3, 800dc22 <__swsetup_r+0x7a>
 800dc0e:	89a3      	ldrh	r3, [r4, #12]
 800dc10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dc14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc18:	d003      	beq.n	800dc22 <__swsetup_r+0x7a>
 800dc1a:	4621      	mov	r1, r4
 800dc1c:	4628      	mov	r0, r5
 800dc1e:	f000 f883 	bl	800dd28 <__smakebuf_r>
 800dc22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc26:	f013 0201 	ands.w	r2, r3, #1
 800dc2a:	d00a      	beq.n	800dc42 <__swsetup_r+0x9a>
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	60a2      	str	r2, [r4, #8]
 800dc30:	6962      	ldr	r2, [r4, #20]
 800dc32:	4252      	negs	r2, r2
 800dc34:	61a2      	str	r2, [r4, #24]
 800dc36:	6922      	ldr	r2, [r4, #16]
 800dc38:	b942      	cbnz	r2, 800dc4c <__swsetup_r+0xa4>
 800dc3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dc3e:	d1c5      	bne.n	800dbcc <__swsetup_r+0x24>
 800dc40:	bd38      	pop	{r3, r4, r5, pc}
 800dc42:	0799      	lsls	r1, r3, #30
 800dc44:	bf58      	it	pl
 800dc46:	6962      	ldrpl	r2, [r4, #20]
 800dc48:	60a2      	str	r2, [r4, #8]
 800dc4a:	e7f4      	b.n	800dc36 <__swsetup_r+0x8e>
 800dc4c:	2000      	movs	r0, #0
 800dc4e:	e7f7      	b.n	800dc40 <__swsetup_r+0x98>
 800dc50:	20000020 	.word	0x20000020

0800dc54 <_raise_r>:
 800dc54:	291f      	cmp	r1, #31
 800dc56:	b538      	push	{r3, r4, r5, lr}
 800dc58:	4605      	mov	r5, r0
 800dc5a:	460c      	mov	r4, r1
 800dc5c:	d904      	bls.n	800dc68 <_raise_r+0x14>
 800dc5e:	2316      	movs	r3, #22
 800dc60:	6003      	str	r3, [r0, #0]
 800dc62:	f04f 30ff 	mov.w	r0, #4294967295
 800dc66:	bd38      	pop	{r3, r4, r5, pc}
 800dc68:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dc6a:	b112      	cbz	r2, 800dc72 <_raise_r+0x1e>
 800dc6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc70:	b94b      	cbnz	r3, 800dc86 <_raise_r+0x32>
 800dc72:	4628      	mov	r0, r5
 800dc74:	f000 f830 	bl	800dcd8 <_getpid_r>
 800dc78:	4622      	mov	r2, r4
 800dc7a:	4601      	mov	r1, r0
 800dc7c:	4628      	mov	r0, r5
 800dc7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc82:	f000 b817 	b.w	800dcb4 <_kill_r>
 800dc86:	2b01      	cmp	r3, #1
 800dc88:	d00a      	beq.n	800dca0 <_raise_r+0x4c>
 800dc8a:	1c59      	adds	r1, r3, #1
 800dc8c:	d103      	bne.n	800dc96 <_raise_r+0x42>
 800dc8e:	2316      	movs	r3, #22
 800dc90:	6003      	str	r3, [r0, #0]
 800dc92:	2001      	movs	r0, #1
 800dc94:	e7e7      	b.n	800dc66 <_raise_r+0x12>
 800dc96:	2100      	movs	r1, #0
 800dc98:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dc9c:	4620      	mov	r0, r4
 800dc9e:	4798      	blx	r3
 800dca0:	2000      	movs	r0, #0
 800dca2:	e7e0      	b.n	800dc66 <_raise_r+0x12>

0800dca4 <raise>:
 800dca4:	4b02      	ldr	r3, [pc, #8]	@ (800dcb0 <raise+0xc>)
 800dca6:	4601      	mov	r1, r0
 800dca8:	6818      	ldr	r0, [r3, #0]
 800dcaa:	f7ff bfd3 	b.w	800dc54 <_raise_r>
 800dcae:	bf00      	nop
 800dcb0:	20000020 	.word	0x20000020

0800dcb4 <_kill_r>:
 800dcb4:	b538      	push	{r3, r4, r5, lr}
 800dcb6:	4d07      	ldr	r5, [pc, #28]	@ (800dcd4 <_kill_r+0x20>)
 800dcb8:	2300      	movs	r3, #0
 800dcba:	4604      	mov	r4, r0
 800dcbc:	4608      	mov	r0, r1
 800dcbe:	4611      	mov	r1, r2
 800dcc0:	602b      	str	r3, [r5, #0]
 800dcc2:	f7f4 ff81 	bl	8002bc8 <_kill>
 800dcc6:	1c43      	adds	r3, r0, #1
 800dcc8:	d102      	bne.n	800dcd0 <_kill_r+0x1c>
 800dcca:	682b      	ldr	r3, [r5, #0]
 800dccc:	b103      	cbz	r3, 800dcd0 <_kill_r+0x1c>
 800dcce:	6023      	str	r3, [r4, #0]
 800dcd0:	bd38      	pop	{r3, r4, r5, pc}
 800dcd2:	bf00      	nop
 800dcd4:	20013d18 	.word	0x20013d18

0800dcd8 <_getpid_r>:
 800dcd8:	f7f4 bf6e 	b.w	8002bb8 <_getpid>

0800dcdc <__swhatbuf_r>:
 800dcdc:	b570      	push	{r4, r5, r6, lr}
 800dcde:	460c      	mov	r4, r1
 800dce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dce4:	2900      	cmp	r1, #0
 800dce6:	b096      	sub	sp, #88	@ 0x58
 800dce8:	4615      	mov	r5, r2
 800dcea:	461e      	mov	r6, r3
 800dcec:	da0d      	bge.n	800dd0a <__swhatbuf_r+0x2e>
 800dcee:	89a3      	ldrh	r3, [r4, #12]
 800dcf0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dcf4:	f04f 0100 	mov.w	r1, #0
 800dcf8:	bf14      	ite	ne
 800dcfa:	2340      	movne	r3, #64	@ 0x40
 800dcfc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd00:	2000      	movs	r0, #0
 800dd02:	6031      	str	r1, [r6, #0]
 800dd04:	602b      	str	r3, [r5, #0]
 800dd06:	b016      	add	sp, #88	@ 0x58
 800dd08:	bd70      	pop	{r4, r5, r6, pc}
 800dd0a:	466a      	mov	r2, sp
 800dd0c:	f000 f848 	bl	800dda0 <_fstat_r>
 800dd10:	2800      	cmp	r0, #0
 800dd12:	dbec      	blt.n	800dcee <__swhatbuf_r+0x12>
 800dd14:	9901      	ldr	r1, [sp, #4]
 800dd16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dd1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dd1e:	4259      	negs	r1, r3
 800dd20:	4159      	adcs	r1, r3
 800dd22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd26:	e7eb      	b.n	800dd00 <__swhatbuf_r+0x24>

0800dd28 <__smakebuf_r>:
 800dd28:	898b      	ldrh	r3, [r1, #12]
 800dd2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd2c:	079d      	lsls	r5, r3, #30
 800dd2e:	4606      	mov	r6, r0
 800dd30:	460c      	mov	r4, r1
 800dd32:	d507      	bpl.n	800dd44 <__smakebuf_r+0x1c>
 800dd34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dd38:	6023      	str	r3, [r4, #0]
 800dd3a:	6123      	str	r3, [r4, #16]
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	6163      	str	r3, [r4, #20]
 800dd40:	b003      	add	sp, #12
 800dd42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd44:	ab01      	add	r3, sp, #4
 800dd46:	466a      	mov	r2, sp
 800dd48:	f7ff ffc8 	bl	800dcdc <__swhatbuf_r>
 800dd4c:	9f00      	ldr	r7, [sp, #0]
 800dd4e:	4605      	mov	r5, r0
 800dd50:	4639      	mov	r1, r7
 800dd52:	4630      	mov	r0, r6
 800dd54:	f7fe fecc 	bl	800caf0 <_malloc_r>
 800dd58:	b948      	cbnz	r0, 800dd6e <__smakebuf_r+0x46>
 800dd5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd5e:	059a      	lsls	r2, r3, #22
 800dd60:	d4ee      	bmi.n	800dd40 <__smakebuf_r+0x18>
 800dd62:	f023 0303 	bic.w	r3, r3, #3
 800dd66:	f043 0302 	orr.w	r3, r3, #2
 800dd6a:	81a3      	strh	r3, [r4, #12]
 800dd6c:	e7e2      	b.n	800dd34 <__smakebuf_r+0xc>
 800dd6e:	89a3      	ldrh	r3, [r4, #12]
 800dd70:	6020      	str	r0, [r4, #0]
 800dd72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd76:	81a3      	strh	r3, [r4, #12]
 800dd78:	9b01      	ldr	r3, [sp, #4]
 800dd7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dd7e:	b15b      	cbz	r3, 800dd98 <__smakebuf_r+0x70>
 800dd80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd84:	4630      	mov	r0, r6
 800dd86:	f000 f81d 	bl	800ddc4 <_isatty_r>
 800dd8a:	b128      	cbz	r0, 800dd98 <__smakebuf_r+0x70>
 800dd8c:	89a3      	ldrh	r3, [r4, #12]
 800dd8e:	f023 0303 	bic.w	r3, r3, #3
 800dd92:	f043 0301 	orr.w	r3, r3, #1
 800dd96:	81a3      	strh	r3, [r4, #12]
 800dd98:	89a3      	ldrh	r3, [r4, #12]
 800dd9a:	431d      	orrs	r5, r3
 800dd9c:	81a5      	strh	r5, [r4, #12]
 800dd9e:	e7cf      	b.n	800dd40 <__smakebuf_r+0x18>

0800dda0 <_fstat_r>:
 800dda0:	b538      	push	{r3, r4, r5, lr}
 800dda2:	4d07      	ldr	r5, [pc, #28]	@ (800ddc0 <_fstat_r+0x20>)
 800dda4:	2300      	movs	r3, #0
 800dda6:	4604      	mov	r4, r0
 800dda8:	4608      	mov	r0, r1
 800ddaa:	4611      	mov	r1, r2
 800ddac:	602b      	str	r3, [r5, #0]
 800ddae:	f7f4 ff4f 	bl	8002c50 <_fstat>
 800ddb2:	1c43      	adds	r3, r0, #1
 800ddb4:	d102      	bne.n	800ddbc <_fstat_r+0x1c>
 800ddb6:	682b      	ldr	r3, [r5, #0]
 800ddb8:	b103      	cbz	r3, 800ddbc <_fstat_r+0x1c>
 800ddba:	6023      	str	r3, [r4, #0]
 800ddbc:	bd38      	pop	{r3, r4, r5, pc}
 800ddbe:	bf00      	nop
 800ddc0:	20013d18 	.word	0x20013d18

0800ddc4 <_isatty_r>:
 800ddc4:	b538      	push	{r3, r4, r5, lr}
 800ddc6:	4d06      	ldr	r5, [pc, #24]	@ (800dde0 <_isatty_r+0x1c>)
 800ddc8:	2300      	movs	r3, #0
 800ddca:	4604      	mov	r4, r0
 800ddcc:	4608      	mov	r0, r1
 800ddce:	602b      	str	r3, [r5, #0]
 800ddd0:	f7f4 ff4e 	bl	8002c70 <_isatty>
 800ddd4:	1c43      	adds	r3, r0, #1
 800ddd6:	d102      	bne.n	800ddde <_isatty_r+0x1a>
 800ddd8:	682b      	ldr	r3, [r5, #0]
 800ddda:	b103      	cbz	r3, 800ddde <_isatty_r+0x1a>
 800dddc:	6023      	str	r3, [r4, #0]
 800ddde:	bd38      	pop	{r3, r4, r5, pc}
 800dde0:	20013d18 	.word	0x20013d18

0800dde4 <pow>:
 800dde4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dde6:	ed2d 8b02 	vpush	{d8}
 800ddea:	eeb0 8a40 	vmov.f32	s16, s0
 800ddee:	eef0 8a60 	vmov.f32	s17, s1
 800ddf2:	ec55 4b11 	vmov	r4, r5, d1
 800ddf6:	f000 f873 	bl	800dee0 <__ieee754_pow>
 800ddfa:	4622      	mov	r2, r4
 800ddfc:	462b      	mov	r3, r5
 800ddfe:	4620      	mov	r0, r4
 800de00:	4629      	mov	r1, r5
 800de02:	ec57 6b10 	vmov	r6, r7, d0
 800de06:	f7f2 fee9 	bl	8000bdc <__aeabi_dcmpun>
 800de0a:	2800      	cmp	r0, #0
 800de0c:	d13b      	bne.n	800de86 <pow+0xa2>
 800de0e:	ec51 0b18 	vmov	r0, r1, d8
 800de12:	2200      	movs	r2, #0
 800de14:	2300      	movs	r3, #0
 800de16:	f7f2 feaf 	bl	8000b78 <__aeabi_dcmpeq>
 800de1a:	b1b8      	cbz	r0, 800de4c <pow+0x68>
 800de1c:	2200      	movs	r2, #0
 800de1e:	2300      	movs	r3, #0
 800de20:	4620      	mov	r0, r4
 800de22:	4629      	mov	r1, r5
 800de24:	f7f2 fea8 	bl	8000b78 <__aeabi_dcmpeq>
 800de28:	2800      	cmp	r0, #0
 800de2a:	d146      	bne.n	800deba <pow+0xd6>
 800de2c:	ec45 4b10 	vmov	d0, r4, r5
 800de30:	f000 f848 	bl	800dec4 <finite>
 800de34:	b338      	cbz	r0, 800de86 <pow+0xa2>
 800de36:	2200      	movs	r2, #0
 800de38:	2300      	movs	r3, #0
 800de3a:	4620      	mov	r0, r4
 800de3c:	4629      	mov	r1, r5
 800de3e:	f7f2 fea5 	bl	8000b8c <__aeabi_dcmplt>
 800de42:	b300      	cbz	r0, 800de86 <pow+0xa2>
 800de44:	f7fd ff56 	bl	800bcf4 <__errno>
 800de48:	2322      	movs	r3, #34	@ 0x22
 800de4a:	e01b      	b.n	800de84 <pow+0xa0>
 800de4c:	ec47 6b10 	vmov	d0, r6, r7
 800de50:	f000 f838 	bl	800dec4 <finite>
 800de54:	b9e0      	cbnz	r0, 800de90 <pow+0xac>
 800de56:	eeb0 0a48 	vmov.f32	s0, s16
 800de5a:	eef0 0a68 	vmov.f32	s1, s17
 800de5e:	f000 f831 	bl	800dec4 <finite>
 800de62:	b1a8      	cbz	r0, 800de90 <pow+0xac>
 800de64:	ec45 4b10 	vmov	d0, r4, r5
 800de68:	f000 f82c 	bl	800dec4 <finite>
 800de6c:	b180      	cbz	r0, 800de90 <pow+0xac>
 800de6e:	4632      	mov	r2, r6
 800de70:	463b      	mov	r3, r7
 800de72:	4630      	mov	r0, r6
 800de74:	4639      	mov	r1, r7
 800de76:	f7f2 feb1 	bl	8000bdc <__aeabi_dcmpun>
 800de7a:	2800      	cmp	r0, #0
 800de7c:	d0e2      	beq.n	800de44 <pow+0x60>
 800de7e:	f7fd ff39 	bl	800bcf4 <__errno>
 800de82:	2321      	movs	r3, #33	@ 0x21
 800de84:	6003      	str	r3, [r0, #0]
 800de86:	ecbd 8b02 	vpop	{d8}
 800de8a:	ec47 6b10 	vmov	d0, r6, r7
 800de8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de90:	2200      	movs	r2, #0
 800de92:	2300      	movs	r3, #0
 800de94:	4630      	mov	r0, r6
 800de96:	4639      	mov	r1, r7
 800de98:	f7f2 fe6e 	bl	8000b78 <__aeabi_dcmpeq>
 800de9c:	2800      	cmp	r0, #0
 800de9e:	d0f2      	beq.n	800de86 <pow+0xa2>
 800dea0:	eeb0 0a48 	vmov.f32	s0, s16
 800dea4:	eef0 0a68 	vmov.f32	s1, s17
 800dea8:	f000 f80c 	bl	800dec4 <finite>
 800deac:	2800      	cmp	r0, #0
 800deae:	d0ea      	beq.n	800de86 <pow+0xa2>
 800deb0:	ec45 4b10 	vmov	d0, r4, r5
 800deb4:	f000 f806 	bl	800dec4 <finite>
 800deb8:	e7c3      	b.n	800de42 <pow+0x5e>
 800deba:	4f01      	ldr	r7, [pc, #4]	@ (800dec0 <pow+0xdc>)
 800debc:	2600      	movs	r6, #0
 800debe:	e7e2      	b.n	800de86 <pow+0xa2>
 800dec0:	3ff00000 	.word	0x3ff00000

0800dec4 <finite>:
 800dec4:	b082      	sub	sp, #8
 800dec6:	ed8d 0b00 	vstr	d0, [sp]
 800deca:	9801      	ldr	r0, [sp, #4]
 800decc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800ded0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800ded4:	0fc0      	lsrs	r0, r0, #31
 800ded6:	b002      	add	sp, #8
 800ded8:	4770      	bx	lr
 800deda:	0000      	movs	r0, r0
 800dedc:	0000      	movs	r0, r0
	...

0800dee0 <__ieee754_pow>:
 800dee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dee4:	b091      	sub	sp, #68	@ 0x44
 800dee6:	ed8d 1b00 	vstr	d1, [sp]
 800deea:	e9dd 1900 	ldrd	r1, r9, [sp]
 800deee:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800def2:	ea5a 0001 	orrs.w	r0, sl, r1
 800def6:	ec57 6b10 	vmov	r6, r7, d0
 800defa:	d113      	bne.n	800df24 <__ieee754_pow+0x44>
 800defc:	19b3      	adds	r3, r6, r6
 800defe:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800df02:	4152      	adcs	r2, r2
 800df04:	4298      	cmp	r0, r3
 800df06:	4b98      	ldr	r3, [pc, #608]	@ (800e168 <__ieee754_pow+0x288>)
 800df08:	4193      	sbcs	r3, r2
 800df0a:	f080 84ea 	bcs.w	800e8e2 <__ieee754_pow+0xa02>
 800df0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df12:	4630      	mov	r0, r6
 800df14:	4639      	mov	r1, r7
 800df16:	f7f2 fa11 	bl	800033c <__adddf3>
 800df1a:	ec41 0b10 	vmov	d0, r0, r1
 800df1e:	b011      	add	sp, #68	@ 0x44
 800df20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df24:	4a91      	ldr	r2, [pc, #580]	@ (800e16c <__ieee754_pow+0x28c>)
 800df26:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800df2a:	4590      	cmp	r8, r2
 800df2c:	463d      	mov	r5, r7
 800df2e:	4633      	mov	r3, r6
 800df30:	d806      	bhi.n	800df40 <__ieee754_pow+0x60>
 800df32:	d101      	bne.n	800df38 <__ieee754_pow+0x58>
 800df34:	2e00      	cmp	r6, #0
 800df36:	d1ea      	bne.n	800df0e <__ieee754_pow+0x2e>
 800df38:	4592      	cmp	sl, r2
 800df3a:	d801      	bhi.n	800df40 <__ieee754_pow+0x60>
 800df3c:	d10e      	bne.n	800df5c <__ieee754_pow+0x7c>
 800df3e:	b169      	cbz	r1, 800df5c <__ieee754_pow+0x7c>
 800df40:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800df44:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800df48:	431d      	orrs	r5, r3
 800df4a:	d1e0      	bne.n	800df0e <__ieee754_pow+0x2e>
 800df4c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800df50:	18db      	adds	r3, r3, r3
 800df52:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800df56:	4152      	adcs	r2, r2
 800df58:	429d      	cmp	r5, r3
 800df5a:	e7d4      	b.n	800df06 <__ieee754_pow+0x26>
 800df5c:	2d00      	cmp	r5, #0
 800df5e:	46c3      	mov	fp, r8
 800df60:	da3a      	bge.n	800dfd8 <__ieee754_pow+0xf8>
 800df62:	4a83      	ldr	r2, [pc, #524]	@ (800e170 <__ieee754_pow+0x290>)
 800df64:	4592      	cmp	sl, r2
 800df66:	d84d      	bhi.n	800e004 <__ieee754_pow+0x124>
 800df68:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800df6c:	4592      	cmp	sl, r2
 800df6e:	f240 84c7 	bls.w	800e900 <__ieee754_pow+0xa20>
 800df72:	ea4f 522a 	mov.w	r2, sl, asr #20
 800df76:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800df7a:	2a14      	cmp	r2, #20
 800df7c:	dd0f      	ble.n	800df9e <__ieee754_pow+0xbe>
 800df7e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800df82:	fa21 f402 	lsr.w	r4, r1, r2
 800df86:	fa04 f202 	lsl.w	r2, r4, r2
 800df8a:	428a      	cmp	r2, r1
 800df8c:	f040 84b8 	bne.w	800e900 <__ieee754_pow+0xa20>
 800df90:	f004 0401 	and.w	r4, r4, #1
 800df94:	f1c4 0402 	rsb	r4, r4, #2
 800df98:	2900      	cmp	r1, #0
 800df9a:	d158      	bne.n	800e04e <__ieee754_pow+0x16e>
 800df9c:	e00e      	b.n	800dfbc <__ieee754_pow+0xdc>
 800df9e:	2900      	cmp	r1, #0
 800dfa0:	d154      	bne.n	800e04c <__ieee754_pow+0x16c>
 800dfa2:	f1c2 0214 	rsb	r2, r2, #20
 800dfa6:	fa4a f402 	asr.w	r4, sl, r2
 800dfaa:	fa04 f202 	lsl.w	r2, r4, r2
 800dfae:	4552      	cmp	r2, sl
 800dfb0:	f040 84a3 	bne.w	800e8fa <__ieee754_pow+0xa1a>
 800dfb4:	f004 0401 	and.w	r4, r4, #1
 800dfb8:	f1c4 0402 	rsb	r4, r4, #2
 800dfbc:	4a6d      	ldr	r2, [pc, #436]	@ (800e174 <__ieee754_pow+0x294>)
 800dfbe:	4592      	cmp	sl, r2
 800dfc0:	d12e      	bne.n	800e020 <__ieee754_pow+0x140>
 800dfc2:	f1b9 0f00 	cmp.w	r9, #0
 800dfc6:	f280 8494 	bge.w	800e8f2 <__ieee754_pow+0xa12>
 800dfca:	496a      	ldr	r1, [pc, #424]	@ (800e174 <__ieee754_pow+0x294>)
 800dfcc:	4632      	mov	r2, r6
 800dfce:	463b      	mov	r3, r7
 800dfd0:	2000      	movs	r0, #0
 800dfd2:	f7f2 fc93 	bl	80008fc <__aeabi_ddiv>
 800dfd6:	e7a0      	b.n	800df1a <__ieee754_pow+0x3a>
 800dfd8:	2400      	movs	r4, #0
 800dfda:	bbc1      	cbnz	r1, 800e04e <__ieee754_pow+0x16e>
 800dfdc:	4a63      	ldr	r2, [pc, #396]	@ (800e16c <__ieee754_pow+0x28c>)
 800dfde:	4592      	cmp	sl, r2
 800dfe0:	d1ec      	bne.n	800dfbc <__ieee754_pow+0xdc>
 800dfe2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800dfe6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800dfea:	431a      	orrs	r2, r3
 800dfec:	f000 8479 	beq.w	800e8e2 <__ieee754_pow+0xa02>
 800dff0:	4b61      	ldr	r3, [pc, #388]	@ (800e178 <__ieee754_pow+0x298>)
 800dff2:	4598      	cmp	r8, r3
 800dff4:	d908      	bls.n	800e008 <__ieee754_pow+0x128>
 800dff6:	f1b9 0f00 	cmp.w	r9, #0
 800dffa:	f2c0 8476 	blt.w	800e8ea <__ieee754_pow+0xa0a>
 800dffe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e002:	e78a      	b.n	800df1a <__ieee754_pow+0x3a>
 800e004:	2402      	movs	r4, #2
 800e006:	e7e8      	b.n	800dfda <__ieee754_pow+0xfa>
 800e008:	f1b9 0f00 	cmp.w	r9, #0
 800e00c:	f04f 0000 	mov.w	r0, #0
 800e010:	f04f 0100 	mov.w	r1, #0
 800e014:	da81      	bge.n	800df1a <__ieee754_pow+0x3a>
 800e016:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e01a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e01e:	e77c      	b.n	800df1a <__ieee754_pow+0x3a>
 800e020:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800e024:	d106      	bne.n	800e034 <__ieee754_pow+0x154>
 800e026:	4632      	mov	r2, r6
 800e028:	463b      	mov	r3, r7
 800e02a:	4630      	mov	r0, r6
 800e02c:	4639      	mov	r1, r7
 800e02e:	f7f2 fb3b 	bl	80006a8 <__aeabi_dmul>
 800e032:	e772      	b.n	800df1a <__ieee754_pow+0x3a>
 800e034:	4a51      	ldr	r2, [pc, #324]	@ (800e17c <__ieee754_pow+0x29c>)
 800e036:	4591      	cmp	r9, r2
 800e038:	d109      	bne.n	800e04e <__ieee754_pow+0x16e>
 800e03a:	2d00      	cmp	r5, #0
 800e03c:	db07      	blt.n	800e04e <__ieee754_pow+0x16e>
 800e03e:	ec47 6b10 	vmov	d0, r6, r7
 800e042:	b011      	add	sp, #68	@ 0x44
 800e044:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e048:	f000 bd52 	b.w	800eaf0 <__ieee754_sqrt>
 800e04c:	2400      	movs	r4, #0
 800e04e:	ec47 6b10 	vmov	d0, r6, r7
 800e052:	9302      	str	r3, [sp, #8]
 800e054:	f000 fc88 	bl	800e968 <fabs>
 800e058:	9b02      	ldr	r3, [sp, #8]
 800e05a:	ec51 0b10 	vmov	r0, r1, d0
 800e05e:	bb53      	cbnz	r3, 800e0b6 <__ieee754_pow+0x1d6>
 800e060:	4b44      	ldr	r3, [pc, #272]	@ (800e174 <__ieee754_pow+0x294>)
 800e062:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800e066:	429a      	cmp	r2, r3
 800e068:	d002      	beq.n	800e070 <__ieee754_pow+0x190>
 800e06a:	f1b8 0f00 	cmp.w	r8, #0
 800e06e:	d122      	bne.n	800e0b6 <__ieee754_pow+0x1d6>
 800e070:	f1b9 0f00 	cmp.w	r9, #0
 800e074:	da05      	bge.n	800e082 <__ieee754_pow+0x1a2>
 800e076:	4602      	mov	r2, r0
 800e078:	460b      	mov	r3, r1
 800e07a:	2000      	movs	r0, #0
 800e07c:	493d      	ldr	r1, [pc, #244]	@ (800e174 <__ieee754_pow+0x294>)
 800e07e:	f7f2 fc3d 	bl	80008fc <__aeabi_ddiv>
 800e082:	2d00      	cmp	r5, #0
 800e084:	f6bf af49 	bge.w	800df1a <__ieee754_pow+0x3a>
 800e088:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800e08c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800e090:	ea58 0804 	orrs.w	r8, r8, r4
 800e094:	d108      	bne.n	800e0a8 <__ieee754_pow+0x1c8>
 800e096:	4602      	mov	r2, r0
 800e098:	460b      	mov	r3, r1
 800e09a:	4610      	mov	r0, r2
 800e09c:	4619      	mov	r1, r3
 800e09e:	f7f2 f94b 	bl	8000338 <__aeabi_dsub>
 800e0a2:	4602      	mov	r2, r0
 800e0a4:	460b      	mov	r3, r1
 800e0a6:	e794      	b.n	800dfd2 <__ieee754_pow+0xf2>
 800e0a8:	2c01      	cmp	r4, #1
 800e0aa:	f47f af36 	bne.w	800df1a <__ieee754_pow+0x3a>
 800e0ae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e0b2:	4619      	mov	r1, r3
 800e0b4:	e731      	b.n	800df1a <__ieee754_pow+0x3a>
 800e0b6:	0feb      	lsrs	r3, r5, #31
 800e0b8:	3b01      	subs	r3, #1
 800e0ba:	ea53 0204 	orrs.w	r2, r3, r4
 800e0be:	d102      	bne.n	800e0c6 <__ieee754_pow+0x1e6>
 800e0c0:	4632      	mov	r2, r6
 800e0c2:	463b      	mov	r3, r7
 800e0c4:	e7e9      	b.n	800e09a <__ieee754_pow+0x1ba>
 800e0c6:	3c01      	subs	r4, #1
 800e0c8:	431c      	orrs	r4, r3
 800e0ca:	d016      	beq.n	800e0fa <__ieee754_pow+0x21a>
 800e0cc:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800e158 <__ieee754_pow+0x278>
 800e0d0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800e0d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e0d8:	f240 8112 	bls.w	800e300 <__ieee754_pow+0x420>
 800e0dc:	4b28      	ldr	r3, [pc, #160]	@ (800e180 <__ieee754_pow+0x2a0>)
 800e0de:	459a      	cmp	sl, r3
 800e0e0:	4b25      	ldr	r3, [pc, #148]	@ (800e178 <__ieee754_pow+0x298>)
 800e0e2:	d916      	bls.n	800e112 <__ieee754_pow+0x232>
 800e0e4:	4598      	cmp	r8, r3
 800e0e6:	d80b      	bhi.n	800e100 <__ieee754_pow+0x220>
 800e0e8:	f1b9 0f00 	cmp.w	r9, #0
 800e0ec:	da0b      	bge.n	800e106 <__ieee754_pow+0x226>
 800e0ee:	2000      	movs	r0, #0
 800e0f0:	b011      	add	sp, #68	@ 0x44
 800e0f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0f6:	f000 bcf3 	b.w	800eae0 <__math_oflow>
 800e0fa:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800e160 <__ieee754_pow+0x280>
 800e0fe:	e7e7      	b.n	800e0d0 <__ieee754_pow+0x1f0>
 800e100:	f1b9 0f00 	cmp.w	r9, #0
 800e104:	dcf3      	bgt.n	800e0ee <__ieee754_pow+0x20e>
 800e106:	2000      	movs	r0, #0
 800e108:	b011      	add	sp, #68	@ 0x44
 800e10a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e10e:	f000 bcdf 	b.w	800ead0 <__math_uflow>
 800e112:	4598      	cmp	r8, r3
 800e114:	d20c      	bcs.n	800e130 <__ieee754_pow+0x250>
 800e116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e11a:	2200      	movs	r2, #0
 800e11c:	2300      	movs	r3, #0
 800e11e:	f7f2 fd35 	bl	8000b8c <__aeabi_dcmplt>
 800e122:	3800      	subs	r0, #0
 800e124:	bf18      	it	ne
 800e126:	2001      	movne	r0, #1
 800e128:	f1b9 0f00 	cmp.w	r9, #0
 800e12c:	daec      	bge.n	800e108 <__ieee754_pow+0x228>
 800e12e:	e7df      	b.n	800e0f0 <__ieee754_pow+0x210>
 800e130:	4b10      	ldr	r3, [pc, #64]	@ (800e174 <__ieee754_pow+0x294>)
 800e132:	4598      	cmp	r8, r3
 800e134:	f04f 0200 	mov.w	r2, #0
 800e138:	d924      	bls.n	800e184 <__ieee754_pow+0x2a4>
 800e13a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e13e:	2300      	movs	r3, #0
 800e140:	f7f2 fd24 	bl	8000b8c <__aeabi_dcmplt>
 800e144:	3800      	subs	r0, #0
 800e146:	bf18      	it	ne
 800e148:	2001      	movne	r0, #1
 800e14a:	f1b9 0f00 	cmp.w	r9, #0
 800e14e:	dccf      	bgt.n	800e0f0 <__ieee754_pow+0x210>
 800e150:	e7da      	b.n	800e108 <__ieee754_pow+0x228>
 800e152:	bf00      	nop
 800e154:	f3af 8000 	nop.w
 800e158:	00000000 	.word	0x00000000
 800e15c:	3ff00000 	.word	0x3ff00000
 800e160:	00000000 	.word	0x00000000
 800e164:	bff00000 	.word	0xbff00000
 800e168:	fff00000 	.word	0xfff00000
 800e16c:	7ff00000 	.word	0x7ff00000
 800e170:	433fffff 	.word	0x433fffff
 800e174:	3ff00000 	.word	0x3ff00000
 800e178:	3fefffff 	.word	0x3fefffff
 800e17c:	3fe00000 	.word	0x3fe00000
 800e180:	43f00000 	.word	0x43f00000
 800e184:	4b5a      	ldr	r3, [pc, #360]	@ (800e2f0 <__ieee754_pow+0x410>)
 800e186:	f7f2 f8d7 	bl	8000338 <__aeabi_dsub>
 800e18a:	a351      	add	r3, pc, #324	@ (adr r3, 800e2d0 <__ieee754_pow+0x3f0>)
 800e18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e190:	4604      	mov	r4, r0
 800e192:	460d      	mov	r5, r1
 800e194:	f7f2 fa88 	bl	80006a8 <__aeabi_dmul>
 800e198:	a34f      	add	r3, pc, #316	@ (adr r3, 800e2d8 <__ieee754_pow+0x3f8>)
 800e19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e19e:	4606      	mov	r6, r0
 800e1a0:	460f      	mov	r7, r1
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	4629      	mov	r1, r5
 800e1a6:	f7f2 fa7f 	bl	80006a8 <__aeabi_dmul>
 800e1aa:	4b52      	ldr	r3, [pc, #328]	@ (800e2f4 <__ieee754_pow+0x414>)
 800e1ac:	4682      	mov	sl, r0
 800e1ae:	468b      	mov	fp, r1
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	4620      	mov	r0, r4
 800e1b4:	4629      	mov	r1, r5
 800e1b6:	f7f2 fa77 	bl	80006a8 <__aeabi_dmul>
 800e1ba:	4602      	mov	r2, r0
 800e1bc:	460b      	mov	r3, r1
 800e1be:	a148      	add	r1, pc, #288	@ (adr r1, 800e2e0 <__ieee754_pow+0x400>)
 800e1c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1c4:	f7f2 f8b8 	bl	8000338 <__aeabi_dsub>
 800e1c8:	4622      	mov	r2, r4
 800e1ca:	462b      	mov	r3, r5
 800e1cc:	f7f2 fa6c 	bl	80006a8 <__aeabi_dmul>
 800e1d0:	4602      	mov	r2, r0
 800e1d2:	460b      	mov	r3, r1
 800e1d4:	2000      	movs	r0, #0
 800e1d6:	4948      	ldr	r1, [pc, #288]	@ (800e2f8 <__ieee754_pow+0x418>)
 800e1d8:	f7f2 f8ae 	bl	8000338 <__aeabi_dsub>
 800e1dc:	4622      	mov	r2, r4
 800e1de:	4680      	mov	r8, r0
 800e1e0:	4689      	mov	r9, r1
 800e1e2:	462b      	mov	r3, r5
 800e1e4:	4620      	mov	r0, r4
 800e1e6:	4629      	mov	r1, r5
 800e1e8:	f7f2 fa5e 	bl	80006a8 <__aeabi_dmul>
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	4640      	mov	r0, r8
 800e1f2:	4649      	mov	r1, r9
 800e1f4:	f7f2 fa58 	bl	80006a8 <__aeabi_dmul>
 800e1f8:	a33b      	add	r3, pc, #236	@ (adr r3, 800e2e8 <__ieee754_pow+0x408>)
 800e1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1fe:	f7f2 fa53 	bl	80006a8 <__aeabi_dmul>
 800e202:	4602      	mov	r2, r0
 800e204:	460b      	mov	r3, r1
 800e206:	4650      	mov	r0, sl
 800e208:	4659      	mov	r1, fp
 800e20a:	f7f2 f895 	bl	8000338 <__aeabi_dsub>
 800e20e:	4602      	mov	r2, r0
 800e210:	460b      	mov	r3, r1
 800e212:	4680      	mov	r8, r0
 800e214:	4689      	mov	r9, r1
 800e216:	4630      	mov	r0, r6
 800e218:	4639      	mov	r1, r7
 800e21a:	f7f2 f88f 	bl	800033c <__adddf3>
 800e21e:	2400      	movs	r4, #0
 800e220:	4632      	mov	r2, r6
 800e222:	463b      	mov	r3, r7
 800e224:	4620      	mov	r0, r4
 800e226:	460d      	mov	r5, r1
 800e228:	f7f2 f886 	bl	8000338 <__aeabi_dsub>
 800e22c:	4602      	mov	r2, r0
 800e22e:	460b      	mov	r3, r1
 800e230:	4640      	mov	r0, r8
 800e232:	4649      	mov	r1, r9
 800e234:	f7f2 f880 	bl	8000338 <__aeabi_dsub>
 800e238:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e23c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e240:	2300      	movs	r3, #0
 800e242:	9304      	str	r3, [sp, #16]
 800e244:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800e248:	4606      	mov	r6, r0
 800e24a:	460f      	mov	r7, r1
 800e24c:	4652      	mov	r2, sl
 800e24e:	465b      	mov	r3, fp
 800e250:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e254:	f7f2 f870 	bl	8000338 <__aeabi_dsub>
 800e258:	4622      	mov	r2, r4
 800e25a:	462b      	mov	r3, r5
 800e25c:	f7f2 fa24 	bl	80006a8 <__aeabi_dmul>
 800e260:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e264:	4680      	mov	r8, r0
 800e266:	4689      	mov	r9, r1
 800e268:	4630      	mov	r0, r6
 800e26a:	4639      	mov	r1, r7
 800e26c:	f7f2 fa1c 	bl	80006a8 <__aeabi_dmul>
 800e270:	4602      	mov	r2, r0
 800e272:	460b      	mov	r3, r1
 800e274:	4640      	mov	r0, r8
 800e276:	4649      	mov	r1, r9
 800e278:	f7f2 f860 	bl	800033c <__adddf3>
 800e27c:	4652      	mov	r2, sl
 800e27e:	465b      	mov	r3, fp
 800e280:	4606      	mov	r6, r0
 800e282:	460f      	mov	r7, r1
 800e284:	4620      	mov	r0, r4
 800e286:	4629      	mov	r1, r5
 800e288:	f7f2 fa0e 	bl	80006a8 <__aeabi_dmul>
 800e28c:	460b      	mov	r3, r1
 800e28e:	4602      	mov	r2, r0
 800e290:	4680      	mov	r8, r0
 800e292:	4689      	mov	r9, r1
 800e294:	4630      	mov	r0, r6
 800e296:	4639      	mov	r1, r7
 800e298:	f7f2 f850 	bl	800033c <__adddf3>
 800e29c:	4b17      	ldr	r3, [pc, #92]	@ (800e2fc <__ieee754_pow+0x41c>)
 800e29e:	4299      	cmp	r1, r3
 800e2a0:	4604      	mov	r4, r0
 800e2a2:	460d      	mov	r5, r1
 800e2a4:	468a      	mov	sl, r1
 800e2a6:	468b      	mov	fp, r1
 800e2a8:	f340 82ef 	ble.w	800e88a <__ieee754_pow+0x9aa>
 800e2ac:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800e2b0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800e2b4:	4303      	orrs	r3, r0
 800e2b6:	f000 81e8 	beq.w	800e68a <__ieee754_pow+0x7aa>
 800e2ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e2be:	2200      	movs	r2, #0
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	f7f2 fc63 	bl	8000b8c <__aeabi_dcmplt>
 800e2c6:	3800      	subs	r0, #0
 800e2c8:	bf18      	it	ne
 800e2ca:	2001      	movne	r0, #1
 800e2cc:	e710      	b.n	800e0f0 <__ieee754_pow+0x210>
 800e2ce:	bf00      	nop
 800e2d0:	60000000 	.word	0x60000000
 800e2d4:	3ff71547 	.word	0x3ff71547
 800e2d8:	f85ddf44 	.word	0xf85ddf44
 800e2dc:	3e54ae0b 	.word	0x3e54ae0b
 800e2e0:	55555555 	.word	0x55555555
 800e2e4:	3fd55555 	.word	0x3fd55555
 800e2e8:	652b82fe 	.word	0x652b82fe
 800e2ec:	3ff71547 	.word	0x3ff71547
 800e2f0:	3ff00000 	.word	0x3ff00000
 800e2f4:	3fd00000 	.word	0x3fd00000
 800e2f8:	3fe00000 	.word	0x3fe00000
 800e2fc:	408fffff 	.word	0x408fffff
 800e300:	4bd5      	ldr	r3, [pc, #852]	@ (800e658 <__ieee754_pow+0x778>)
 800e302:	402b      	ands	r3, r5
 800e304:	2200      	movs	r2, #0
 800e306:	b92b      	cbnz	r3, 800e314 <__ieee754_pow+0x434>
 800e308:	4bd4      	ldr	r3, [pc, #848]	@ (800e65c <__ieee754_pow+0x77c>)
 800e30a:	f7f2 f9cd 	bl	80006a8 <__aeabi_dmul>
 800e30e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800e312:	468b      	mov	fp, r1
 800e314:	ea4f 532b 	mov.w	r3, fp, asr #20
 800e318:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e31c:	4413      	add	r3, r2
 800e31e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e320:	4bcf      	ldr	r3, [pc, #828]	@ (800e660 <__ieee754_pow+0x780>)
 800e322:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800e326:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800e32a:	459b      	cmp	fp, r3
 800e32c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e330:	dd08      	ble.n	800e344 <__ieee754_pow+0x464>
 800e332:	4bcc      	ldr	r3, [pc, #816]	@ (800e664 <__ieee754_pow+0x784>)
 800e334:	459b      	cmp	fp, r3
 800e336:	f340 81a5 	ble.w	800e684 <__ieee754_pow+0x7a4>
 800e33a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e33c:	3301      	adds	r3, #1
 800e33e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e340:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800e344:	f04f 0a00 	mov.w	sl, #0
 800e348:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800e34c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e34e:	4bc6      	ldr	r3, [pc, #792]	@ (800e668 <__ieee754_pow+0x788>)
 800e350:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e354:	ed93 7b00 	vldr	d7, [r3]
 800e358:	4629      	mov	r1, r5
 800e35a:	ec53 2b17 	vmov	r2, r3, d7
 800e35e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e362:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e366:	f7f1 ffe7 	bl	8000338 <__aeabi_dsub>
 800e36a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e36e:	4606      	mov	r6, r0
 800e370:	460f      	mov	r7, r1
 800e372:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e376:	f7f1 ffe1 	bl	800033c <__adddf3>
 800e37a:	4602      	mov	r2, r0
 800e37c:	460b      	mov	r3, r1
 800e37e:	2000      	movs	r0, #0
 800e380:	49ba      	ldr	r1, [pc, #744]	@ (800e66c <__ieee754_pow+0x78c>)
 800e382:	f7f2 fabb 	bl	80008fc <__aeabi_ddiv>
 800e386:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800e38a:	4602      	mov	r2, r0
 800e38c:	460b      	mov	r3, r1
 800e38e:	4630      	mov	r0, r6
 800e390:	4639      	mov	r1, r7
 800e392:	f7f2 f989 	bl	80006a8 <__aeabi_dmul>
 800e396:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e39a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800e39e:	106d      	asrs	r5, r5, #1
 800e3a0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800e3a4:	f04f 0b00 	mov.w	fp, #0
 800e3a8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800e3ac:	4661      	mov	r1, ip
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800e3b4:	4658      	mov	r0, fp
 800e3b6:	46e1      	mov	r9, ip
 800e3b8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800e3bc:	4614      	mov	r4, r2
 800e3be:	461d      	mov	r5, r3
 800e3c0:	f7f2 f972 	bl	80006a8 <__aeabi_dmul>
 800e3c4:	4602      	mov	r2, r0
 800e3c6:	460b      	mov	r3, r1
 800e3c8:	4630      	mov	r0, r6
 800e3ca:	4639      	mov	r1, r7
 800e3cc:	f7f1 ffb4 	bl	8000338 <__aeabi_dsub>
 800e3d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e3d4:	4606      	mov	r6, r0
 800e3d6:	460f      	mov	r7, r1
 800e3d8:	4620      	mov	r0, r4
 800e3da:	4629      	mov	r1, r5
 800e3dc:	f7f1 ffac 	bl	8000338 <__aeabi_dsub>
 800e3e0:	4602      	mov	r2, r0
 800e3e2:	460b      	mov	r3, r1
 800e3e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e3e8:	f7f1 ffa6 	bl	8000338 <__aeabi_dsub>
 800e3ec:	465a      	mov	r2, fp
 800e3ee:	464b      	mov	r3, r9
 800e3f0:	f7f2 f95a 	bl	80006a8 <__aeabi_dmul>
 800e3f4:	4602      	mov	r2, r0
 800e3f6:	460b      	mov	r3, r1
 800e3f8:	4630      	mov	r0, r6
 800e3fa:	4639      	mov	r1, r7
 800e3fc:	f7f1 ff9c 	bl	8000338 <__aeabi_dsub>
 800e400:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e404:	f7f2 f950 	bl	80006a8 <__aeabi_dmul>
 800e408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e40c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e410:	4610      	mov	r0, r2
 800e412:	4619      	mov	r1, r3
 800e414:	f7f2 f948 	bl	80006a8 <__aeabi_dmul>
 800e418:	a37d      	add	r3, pc, #500	@ (adr r3, 800e610 <__ieee754_pow+0x730>)
 800e41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e41e:	4604      	mov	r4, r0
 800e420:	460d      	mov	r5, r1
 800e422:	f7f2 f941 	bl	80006a8 <__aeabi_dmul>
 800e426:	a37c      	add	r3, pc, #496	@ (adr r3, 800e618 <__ieee754_pow+0x738>)
 800e428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e42c:	f7f1 ff86 	bl	800033c <__adddf3>
 800e430:	4622      	mov	r2, r4
 800e432:	462b      	mov	r3, r5
 800e434:	f7f2 f938 	bl	80006a8 <__aeabi_dmul>
 800e438:	a379      	add	r3, pc, #484	@ (adr r3, 800e620 <__ieee754_pow+0x740>)
 800e43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e43e:	f7f1 ff7d 	bl	800033c <__adddf3>
 800e442:	4622      	mov	r2, r4
 800e444:	462b      	mov	r3, r5
 800e446:	f7f2 f92f 	bl	80006a8 <__aeabi_dmul>
 800e44a:	a377      	add	r3, pc, #476	@ (adr r3, 800e628 <__ieee754_pow+0x748>)
 800e44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e450:	f7f1 ff74 	bl	800033c <__adddf3>
 800e454:	4622      	mov	r2, r4
 800e456:	462b      	mov	r3, r5
 800e458:	f7f2 f926 	bl	80006a8 <__aeabi_dmul>
 800e45c:	a374      	add	r3, pc, #464	@ (adr r3, 800e630 <__ieee754_pow+0x750>)
 800e45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e462:	f7f1 ff6b 	bl	800033c <__adddf3>
 800e466:	4622      	mov	r2, r4
 800e468:	462b      	mov	r3, r5
 800e46a:	f7f2 f91d 	bl	80006a8 <__aeabi_dmul>
 800e46e:	a372      	add	r3, pc, #456	@ (adr r3, 800e638 <__ieee754_pow+0x758>)
 800e470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e474:	f7f1 ff62 	bl	800033c <__adddf3>
 800e478:	4622      	mov	r2, r4
 800e47a:	4606      	mov	r6, r0
 800e47c:	460f      	mov	r7, r1
 800e47e:	462b      	mov	r3, r5
 800e480:	4620      	mov	r0, r4
 800e482:	4629      	mov	r1, r5
 800e484:	f7f2 f910 	bl	80006a8 <__aeabi_dmul>
 800e488:	4602      	mov	r2, r0
 800e48a:	460b      	mov	r3, r1
 800e48c:	4630      	mov	r0, r6
 800e48e:	4639      	mov	r1, r7
 800e490:	f7f2 f90a 	bl	80006a8 <__aeabi_dmul>
 800e494:	465a      	mov	r2, fp
 800e496:	4604      	mov	r4, r0
 800e498:	460d      	mov	r5, r1
 800e49a:	464b      	mov	r3, r9
 800e49c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4a0:	f7f1 ff4c 	bl	800033c <__adddf3>
 800e4a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e4a8:	f7f2 f8fe 	bl	80006a8 <__aeabi_dmul>
 800e4ac:	4622      	mov	r2, r4
 800e4ae:	462b      	mov	r3, r5
 800e4b0:	f7f1 ff44 	bl	800033c <__adddf3>
 800e4b4:	465a      	mov	r2, fp
 800e4b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e4ba:	464b      	mov	r3, r9
 800e4bc:	4658      	mov	r0, fp
 800e4be:	4649      	mov	r1, r9
 800e4c0:	f7f2 f8f2 	bl	80006a8 <__aeabi_dmul>
 800e4c4:	4b6a      	ldr	r3, [pc, #424]	@ (800e670 <__ieee754_pow+0x790>)
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	4606      	mov	r6, r0
 800e4ca:	460f      	mov	r7, r1
 800e4cc:	f7f1 ff36 	bl	800033c <__adddf3>
 800e4d0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e4d4:	f7f1 ff32 	bl	800033c <__adddf3>
 800e4d8:	46d8      	mov	r8, fp
 800e4da:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800e4de:	460d      	mov	r5, r1
 800e4e0:	465a      	mov	r2, fp
 800e4e2:	460b      	mov	r3, r1
 800e4e4:	4640      	mov	r0, r8
 800e4e6:	4649      	mov	r1, r9
 800e4e8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800e4ec:	f7f2 f8dc 	bl	80006a8 <__aeabi_dmul>
 800e4f0:	465c      	mov	r4, fp
 800e4f2:	4680      	mov	r8, r0
 800e4f4:	4689      	mov	r9, r1
 800e4f6:	4b5e      	ldr	r3, [pc, #376]	@ (800e670 <__ieee754_pow+0x790>)
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	4620      	mov	r0, r4
 800e4fc:	4629      	mov	r1, r5
 800e4fe:	f7f1 ff1b 	bl	8000338 <__aeabi_dsub>
 800e502:	4632      	mov	r2, r6
 800e504:	463b      	mov	r3, r7
 800e506:	f7f1 ff17 	bl	8000338 <__aeabi_dsub>
 800e50a:	4602      	mov	r2, r0
 800e50c:	460b      	mov	r3, r1
 800e50e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e512:	f7f1 ff11 	bl	8000338 <__aeabi_dsub>
 800e516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e51a:	f7f2 f8c5 	bl	80006a8 <__aeabi_dmul>
 800e51e:	4622      	mov	r2, r4
 800e520:	4606      	mov	r6, r0
 800e522:	460f      	mov	r7, r1
 800e524:	462b      	mov	r3, r5
 800e526:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e52a:	f7f2 f8bd 	bl	80006a8 <__aeabi_dmul>
 800e52e:	4602      	mov	r2, r0
 800e530:	460b      	mov	r3, r1
 800e532:	4630      	mov	r0, r6
 800e534:	4639      	mov	r1, r7
 800e536:	f7f1 ff01 	bl	800033c <__adddf3>
 800e53a:	4606      	mov	r6, r0
 800e53c:	460f      	mov	r7, r1
 800e53e:	4602      	mov	r2, r0
 800e540:	460b      	mov	r3, r1
 800e542:	4640      	mov	r0, r8
 800e544:	4649      	mov	r1, r9
 800e546:	f7f1 fef9 	bl	800033c <__adddf3>
 800e54a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800e54e:	a33c      	add	r3, pc, #240	@ (adr r3, 800e640 <__ieee754_pow+0x760>)
 800e550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e554:	4658      	mov	r0, fp
 800e556:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800e55a:	460d      	mov	r5, r1
 800e55c:	f7f2 f8a4 	bl	80006a8 <__aeabi_dmul>
 800e560:	465c      	mov	r4, fp
 800e562:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e566:	4642      	mov	r2, r8
 800e568:	464b      	mov	r3, r9
 800e56a:	4620      	mov	r0, r4
 800e56c:	4629      	mov	r1, r5
 800e56e:	f7f1 fee3 	bl	8000338 <__aeabi_dsub>
 800e572:	4602      	mov	r2, r0
 800e574:	460b      	mov	r3, r1
 800e576:	4630      	mov	r0, r6
 800e578:	4639      	mov	r1, r7
 800e57a:	f7f1 fedd 	bl	8000338 <__aeabi_dsub>
 800e57e:	a332      	add	r3, pc, #200	@ (adr r3, 800e648 <__ieee754_pow+0x768>)
 800e580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e584:	f7f2 f890 	bl	80006a8 <__aeabi_dmul>
 800e588:	a331      	add	r3, pc, #196	@ (adr r3, 800e650 <__ieee754_pow+0x770>)
 800e58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e58e:	4606      	mov	r6, r0
 800e590:	460f      	mov	r7, r1
 800e592:	4620      	mov	r0, r4
 800e594:	4629      	mov	r1, r5
 800e596:	f7f2 f887 	bl	80006a8 <__aeabi_dmul>
 800e59a:	4602      	mov	r2, r0
 800e59c:	460b      	mov	r3, r1
 800e59e:	4630      	mov	r0, r6
 800e5a0:	4639      	mov	r1, r7
 800e5a2:	f7f1 fecb 	bl	800033c <__adddf3>
 800e5a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e5a8:	4b32      	ldr	r3, [pc, #200]	@ (800e674 <__ieee754_pow+0x794>)
 800e5aa:	4413      	add	r3, r2
 800e5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b0:	f7f1 fec4 	bl	800033c <__adddf3>
 800e5b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e5b8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e5ba:	f7f2 f80b 	bl	80005d4 <__aeabi_i2d>
 800e5be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e5c0:	4b2d      	ldr	r3, [pc, #180]	@ (800e678 <__ieee754_pow+0x798>)
 800e5c2:	4413      	add	r3, r2
 800e5c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e5c8:	4606      	mov	r6, r0
 800e5ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e5ce:	460f      	mov	r7, r1
 800e5d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e5d4:	f7f1 feb2 	bl	800033c <__adddf3>
 800e5d8:	4642      	mov	r2, r8
 800e5da:	464b      	mov	r3, r9
 800e5dc:	f7f1 feae 	bl	800033c <__adddf3>
 800e5e0:	4632      	mov	r2, r6
 800e5e2:	463b      	mov	r3, r7
 800e5e4:	f7f1 feaa 	bl	800033c <__adddf3>
 800e5e8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800e5ec:	4632      	mov	r2, r6
 800e5ee:	463b      	mov	r3, r7
 800e5f0:	4658      	mov	r0, fp
 800e5f2:	460d      	mov	r5, r1
 800e5f4:	f7f1 fea0 	bl	8000338 <__aeabi_dsub>
 800e5f8:	4642      	mov	r2, r8
 800e5fa:	464b      	mov	r3, r9
 800e5fc:	f7f1 fe9c 	bl	8000338 <__aeabi_dsub>
 800e600:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e604:	f7f1 fe98 	bl	8000338 <__aeabi_dsub>
 800e608:	465c      	mov	r4, fp
 800e60a:	4602      	mov	r2, r0
 800e60c:	e036      	b.n	800e67c <__ieee754_pow+0x79c>
 800e60e:	bf00      	nop
 800e610:	4a454eef 	.word	0x4a454eef
 800e614:	3fca7e28 	.word	0x3fca7e28
 800e618:	93c9db65 	.word	0x93c9db65
 800e61c:	3fcd864a 	.word	0x3fcd864a
 800e620:	a91d4101 	.word	0xa91d4101
 800e624:	3fd17460 	.word	0x3fd17460
 800e628:	518f264d 	.word	0x518f264d
 800e62c:	3fd55555 	.word	0x3fd55555
 800e630:	db6fabff 	.word	0xdb6fabff
 800e634:	3fdb6db6 	.word	0x3fdb6db6
 800e638:	33333303 	.word	0x33333303
 800e63c:	3fe33333 	.word	0x3fe33333
 800e640:	e0000000 	.word	0xe0000000
 800e644:	3feec709 	.word	0x3feec709
 800e648:	dc3a03fd 	.word	0xdc3a03fd
 800e64c:	3feec709 	.word	0x3feec709
 800e650:	145b01f5 	.word	0x145b01f5
 800e654:	be3e2fe0 	.word	0xbe3e2fe0
 800e658:	7ff00000 	.word	0x7ff00000
 800e65c:	43400000 	.word	0x43400000
 800e660:	0003988e 	.word	0x0003988e
 800e664:	000bb679 	.word	0x000bb679
 800e668:	0800f5b8 	.word	0x0800f5b8
 800e66c:	3ff00000 	.word	0x3ff00000
 800e670:	40080000 	.word	0x40080000
 800e674:	0800f598 	.word	0x0800f598
 800e678:	0800f5a8 	.word	0x0800f5a8
 800e67c:	460b      	mov	r3, r1
 800e67e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e682:	e5d7      	b.n	800e234 <__ieee754_pow+0x354>
 800e684:	f04f 0a01 	mov.w	sl, #1
 800e688:	e65e      	b.n	800e348 <__ieee754_pow+0x468>
 800e68a:	a3b4      	add	r3, pc, #720	@ (adr r3, 800e95c <__ieee754_pow+0xa7c>)
 800e68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e690:	4630      	mov	r0, r6
 800e692:	4639      	mov	r1, r7
 800e694:	f7f1 fe52 	bl	800033c <__adddf3>
 800e698:	4642      	mov	r2, r8
 800e69a:	e9cd 0100 	strd	r0, r1, [sp]
 800e69e:	464b      	mov	r3, r9
 800e6a0:	4620      	mov	r0, r4
 800e6a2:	4629      	mov	r1, r5
 800e6a4:	f7f1 fe48 	bl	8000338 <__aeabi_dsub>
 800e6a8:	4602      	mov	r2, r0
 800e6aa:	460b      	mov	r3, r1
 800e6ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6b0:	f7f2 fa8a 	bl	8000bc8 <__aeabi_dcmpgt>
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	f47f ae00 	bne.w	800e2ba <__ieee754_pow+0x3da>
 800e6ba:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800e6be:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e6c2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800e6c6:	fa43 fa0a 	asr.w	sl, r3, sl
 800e6ca:	44da      	add	sl, fp
 800e6cc:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800e6d0:	489d      	ldr	r0, [pc, #628]	@ (800e948 <__ieee754_pow+0xa68>)
 800e6d2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800e6d6:	4108      	asrs	r0, r1
 800e6d8:	ea00 030a 	and.w	r3, r0, sl
 800e6dc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800e6e0:	f1c1 0114 	rsb	r1, r1, #20
 800e6e4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800e6e8:	fa4a fa01 	asr.w	sl, sl, r1
 800e6ec:	f1bb 0f00 	cmp.w	fp, #0
 800e6f0:	4640      	mov	r0, r8
 800e6f2:	4649      	mov	r1, r9
 800e6f4:	f04f 0200 	mov.w	r2, #0
 800e6f8:	bfb8      	it	lt
 800e6fa:	f1ca 0a00 	rsblt	sl, sl, #0
 800e6fe:	f7f1 fe1b 	bl	8000338 <__aeabi_dsub>
 800e702:	4680      	mov	r8, r0
 800e704:	4689      	mov	r9, r1
 800e706:	4632      	mov	r2, r6
 800e708:	463b      	mov	r3, r7
 800e70a:	4640      	mov	r0, r8
 800e70c:	4649      	mov	r1, r9
 800e70e:	f7f1 fe15 	bl	800033c <__adddf3>
 800e712:	2400      	movs	r4, #0
 800e714:	a37c      	add	r3, pc, #496	@ (adr r3, 800e908 <__ieee754_pow+0xa28>)
 800e716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e71a:	4620      	mov	r0, r4
 800e71c:	460d      	mov	r5, r1
 800e71e:	f7f1 ffc3 	bl	80006a8 <__aeabi_dmul>
 800e722:	4642      	mov	r2, r8
 800e724:	e9cd 0100 	strd	r0, r1, [sp]
 800e728:	464b      	mov	r3, r9
 800e72a:	4620      	mov	r0, r4
 800e72c:	4629      	mov	r1, r5
 800e72e:	f7f1 fe03 	bl	8000338 <__aeabi_dsub>
 800e732:	4602      	mov	r2, r0
 800e734:	460b      	mov	r3, r1
 800e736:	4630      	mov	r0, r6
 800e738:	4639      	mov	r1, r7
 800e73a:	f7f1 fdfd 	bl	8000338 <__aeabi_dsub>
 800e73e:	a374      	add	r3, pc, #464	@ (adr r3, 800e910 <__ieee754_pow+0xa30>)
 800e740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e744:	f7f1 ffb0 	bl	80006a8 <__aeabi_dmul>
 800e748:	a373      	add	r3, pc, #460	@ (adr r3, 800e918 <__ieee754_pow+0xa38>)
 800e74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e74e:	4680      	mov	r8, r0
 800e750:	4689      	mov	r9, r1
 800e752:	4620      	mov	r0, r4
 800e754:	4629      	mov	r1, r5
 800e756:	f7f1 ffa7 	bl	80006a8 <__aeabi_dmul>
 800e75a:	4602      	mov	r2, r0
 800e75c:	460b      	mov	r3, r1
 800e75e:	4640      	mov	r0, r8
 800e760:	4649      	mov	r1, r9
 800e762:	f7f1 fdeb 	bl	800033c <__adddf3>
 800e766:	4604      	mov	r4, r0
 800e768:	460d      	mov	r5, r1
 800e76a:	4602      	mov	r2, r0
 800e76c:	460b      	mov	r3, r1
 800e76e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e772:	f7f1 fde3 	bl	800033c <__adddf3>
 800e776:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e77a:	4680      	mov	r8, r0
 800e77c:	4689      	mov	r9, r1
 800e77e:	f7f1 fddb 	bl	8000338 <__aeabi_dsub>
 800e782:	4602      	mov	r2, r0
 800e784:	460b      	mov	r3, r1
 800e786:	4620      	mov	r0, r4
 800e788:	4629      	mov	r1, r5
 800e78a:	f7f1 fdd5 	bl	8000338 <__aeabi_dsub>
 800e78e:	4642      	mov	r2, r8
 800e790:	4606      	mov	r6, r0
 800e792:	460f      	mov	r7, r1
 800e794:	464b      	mov	r3, r9
 800e796:	4640      	mov	r0, r8
 800e798:	4649      	mov	r1, r9
 800e79a:	f7f1 ff85 	bl	80006a8 <__aeabi_dmul>
 800e79e:	a360      	add	r3, pc, #384	@ (adr r3, 800e920 <__ieee754_pow+0xa40>)
 800e7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7a4:	4604      	mov	r4, r0
 800e7a6:	460d      	mov	r5, r1
 800e7a8:	f7f1 ff7e 	bl	80006a8 <__aeabi_dmul>
 800e7ac:	a35e      	add	r3, pc, #376	@ (adr r3, 800e928 <__ieee754_pow+0xa48>)
 800e7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b2:	f7f1 fdc1 	bl	8000338 <__aeabi_dsub>
 800e7b6:	4622      	mov	r2, r4
 800e7b8:	462b      	mov	r3, r5
 800e7ba:	f7f1 ff75 	bl	80006a8 <__aeabi_dmul>
 800e7be:	a35c      	add	r3, pc, #368	@ (adr r3, 800e930 <__ieee754_pow+0xa50>)
 800e7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7c4:	f7f1 fdba 	bl	800033c <__adddf3>
 800e7c8:	4622      	mov	r2, r4
 800e7ca:	462b      	mov	r3, r5
 800e7cc:	f7f1 ff6c 	bl	80006a8 <__aeabi_dmul>
 800e7d0:	a359      	add	r3, pc, #356	@ (adr r3, 800e938 <__ieee754_pow+0xa58>)
 800e7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d6:	f7f1 fdaf 	bl	8000338 <__aeabi_dsub>
 800e7da:	4622      	mov	r2, r4
 800e7dc:	462b      	mov	r3, r5
 800e7de:	f7f1 ff63 	bl	80006a8 <__aeabi_dmul>
 800e7e2:	a357      	add	r3, pc, #348	@ (adr r3, 800e940 <__ieee754_pow+0xa60>)
 800e7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7e8:	f7f1 fda8 	bl	800033c <__adddf3>
 800e7ec:	4622      	mov	r2, r4
 800e7ee:	462b      	mov	r3, r5
 800e7f0:	f7f1 ff5a 	bl	80006a8 <__aeabi_dmul>
 800e7f4:	4602      	mov	r2, r0
 800e7f6:	460b      	mov	r3, r1
 800e7f8:	4640      	mov	r0, r8
 800e7fa:	4649      	mov	r1, r9
 800e7fc:	f7f1 fd9c 	bl	8000338 <__aeabi_dsub>
 800e800:	4604      	mov	r4, r0
 800e802:	460d      	mov	r5, r1
 800e804:	4602      	mov	r2, r0
 800e806:	460b      	mov	r3, r1
 800e808:	4640      	mov	r0, r8
 800e80a:	4649      	mov	r1, r9
 800e80c:	f7f1 ff4c 	bl	80006a8 <__aeabi_dmul>
 800e810:	2200      	movs	r2, #0
 800e812:	e9cd 0100 	strd	r0, r1, [sp]
 800e816:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e81a:	4620      	mov	r0, r4
 800e81c:	4629      	mov	r1, r5
 800e81e:	f7f1 fd8b 	bl	8000338 <__aeabi_dsub>
 800e822:	4602      	mov	r2, r0
 800e824:	460b      	mov	r3, r1
 800e826:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e82a:	f7f2 f867 	bl	80008fc <__aeabi_ddiv>
 800e82e:	4632      	mov	r2, r6
 800e830:	4604      	mov	r4, r0
 800e832:	460d      	mov	r5, r1
 800e834:	463b      	mov	r3, r7
 800e836:	4640      	mov	r0, r8
 800e838:	4649      	mov	r1, r9
 800e83a:	f7f1 ff35 	bl	80006a8 <__aeabi_dmul>
 800e83e:	4632      	mov	r2, r6
 800e840:	463b      	mov	r3, r7
 800e842:	f7f1 fd7b 	bl	800033c <__adddf3>
 800e846:	4602      	mov	r2, r0
 800e848:	460b      	mov	r3, r1
 800e84a:	4620      	mov	r0, r4
 800e84c:	4629      	mov	r1, r5
 800e84e:	f7f1 fd73 	bl	8000338 <__aeabi_dsub>
 800e852:	4642      	mov	r2, r8
 800e854:	464b      	mov	r3, r9
 800e856:	f7f1 fd6f 	bl	8000338 <__aeabi_dsub>
 800e85a:	460b      	mov	r3, r1
 800e85c:	4602      	mov	r2, r0
 800e85e:	493b      	ldr	r1, [pc, #236]	@ (800e94c <__ieee754_pow+0xa6c>)
 800e860:	2000      	movs	r0, #0
 800e862:	f7f1 fd69 	bl	8000338 <__aeabi_dsub>
 800e866:	ec41 0b10 	vmov	d0, r0, r1
 800e86a:	ee10 3a90 	vmov	r3, s1
 800e86e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e876:	da30      	bge.n	800e8da <__ieee754_pow+0x9fa>
 800e878:	4650      	mov	r0, sl
 800e87a:	f000 f87d 	bl	800e978 <scalbn>
 800e87e:	ec51 0b10 	vmov	r0, r1, d0
 800e882:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e886:	f7ff bbd2 	b.w	800e02e <__ieee754_pow+0x14e>
 800e88a:	4c31      	ldr	r4, [pc, #196]	@ (800e950 <__ieee754_pow+0xa70>)
 800e88c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e890:	42a3      	cmp	r3, r4
 800e892:	d91a      	bls.n	800e8ca <__ieee754_pow+0x9ea>
 800e894:	4b2f      	ldr	r3, [pc, #188]	@ (800e954 <__ieee754_pow+0xa74>)
 800e896:	440b      	add	r3, r1
 800e898:	4303      	orrs	r3, r0
 800e89a:	d009      	beq.n	800e8b0 <__ieee754_pow+0x9d0>
 800e89c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	f7f2 f972 	bl	8000b8c <__aeabi_dcmplt>
 800e8a8:	3800      	subs	r0, #0
 800e8aa:	bf18      	it	ne
 800e8ac:	2001      	movne	r0, #1
 800e8ae:	e42b      	b.n	800e108 <__ieee754_pow+0x228>
 800e8b0:	4642      	mov	r2, r8
 800e8b2:	464b      	mov	r3, r9
 800e8b4:	f7f1 fd40 	bl	8000338 <__aeabi_dsub>
 800e8b8:	4632      	mov	r2, r6
 800e8ba:	463b      	mov	r3, r7
 800e8bc:	f7f2 f97a 	bl	8000bb4 <__aeabi_dcmpge>
 800e8c0:	2800      	cmp	r0, #0
 800e8c2:	d1eb      	bne.n	800e89c <__ieee754_pow+0x9bc>
 800e8c4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800e964 <__ieee754_pow+0xa84>
 800e8c8:	e6f7      	b.n	800e6ba <__ieee754_pow+0x7da>
 800e8ca:	469a      	mov	sl, r3
 800e8cc:	4b22      	ldr	r3, [pc, #136]	@ (800e958 <__ieee754_pow+0xa78>)
 800e8ce:	459a      	cmp	sl, r3
 800e8d0:	f63f aef3 	bhi.w	800e6ba <__ieee754_pow+0x7da>
 800e8d4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800e8d8:	e715      	b.n	800e706 <__ieee754_pow+0x826>
 800e8da:	ec51 0b10 	vmov	r0, r1, d0
 800e8de:	4619      	mov	r1, r3
 800e8e0:	e7cf      	b.n	800e882 <__ieee754_pow+0x9a2>
 800e8e2:	491a      	ldr	r1, [pc, #104]	@ (800e94c <__ieee754_pow+0xa6c>)
 800e8e4:	2000      	movs	r0, #0
 800e8e6:	f7ff bb18 	b.w	800df1a <__ieee754_pow+0x3a>
 800e8ea:	2000      	movs	r0, #0
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	f7ff bb14 	b.w	800df1a <__ieee754_pow+0x3a>
 800e8f2:	4630      	mov	r0, r6
 800e8f4:	4639      	mov	r1, r7
 800e8f6:	f7ff bb10 	b.w	800df1a <__ieee754_pow+0x3a>
 800e8fa:	460c      	mov	r4, r1
 800e8fc:	f7ff bb5e 	b.w	800dfbc <__ieee754_pow+0xdc>
 800e900:	2400      	movs	r4, #0
 800e902:	f7ff bb49 	b.w	800df98 <__ieee754_pow+0xb8>
 800e906:	bf00      	nop
 800e908:	00000000 	.word	0x00000000
 800e90c:	3fe62e43 	.word	0x3fe62e43
 800e910:	fefa39ef 	.word	0xfefa39ef
 800e914:	3fe62e42 	.word	0x3fe62e42
 800e918:	0ca86c39 	.word	0x0ca86c39
 800e91c:	be205c61 	.word	0xbe205c61
 800e920:	72bea4d0 	.word	0x72bea4d0
 800e924:	3e663769 	.word	0x3e663769
 800e928:	c5d26bf1 	.word	0xc5d26bf1
 800e92c:	3ebbbd41 	.word	0x3ebbbd41
 800e930:	af25de2c 	.word	0xaf25de2c
 800e934:	3f11566a 	.word	0x3f11566a
 800e938:	16bebd93 	.word	0x16bebd93
 800e93c:	3f66c16c 	.word	0x3f66c16c
 800e940:	5555553e 	.word	0x5555553e
 800e944:	3fc55555 	.word	0x3fc55555
 800e948:	fff00000 	.word	0xfff00000
 800e94c:	3ff00000 	.word	0x3ff00000
 800e950:	4090cbff 	.word	0x4090cbff
 800e954:	3f6f3400 	.word	0x3f6f3400
 800e958:	3fe00000 	.word	0x3fe00000
 800e95c:	652b82fe 	.word	0x652b82fe
 800e960:	3c971547 	.word	0x3c971547
 800e964:	4090cc00 	.word	0x4090cc00

0800e968 <fabs>:
 800e968:	ec51 0b10 	vmov	r0, r1, d0
 800e96c:	4602      	mov	r2, r0
 800e96e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e972:	ec43 2b10 	vmov	d0, r2, r3
 800e976:	4770      	bx	lr

0800e978 <scalbn>:
 800e978:	b570      	push	{r4, r5, r6, lr}
 800e97a:	ec55 4b10 	vmov	r4, r5, d0
 800e97e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800e982:	4606      	mov	r6, r0
 800e984:	462b      	mov	r3, r5
 800e986:	b991      	cbnz	r1, 800e9ae <scalbn+0x36>
 800e988:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e98c:	4323      	orrs	r3, r4
 800e98e:	d03d      	beq.n	800ea0c <scalbn+0x94>
 800e990:	4b35      	ldr	r3, [pc, #212]	@ (800ea68 <scalbn+0xf0>)
 800e992:	4620      	mov	r0, r4
 800e994:	4629      	mov	r1, r5
 800e996:	2200      	movs	r2, #0
 800e998:	f7f1 fe86 	bl	80006a8 <__aeabi_dmul>
 800e99c:	4b33      	ldr	r3, [pc, #204]	@ (800ea6c <scalbn+0xf4>)
 800e99e:	429e      	cmp	r6, r3
 800e9a0:	4604      	mov	r4, r0
 800e9a2:	460d      	mov	r5, r1
 800e9a4:	da0f      	bge.n	800e9c6 <scalbn+0x4e>
 800e9a6:	a328      	add	r3, pc, #160	@ (adr r3, 800ea48 <scalbn+0xd0>)
 800e9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ac:	e01e      	b.n	800e9ec <scalbn+0x74>
 800e9ae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800e9b2:	4291      	cmp	r1, r2
 800e9b4:	d10b      	bne.n	800e9ce <scalbn+0x56>
 800e9b6:	4622      	mov	r2, r4
 800e9b8:	4620      	mov	r0, r4
 800e9ba:	4629      	mov	r1, r5
 800e9bc:	f7f1 fcbe 	bl	800033c <__adddf3>
 800e9c0:	4604      	mov	r4, r0
 800e9c2:	460d      	mov	r5, r1
 800e9c4:	e022      	b.n	800ea0c <scalbn+0x94>
 800e9c6:	460b      	mov	r3, r1
 800e9c8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e9cc:	3936      	subs	r1, #54	@ 0x36
 800e9ce:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800e9d2:	4296      	cmp	r6, r2
 800e9d4:	dd0d      	ble.n	800e9f2 <scalbn+0x7a>
 800e9d6:	2d00      	cmp	r5, #0
 800e9d8:	a11d      	add	r1, pc, #116	@ (adr r1, 800ea50 <scalbn+0xd8>)
 800e9da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9de:	da02      	bge.n	800e9e6 <scalbn+0x6e>
 800e9e0:	a11d      	add	r1, pc, #116	@ (adr r1, 800ea58 <scalbn+0xe0>)
 800e9e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9e6:	a31a      	add	r3, pc, #104	@ (adr r3, 800ea50 <scalbn+0xd8>)
 800e9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ec:	f7f1 fe5c 	bl	80006a8 <__aeabi_dmul>
 800e9f0:	e7e6      	b.n	800e9c0 <scalbn+0x48>
 800e9f2:	1872      	adds	r2, r6, r1
 800e9f4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800e9f8:	428a      	cmp	r2, r1
 800e9fa:	dcec      	bgt.n	800e9d6 <scalbn+0x5e>
 800e9fc:	2a00      	cmp	r2, #0
 800e9fe:	dd08      	ble.n	800ea12 <scalbn+0x9a>
 800ea00:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ea04:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ea08:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ea0c:	ec45 4b10 	vmov	d0, r4, r5
 800ea10:	bd70      	pop	{r4, r5, r6, pc}
 800ea12:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ea16:	da08      	bge.n	800ea2a <scalbn+0xb2>
 800ea18:	2d00      	cmp	r5, #0
 800ea1a:	a10b      	add	r1, pc, #44	@ (adr r1, 800ea48 <scalbn+0xd0>)
 800ea1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea20:	dac1      	bge.n	800e9a6 <scalbn+0x2e>
 800ea22:	a10f      	add	r1, pc, #60	@ (adr r1, 800ea60 <scalbn+0xe8>)
 800ea24:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea28:	e7bd      	b.n	800e9a6 <scalbn+0x2e>
 800ea2a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ea2e:	3236      	adds	r2, #54	@ 0x36
 800ea30:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ea34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ea38:	4620      	mov	r0, r4
 800ea3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ea70 <scalbn+0xf8>)
 800ea3c:	4629      	mov	r1, r5
 800ea3e:	2200      	movs	r2, #0
 800ea40:	e7d4      	b.n	800e9ec <scalbn+0x74>
 800ea42:	bf00      	nop
 800ea44:	f3af 8000 	nop.w
 800ea48:	c2f8f359 	.word	0xc2f8f359
 800ea4c:	01a56e1f 	.word	0x01a56e1f
 800ea50:	8800759c 	.word	0x8800759c
 800ea54:	7e37e43c 	.word	0x7e37e43c
 800ea58:	8800759c 	.word	0x8800759c
 800ea5c:	fe37e43c 	.word	0xfe37e43c
 800ea60:	c2f8f359 	.word	0xc2f8f359
 800ea64:	81a56e1f 	.word	0x81a56e1f
 800ea68:	43500000 	.word	0x43500000
 800ea6c:	ffff3cb0 	.word	0xffff3cb0
 800ea70:	3c900000 	.word	0x3c900000

0800ea74 <with_errno>:
 800ea74:	b510      	push	{r4, lr}
 800ea76:	ed2d 8b02 	vpush	{d8}
 800ea7a:	eeb0 8a40 	vmov.f32	s16, s0
 800ea7e:	eef0 8a60 	vmov.f32	s17, s1
 800ea82:	4604      	mov	r4, r0
 800ea84:	f7fd f936 	bl	800bcf4 <__errno>
 800ea88:	eeb0 0a48 	vmov.f32	s0, s16
 800ea8c:	eef0 0a68 	vmov.f32	s1, s17
 800ea90:	ecbd 8b02 	vpop	{d8}
 800ea94:	6004      	str	r4, [r0, #0]
 800ea96:	bd10      	pop	{r4, pc}

0800ea98 <xflow>:
 800ea98:	4603      	mov	r3, r0
 800ea9a:	b507      	push	{r0, r1, r2, lr}
 800ea9c:	ec51 0b10 	vmov	r0, r1, d0
 800eaa0:	b183      	cbz	r3, 800eac4 <xflow+0x2c>
 800eaa2:	4602      	mov	r2, r0
 800eaa4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eaa8:	e9cd 2300 	strd	r2, r3, [sp]
 800eaac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eab0:	f7f1 fdfa 	bl	80006a8 <__aeabi_dmul>
 800eab4:	ec41 0b10 	vmov	d0, r0, r1
 800eab8:	2022      	movs	r0, #34	@ 0x22
 800eaba:	b003      	add	sp, #12
 800eabc:	f85d eb04 	ldr.w	lr, [sp], #4
 800eac0:	f7ff bfd8 	b.w	800ea74 <with_errno>
 800eac4:	4602      	mov	r2, r0
 800eac6:	460b      	mov	r3, r1
 800eac8:	e7ee      	b.n	800eaa8 <xflow+0x10>
 800eaca:	0000      	movs	r0, r0
 800eacc:	0000      	movs	r0, r0
	...

0800ead0 <__math_uflow>:
 800ead0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ead8 <__math_uflow+0x8>
 800ead4:	f7ff bfe0 	b.w	800ea98 <xflow>
 800ead8:	00000000 	.word	0x00000000
 800eadc:	10000000 	.word	0x10000000

0800eae0 <__math_oflow>:
 800eae0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800eae8 <__math_oflow+0x8>
 800eae4:	f7ff bfd8 	b.w	800ea98 <xflow>
 800eae8:	00000000 	.word	0x00000000
 800eaec:	70000000 	.word	0x70000000

0800eaf0 <__ieee754_sqrt>:
 800eaf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaf4:	4a68      	ldr	r2, [pc, #416]	@ (800ec98 <__ieee754_sqrt+0x1a8>)
 800eaf6:	ec55 4b10 	vmov	r4, r5, d0
 800eafa:	43aa      	bics	r2, r5
 800eafc:	462b      	mov	r3, r5
 800eafe:	4621      	mov	r1, r4
 800eb00:	d110      	bne.n	800eb24 <__ieee754_sqrt+0x34>
 800eb02:	4622      	mov	r2, r4
 800eb04:	4620      	mov	r0, r4
 800eb06:	4629      	mov	r1, r5
 800eb08:	f7f1 fdce 	bl	80006a8 <__aeabi_dmul>
 800eb0c:	4602      	mov	r2, r0
 800eb0e:	460b      	mov	r3, r1
 800eb10:	4620      	mov	r0, r4
 800eb12:	4629      	mov	r1, r5
 800eb14:	f7f1 fc12 	bl	800033c <__adddf3>
 800eb18:	4604      	mov	r4, r0
 800eb1a:	460d      	mov	r5, r1
 800eb1c:	ec45 4b10 	vmov	d0, r4, r5
 800eb20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb24:	2d00      	cmp	r5, #0
 800eb26:	dc0e      	bgt.n	800eb46 <__ieee754_sqrt+0x56>
 800eb28:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800eb2c:	4322      	orrs	r2, r4
 800eb2e:	d0f5      	beq.n	800eb1c <__ieee754_sqrt+0x2c>
 800eb30:	b19d      	cbz	r5, 800eb5a <__ieee754_sqrt+0x6a>
 800eb32:	4622      	mov	r2, r4
 800eb34:	4620      	mov	r0, r4
 800eb36:	4629      	mov	r1, r5
 800eb38:	f7f1 fbfe 	bl	8000338 <__aeabi_dsub>
 800eb3c:	4602      	mov	r2, r0
 800eb3e:	460b      	mov	r3, r1
 800eb40:	f7f1 fedc 	bl	80008fc <__aeabi_ddiv>
 800eb44:	e7e8      	b.n	800eb18 <__ieee754_sqrt+0x28>
 800eb46:	152a      	asrs	r2, r5, #20
 800eb48:	d115      	bne.n	800eb76 <__ieee754_sqrt+0x86>
 800eb4a:	2000      	movs	r0, #0
 800eb4c:	e009      	b.n	800eb62 <__ieee754_sqrt+0x72>
 800eb4e:	0acb      	lsrs	r3, r1, #11
 800eb50:	3a15      	subs	r2, #21
 800eb52:	0549      	lsls	r1, r1, #21
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d0fa      	beq.n	800eb4e <__ieee754_sqrt+0x5e>
 800eb58:	e7f7      	b.n	800eb4a <__ieee754_sqrt+0x5a>
 800eb5a:	462a      	mov	r2, r5
 800eb5c:	e7fa      	b.n	800eb54 <__ieee754_sqrt+0x64>
 800eb5e:	005b      	lsls	r3, r3, #1
 800eb60:	3001      	adds	r0, #1
 800eb62:	02dc      	lsls	r4, r3, #11
 800eb64:	d5fb      	bpl.n	800eb5e <__ieee754_sqrt+0x6e>
 800eb66:	1e44      	subs	r4, r0, #1
 800eb68:	1b12      	subs	r2, r2, r4
 800eb6a:	f1c0 0420 	rsb	r4, r0, #32
 800eb6e:	fa21 f404 	lsr.w	r4, r1, r4
 800eb72:	4323      	orrs	r3, r4
 800eb74:	4081      	lsls	r1, r0
 800eb76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb7a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800eb7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eb82:	07d2      	lsls	r2, r2, #31
 800eb84:	bf5c      	itt	pl
 800eb86:	005b      	lslpl	r3, r3, #1
 800eb88:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800eb8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800eb90:	bf58      	it	pl
 800eb92:	0049      	lslpl	r1, r1, #1
 800eb94:	2600      	movs	r6, #0
 800eb96:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800eb9a:	106d      	asrs	r5, r5, #1
 800eb9c:	0049      	lsls	r1, r1, #1
 800eb9e:	2016      	movs	r0, #22
 800eba0:	4632      	mov	r2, r6
 800eba2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800eba6:	1917      	adds	r7, r2, r4
 800eba8:	429f      	cmp	r7, r3
 800ebaa:	bfde      	ittt	le
 800ebac:	193a      	addle	r2, r7, r4
 800ebae:	1bdb      	suble	r3, r3, r7
 800ebb0:	1936      	addle	r6, r6, r4
 800ebb2:	0fcf      	lsrs	r7, r1, #31
 800ebb4:	3801      	subs	r0, #1
 800ebb6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800ebba:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ebbe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ebc2:	d1f0      	bne.n	800eba6 <__ieee754_sqrt+0xb6>
 800ebc4:	4604      	mov	r4, r0
 800ebc6:	2720      	movs	r7, #32
 800ebc8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800ebcc:	429a      	cmp	r2, r3
 800ebce:	eb00 0e0c 	add.w	lr, r0, ip
 800ebd2:	db02      	blt.n	800ebda <__ieee754_sqrt+0xea>
 800ebd4:	d113      	bne.n	800ebfe <__ieee754_sqrt+0x10e>
 800ebd6:	458e      	cmp	lr, r1
 800ebd8:	d811      	bhi.n	800ebfe <__ieee754_sqrt+0x10e>
 800ebda:	f1be 0f00 	cmp.w	lr, #0
 800ebde:	eb0e 000c 	add.w	r0, lr, ip
 800ebe2:	da42      	bge.n	800ec6a <__ieee754_sqrt+0x17a>
 800ebe4:	2800      	cmp	r0, #0
 800ebe6:	db40      	blt.n	800ec6a <__ieee754_sqrt+0x17a>
 800ebe8:	f102 0801 	add.w	r8, r2, #1
 800ebec:	1a9b      	subs	r3, r3, r2
 800ebee:	458e      	cmp	lr, r1
 800ebf0:	bf88      	it	hi
 800ebf2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ebf6:	eba1 010e 	sub.w	r1, r1, lr
 800ebfa:	4464      	add	r4, ip
 800ebfc:	4642      	mov	r2, r8
 800ebfe:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800ec02:	3f01      	subs	r7, #1
 800ec04:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800ec08:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ec0c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ec10:	d1dc      	bne.n	800ebcc <__ieee754_sqrt+0xdc>
 800ec12:	4319      	orrs	r1, r3
 800ec14:	d01b      	beq.n	800ec4e <__ieee754_sqrt+0x15e>
 800ec16:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800ec9c <__ieee754_sqrt+0x1ac>
 800ec1a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800eca0 <__ieee754_sqrt+0x1b0>
 800ec1e:	e9da 0100 	ldrd	r0, r1, [sl]
 800ec22:	e9db 2300 	ldrd	r2, r3, [fp]
 800ec26:	f7f1 fb87 	bl	8000338 <__aeabi_dsub>
 800ec2a:	e9da 8900 	ldrd	r8, r9, [sl]
 800ec2e:	4602      	mov	r2, r0
 800ec30:	460b      	mov	r3, r1
 800ec32:	4640      	mov	r0, r8
 800ec34:	4649      	mov	r1, r9
 800ec36:	f7f1 ffb3 	bl	8000ba0 <__aeabi_dcmple>
 800ec3a:	b140      	cbz	r0, 800ec4e <__ieee754_sqrt+0x15e>
 800ec3c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800ec40:	e9da 0100 	ldrd	r0, r1, [sl]
 800ec44:	e9db 2300 	ldrd	r2, r3, [fp]
 800ec48:	d111      	bne.n	800ec6e <__ieee754_sqrt+0x17e>
 800ec4a:	3601      	adds	r6, #1
 800ec4c:	463c      	mov	r4, r7
 800ec4e:	1072      	asrs	r2, r6, #1
 800ec50:	0863      	lsrs	r3, r4, #1
 800ec52:	07f1      	lsls	r1, r6, #31
 800ec54:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800ec58:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800ec5c:	bf48      	it	mi
 800ec5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800ec62:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800ec66:	4618      	mov	r0, r3
 800ec68:	e756      	b.n	800eb18 <__ieee754_sqrt+0x28>
 800ec6a:	4690      	mov	r8, r2
 800ec6c:	e7be      	b.n	800ebec <__ieee754_sqrt+0xfc>
 800ec6e:	f7f1 fb65 	bl	800033c <__adddf3>
 800ec72:	e9da 8900 	ldrd	r8, r9, [sl]
 800ec76:	4602      	mov	r2, r0
 800ec78:	460b      	mov	r3, r1
 800ec7a:	4640      	mov	r0, r8
 800ec7c:	4649      	mov	r1, r9
 800ec7e:	f7f1 ff85 	bl	8000b8c <__aeabi_dcmplt>
 800ec82:	b120      	cbz	r0, 800ec8e <__ieee754_sqrt+0x19e>
 800ec84:	1ca0      	adds	r0, r4, #2
 800ec86:	bf08      	it	eq
 800ec88:	3601      	addeq	r6, #1
 800ec8a:	3402      	adds	r4, #2
 800ec8c:	e7df      	b.n	800ec4e <__ieee754_sqrt+0x15e>
 800ec8e:	1c63      	adds	r3, r4, #1
 800ec90:	f023 0401 	bic.w	r4, r3, #1
 800ec94:	e7db      	b.n	800ec4e <__ieee754_sqrt+0x15e>
 800ec96:	bf00      	nop
 800ec98:	7ff00000 	.word	0x7ff00000
 800ec9c:	200001e8 	.word	0x200001e8
 800eca0:	200001e0 	.word	0x200001e0

0800eca4 <_sbrk>:
 800eca4:	4a04      	ldr	r2, [pc, #16]	@ (800ecb8 <_sbrk+0x14>)
 800eca6:	6811      	ldr	r1, [r2, #0]
 800eca8:	4603      	mov	r3, r0
 800ecaa:	b909      	cbnz	r1, 800ecb0 <_sbrk+0xc>
 800ecac:	4903      	ldr	r1, [pc, #12]	@ (800ecbc <_sbrk+0x18>)
 800ecae:	6011      	str	r1, [r2, #0]
 800ecb0:	6810      	ldr	r0, [r2, #0]
 800ecb2:	4403      	add	r3, r0
 800ecb4:	6013      	str	r3, [r2, #0]
 800ecb6:	4770      	bx	lr
 800ecb8:	20013d28 	.word	0x20013d28
 800ecbc:	20013d30 	.word	0x20013d30

0800ecc0 <_init>:
 800ecc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecc2:	bf00      	nop
 800ecc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecc6:	bc08      	pop	{r3}
 800ecc8:	469e      	mov	lr, r3
 800ecca:	4770      	bx	lr

0800eccc <_fini>:
 800eccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecce:	bf00      	nop
 800ecd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecd2:	bc08      	pop	{r3}
 800ecd4:	469e      	mov	lr, r3
 800ecd6:	4770      	bx	lr
