/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 11:31:37 CST 2026
 * 
 */

/* Generation options: */
#ifndef __mkEventArbiter_h__
#define __mkEventArbiter_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkEventArbiter module */
class MOD_mkEventArbiter : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Fifo<tUWide> INST_ak_q;
  MOD_Reg<tUInt32> INST_dbg_cycle;
  MOD_Reg<tUInt8> INST_dbg_state;
  MOD_Reg<tUInt8> INST_dbg_tx_seen;
  MOD_Fifo<tUWide> INST_in_q;
  MOD_Fifo<tUWide> INST_rx_q;
  MOD_Fifo<tUWide> INST_tx_q;
 
 /* Constructor */
 public:
  MOD_mkEventArbiter(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_enq_rx_event_req;
  tUWide PORT_enq_tx_event_req;
  tUWide PORT_enq_ak_event_req;
  tUWide PORT_enq_in_event_req;
  tUWide PORT_deq_event;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_tx_q_notEmpty_OR_rx_q_notEmpty_2_OR_ak_q_notEm_ETC___d24;
  tUInt8 DEF_in_q_notEmpty____d6;
  tUInt8 DEF_rx_q_notEmpty____d3;
  tUInt8 DEF_tx_q_notEmpty____d4;
  tUInt8 DEF_ak_q_notEmpty____d5;
 
 /* Local definitions */
 private:
  tUWide DEF_in_q_first____d42;
  tUWide DEF_ak_q_first____d36;
  tUWide DEF_tx_q_first____d25;
  tUWide DEF_rx_q_first____d30;
  tUWide DEF_IF_ak_q_notEmpty_THEN_ak_q_first__6_ELSE_in_q__ETC___d45;
  tUWide DEF_IF_rx_q_notEmpty_THEN_rx_q_first__0_ELSE_IF_ak_ETC___d46;
 
 /* Rules */
 public:
  void RL_rl_dbg_state();
  void RL_rl_dbg_tx();
  void RL_rl_dbg_queues();
 
 /* Methods */
 public:
  void METH_enq_rx_event(tUWide ARG_enq_rx_event_req);
  tUInt8 METH_RDY_enq_rx_event();
  void METH_enq_tx_event(tUWide ARG_enq_tx_event_req);
  tUInt8 METH_RDY_enq_tx_event();
  void METH_enq_ak_event(tUWide ARG_enq_ak_event_req);
  tUInt8 METH_RDY_enq_ak_event();
  void METH_enq_in_event(tUWide ARG_enq_in_event_req);
  tUInt8 METH_RDY_enq_in_event();
  tUInt8 METH_has_event();
  tUInt8 METH_RDY_has_event();
  tUWide METH_deq_event();
  tUInt8 METH_RDY_deq_event();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkEventArbiter &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkEventArbiter &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkEventArbiter &backing);
};

#endif /* ifndef __mkEventArbiter_h__ */
