{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.867123",
   "Default View_TopLeft":"-205,-59",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_rx -pg 1 -lvl 3 -x 1060 -y 100 -defaultsOSRD -right
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port qsfp_tx -pg 1 -lvl 3 -x 1060 -y 80 -defaultsOSRD
preplace port s_axi_lite -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 3 -x 1060 -y 20 -defaultsOSRD
preplace port port-id_sys_reset_out -pg 1 -lvl 3 -x 1060 -y 140 -defaultsOSRD
preplace port port-id_aurora_pma_init_in -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_s_aresetn -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_c2c_link_status -pg 1 -lvl 3 -x 1060 -y 560 -defaultsOSRD
preplace inst aurora_core -pg 1 -lvl 2 -x 840 -y 80 -swap {0 1 2 3 4 5 6 17 8 9 10 11 12 13 14 15 16 7 18 19 20 21 22 23 24 25 26 27 28 29 30 31 34 35 36 33 37 38 39 32 40 41 42} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 0L -pinDir USER_DATA_M_AXIS_RX left -pinY USER_DATA_M_AXIS_RX 20L -pinDir GT_DIFF_REFCLK1 left -pinY GT_DIFF_REFCLK1 340L -pinDir CORE_STATUS left -pinY CORE_STATUS 60L -pinDir CORE_STATUS.channel_up left -pinY CORE_STATUS.channel_up 80L -pinDir CORE_STATUS.mmcm_not_locked_out left -pinY CORE_STATUS.mmcm_not_locked_out 100L -pinDir CORE_CONTROL left -pinY CORE_CONTROL 40L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 0R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 20R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 40R -pinDir reset_pb left -pinY reset_pb 360L -pinDir pma_init left -pinY pma_init 380L -pinDir tx_out_clk right -pinY tx_out_clk 80R -pinDir init_clk left -pinY init_clk 420L -pinDir link_reset_out right -pinY link_reset_out 100R -pinDir user_clk_out left -pinY user_clk_out 400L -pinDir sync_clk_out right -pinY sync_clk_out 120R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 140R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 160R -pinDir sys_reset_out right -pinY sys_reset_out 60R -pinDir gt_reset_out right -pinY gt_reset_out 180R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 200R -pinBusDir gt_powergood right -pinBusY gt_powergood 220R
preplace inst axi_chip2chip -pg 1 -lvl 1 -x 250 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 49 47 48 46 50 51 52 53 61 67 70 57 64 55 59 62 54 63 58 60 66 65 69 68 56} -defaultsOSRD -pinDir s_axi left -pinY s_axi 140L -pinDir s_axi_lite left -pinY s_axi_lite 160L -pinDir AXIS_RX right -pinY AXIS_RX 20R -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir s_aclk left -pinY s_aclk 180L -pinDir s_aresetn left -pinY s_aresetn 240L -pinDir axi_c2c_lnk_hndlr_in_progress right -pinY axi_c2c_lnk_hndlr_in_progress 240R -pinBusDir axi_c2c_m2s_intr_in left -pinBusY axi_c2c_m2s_intr_in 280L -pinBusDir axi_c2c_s2m_intr_out right -pinBusY axi_c2c_s2m_intr_out 60R -pinDir axi_c2c_phy_clk right -pinY axi_c2c_phy_clk 180R -pinDir axi_c2c_aurora_channel_up right -pinY axi_c2c_aurora_channel_up 40R -pinDir aurora_do_cc right -pinY aurora_do_cc 120R -pinDir aurora_pma_init_in left -pinY aurora_pma_init_in 260L -pinDir aurora_init_clk left -pinY aurora_init_clk 200L -pinDir aurora_pma_init_out right -pinY aurora_pma_init_out 160R -pinDir aurora_mmcm_not_locked right -pinY aurora_mmcm_not_locked 100R -pinDir aurora_reset_pb right -pinY aurora_reset_pb 140R -pinDir axi_c2c_config_error_out right -pinY axi_c2c_config_error_out 220R -pinDir axi_c2c_link_status_out right -pinY axi_c2c_link_status_out 200R -pinDir axi_c2c_multi_bit_error_out right -pinY axi_c2c_multi_bit_error_out 280R -pinDir axi_c2c_link_error_out right -pinY axi_c2c_link_error_out 260R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 220L
preplace inst c2c_signals -pg 1 -lvl 2 -x 840 -y 620 -swap {4 0 1 2 3 5} -defaultsOSRD -pinDir clk left -pinY clk 80L -pinBusDir probe0 left -pinBusY probe0 0L -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 40L -pinBusDir probe3 left -pinBusY probe3 60L -pinBusDir probe4 left -pinBusY probe4 100L
preplace netloc aurora_core_channel_up 1 1 2 640 20 NJ
preplace netloc aurora_core_mmcm_not_locked_out 1 1 1 N 180
preplace netloc aurora_core_sys_reset_out 1 2 1 NJ 140
preplace netloc aurora_core_user_clk_out 1 1 1 600 260n
preplace netloc aurora_pma_init_in_1 1 0 1 NJ 340
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 1 620 240n
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 1 640 220n
preplace netloc axi_chip2chip_0_axi_c2c_config_error_out 1 1 1 560 300n
preplace netloc axi_chip2chip_0_axi_c2c_link_error_out 1 1 1 520 340n
preplace netloc axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress 1 1 1 540 320n
preplace netloc axi_chip2chip_0_axi_c2c_multi_bit_error_out 1 1 1 500 360n
preplace netloc axi_chip2chip_axi_c2c_link_status_out 1 1 2 580J 560 NJ
preplace netloc init_clk_1 1 0 2 20 440 480
preplace netloc s_aresetn_1 1 0 1 NJ 320
preplace netloc Conn1 1 0 1 NJ 240
preplace netloc Conn2 1 0 1 NJ 220
preplace netloc Conn3 1 2 1 NJ 100
preplace netloc Conn4 1 0 2 NJ 420 NJ
preplace netloc Conn5 1 2 1 NJ 80
preplace netloc aurora_core_USER_DATA_M_AXIS_RX 1 1 1 N 100
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 1 N 80
levelinfo -pg 1 0 250 840 1060
pagesize -pg 1 -db -bbox -sgen -190 0 1220 780
",
   "No Loops_ScaleFactor":"0.902996",
   "No Loops_TopLeft":"-185,-12",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp1_rx -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port qsfp1_tx -pg 1 -lvl 3 -x 920 -y 430 -defaultsOSRD
preplace port s_axi_lite -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_channel_up_1 -pg 1 -lvl 3 -x 920 -y 290 -defaultsOSRD
preplace port port-id_sys_reset_out_1 -pg 1 -lvl 3 -x 920 -y 590 -defaultsOSRD
preplace port port-id_aurora_pma_init_in -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_axi_c2c_link_status_out -pg 1 -lvl 3 -x 920 -y 230 -defaultsOSRD
preplace port port-id_axi_c2c_config_error_out -pg 1 -lvl 3 -x 920 -y 210 -defaultsOSRD
preplace port port-id_axi_c2c_link_error_out -pg 1 -lvl 3 -x 920 -y 270 -defaultsOSRD
preplace port port-id_axi_c2c_lnk_hndlr_in_progress -pg 1 -lvl 3 -x 920 -y 110 -defaultsOSRD
preplace port port-id_axi_c2c_multi_bit_error_out -pg 1 -lvl 3 -x 920 -y 250 -defaultsOSRD
preplace port port-id_s_aresetn -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace inst aurora_core -pg 1 -lvl 2 -x 700 -y 500 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 1 -x 260 -y 180 -defaultsOSRD
preplace netloc init_clk_1 1 0 2 20 560 NJ
preplace netloc aurora_core_channel_up 1 0 3 40 350 500J 280 900
preplace netloc aurora_core_sys_reset_out 1 2 1 NJ 590
preplace netloc aurora_pma_init_in_1 1 0 1 NJ 230
preplace netloc aurora_core_mmcm_not_locked_out 1 0 3 50 360 510J 290 880
preplace netloc aurora_core_user_clk_out 1 0 3 30 710 NJ 710 880
preplace netloc axi_chip2chip_0_axi_c2c_link_status_out 1 1 2 NJ 230 NJ
preplace netloc axi_chip2chip_0_axi_c2c_config_error_out 1 1 2 NJ 210 NJ
preplace netloc axi_chip2chip_0_axi_c2c_link_error_out 1 1 2 NJ 270 NJ
preplace netloc axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress 1 1 2 NJ 110 NJ
preplace netloc axi_chip2chip_0_axi_c2c_multi_bit_error_out 1 1 2 NJ 250 NJ
preplace netloc s_aresetn_1 1 0 1 NJ 150
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 1 490 170n
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 1 480 190n
preplace netloc Conn3 1 0 2 NJ 500 NJ
preplace netloc Conn4 1 0 2 NJ 460 NJ
preplace netloc Conn5 1 2 1 NJ 430
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 1 520 90n
preplace netloc Conn1 1 0 1 NJ 90
preplace netloc Conn2 1 0 1 NJ 70
preplace netloc aurora_core_USER_DATA_M_AXIS_RX 1 0 3 20 10 NJ 10 890
levelinfo -pg 1 0 260 700 920
pagesize -pg 1 -db -bbox -sgen -180 0 1180 720
"
}
0
