==41445== Cachegrind, a cache and branch-prediction profiler
==41445== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==41445== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==41445== Command: ./stitch .
==41445== 
--41445-- warning: L3 cache found, using its data for the LL simulation.
--41445-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--41445-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==41445== Cannot map memory to grow brk segment in thread #1 to 0x42e2000
==41445== (see section Limitations in user manual)
==41445== 
==41445== Process terminating with default action of signal 15 (SIGTERM)
==41445==    at 0x10A568: ffConv2 (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41445==    by 0x10D7B6: extractFeatures (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41445==    by 0x108B9F: main (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41445== 
==41445== I   refs:      203,407,586
==41445== I1  misses:          1,387
==41445== LLi misses:          1,383
==41445== I1  miss rate:        0.00%
==41445== LLi miss rate:        0.00%
==41445== 
==41445== D   refs:       55,132,404  (40,142,335 rd   + 14,990,069 wr)
==41445== D1  misses:         33,338  (     7,960 rd   +     25,378 wr)
==41445== LLd misses:         25,753  (     2,280 rd   +     23,473 wr)
==41445== D1  miss rate:         0.1% (       0.0%     +        0.2%  )
==41445== LLd miss rate:         0.0% (       0.0%     +        0.2%  )
==41445== 
==41445== LL refs:            34,725  (     9,347 rd   +     25,378 wr)
==41445== LL misses:          27,136  (     3,663 rd   +     23,473 wr)
==41445== LL miss rate:          0.0% (       0.0%     +        0.2%  )
