verilog xil_defaultlib -i "D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "D:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/9a25/hdl" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/00fe/hdl/verilog" --include "../../../../zc702.gen/sources_1/bd/system/ip/system_bgn_inference_0_4/drivers/bgn_inference_v1_0/src" --include "../../../../zc702.gen/sources_1/bd/system/ip/system_radiation_injector_0_1/drivers/radiation_injector_v1_0/src" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \

sv xil_defaultlib -i "D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "D:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/9a25/hdl" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/00fe/hdl/verilog" --include "../../../../zc702.gen/sources_1/bd/system/ip/system_bgn_inference_0_4/drivers/bgn_inference_v1_0/src" --include "../../../../zc702.gen/sources_1/bd/system/ip/system_radiation_injector_0_1/drivers/radiation_injector_v1_0/src" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_arinsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_rinsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_awinsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_winsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_binsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_aroutsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_routsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_awoutsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_woutsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_boutsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_arni_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/sim/bd_44e3_rni_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/sim/bd_44e3_awni_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/sim/bd_44e3_wni_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/sim/bd_44e3_bni_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/sim/bd_44e3_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/sim/bd_44e3_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/sim/bd_44e3_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/sim/bd_44e3_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/sim/bd_44e3_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/sim/bd_44e3_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/sim/bd_44e3_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/sim/bd_44e3_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/sim/bd_44e3_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/sim/bd_44e3_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/sim/bd_44e3_m00arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/sim/bd_44e3_m00rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/sim/bd_44e3_m00awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/sim/bd_44e3_m00wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_31/sim/bd_44e3_m00bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_32/sim/bd_44e3_m00e_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_33/sim/bd_44e3_m01s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_34/sim/bd_44e3_m01arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_35/sim/bd_44e3_m01rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_36/sim/bd_44e3_m01awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_37/sim/bd_44e3_m01wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_38/sim/bd_44e3_m01bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_39/sim/bd_44e3_m01e_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/sim/system_axi_smc_0.sv" \

verilog xil_defaultlib -i "D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "D:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/9a25/hdl" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zc702.gen/sources_1/bd/system/ipshared/00fe/hdl/verilog" --include "../../../../zc702.gen/sources_1/bd/system/ip/system_bgn_inference_0_4/drivers/bgn_inference_v1_0/src" --include "../../../../zc702.gen/sources_1/bd/system/ip/system_radiation_injector_0_1/drivers/radiation_injector_v1_0/src" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_XNOR_POP.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_offset_ROM_1P_BRAM_1R.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_scale_ROM_1P_BRAM_1R.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_MAC.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_MAC_bias_l2_ROM_1P_BRAM_1R.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_MAC_weights_l2_ROM_1P_BRAM_1R.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_CTRL_s_axi.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_flow_control_loop_pipe_sequential_init.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference_mac_muladd_11s_5ns_13s_16_4_1.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/727f/hdl/verilog/bgn_inference.v" \
"../../../bd/system/ip/system_bgn_inference_0_4/sim/system_bgn_inference_0_4.v" \
"../../../bd/system/ip/system_bgn_inference_0_bram_0/sim/system_bgn_inference_0_bram_0.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/bae3/hdl/verilog/radiation_injector_control_s_axi.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/bae3/hdl/verilog/radiation_injector_urem_31ns_15ns_31_35_seq_1.v" \
"../../../../zc702.gen/sources_1/bd/system/ipshared/bae3/hdl/verilog/radiation_injector.v" \
"../../../bd/system/ip/system_radiation_injector_0_1/sim/system_radiation_injector_0_1.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
