
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116545                       # Number of seconds simulated
sim_ticks                                116544941702                       # Number of ticks simulated
final_tick                               1171375559781                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143708                       # Simulator instruction rate (inst/s)
host_op_rate                                   186327                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5240557                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911208                       # Number of bytes of host memory used
host_seconds                                 22239.04                       # Real time elapsed on the host
sim_insts                                  3195932142                       # Number of instructions simulated
sim_ops                                    4143734633                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1075712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1556992                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3216896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1390848                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1390848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8404                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12164                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25132                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10866                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10866                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4966462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9230019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13359585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27602193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46128                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11934006                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11934006                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11934006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4966462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9230019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13359585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39536199                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139909895                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23413795                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18993804                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1998020                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9678943                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9020235                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2521953                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92496                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102357243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128013673                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23413795                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11542188                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28196956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6507225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2631048                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11955455                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1570724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137668917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109471961     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1985953      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3647966      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3291979      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2101693      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1716066      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997084      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1038589      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13417626      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137668917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167349                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.914972                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101312769                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3992232                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27832605                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47856                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4483447                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4049426                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154975029                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4483447                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102129015                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1071926                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1757846                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27046367                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1180308                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153276750                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225134                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509632                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216790990                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713785239                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713785239                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45086421                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4237944                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14554518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210039                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82423                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607338                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150404937                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139763488                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156917                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26350933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57901044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137668917                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015215                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560528                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79121940     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24102764     17.51%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12663717      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7321748      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8105089      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3011151      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667808      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512513      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       162187      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137668917                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559575     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        117099     14.37%     83.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137951     16.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117698320     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978143      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12897544      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7172575      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139763488                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.998954                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814625                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005829                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418167435                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176789891                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136700774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140578113                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       270067                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3361083                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118997                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4483447                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         692716                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       107459                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150438749                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61620                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14554518                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210039                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1116326                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1118638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137460193                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12388159                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2303295                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19560394                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19563611                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172235                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982491                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136826743                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136700774                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79784341                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224070880                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977063                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356067                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27309776                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023157                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133185470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924496                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694595                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82536624     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23465970     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655097      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3959943      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4883856      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1707863      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206655      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       996942      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772520      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133185470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772520                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280852142                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305362023                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2240978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.399099                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.399099                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.714746                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.714746                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618939410                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191353207                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144358329                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139909895                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21656575                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17854554                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1923689                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8712475                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8293336                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2267759                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85118                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105303149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118996386                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21656575                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10561095                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24848893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5713610                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3299812                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12214211                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1591055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137209720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.485115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112360827     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1283101      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1826977      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2395320      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2689126      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2005883      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1161309      0.85%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1693614      1.23%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11793563      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137209720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154789                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.850522                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104137682                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4854847                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24402018                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57544                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3757628                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3457667                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143545816                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3757628                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104858268                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1040031                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2513433                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23741416                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1298938                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142602001                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          947                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        261578                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       537067                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          756                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    198846828                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    666201032                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    666201032                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162365619                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36481209                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37514                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21664                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3904935                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13540952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7040829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117006                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1590650                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138660860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129661551                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25304                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20104500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47582792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5773                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137209720                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.944988                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82326450     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22122794     16.12%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12235442      8.92%     85.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7885562      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7253062      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2901249      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1743304      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       501986      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       239871      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137209720                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62251     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91458     33.40%     56.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120126     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108856902     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1984518      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15850      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11817222      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6987059      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129661551                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.926750                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             273835                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396831961                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158803157                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127214107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129935386                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       318867                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2826528                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173223                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3757628                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         785080                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106444                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138698333                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1262042                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13540952                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7040829                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21623                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81148                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1127320                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2220742                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127934815                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11657676                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1726736                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18643409                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17919364                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6985733                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.914409                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127214403                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127214107                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74520207                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        202475408                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.909257                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368046                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95089607                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116868963                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21837341                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1955156                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133452092                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682333                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86051085     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22806568     17.09%     81.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8938061      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4606984      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4035675      3.02%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1928258      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1657819      1.24%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       786719      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2640923      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133452092                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95089607                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116868963                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17582030                       # Number of memory references committed
system.switch_cpus1.commit.loads             10714424                       # Number of loads committed
system.switch_cpus1.commit.membars              15850                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16761546                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105341695                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2384609                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2640923                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           269517473                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          281170277                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2700175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95089607                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116868963                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95089607                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.471348                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.471348                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679649                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679649                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576473322                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176502109                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134498408                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31700                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139909895                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20591167                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18050153                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1604510                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10189487                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9945652                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1431077                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50026                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108639027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             114477483                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20591167                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11376729                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23287594                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5250058                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1880576                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12382752                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1013281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137443364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114155770     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1169585      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2144238      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1797821      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3301614      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3568841      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          777161      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          609590      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9918744      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137443364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147174                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818223                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107793159                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2902950                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23092498                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23366                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3631383                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2206270                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4786                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     129179723                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3631383                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108224706                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1408087                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       725612                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22673144                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       780424                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     128274075                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         81506                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       471999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    170307283                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    581985305                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    581985305                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    137394336                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32912945                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18279                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9147                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2466762                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21398438                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4140537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        75336                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       918647                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         126783235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18281                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119095398                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        95043                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21034160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45198518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137443364                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866505                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477679                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87873546     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20185843     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10131888      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6657319      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6928384      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3588611      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1603579      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       397795      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76399      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137443364                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         297548     59.79%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        125723     25.26%     85.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        74356     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     93987998     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       995578      0.84%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9132      0.01%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19992097     16.79%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4110593      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119095398                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851229                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             497627                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004178                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376226830                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    147835970                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    116407842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     119593025                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       221624                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3879798                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129369                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3631383                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         953431                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47634                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    126801516                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45633                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21398438                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4140537                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9147                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          171                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       775233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       955057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1730290                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    117821738                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19686202                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1273660                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23796608                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18151642                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4110406                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842126                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             116512412                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            116407842                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67243643                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        159558715                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.832020                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421435                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92347334                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    104875298                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21927100                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1608880                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133811981                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.783751                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660095                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     94869895     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15106658     11.29%     82.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10928008      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2438635      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2779101      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       983180      0.73%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4128593      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       830431      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1747480      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133811981                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92347334                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     104875298                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21529808                       # Number of memory references committed
system.switch_cpus2.commit.loads             17518640                       # Number of loads committed
system.switch_cpus2.commit.membars               9134                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16426389                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         91541420                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1415248                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1747480                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           258866899                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          257236266                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2466531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92347334                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            104875298                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92347334                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.515040                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.515040                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.660049                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.660049                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       545150929                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      152890066                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135543472                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18268                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370960                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.103878                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.762912                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702222                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.826430                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.708435                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207503                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760421                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34323                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34323                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34323                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34323                       # number of overall hits
system.l20.overall_hits::total                  34323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3375554                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1296026527                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1299402081                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3375554                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1296026527                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1299402081                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3375554                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1296026527                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1299402081                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38845                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38859                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38845                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38859                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38845                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38859                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116411                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116730                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116730                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116730                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       241111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 286604.716276                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 286464.303571                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       241111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 286604.716276                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 286464.303571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       241111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 286604.716276                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 286464.303571                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2508945                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1015996042                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1018504987                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2508945                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1015996042                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1018504987                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2508945                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1015996042                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1018504987                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116411                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116730                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116730                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116730                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179210.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 224678.470146                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 224538.136464                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 179210.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 224678.470146                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 224538.136464                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 179210.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 224678.470146                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 224538.136464                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8418                       # number of replacements
system.l21.tagsinuse                     10239.983974                       # Cycle average of tags in use
system.l21.total_refs                          551285                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18658                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.546843                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          571.161901                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.497182                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3655.391804                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6003.933087                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055778                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000927                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.356972                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.586322                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41427                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41427                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24226                       # number of Writeback hits
system.l21.Writeback_hits::total                24226                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41427                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41427                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41427                       # number of overall hits
system.l21.overall_hits::total                  41427                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8401                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8415                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8404                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8418                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8404                       # number of overall misses
system.l21.overall_misses::total                 8418                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3482756                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2316268727                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2319751483                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       802791                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       802791                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3482756                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2317071518                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2320554274                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3482756                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2317071518                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2320554274                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49828                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49842                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24226                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24226                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49831                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49845                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49831                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49845                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168600                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168834                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168650                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168884                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168650                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168884                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 248768.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 275713.453994                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 275668.625431                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       267597                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       267597                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 248768.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 275710.556640                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 275665.748871                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 248768.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 275710.556640                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 275665.748871                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5660                       # number of writebacks
system.l21.writebacks::total                     5660                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8401                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8415                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8404                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8418                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8404                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8418                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2613056                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1795941143                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1798554199                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       616774                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       616774                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2613056                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1796557917                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1799170973                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2613056                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1796557917                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1799170973                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168600                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168834                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168650                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168884                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168650                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168884                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 186646.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 213777.067373                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 213731.930957                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 205591.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 205591.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 186646.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 213774.145288                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 213729.029817                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 186646.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 213774.145288                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 213729.029817                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12178                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          197335                       # Total number of references to valid blocks.
system.l22.sampled_refs                         24466                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.065683                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          421.599747                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.519277                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5455.304936                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6402.576040                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034310                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000693                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.443954                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.521043                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33549                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33549                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9432                       # number of Writeback hits
system.l22.Writeback_hits::total                 9432                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33549                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33549                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33549                       # number of overall hits
system.l22.overall_hits::total                  33549                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12164                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12178                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12164                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12178                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12164                       # number of overall misses
system.l22.overall_misses::total                12178                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3665456                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3371891560                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3375557016                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3665456                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3371891560                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3375557016                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3665456                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3371891560                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3375557016                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        45713                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              45727                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9432                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9432                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        45713                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               45727                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        45713                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              45727                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266095                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266320                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266095                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266320                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266095                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266320                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 261818.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 277202.528773                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 277184.842831                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 261818.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 277202.528773                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 277184.842831                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 261818.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 277202.528773                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 277184.842831                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1959                       # number of writebacks
system.l22.writebacks::total                     1959                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12164                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12178                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12164                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12178                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12164                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12178                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2799239                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2618515653                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2621314892                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2799239                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2618515653                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2621314892                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2799239                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2618515653                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2621314892                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266095                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266320                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266095                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266320                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266095                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266320                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 199945.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 215267.646580                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 215250.032189                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 199945.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 215267.646580                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 215250.032189                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 199945.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 215267.646580                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 215250.032189                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996532                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011963088                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185665.416847                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996532                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11955439                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11955439                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11955439                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11955439                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11955439                       # number of overall hits
system.cpu0.icache.overall_hits::total       11955439                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4067096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4067096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4067096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4067096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4067096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4067096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11955455                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11955455                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11955455                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11955455                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11955455                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11955455                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 254193.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 254193.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 254193.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 254193.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 254193.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 254193.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3491754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3491754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3491754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3491754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3491754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3491754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       249411                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       249411                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       249411                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       249411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       249411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       249411                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38845                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168059240                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39101                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.080356                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608002                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391998                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904719                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095281                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9317364                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9317364                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16375141                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16375141                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16375141                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16375141                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117539                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117539                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117539                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117539                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117539                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13956066498                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13956066498                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13956066498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13956066498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13956066498                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13956066498                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9434903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9434903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16492680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16492680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16492680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16492680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012458                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007127                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007127                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007127                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007127                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118735.623904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118735.623904                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118735.623904                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118735.623904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118735.623904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118735.623904                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78694                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78694                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78694                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78694                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38845                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38845                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38845                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38845                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3565753707                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3565753707                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3565753707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3565753707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3565753707                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3565753707                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91794.406153                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91794.406153                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91794.406153                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91794.406153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91794.406153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91794.406153                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996434                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012479581                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037182.255533                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996434                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12214194                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12214194                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12214194                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12214194                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12214194                       # number of overall hits
system.cpu1.icache.overall_hits::total       12214194                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4413332                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4413332                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4413332                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4413332                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4413332                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4413332                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12214211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12214211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12214211                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12214211                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12214211                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12214211                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259607.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259607.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259607.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259607.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259607.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259607.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3598956                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3598956                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3598956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3598956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3598956                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3598956                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 257068.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 257068.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 257068.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 257068.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 257068.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 257068.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49831                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171555971                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50087                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3425.159642                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.278626                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.721374                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911245                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088755                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8678606                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8678606                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6831922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6831922                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16704                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16704                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15850                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15850                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15510528                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15510528                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15510528                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15510528                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143699                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143699                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3021                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3021                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146720                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146720                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17683858650                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17683858650                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    677623552                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    677623552                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18361482202                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18361482202                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18361482202                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18361482202                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8822305                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8822305                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6834943                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6834943                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15657248                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15657248                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15657248                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15657248                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016288                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000442                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000442                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009371                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009371                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009371                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009371                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123061.807319                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123061.807319                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 224304.386627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 224304.386627                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125146.416317                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125146.416317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125146.416317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125146.416317                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1290038                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 215006.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24226                       # number of writebacks
system.cpu1.dcache.writebacks::total            24226                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        93871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        93871                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3018                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3018                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        96889                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96889                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        96889                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96889                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49828                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49831                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49831                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5097861822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5097861822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       827691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       827691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5098689513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5098689513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5098689513                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5098689513                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102309.180019                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102309.180019                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       275897                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       275897                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102319.630611                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102319.630611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102319.630611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102319.630611                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.959165                       # Cycle average of tags in use
system.cpu2.icache.total_refs               920652277                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1701760.216266                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.959165                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866922                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12382736                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12382736                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12382736                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12382736                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12382736                       # number of overall hits
system.cpu2.icache.overall_hits::total       12382736                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4384984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4384984                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4384984                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4384984                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4384984                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4384984                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12382752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12382752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12382752                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12382752                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12382752                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12382752                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 274061.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 274061.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 274061.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 274061.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 274061.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 274061.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3781656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3781656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3781656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3781656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3781656                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3781656                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 270118.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 270118.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 270118.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 270118.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 270118.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 270118.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 45713                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               226191151                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 45969                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4920.514934                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.674933                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.325067                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830761                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169239                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17819166                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17819166                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3992887                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3992887                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9148                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9148                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9134                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9134                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21812053                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21812053                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21812053                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21812053                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169323                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169323                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169323                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169323                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169323                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169323                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25500548842                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25500548842                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25500548842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25500548842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25500548842                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25500548842                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17988489                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17988489                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3992887                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3992887                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21981376                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21981376                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21981376                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21981376                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009413                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009413                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 150602.982714                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 150602.982714                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 150602.982714                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 150602.982714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 150602.982714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 150602.982714                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9432                       # number of writebacks
system.cpu2.dcache.writebacks::total             9432                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       123610                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       123610                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       123610                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       123610                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       123610                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       123610                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45713                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45713                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        45713                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45713                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        45713                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45713                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5657600389                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5657600389                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5657600389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5657600389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5657600389                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5657600389                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002080                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002080                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123763.489358                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123763.489358                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 123763.489358                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123763.489358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 123763.489358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123763.489358                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
