Analysis & Synthesis report for mycpu
Fri Apr 10 09:07:13 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (No Restructuring Performed)
 13. Source assignments for cpu:inst|ram2:ram|altsyncram:altsyncram_component|altsyncram_53k2:auto_generated
 14. Parameter Settings for User Entity Instance: cpu:inst
 15. Parameter Settings for User Entity Instance: cpu:inst|shift:shifter|lpm_clshift:LPM_CLSHIFT_component
 16. Parameter Settings for User Entity Instance: cpu:inst|ram2:ram|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: clock_divider:inst2
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "cpu:inst|ram2:ram"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 10 09:07:13 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; mycpu                                      ;
; Top-level Entity Name              ; mycpu                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,342                                      ;
;     Total combinational functions  ; 2,275                                      ;
;     Dedicated logic registers      ; 256                                        ;
; Total registers                    ; 256                                        ;
; Total pins                         ; 9                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 4,096                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; mycpu              ; mycpu              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Auto Shift Register Replacement                                            ; Always             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------+---------+
; programming/myasm/output.hex     ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/mnolan/projects/mycpu/programming/myasm/output.hex                       ;         ;
; ram2.v                           ; yes             ; User Wizard-Generated File            ; /home/mnolan/projects/mycpu/ram2.v                                             ;         ;
; shift.v                          ; yes             ; User Wizard-Generated File            ; /home/mnolan/projects/mycpu/shift.v                                            ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File                 ; /home/mnolan/projects/mycpu/cpu.v                                              ;         ;
; mycpu.bdf                        ; yes             ; User Block Diagram/Schematic File     ; /home/mnolan/projects/mycpu/mycpu.bdf                                          ;         ;
; clock_divider.v                  ; yes             ; User Verilog HDL File                 ; /home/mnolan/projects/mycpu/clock_divider.v                                    ;         ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/lpm_clshift.tdf       ;         ;
; db/lpm_clshift_0kc.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/mnolan/projects/mycpu/db/lpm_clshift_0kc.tdf                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; /home/mnolan/altera/14.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_53k2.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/mnolan/projects/mycpu/db/altsyncram_53k2.tdf                             ;         ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 2,342              ;
;                                             ;                    ;
; Total combinational functions               ; 2275               ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 1841               ;
;     -- 3 input functions                    ; 366                ;
;     -- <=2 input functions                  ; 68                 ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 2165               ;
;     -- arithmetic mode                      ; 110                ;
;                                             ;                    ;
; Total registers                             ; 256                ;
;     -- Dedicated logic registers            ; 256                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 9                  ;
; Total memory bits                           ; 4096               ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
; Maximum fan-out node                        ; cpu:inst|opcode[0] ;
; Maximum fan-out                             ; 518                ;
; Total fan-out                               ; 9727               ;
; Average fan-out                             ; 3.79               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; |mycpu                                       ; 2275 (1)          ; 256 (0)      ; 4096        ; 0            ; 0       ; 0         ; 9    ; 0            ; |mycpu                                                                                         ; work         ;
;    |clock_divider:inst2|                     ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mycpu|clock_divider:inst2                                                                     ; work         ;
;    |cpu:inst|                                ; 2252 (2162)       ; 234 (234)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mycpu|cpu:inst                                                                                ; work         ;
;       |ram2:ram|                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mycpu|cpu:inst|ram2:ram                                                                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mycpu|cpu:inst|ram2:ram|altsyncram:altsyncram_component                                       ; work         ;
;             |altsyncram_53k2:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mycpu|cpu:inst|ram2:ram|altsyncram:altsyncram_component|altsyncram_53k2:auto_generated        ; work         ;
;       |shift:shifter|                        ; 90 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mycpu|cpu:inst|shift:shifter                                                                  ; work         ;
;          |lpm_clshift:LPM_CLSHIFT_component| ; 90 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mycpu|cpu:inst|shift:shifter|lpm_clshift:LPM_CLSHIFT_component                                ; work         ;
;             |lpm_clshift_0kc:auto_generated| ; 90 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mycpu|cpu:inst|shift:shifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_0kc:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; Name                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                             ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; cpu:inst|ram2:ram|altsyncram:altsyncram_component|altsyncram_53k2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; ../programming/myasm/output.hex ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 14.0    ; N/A          ; N/A          ; |mycpu|cpu:inst|ram2:ram      ; ram2.v          ;
; Altera ; LPM_CLSHIFT  ; 14.0    ; N/A          ; N/A          ; |mycpu|cpu:inst|shift:shifter ; shift.v         ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; clock_divider:inst2|counter[22..32]    ; Lost fanout        ;
; Total Number of Removed Registers = 11 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 256   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 231   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mycpu|cpu:inst|flags[0]         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |mycpu|cpu:inst|data_2[3]        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |mycpu|cpu:inst|data_2[9]        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |mycpu|cpu:inst|registers[7][4]  ;
; 29:1               ; 15 bits   ; 285 LEs       ; 90 LEs               ; 195 LEs                ; Yes        ; |mycpu|cpu:inst|registers[6][12] ;
; 29:1               ; 15 bits   ; 285 LEs       ; 90 LEs               ; 195 LEs                ; Yes        ; |mycpu|cpu:inst|registers[5][14] ;
; 29:1               ; 15 bits   ; 285 LEs       ; 90 LEs               ; 195 LEs                ; Yes        ; |mycpu|cpu:inst|registers[4][4]  ;
; 29:1               ; 15 bits   ; 285 LEs       ; 90 LEs               ; 195 LEs                ; Yes        ; |mycpu|cpu:inst|registers[3][13] ;
; 29:1               ; 15 bits   ; 285 LEs       ; 90 LEs               ; 195 LEs                ; Yes        ; |mycpu|cpu:inst|registers[2][10] ;
; 29:1               ; 15 bits   ; 285 LEs       ; 90 LEs               ; 195 LEs                ; Yes        ; |mycpu|cpu:inst|registers[1][7]  ;
; 29:1               ; 15 bits   ; 285 LEs       ; 90 LEs               ; 195 LEs                ; Yes        ; |mycpu|cpu:inst|registers[0][9]  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |mycpu|cpu:inst|Mux22            ;
; 24:1               ; 15 bits   ; 240 LEs       ; 90 LEs               ; 150 LEs                ; No         ; |mycpu|cpu:inst|Mux150           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|ram2:ram|altsyncram:altsyncram_component|altsyncram_53k2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; NOP            ; 0     ; Signed Integer               ;
; ADD            ; 1     ; Signed Integer               ;
; SUB            ; 2     ; Signed Integer               ;
; OR             ; 3     ; Signed Integer               ;
; AND            ; 4     ; Signed Integer               ;
; NOT            ; 5     ; Signed Integer               ;
; XOR            ; 6     ; Signed Integer               ;
; LSL            ; 7     ; Signed Integer               ;
; LSR            ; 8     ; Signed Integer               ;
; MOV            ; 9     ; Signed Integer               ;
; CMP            ; 10    ; Signed Integer               ;
; LDR            ; 11    ; Signed Integer               ;
; STR            ; 12    ; Signed Integer               ;
; PUSH           ; 13    ; Signed Integer               ;
; POP            ; 14    ; Signed Integer               ;
; JMP            ; 15    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|shift:shifter|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+--------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                               ;
+----------------+-----------------+--------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                            ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                            ;
; LPM_WIDTH      ; 16              ; Signed Integer                                                     ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                                                     ;
; CBXI_PARAMETER ; lpm_clshift_0kc ; Untyped                                                            ;
+----------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|ram2:ram|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------+
; Parameter Name                     ; Value                           ; Type                    ;
+------------------------------------+---------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                 ;
; WIDTH_A                            ; 16                              ; Signed Integer          ;
; WIDTHAD_A                          ; 8                               ; Signed Integer          ;
; NUMWORDS_A                         ; 256                             ; Signed Integer          ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                 ;
; WIDTH_B                            ; 16                              ; Signed Integer          ;
; WIDTHAD_B                          ; 8                               ; Signed Integer          ;
; NUMWORDS_B                         ; 256                             ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK0                          ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                          ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK0                          ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                               ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                 ;
; BYTE_SIZE                          ; 8                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                 ;
; INIT_FILE                          ; ../programming/myasm/output.hex ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                          ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_53k2                 ; Untyped                 ;
+------------------------------------+---------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:inst2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DIV            ; 21    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; cpu:inst|ram2:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|ram2:ram"                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q_a[15]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; wren_a     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_a[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_a     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 9                           ;
; cycloneiii_ff         ; 256                         ;
;     ENA               ; 199                         ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 24                          ;
;     plain             ; 25                          ;
; cycloneiii_lcell_comb ; 2275                        ;
;     arith             ; 110                         ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 61                          ;
;     normal            ; 2165                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 305                         ;
;         4 data inputs ; 1841                        ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 7.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Apr 10 09:06:47 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mycpu -c mycpu
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2
Info (12021): Found 1 design units, including 1 entities, in source file shift.v
    Info (12023): Found entity 1: shift
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file mycpu.bdf
    Info (12023): Found entity 1: mycpu
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider
Info (12127): Elaborating entity "mycpu" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst"
Warning (10036): Verilog HDL or VHDL warning at cpu.v(36): object "led" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at cpu.v(67): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at cpu.v(79): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(84): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cpu.v(99): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(104): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cpu.v(111): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cpu.v(113): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cpu.v(119): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at cpu.v(132): truncated value with size 16 to match size of target (8)
Info (12128): Elaborating entity "shift" for hierarchy "cpu:inst|shift:shifter"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "cpu:inst|shift:shifter|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "cpu:inst|shift:shifter|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "cpu:inst|shift:shifter|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "LOGICAL"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthdist" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_0kc.tdf
    Info (12023): Found entity 1: lpm_clshift_0kc
Info (12128): Elaborating entity "lpm_clshift_0kc" for hierarchy "cpu:inst|shift:shifter|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_0kc:auto_generated"
Info (12128): Elaborating entity "ram2" for hierarchy "cpu:inst|ram2:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|ram2:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "cpu:inst|ram2:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "cpu:inst|ram2:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../programming/myasm/output.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_53k2.tdf
    Info (12023): Found entity 1: altsyncram_53k2
Info (12128): Elaborating entity "altsyncram_53k2" for hierarchy "cpu:inst|ram2:ram|altsyncram:altsyncram_component|altsyncram_53k2:auto_generated"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:inst2"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/mnolan/projects/mycpu/output_files/mycpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2384 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 2359 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 824 megabytes
    Info: Processing ended: Fri Apr 10 09:07:13 2015
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mnolan/projects/mycpu/output_files/mycpu.map.smsg.


