
---------- Begin Simulation Statistics ----------
simSeconds                                   0.555194                       # Number of seconds simulated (Second)
simTicks                                 555193717000                       # Number of ticks simulated (Tick)
finalTick                                555193717000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    237.08                       # Real time elapsed on the host (Second)
hostTickRate                               2341837517                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700772                       # Number of bytes of host memory used (Byte)
simInsts                                    101932560                       # Number of instructions simulated (Count)
simOps                                      152109842                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   429955                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     641604                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        555193717                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               5.446670                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.183598                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            101932684                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              152110409                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  5.446670                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.183598                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           36753850                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         130094798                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         43973736                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         9140521                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       846438      0.56%      0.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     78584433     51.66%     52.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         9468      0.01%     52.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1806      0.00%     52.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     10467534      6.88%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          572      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       437544      0.29%     59.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     59.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1504      0.00%     59.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       623511      0.41%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          238      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      3280910      2.16%     61.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       211346      0.14%     62.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       208296      0.14%     62.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      4322514      2.84%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     32895881     21.63%     86.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5255540      3.46%     90.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     11077855      7.28%     97.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      3884981      2.55%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    152110409                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      6912810                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      6061668                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       851114                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      5213441                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1699341                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       627916                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       627912                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       51611035                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          51611035                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      51611035                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         51611035                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1502760                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1502760                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1502760                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1502760                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 151944014000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 151944014000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 151944014000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 151944014000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     53113795                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      53113795                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     53113795                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     53113795                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.028293                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.028293                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.028293                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.028293                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 101109.966994                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 101109.966994                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 101109.966994                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 101109.966994                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       157087                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            157087                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1502760                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1502760                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1502760                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1502760                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 148938494000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 148938494000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 148938494000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 148938494000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.028293                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.028293                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.028293                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.028293                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 99109.966994                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 99109.966994                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 99109.966994                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 99109.966994                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1502248                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     42498971                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        42498971                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1474326                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1474326                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 149081845000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 149081845000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     43973297                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     43973297                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.033528                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.033528                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 101118.643367                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 101118.643367                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1474326                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1474326                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 146133193000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 146133193000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.033528                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.033528                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 99118.643367                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 99118.643367                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      9112064                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        9112064                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        28434                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        28434                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2862169000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2862169000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      9140498                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      9140498                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003111                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003111                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 100660.090033                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 100660.090033                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        28434                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        28434                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2805301000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2805301000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003111                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003111                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 98660.090033                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98660.090033                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.899791                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             53113795                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1502760                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              35.344163                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.899791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          259                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          107730350                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         107730350                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1255828                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 555193716.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       53114257                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses     36753850                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       33722624                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      32861523                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    130094798                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     155489688                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     97145147                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          53114257                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     67177318                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             101932684                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               152110409                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.183598                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            6912810                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.012451                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      149924677                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         149924677                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     149924677                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        149924677                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1753                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1753                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1753                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1753                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    178564000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    178564000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    178564000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    178564000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    149926430                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     149926430                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    149926430                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    149926430                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000012                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000012                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000012                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000012                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 101861.950941                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 101861.950941                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 101861.950941                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 101861.950941                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1753                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1753                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1753                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1753                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    175058000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    175058000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    175058000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    175058000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000012                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 99861.950941                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 99861.950941                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 99861.950941                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 99861.950941                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1241                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    149924677                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       149924677                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1753                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1753                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    178564000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    178564000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    149926430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    149926430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000012                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000012                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 101861.950941                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 101861.950941                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1753                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1753                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    175058000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    175058000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 99861.950941                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 99861.950941                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           507.109524                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            149926430                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1753                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           85525.630348                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   507.109524                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.990448                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.990448                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          368                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          299854613                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         299854613                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                43973759                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 9140526                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    613143                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1126                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               149926501                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       244                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    77                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1476079                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         312735                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            2822381                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               28434                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              28434                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1476079                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4747                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      4507768                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  4512515                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       112192                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    106230208                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 106342400                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1631627                       # Total snoops (Count)
system.l2bus.snoopTraffic                     9961472                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             3136140                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.248332                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.432046                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2357335     75.17%     75.17% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                    778805     24.83%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               3136140                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           3322176000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5259000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          4508280000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         3008002                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1503489                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops            778805                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops       778805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                63                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              3619                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 3682                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               63                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             3619                       # number of overall hits (Count)
system.l2cache.overallHits::total                3682                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1690                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         1499141                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1500831                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1690                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        1499141                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1500831                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    168454000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 144351809000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  144520263000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    168454000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 144351809000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 144520263000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1753                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1502760                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1504513                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1753                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1502760                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1504513                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.964062                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.997592                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.997553                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.964062                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.997592                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.997553                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99676.923077                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 96289.681224                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 96293.495404                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99676.923077                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 96289.681224                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 96293.495404                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          155648                       # number of writebacks (Count)
system.l2cache.writebacks::total               155648                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1690                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      1499141                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1500831                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1690                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      1499141                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       1500831                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    134654000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 114368989000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 114503643000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    134654000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 114368989000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 114503643000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.964062                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.997592                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.997553                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.964062                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.997592                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.997553                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79676.923077                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 76289.681224                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 76293.495404                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79676.923077                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 76289.681224                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 76293.495404                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   1631627                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks       646548                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total       646548                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data           483                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              483                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        27951                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          27951                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   2708316000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   2708316000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        28434                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        28434                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.983013                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.983013                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 96895.137920                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 96895.137920                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        27951                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        27951                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   2149296000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   2149296000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.983013                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.983013                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 76895.137920                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 76895.137920                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           63                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         3136                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         3199                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1690                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      1471190                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1472880                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    168454000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 141643493000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 141811947000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1753                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      1474326                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1476079                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.964062                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.997873                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.997833                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99676.923077                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 96278.178209                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 96282.077970                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1690                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      1471190                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1472880                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    134654000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 112219693000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 112354347000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.964062                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.997873                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.997833                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79676.923077                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76278.178209                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 76282.077970                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       157087                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       157087                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       157087                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       157087                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1023.795800                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2361454                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1632651                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.446392                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   226.614061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     6.646884                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   790.534855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.221303                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.006491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.772007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999801                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              74                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             193                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             319                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             128                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             310                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               7648655                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              7648655                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    155641.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1690.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1485499.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.015115440500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8649                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8649                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3271881                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              147050                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1500831                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      155648                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1500831                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    155648                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   13642                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      7                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1500831                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                155648                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1487187                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    8574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    8579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    8645                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    8660                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    8655                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    8655                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    8707                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    8650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    8651                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    8650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    8651                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    8650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    8650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    8650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    8650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    8650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    8649                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8649                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      170.972714                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.461582                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     951.390003                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511           8423     97.39%     97.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            3      0.03%     97.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            5      0.06%     97.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047            1      0.01%     97.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559            1      0.01%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071            1      0.01%     97.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583            1      0.01%     97.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095            7      0.08%     97.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607            6      0.07%     97.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119           16      0.18%     97.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631            4      0.05%     97.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655          175      2.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            5      0.06%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-12799            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8649                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8649                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.991560                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.990303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.206951                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                73      0.84%      0.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      0.03%      0.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              8497     98.24%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                76      0.88%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8649                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   873088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 96053184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               9961472                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               173008413.20580003                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               17942335.61184195                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   555193618000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      335164.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       108160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     95071936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      9958976                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 194814.884765707830                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 171241015.683180004358                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 17937839.883731968701                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1690                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1499141                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       155648                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     47891500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  37585058250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 12957547094250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28338.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25071.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  83249043.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       108160                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     95945024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        96053184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       108160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       108160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      9961472                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      9961472                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1690                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1499141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1500831                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       155648                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          155648                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          194815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       172813598                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          173008413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       194815                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         194815                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     17942336                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          17942336                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     17942336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         194815                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      172813598                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         190950749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1487189                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               155609                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         94481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         98849                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         99045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         94540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         92035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         92372                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         91132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         90249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         91893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         91356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        90924                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        91469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        93504                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        92461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        91671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        91208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          9760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         10386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         10419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         10336                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         10279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         10069                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          9659                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          9249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          9437                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          9310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         9304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         9418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         9842                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         9431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         9321                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         9389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9748156000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             7435945000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         37632949750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6554.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25304.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1109974                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              136514                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             74.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       396306                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   265.296251                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   236.817488                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   143.248119                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        26757      6.75%      6.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        51378     12.96%     19.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       276738     69.83%     89.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        19271      4.86%     94.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        13716      3.46%     97.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          375      0.09%     97.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          346      0.09%     98.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          429      0.11%     98.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         7296      1.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       396306                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           95180096                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         9958976                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               171.435831                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                17.937840                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                75.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1443351000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        767159250                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      5374299420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      418419540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 43826290560.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 165782362500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  73588187520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   291200069790                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    524.501739                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 189838676500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  18539040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 346816000500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1386302400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        736822020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      5244230040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      393859440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 43826290560.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 161325206460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  77341582080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   290254293000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    522.798231                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 199624802750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  18539040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 337029874250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1472880                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        155648                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1343721                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              27951                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             27951                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1472880                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      4501031                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      4501031                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4501031                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    106014656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    106014656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                106014656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1500831                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1500831    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1500831                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 555193717000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          3622792000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         7968843750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3000200                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1499369                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
