digraph "CFG for '_Z7gpuWorkPdS_S_ii' function" {
	label="CFG for '_Z7gpuWorkPdS_S_ii' function";

	Node0x541e2b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = getelementptr inbounds i8, i8 addrspace(4)* %8, i64 12\l  %14 = bitcast i8 addrspace(4)* %13 to i32 addrspace(4)*\l  %15 = load i32, i32 addrspace(4)* %14, align 4, !tbaa !7\l  %16 = mul i32 %7, %12\l  %17 = add i32 %16, %6\l  %18 = add i32 %17, 1\l  %19 = zext i32 %18 to i64\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %22 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %23 = bitcast i8 addrspace(4)* %22 to i16 addrspace(4)*\l  %24 = load i16, i16 addrspace(4)* %23, align 2, !range !5, !invariant.load !6\l  %25 = zext i16 %24 to i32\l  %26 = mul i32 %21, %25\l  %27 = add i32 %26, %20\l  %28 = add i32 %27, 1\l  %29 = zext i32 %28 to i64\l  %30 = mul nuw nsw i32 %20, %12\l  %31 = add nuw nsw i32 %30, %6\l  %32 = zext i32 %31 to i64\l  %33 = zext i32 %17 to i64\l  %34 = add nsw i32 %3, 2\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds [1024 x double], [1024 x double] addrspace(3)*\l... @_ZZ7gpuWorkPdS_S_iiE6errors, i32 0, i32 %31\l  store double 0.000000e+00, double addrspace(3)* %36, align 8, !tbaa !16\l  %37 = sext i32 %3 to i64\l  %38 = icmp slt i64 %33, %37\l  %39 = zext i32 %27 to i64\l  %40 = sext i32 %4 to i64\l  %41 = icmp slt i64 %39, %40\l  %42 = select i1 %38, i1 %41, i1 false\l  br i1 %42, label %43, label %102\l|{<s0>T|<s1>F}}"];
	Node0x541e2b0:s0 -> Node0x54234e0;
	Node0x541e2b0:s1 -> Node0x5423570;
	Node0x54234e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%43:\l43:                                               \l  %44 = add nsw i64 %29, -1\l  %45 = mul nsw i64 %44, %35\l  %46 = add nsw i64 %45, %19\l  %47 = getelementptr inbounds double, double addrspace(1)* %1, i64 %46\l  %48 = load double, double addrspace(1)* %47, align 8, !tbaa !16,\l... !amdgpu.noclobber !6\l  %49 = add nuw nsw i64 %29, 1\l  %50 = mul nsw i64 %49, %35\l  %51 = add nsw i64 %50, %19\l  %52 = getelementptr inbounds double, double addrspace(1)* %1, i64 %51\l  %53 = load double, double addrspace(1)* %52, align 8, !tbaa !16,\l... !amdgpu.noclobber !6\l  %54 = fadd contract double %48, %53\l  %55 = mul nsw i64 %29, %35\l  %56 = add nsw i64 %55, %19\l  %57 = add nsw i64 %56, -1\l  %58 = getelementptr inbounds double, double addrspace(1)* %1, i64 %57\l  %59 = load double, double addrspace(1)* %58, align 8, !tbaa !16,\l... !amdgpu.noclobber !6\l  %60 = fadd contract double %54, %59\l  %61 = add nsw i64 %56, 1\l  %62 = getelementptr inbounds double, double addrspace(1)* %1, i64 %61\l  %63 = load double, double addrspace(1)* %62, align 8, !tbaa !16,\l... !amdgpu.noclobber !6\l  %64 = fadd contract double %60, %63\l  %65 = fmul contract double %64, 2.500000e-01\l  %66 = getelementptr inbounds double, double addrspace(1)* %1, i64 %56\l  %67 = load double, double addrspace(1)* %66, align 8, !tbaa !16,\l... !amdgpu.noclobber !6\l  %68 = fsub contract double %65, %67\l  %69 = tail call double @llvm.fabs.f64(double %68)\l  store double %69, double addrspace(3)* %36, align 8, !tbaa !16\l  %70 = getelementptr inbounds double, double addrspace(1)* %0, i64 %56\l  store double %65, double addrspace(1)* %70, align 8, !tbaa !16\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %71 = mul nuw nsw i32 %25, %12\l  %72 = icmp ult i32 %71, 2\l  br i1 %72, label %76, label %73\l|{<s0>T|<s1>F}}"];
	Node0x54234e0:s0 -> Node0x5425660;
	Node0x54234e0:s1 -> Node0x54256f0;
	Node0x54256f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%73:\l73:                                               \l  %74 = lshr i32 %71, 1\l  %75 = zext i32 %74 to i64\l  br label %78\l}"];
	Node0x54256f0 -> Node0x5425930;
	Node0x5425660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%76:\l76:                                               \l  %77 = icmp eq i32 %31, 0\l  br i1 %77, label %91, label %102\l|{<s0>T|<s1>F}}"];
	Node0x5425660:s0 -> Node0x5425a80;
	Node0x5425660:s1 -> Node0x5423570;
	Node0x5425930 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%78:\l78:                                               \l  %79 = phi i64 [ %89, %88 ], [ %75, %73 ]\l  %80 = icmp ugt i64 %79, %32\l  br i1 %80, label %81, label %88\l|{<s0>T|<s1>F}}"];
	Node0x5425930:s0 -> Node0x5425d50;
	Node0x5425930:s1 -> Node0x5425b80;
	Node0x5425d50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%81:\l81:                                               \l  %82 = load double, double addrspace(3)* %36, align 8, !tbaa !16\l  %83 = trunc i64 %79 to i32\l  %84 = add nuw nsw i32 %31, %83\l  %85 = getelementptr inbounds [1024 x double], [1024 x double] addrspace(3)*\l... @_ZZ7gpuWorkPdS_S_iiE6errors, i32 0, i32 %84\l  %86 = load double, double addrspace(3)* %85, align 8, !tbaa !16\l  %87 = tail call double @llvm.maxnum.f64(double %82, double %86)\l  store double %87, double addrspace(3)* %36, align 8, !tbaa !16\l  br label %88\l}"];
	Node0x5425d50 -> Node0x5425b80;
	Node0x5425b80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%88:\l88:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %89 = lshr i64 %79, 1\l  %90 = icmp ult i64 %79, 2\l  br i1 %90, label %76, label %78, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x5425b80:s0 -> Node0x5425660;
	Node0x5425b80:s1 -> Node0x5425930;
	Node0x5425a80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%91:\l91:                                               \l  %92 = udiv i32 %15, %12\l  %93 = mul i32 %92, %12\l  %94 = icmp ugt i32 %15, %93\l  %95 = zext i1 %94 to i32\l  %96 = add i32 %92, %95\l  %97 = mul i32 %96, %21\l  %98 = add i32 %97, %7\l  %99 = load double, double addrspace(3)* getelementptr inbounds ([1024 x\l... double], [1024 x double] addrspace(3)* @_ZZ7gpuWorkPdS_S_iiE6errors, i32 0,\l... i32 0), align 16, !tbaa !16\l  %100 = sext i32 %98 to i64\l  %101 = getelementptr inbounds double, double addrspace(1)* %2, i64 %100\l  store double %99, double addrspace(1)* %101, align 8, !tbaa !16\l  br label %102\l}"];
	Node0x5425a80 -> Node0x5423570;
	Node0x5423570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%102:\l102:                                              \l  ret void\l}"];
}
