============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:22:16 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
(fp.sdc_line_33_114_1)   ext delay                                  +500     500 R 
write_if_we              in port                       2  2.0    0    +0     500 R 
g214__3680/A2                                                         +0     500   
g214__3680/Z             AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R 
async_fifo_i_wptr_full_inst/winc 
  g306__6417/A1                                                       +0     540   
  g306__6417/ZN          INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R 
  g305__7410/B                                                        +0     608   
  g305__7410/CO          HA1D0BWP16P90(timing)         1  2.2   36   +73     681 R 
  g304__1666/B                                                        +0     681   
  g304__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     742 R 
  g301__2883/B                                                        +0     742   
  g301__2883/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     803 R 
  g298__9315/B                                                        +0     803   
  g298__9315/CO          HA1D0BWP16P90(timing)         1  1.7   29   +58     861 R 
  g297__6161/A1                                                       +0     861   
  g297__6161/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     935 F 
  g294__7482/A1                                                       +0     935   
  g294__7482/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70    1005 R 
  g309__5107/A2                                                       +0    1005   
  g309__5107/Z           XOR2D0BWP16P90(timing)        1  1.2   23   +63    1068 R 
  g308__2398/A1                                                       +0    1068   
  g308__2398/ZN          ND2D0BWP16P90(timing)         1  1.2   35   +34    1102 F 
  g307__5477/A1                                                       +0    1102   
  g307__5477/ZN          NR4D0BWP16P90(timing)         1  1.3   76   +62    1165 R 
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1165   
  wfull_reg/CP           setup                                   0   +69    1234 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     766ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

