// Seed: 1202006585
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6,
    input wire id_7,
    output wire id_8,
    output supply1 id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    input wor id_13
    , id_15
);
  parameter id_16 = 1;
  parameter id_17 = id_16;
  logic id_18;
  assign {-1, 1, 1 - -1, 1'd0, 1'b0 * id_16 #(
      .id_16(id_16),
      .id_18(1),
      .id_7 (id_16 == 1),
      .id_18(id_17)
  ), id_16} = 1;
  assign module_1.id_8 = 0;
  assign id_11 = id_10;
  parameter id_19 = id_17;
endmodule
module module_1 #(
    parameter id_13 = 32'd8
) (
    input wor id_0,
    input wire id_1,
    output logic id_2,
    input tri id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output wor id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10
);
  wire id_12;
  tri0 _id_13 = -1 == id_1;
  assign id_5 = 1;
  always @(id_1) begin : LABEL_0
    id_2 = id_10;
  end
  assign id_5 = id_6 ^ id_8;
  logic id_14;
  ;
  assign id_14[-1 : id_13] = 1;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_8,
      id_3,
      id_8,
      id_9,
      id_7,
      id_10,
      id_7,
      id_5,
      id_1,
      id_5,
      id_6,
      id_8
  );
endmodule
