
---------- Begin Simulation Statistics ----------
final_tick                               158670817000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295769                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669248                       # Number of bytes of host memory used
host_op_rate                                   296350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   338.10                       # Real time elapsed on the host
host_tick_rate                              469298809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158671                       # Number of seconds simulated
sim_ticks                                158670817000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.586708                       # CPI: cycles per instruction
system.cpu.discardedOps                        191061                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26187044                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.630236                       # IPC: instructions per cycle
system.cpu.numCycles                        158670817                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132483773                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          113                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          353                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1353358                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            353                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486245                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735932                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81009                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104242                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102147                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900439                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51346723                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51346723                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51347327                       # number of overall hits
system.cpu.dcache.overall_hits::total        51347327                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       704467                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         704467                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       712282                       # number of overall misses
system.cpu.dcache.overall_misses::total        712282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29735458000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29735458000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29735458000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29735458000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52051190                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52051190                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52059609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52059609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013682                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42209.866466                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42209.866466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41746.749181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41746.749181                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       643413                       # number of writebacks
system.cpu.dcache.writebacks::total            643413                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       672711                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       672711                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       676663                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       676663                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25472657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25472657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25892267000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25892267000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012998                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37865.676345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37865.676345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38264.641335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38264.641335                       # average overall mshr miss latency
system.cpu.dcache.replacements                 676151                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40716668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40716668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       385448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        385448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12314348000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12314348000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31948.143459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31948.143459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       382868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       382868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11414328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11414328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29812.697849                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29812.697849                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10630055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10630055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       319019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       319019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17421110000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17421110000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54608.377557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54608.377557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289843                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289843                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14058329000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14058329000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48503.255211                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48503.255211                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    419610000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    419610000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106176.619433                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106176.619433                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.638518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024066                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            676663                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.883273                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.638518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104796033                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104796033                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688222                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026103                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8530161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8530161                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8530161                       # number of overall hits
system.cpu.icache.overall_hits::total         8530161                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          455                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            455                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          455                       # number of overall misses
system.cpu.icache.overall_misses::total           455                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47104000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47104000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47104000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47104000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103525.274725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103525.274725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103525.274725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103525.274725                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.icache.writebacks::total                89                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46194000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46194000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101525.274725                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101525.274725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101525.274725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101525.274725                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8530161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8530161                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          455                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           455                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47104000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47104000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103525.274725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103525.274725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46194000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46194000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101525.274725                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101525.274725                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.223058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               455                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18748.606593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.223058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.308812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.308812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.357422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8531071                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8531071                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 158670817000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               567150                       # number of demand (read+write) hits
system.l2.demand_hits::total                   567191                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data              567150                       # number of overall hits
system.l2.overall_hits::total                  567191                       # number of overall hits
system.l2.demand_misses::.cpu.inst                414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109513                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109927                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               414                       # number of overall misses
system.l2.overall_misses::.cpu.data            109513                       # number of overall misses
system.l2.overall_misses::total                109927                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11878589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11922485000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43896000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11878589000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11922485000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           676663                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               677118                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          676663                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              677118                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.909890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.161843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.909890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.161843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106028.985507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108467.387433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108458.204081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106028.985507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108467.387433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108458.204081                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49741                       # number of writebacks
system.l2.writebacks::total                     49741                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109924                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35616000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9688106000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9723722000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35616000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9688106000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9723722000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.909890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.161838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162341                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.909890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.161838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162341                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86028.985507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88467.774632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88458.589571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86028.985507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88467.774632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88458.589571                       # average overall mshr miss latency
system.l2.replacements                          77190                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       643413                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           643413                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       643413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       643413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           82                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               82                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           82                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           82                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            210581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                210581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79262                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8761192000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8761192000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.273465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.273465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110534.581514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110534.581514                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7175952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7175952000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.273465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.273465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90534.581514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90534.581514                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43896000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43896000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.909890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.909890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106028.985507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106028.985507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35616000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35616000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.909890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86028.985507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86028.985507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        356569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            356569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        30251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3117397000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3117397000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       386820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        386820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.078204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103051.039635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103051.039635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        30248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2512154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2512154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.078197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83051.904258                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83051.904258                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31955.926557                       # Cycle average of tags in use
system.l2.tags.total_refs                     1353242                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109958                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.306899                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.956834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        63.523462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31877.446261                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975217                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32705                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10935918                       # Number of tag accesses
system.l2.tags.data_accesses                 10935918                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     99482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    219004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009551022500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6025                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6025                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              411660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93531                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49741                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219848                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99482                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219848                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99482                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   97518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.484979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.462169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.815669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6024     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6025                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.507386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.483519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.912318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4510     74.85%     74.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               82      1.36%     76.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1384     22.97%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.25%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.35%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6025                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14070272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6366848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     88.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  158510444000                       # Total gap between requests
system.mem_ctrls.avgGap                     992768.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14016256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6365248                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 333974.457319394802                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 88335437.259392201900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 40116059.905332185328                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       219020                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        99482                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26633500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7574532750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3647068315250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32166.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34583.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  36660584.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14017280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14070272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6366848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6366848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          414                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       109510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109924                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        49741                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         49741                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       333974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     88341891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         88675865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       333974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       333974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     40126144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        40126144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     40126144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       333974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     88341891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       128802009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               219832                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               99457                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6144                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3479316250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1099160000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7601166250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15827.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34577.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              184769                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86718                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   427.482030                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   276.337459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   387.668194                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1132      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24240     50.71%     53.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3911      8.18%     61.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2485      5.20%     66.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          793      1.66%     68.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1185      2.48%     70.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          936      1.96%     72.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          779      1.63%     74.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12341     25.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14069248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6365248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               88.669412                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               40.116060                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       172638060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        91759305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      789484080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     262310220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12525133920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21946505370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  42448326240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   78236157195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.072127                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 110111330750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5298280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43261206250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       168668220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        89649285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      780116400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256855320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12525133920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21407389680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  42902318400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   78130131225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.403913                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 111297738250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5298280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  42074798750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49741                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27096                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79262                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30662                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       296685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 296685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20437120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20437120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109924                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           584689000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1025213000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            387275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       693154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           89                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289843                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           455                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       386820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          999                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2029477                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2030476                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    168969728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              169039360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           77190                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6366848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           754308                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000620                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024901                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 753840     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    468      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             754308                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 158670817000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3927366000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2275000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3383317997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
