cocci_test_suite() {
	struct nvbios_ramcfg *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 75 */;
	u32 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 73 */;
	struct nv50_ram {
		struct nvkm_ram base;
		struct nv50_ramseq hwsq;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 66 */;
	struct nvkm_ram **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 586 */;
	enum nvkm_ram_type cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 550 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 547 */;
	struct nvkm_fb *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 543 */;
	const struct nvkm_ram_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 542 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 509 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 508 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 507 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 506 */;
	struct nvkm_ram *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 504 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 503 */;
	const struct nvkm_ram_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 496 */;
	struct nv50_ramseq {
		struct hwsq base;
		struct hwsq_reg r_0x002504;
		struct hwsq_reg r_0x004008;
		struct hwsq_reg r_0x00400c;
		struct hwsq_reg r_0x00c040;
		struct hwsq_reg r_0x100200;
		struct hwsq_reg r_0x100210;
		struct hwsq_reg r_0x10021c;
		struct hwsq_reg r_0x1002d0;
		struct hwsq_reg r_0x1002d4;
		struct hwsq_reg r_0x1002dc;
		struct hwsq_reg r_0x10053c;
		struct hwsq_reg r_0x1005a0;
		struct hwsq_reg r_0x1005a4;
		struct hwsq_reg r_0x100710;
		struct hwsq_reg r_0x100714;
		struct hwsq_reg r_0x100718;
		struct hwsq_reg r_0x10071c;
		struct hwsq_reg r_0x100da0;
		struct hwsq_reg r_0x100e20;
		struct hwsq_reg r_0x100e24;
		struct hwsq_reg r_0x611200;
		struct hwsq_reg r_timing[9];
		struct hwsq_reg r_mr[4];
		struct hwsq_reg r_gpio[4];
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 38 */;
	struct nv50_ram cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 24 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 233 */[9];
	u8 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 228 */;
	struct nvkm_ram_data *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 227 */;
	struct nvbios_pll cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 226 */;
	struct nvbios_perfE cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 225 */;
	struct nvkm_bios *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 224 */;
	struct nv50_ramseq *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 222 */;
	struct nv50_ram *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 221 */;
	struct dcb_gpio_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 195 */;
	struct nvkm_gpio *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 194 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 191 */;
	unsigned int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramnv50.c 153 */;
}
