###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 20:17:43 2023
#  Design:            filter_top
#  Command:           report_timing -early -max_paths 3 > early.rpt
###############################################################
Path 1: MET Hold Check with Pin fir_filter_din_r_reg[3]/CK 
Endpoint:   fir_filter_din_r_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: Din[3]                    (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.029
+ Hold                          0.000
+ Phase Shift                   0.000
= Required Time                 0.029
  Arrival Time                  0.030
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc         Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Din[3] v    -       -      0.000    -0.001  
      FE_PHC426_Din_3          A v -> Y v  DLY1X1  0.030  0.030    0.029  
      fir_filter_din_r_reg[3]  D v         DFFRX1  0.000  0.030    0.029  
      ---------------------------------------------------------------------
Path 2: MET Hold Check with Pin fir_filter_din_r_reg[5]/CK 
Endpoint:   fir_filter_din_r_reg[5]/D (v) checked with  leading edge of 'Clk'
Beginpoint: Din[5]                    (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.028
+ Hold                          0.001
+ Phase Shift                   0.000
= Required Time                 0.029
  Arrival Time                  0.031
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc         Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Din[5] v    -       -      0.000    -0.001  
      FE_PHC425_Din_5          A v -> Y v  DLY1X1  0.031  0.031    0.029  
      fir_filter_din_r_reg[5]  D v         DFFRX2  0.000  0.031    0.029  
      ---------------------------------------------------------------------
Path 3: MET Hold Check with Pin fir_filter_din_r_reg[1]/CK 
Endpoint:   fir_filter_din_r_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: Din[1]                    (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.028
+ Hold                          0.000
+ Phase Shift                   0.000
= Required Time                 0.029
  Arrival Time                  0.030
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc         Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Din[1] v    -       -      0.000    -0.002  
      FE_PHC427_Din_1          A v -> Y v  DLY1X1  0.030  0.030    0.029  
      fir_filter_din_r_reg[1]  D v         DFFRX1  0.000  0.030    0.029  
      ---------------------------------------------------------------------

