--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: M.81d
--  \   \         Application: netgen
--  /   /         Filename: PICtop_timesim.vhd
-- /___/   /\     Timestamp: Mon Jul 06 16:31:03 2015
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf PICtop.pcf -rpw 100 -tpw 0 -ar Structure -tm PICtop -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim PICtop.ncd PICtop_timesim.vhd 
-- Device	: 6slx45fgg484-3 (PRODUCTION 1.15 2010-12-02)
-- Input file	: PICtop.ncd
-- Output file	: C:\Users\Diego\Documents\DSED\PIII\P3_Julio_DiegoMartin\netgen\par\PICtop_timesim.vhd
-- # of Entities	: 1
-- Design Name	: PICtop
-- Xilinx	: C:\Xilinx\12.4\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity PICtop is
  port (
    Reset : in STD_LOGIC := 'X'; 
    Clk : in STD_LOGIC := 'X'; 
    RS232_RX : in STD_LOGIC := 'X'; 
    RS232_TX : out STD_LOGIC; 
    Switches : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    Temp_L : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    Temp_H : out STD_LOGIC_VECTOR ( 6 downto 0 ) 
  );
end PICtop;

architecture Structure of PICtop is
  signal IntRAM_n1071_inv : STD_LOGIC; 
  signal Clk_BUFGP : STD_LOGIC; 
  signal Data_Bus_3_LogicTrst32 : STD_LOGIC; 
  signal IntALU_Reset_inv : STD_LOGIC; 
  signal IntRAM_n1078_inv : STD_LOGIC; 
  signal Data_Bus_7_LogicTrst32 : STD_LOGIC; 
  signal Data_Bus_4_LogicTrst32 : STD_LOGIC; 
  signal Data_Bus_0_LogicTrst42 : STD_LOGIC; 
  signal Data_Bus_5_LogicTrst32 : STD_LOGIC; 
  signal Data_Bus_1_LogicTrst32 : STD_LOGIC; 
  signal Data_Bus_6_LogicTrst32 : STD_LOGIC; 
  signal Data_Bus_2_LogicTrst32 : STD_LOGIC; 
  signal IntRAM_n0805_inv : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal IntRAM_contents_ram_9_4_0 : STD_LOGIC; 
  signal Data_Bus_7_LogicTrst3_7768 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_7_0 : STD_LOGIC; 
  signal IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv : STD_LOGIC; 
  signal IntRAM_OE_Address_7_AND_159_o_inv : STD_LOGIC; 
  signal Data_Bus_7_LogicTrst : STD_LOGIC; 
  signal Data_Bus_7_LogicTrst1_7773 : STD_LOGIC; 
  signal Data_Bus_0_LogicTrst31 : STD_LOGIC; 
  signal IntRAM_contents_ram_9_5_0 : STD_LOGIC; 
  signal Data_Bus_7_LogicTrst31 : STD_LOGIC; 
  signal IntRAM_contents_ram_9_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_9_7_0 : STD_LOGIC; 
  signal IntALU_FlagZ_7779 : STD_LOGIC; 
  signal N526_0 : STD_LOGIC; 
  signal Reset_IBUF_0 : STD_LOGIC; 
  signal IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd4_7788 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd3_7789 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd2_7790 : STD_LOGIC; 
  signal Addr_Bus_1_LogicTrst : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal IntRAM_n0742_inv : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal IntRAM_n0910_inv : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_0_0 : STD_LOGIC; 
  signal Data_Bus_0_LogicTrst : STD_LOGIC; 
  signal Data_Bus_0_LogicTrst1_7823 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal IntRAM_mux_7_7827 : STD_LOGIC; 
  signal IntRAM_mux_8_7828 : STD_LOGIC; 
  signal IntRAM_mux_71_7829 : STD_LOGIC; 
  signal IntRAM_mux_6_7830 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o213_7831 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o215_7832 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o216_7833 : STD_LOGIC; 
  signal IntRAM_n0903_inv : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal IntRAM_n0735_inv : STD_LOGIC; 
  signal Data_Bus_1_LogicTrst : STD_LOGIC; 
  signal IntDMA_e_actual_4_PWR_11_o_Mux_25_o : STD_LOGIC; 
  signal IntCPU_current_state_2_PWR_32_o_Mux_58_o : STD_LOGIC; 
  signal IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_1_0 : STD_LOGIC; 
  signal Data_Bus_1_LogicTrst1_7846 : STD_LOGIC; 
  signal IntRAM_mux1_7_7847 : STD_LOGIC; 
  signal IntRAM_mux1_8_7848 : STD_LOGIC; 
  signal IntRAM_mux1_71_7849 : STD_LOGIC; 
  signal IntRAM_mux1_6_7850 : STD_LOGIC; 
  signal IntALU_A_7_B_7_LessThan_17_o1_7851 : STD_LOGIC; 
  signal IntRAM_n0728_inv : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal Data_Bus_2_LogicTrst : STD_LOGIC; 
  signal N363 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_2_0 : STD_LOGIC; 
  signal Data_Bus_2_LogicTrst1_7862 : STD_LOGIC; 
  signal IntRAM_mux2_7_7863 : STD_LOGIC; 
  signal IntRAM_mux2_8_7864 : STD_LOGIC; 
  signal IntRAM_mux2_71_7865 : STD_LOGIC; 
  signal IntRAM_mux2_6_7866 : STD_LOGIC; 
  signal IntALU_n0225_inv : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_comb : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q : STD_LOGIC; 
  signal IntRAM_n1001_inv : STD_LOGIC; 
  signal Data_Bus_3_LogicTrst : STD_LOGIC; 
  signal IntRAM_n0833_inv : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_3_0 : STD_LOGIC; 
  signal Data_Bus_3_LogicTrst1_7882 : STD_LOGIC; 
  signal IntRAM_mux3_7_7883 : STD_LOGIC; 
  signal IntRAM_mux3_8_7884 : STD_LOGIC; 
  signal IntRAM_mux3_71_7885 : STD_LOGIC; 
  signal IntRAM_mux3_6_7886 : STD_LOGIC; 
  signal N442 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT21_7888 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_0_0 : STD_LOGIC; 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT_0_0 : STD_LOGIC; 
  signal N464 : STD_LOGIC; 
  signal N452 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT41_7896 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_1_0 : STD_LOGIC; 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT_1_0 : STD_LOGIC; 
  signal N462 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT61_7903 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_2_0 : STD_LOGIC; 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT_2_0 : STD_LOGIC; 
  signal IntRAM_n1050_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_10_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_10_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_10_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_10_7_0 : STD_LOGIC; 
  signal IntRAM_n0987_inv : STD_LOGIC; 
  signal Data_Bus_0_LogicTrst41 : STD_LOGIC; 
  signal IntRAM_n1043_inv : STD_LOGIC; 
  signal Data_Bus_1_LogicTrst31 : STD_LOGIC; 
  signal Data_Bus_2_LogicTrst31 : STD_LOGIC; 
  signal Data_Bus_3_LogicTrst31 : STD_LOGIC; 
  signal Data_Bus_4_LogicTrst31 : STD_LOGIC; 
  signal IntRAM_n1036_inv : STD_LOGIC; 
  signal Data_Bus_5_LogicTrst31 : STD_LOGIC; 
  signal Data_Bus_6_LogicTrst31 : STD_LOGIC; 
  signal Data_Bus_4_LogicTrst : STD_LOGIC; 
  signal IntRAM_n0917_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_21_4_0 : STD_LOGIC; 
  signal IntRAM_n1029_inv : STD_LOGIC; 
  signal IntALU_n0278_inv : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_4_0 : STD_LOGIC; 
  signal Data_Bus_4_LogicTrst1_7967 : STD_LOGIC; 
  signal IntRAM_mux4_7_7968 : STD_LOGIC; 
  signal IntRAM_mux4_8_7969 : STD_LOGIC; 
  signal IntRAM_mux4_71_7970 : STD_LOGIC; 
  signal IntRAM_mux4_6_7971 : STD_LOGIC; 
  signal IntRAM_contents_ram_21_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_21_6_0 : STD_LOGIC; 
  signal RA_OE_7984 : STD_LOGIC; 
  signal N369_0 : STD_LOGIC; 
  signal IntCPU_current_state_2_PWR_88_o_Mux_170_o : STD_LOGIC; 
  signal IntRAM_contents_ram_21_7_0 : STD_LOGIC; 
  signal Data_Bus_0_LogicTrst4_7994 : STD_LOGIC; 
  signal IntRAM_contents_ram_22_4_0 : STD_LOGIC; 
  signal IntALU_n0187_inv : STD_LOGIC; 
  signal Data_Bus_1_LogicTrst3_8002 : STD_LOGIC; 
  signal IntRAM_contents_ram_22_5_0 : STD_LOGIC; 
  signal Data_Bus_2_LogicTrst3_8010 : STD_LOGIC; 
  signal IntRAM_contents_ram_22_6_0 : STD_LOGIC; 
  signal Data_Bus_3_LogicTrst3_8018 : STD_LOGIC; 
  signal IntRAM_contents_ram_22_7_0 : STD_LOGIC; 
  signal Data_Bus_4_LogicTrst3_8028 : STD_LOGIC; 
  signal IntRAM_contents_ram_23_4_0 : STD_LOGIC; 
  signal IntRAM_n1015_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_15_4_0 : STD_LOGIC; 
  signal Data_Bus_5_LogicTrst3_8037 : STD_LOGIC; 
  signal IntRAM_contents_ram_23_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_15_5_0 : STD_LOGIC; 
  signal Data_Bus_6_LogicTrst3_8045 : STD_LOGIC; 
  signal IntRAM_contents_ram_23_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_15_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_23_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_15_7_0 : STD_LOGIC; 
  signal Data_read : STD_LOGIC; 
  signal RS232_Fifo_write_0 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_8067 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_8068 : STD_LOGIC; 
  signal Data_Bus_0_LogicTrst3_8069 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal IntRAM_contents_ram_40_4_0 : STD_LOGIC; 
  signal IntRAM_n0896_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_24_4_0 : STD_LOGIC; 
  signal IntRAM_n0952_inv : STD_LOGIC; 
  signal IntRAM_n1008_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_40_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_24_5_0 : STD_LOGIC; 
  signal Data_Bus_0_LogicTrst32 : STD_LOGIC; 
  signal IntRAM_contents_ram_40_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_24_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_40_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_24_7_0 : STD_LOGIC; 
  signal IntRAM_n0784_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_41_4_0 : STD_LOGIC; 
  signal IntRAM_n0889_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_41_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_41_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_41_7_0 : STD_LOGIC; 
  signal IntRAM_n0777_inv : STD_LOGIC; 
  signal IntRAM_n0882_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_26_4_0 : STD_LOGIC; 
  signal IntRAM_n0994_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_26_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_26_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_26_7_0 : STD_LOGIC; 
  signal N414 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_5_0 : STD_LOGIC; 
  signal IntRAM_n0714_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_43_4_0 : STD_LOGIC; 
  signal IntRAM_n0875_inv : STD_LOGIC; 
  signal IntRAM_n0931_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_27_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_43_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_27_5_0 : STD_LOGIC; 
  signal N418 : STD_LOGIC; 
  signal IntRAM_contents_ram_43_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_27_6_0 : STD_LOGIC; 
  signal N419 : STD_LOGIC; 
  signal IntRAM_contents_ram_43_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_27_7_0 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en : STD_LOGIC; 
  signal IntRAM_n0707_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_52_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_44_4_0 : STD_LOGIC; 
  signal IntRAM_n0868_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_52_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_44_5_0 : STD_LOGIC; 
  signal Data_Bus_5_LogicTrst : STD_LOGIC; 
  signal IntRAM_contents_ram_52_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_44_6_0 : STD_LOGIC; 
  signal Data_Bus_5_LogicTrst1_8266 : STD_LOGIC; 
  signal IntRAM_mux5_7_8267 : STD_LOGIC; 
  signal IntRAM_mux5_8_8268 : STD_LOGIC; 
  signal IntRAM_mux5_71_8269 : STD_LOGIC; 
  signal IntRAM_mux5_6_8270 : STD_LOGIC; 
  signal IntRAM_contents_ram_52_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_44_7_0 : STD_LOGIC; 
  signal IntRAM_n0756_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_53_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_45_4_0 : STD_LOGIC; 
  signal IntRAM_n0861_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_29_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_53_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_45_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_29_5_0 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal IntRAM_contents_ram_53_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_45_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_29_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_53_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_45_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_29_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_62_4_0 : STD_LOGIC; 
  signal IntRAM_n0798_inv : STD_LOGIC; 
  signal IntRAM_n0854_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_62_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_62_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_62_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_63_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_55_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_63_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_55_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_63_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_55_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_63_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_55_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_48_4_0 : STD_LOGIC; 
  signal IntRAM_n0686_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_48_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_48_6_0 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal IntRAM_contents_ram_48_7_0 : STD_LOGIC; 
  signal N449 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal IntRAM_contents_ram_59_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_59_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_59_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_59_7_0 : STD_LOGIC; 
  signal Data_Bus_6_LogicTrst : STD_LOGIC; 
  signal N469 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_6_0 : STD_LOGIC; 
  signal Data_Bus_6_LogicTrst1_8423 : STD_LOGIC; 
  signal IntRAM_mux6_7_8424 : STD_LOGIC; 
  signal IntRAM_mux6_8_8425 : STD_LOGIC; 
  signal IntRAM_mux6_71_8426 : STD_LOGIC; 
  signal IntRAM_mux6_6_8427 : STD_LOGIC; 
  signal IntRAM_n1120_inv : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal IntALU_n0253_inv : STD_LOGIC; 
  signal Addr_Bus_7_LogicTrst1_8435 : STD_LOGIC; 
  signal Addr_Bus_6_LogicTrst1_8436 : STD_LOGIC; 
  signal N401 : STD_LOGIC; 
  signal N386 : STD_LOGIC; 
  signal IntRAM_mux7_7_8439 : STD_LOGIC; 
  signal IntRAM_mux7_8_8440 : STD_LOGIC; 
  signal IntRAM_mux7_71_8441 : STD_LOGIC; 
  signal IntRAM_mux7_6_8442 : STD_LOGIC; 
  signal RS232_Valid_out : STD_LOGIC; 
  signal RS232_LineRD_in_8452 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N444 : STD_LOGIC; 
  signal N367 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd4_In_8456 : STD_LOGIC; 
  signal RS232_Transmitter_TX : STD_LOGIC; 
  signal RS232_Transmitter_e_actual_FSM_FFd1_8461 : STD_LOGIC; 
  signal RS232_Transmitter_TX1_8464 : STD_LOGIC; 
  signal RS232_Transmitter_TX2_8471 : STD_LOGIC; 
  signal N365 : STD_LOGIC; 
  signal RS232_Transmitter_TX3_8479 : STD_LOGIC; 
  signal RS232_Transmitter_TX4_8486 : STD_LOGIC; 
  signal RS232_TX_OBUF_8493 : STD_LOGIC; 
  signal RS232_Transmitter_TX7_8495 : STD_LOGIC; 
  signal RS232_Transmitter_TX6_8496 : STD_LOGIC; 
  signal RS232_Transmitter_e_actual_FSM_FFd2_8497 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal IntCPU_n0566_inv : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_tmp_ram_rd_en : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_0 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_8520 : STD_LOGIC; 
  signal N454 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_6_0 : STD_LOGIC; 
  signal IntDMA_e_actual_4_PWR_19_o_Mux_41_o : STD_LOGIC; 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_0 : STD_LOGIC; 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT_6_0 : STD_LOGIC; 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT_3_0 : STD_LOGIC; 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT_4_0 : STD_LOGIC; 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT_5_0 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_3_0 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_4_0 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_5_0 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o24 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_6_0 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_7_0 : STD_LOGIC; 
  signal N535 : STD_LOGIC; 
  signal N273 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en : STD_LOGIC; 
  signal Addr_Bus_1_LogicTrst31 : STD_LOGIC; 
  signal Addr_Bus_0_LogicTrst31 : STD_LOGIC; 
  signal IntRAM_mux1_122_8542 : STD_LOGIC; 
  signal IntRAM_mux1_13_8543 : STD_LOGIC; 
  signal IntRAM_mux1_121_8544 : STD_LOGIC; 
  signal IntRAM_mux1_123_8545 : STD_LOGIC; 
  signal Addr_Bus_1_LogicTrst3_8546 : STD_LOGIC; 
  signal Addr_Bus_0_LogicTrst3_8547 : STD_LOGIC; 
  signal Addr_Bus_1_LogicTrst32 : STD_LOGIC; 
  signal Addr_Bus_0_LogicTrst32 : STD_LOGIC; 
  signal Addr_Bus_1_LogicTrst34 : STD_LOGIC; 
  signal Addr_Bus_0_LogicTrst34 : STD_LOGIC; 
  signal IntRAM_mux1_132_8552 : STD_LOGIC; 
  signal IntRAM_mux1_133_8553 : STD_LOGIC; 
  signal Addr_Bus_1_LogicTrst3_4_8554 : STD_LOGIC; 
  signal Addr_Bus_0_LogicTrst33 : STD_LOGIC; 
  signal IntRAM_mux1_14_8556 : STD_LOGIC; 
  signal IntRAM_mux2_111_8557 : STD_LOGIC; 
  signal IntRAM_mux2_122_8559 : STD_LOGIC; 
  signal IntRAM_mux2_121_8560 : STD_LOGIC; 
  signal IntRAM_mux2_124_8561 : STD_LOGIC; 
  signal IntRAM_mux2_131_8562 : STD_LOGIC; 
  signal IntRAM_mux2_123_8563 : STD_LOGIC; 
  signal IntRAM_mux2_132_8564 : STD_LOGIC; 
  signal IntRAM_mux2_133_8565 : STD_LOGIC; 
  signal IntRAM_mux3_122_8566 : STD_LOGIC; 
  signal IntRAM_mux3_13_8567 : STD_LOGIC; 
  signal IntRAM_mux3_121_8568 : STD_LOGIC; 
  signal IntRAM_mux3_124_8569 : STD_LOGIC; 
  signal IntRAM_mux3_131_8570 : STD_LOGIC; 
  signal IntRAM_mux3_123_8571 : STD_LOGIC; 
  signal Addr_Bus_1_LogicTrst33 : STD_LOGIC; 
  signal IntRAM_mux3_133_8573 : STD_LOGIC; 
  signal IntRAM_mux4_121_8574 : STD_LOGIC; 
  signal IntRAM_mux4_124_8575 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_comb : STD_LOGIC; 
  signal IntRAM_mux4_14_8578 : STD_LOGIC; 
  signal IntRAM_mux5_121_8579 : STD_LOGIC; 
  signal IntRAM_mux5_123_8580 : STD_LOGIC; 
  signal IntRAM_mux5_14_8581 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_0 : STD_LOGIC; 
  signal IntRAM_mux6_121_8583 : STD_LOGIC; 
  signal IntRAM_mux6_123_8584 : STD_LOGIC; 
  signal IntRAM_mux6_14_8585 : STD_LOGIC; 
  signal IntRAM_mux7_121_8586 : STD_LOGIC; 
  signal IntRAM_mux7_123_8587 : STD_LOGIC; 
  signal IntRAM_mux7_14_8588 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In1_8589 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd1_8590 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd3_8591 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_8592 : STD_LOGIC; 
  signal RS232_RX_IBUF_0 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In6_8594 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In5_8595 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_8596 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In4_0 : STD_LOGIC; 
  signal TX_RDY : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In2_0 : STD_LOGIC; 
  signal RX_Empty : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd2_8601 : STD_LOGIC; 
  signal RS232_Transmitter_Cuenta : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_In : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_In5_8606 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_In7_8607 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_In2_8608 : STD_LOGIC; 
  signal IntRAM_mux1_12_8609 : STD_LOGIC; 
  signal IntRAM_mux1_11_8610 : STD_LOGIC; 
  signal IntRAM_n1127_inv : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal IntRAM_mux3_11_8636 : STD_LOGIC; 
  signal IntRAM_mux4_11_8645 : STD_LOGIC; 
  signal IntRAM_contents_ram_2_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_4_4_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_6_4_0 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_8654 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_8655 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_8656 : STD_LOGIC; 
  signal RS232_Transmitter_e_actual_FSM_FFd1_1_8657 : STD_LOGIC; 
  signal RS232_Transmitter_e_actual_FSM_FFd1_In : STD_LOGIC; 
  signal IntRAM_mux5_11_8659 : STD_LOGIC; 
  signal IntRAM_contents_ram_2_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_4_5_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_6_5_0 : STD_LOGIC; 
  signal RS232_Transmitter_e_actual_FSM_FFd2_In : STD_LOGIC; 
  signal IntRAM_mux6_11_8669 : STD_LOGIC; 
  signal IntRAM_contents_ram_2_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_4_6_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_6_6_0 : STD_LOGIC; 
  signal IntRAM_mux7_11_8678 : STD_LOGIC; 
  signal IntRAM_contents_ram_2_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_4_7_0 : STD_LOGIC; 
  signal IntRAM_contents_ram_6_7_0 : STD_LOGIC; 
  signal N474 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_In1_8687 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_In2_8694 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_In3_8701 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_In4_8708 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_In7_8714 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_0 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_8716 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd1_8717 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0 : STD_LOGIC; 
  signal Addr_Bus_0_LogicTrst : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal IntRAM_mux_11_8731 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal IntRAM_mux_111_8737 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal IntRAM_mux_121_8740 : STD_LOGIC; 
  signal IntRAM_mux_13_8741 : STD_LOGIC; 
  signal IntRAM_mux_122_8742 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_31_o_MUX_8_o : STD_LOGIC; 
  signal RS232_StartTX_8744 : STD_LOGIC; 
  signal RS_Valid : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_1_8747 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_1_Q : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_4_Q : STD_LOGIC; 
  signal IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_0_Q : STD_LOGIC; 
  signal N408 : STD_LOGIC; 
  signal N409 : STD_LOGIC; 
  signal IntCPU_current_state_2_inv : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_cy_5_0 : STD_LOGIC; 
  signal RS232_Transmitter_n0077_inv_0 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal IntRAM_mux_12_8760 : STD_LOGIC; 
  signal IntRAM_n1092_inv : STD_LOGIC; 
  signal Addr_Bus_2_LogicTrst1 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_2_0 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_8768 : STD_LOGIC; 
  signal IntRAM_mux_123_8769 : STD_LOGIC; 
  signal IntRAM_mux_133_8770 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N136_0 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal N466_0 : STD_LOGIC; 
  signal IntCPU_n0554_inv_0 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal IntCPU_n0542_inv_0 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o14 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_0 : STD_LOGIC; 
  signal N416 : STD_LOGIC; 
  signal N426_0 : STD_LOGIC; 
  signal IntRAM_Temp_H_2_0 : STD_LOGIC; 
  signal IntRAM_Temp_L_2_0 : STD_LOGIC; 
  signal IntRAM_Temp_H_3_0 : STD_LOGIC; 
  signal IntRAM_Temp_L_3_0 : STD_LOGIC; 
  signal IntRAM_Temp_L_5_0 : STD_LOGIC; 
  signal IntRAM_Temp_H_5_0 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o219 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o217_8797 : STD_LOGIC; 
  signal N436 : STD_LOGIC; 
  signal N446_0 : STD_LOGIC; 
  signal RS232_Receiver_n0063 : STD_LOGIC; 
  signal RS232_Receiver_n0078_inv_0 : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_Q_8802 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_Q_8818 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_BitCounter_cy_3_Q_8844 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_BitCounter_cy_7_Q_8845 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_BitCounter_cy_11_Q_8846 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_BitCounter_cy_15_Q_8847 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_BitCounter_cy_19_Q_8848 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_BitCounter_cy_23_Q_8849 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_BitCounter_cy_27_Q_8850 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_Q_8866 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count_cy_3_Q_8884 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count_cy_7_Q_8885 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count_cy_11_Q_8886 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count_cy_15_Q_8887 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count_cy_19_Q_8888 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count_cy_23_Q_8889 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count_cy_27_Q_8890 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count_cy_3_Q_8891 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count_cy_7_Q_8892 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count_cy_11_Q_8893 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count_cy_15_Q_8894 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count_cy_19_Q_8895 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count_cy_23_Q_8896 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count_cy_27_Q_8897 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width_cy_3_Q_8898 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width_cy_7_Q_8899 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width_cy_11_Q_8900 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width_cy_15_Q_8901 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width_cy_19_Q_8902 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width_cy_23_Q_8903 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width_cy_27_Q_8904 : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_Q_8908 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_3_0 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_4_0 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_5_0 : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_Q_8917 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_Q_8918 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_cy_3_Q_8919 : STD_LOGIC; 
  signal Clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal IntRAM_W_en_s : STD_LOGIC; 
  signal N458_0 : STD_LOGIC; 
  signal N461_0 : STD_LOGIC; 
  signal N438_0 : STD_LOGIC; 
  signal N441_0 : STD_LOGIC; 
  signal N468_0 : STD_LOGIC; 
  signal N471_0 : STD_LOGIC; 
  signal N421_0 : STD_LOGIC; 
  signal N398_0 : STD_LOGIC; 
  signal N448_0 : STD_LOGIC; 
  signal N451_0 : STD_LOGIC; 
  signal N431_0 : STD_LOGIC; 
  signal N411_0 : STD_LOGIC; 
  signal RS232_Valid_D_TX_RDY_i_AND_394_o : STD_LOGIC; 
  signal N396 : STD_LOGIC; 
  signal N406_0 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o1 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o13_8943 : STD_LOGIC; 
  signal N412 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal N432 : STD_LOGIC; 
  signal N472 : STD_LOGIC; 
  signal IntRAM_n1106_inv : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o11_8949 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o12_8950 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o14_8951 : STD_LOGIC; 
  signal IntRAM_n1099_inv : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT6 : STD_LOGIC; 
  signal N349 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal N533 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o2 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o21_8958 : STD_LOGIC; 
  signal N388 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_2_Q : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT4 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o214_8963 : STD_LOGIC; 
  signal N529 : STD_LOGIC; 
  signal N527 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_In6_8968 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o12_8969 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o11 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o212_8971 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o211_8972 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o210 : STD_LOGIC; 
  signal IntALU_n0310_inv : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal IntALU_B_7_A_7_LessThan_18_o1_8976 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal DMA_Ready : STD_LOGIC; 
  signal IntALU_Mmux_n02333 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT2 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal N404 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_In3_8984 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_In1_8985 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In3_8986 : STD_LOGIC; 
  signal IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o27 : STD_LOGIC; 
  signal IntALU_A_7_B_7_equal_16_o1 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal RS232_Ack_in_8991 : STD_LOGIC; 
  signal IntALU_Mmux_n02331 : STD_LOGIC; 
  signal N353 : STD_LOGIC; 
  signal IntALU_Mmux_n02338 : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd1_In4_8995 : STD_LOGIC; 
  signal N479 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal IntALU_Mmux_n02332 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_In6_9002 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_In5_9003 : STD_LOGIC; 
  signal IntRAM_mux6_133_9004 : STD_LOGIC; 
  signal IntRAM_mux6_132_9005 : STD_LOGIC; 
  signal IntRAM_mux6_125_9006 : STD_LOGIC; 
  signal IntRAM_n0791_inv : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal IntRAM_n0749_inv : STD_LOGIC; 
  signal IntRAM_n1113_inv : STD_LOGIC; 
  signal IntRAM_n0700_inv : STD_LOGIC; 
  signal IntRAM_mux5_133_9012 : STD_LOGIC; 
  signal IntRAM_mux5_132_9013 : STD_LOGIC; 
  signal IntRAM_mux5_125_9014 : STD_LOGIC; 
  signal IntRAM_mux7_133_9015 : STD_LOGIC; 
  signal IntRAM_mux7_132_9016 : STD_LOGIC; 
  signal IntRAM_mux7_125_9017 : STD_LOGIC; 
  signal IntRAM_n0763_inv : STD_LOGIC; 
  signal IntRAM_mux4_133_9020 : STD_LOGIC; 
  signal IntRAM_mux4_132_9021 : STD_LOGIC; 
  signal IntRAM_mux4_125_9022 : STD_LOGIC; 
  signal IntRAM_mux2_14_9024 : STD_LOGIC; 
  signal IntRAM_mux2_125_9025 : STD_LOGIC; 
  signal IntRAM_mux5_111_9026 : STD_LOGIC; 
  signal IntRAM_mux5_12_9027 : STD_LOGIC; 
  signal IntRAM_mux5_10_9028 : STD_LOGIC; 
  signal IntRAM_mux_14_9029 : STD_LOGIC; 
  signal IntRAM_mux_132_9030 : STD_LOGIC; 
  signal IntRAM_mux_125_9031 : STD_LOGIC; 
  signal IntRAM_mux_10_9032 : STD_LOGIC; 
  signal IntRAM_mux3_111_9033 : STD_LOGIC; 
  signal IntRAM_mux3_12_9034 : STD_LOGIC; 
  signal IntRAM_mux3_10_9035 : STD_LOGIC; 
  signal IntRAM_n1057_inv : STD_LOGIC; 
  signal IntRAM_mux6_111_9038 : STD_LOGIC; 
  signal IntRAM_mux6_12_9039 : STD_LOGIC; 
  signal IntRAM_mux6_10_9040 : STD_LOGIC; 
  signal IntRAM_n0693_inv : STD_LOGIC; 
  signal IntRAM_mux3_14_9043 : STD_LOGIC; 
  signal IntRAM_mux3_132_9044 : STD_LOGIC; 
  signal IntRAM_mux3_125_9045 : STD_LOGIC; 
  signal IntRAM_n0721_inv : STD_LOGIC; 
  signal IntRAM_mux1_125_9047 : STD_LOGIC; 
  signal IntRAM_mux1_111_9048 : STD_LOGIC; 
  signal IntRAM_mux1_10_9049 : STD_LOGIC; 
  signal IntRAM_n1064_inv : STD_LOGIC; 
  signal IntRAM_mux7_111_9051 : STD_LOGIC; 
  signal IntRAM_mux7_12_9052 : STD_LOGIC; 
  signal IntRAM_mux7_10_9053 : STD_LOGIC; 
  signal IntRAM_n0770_inv : STD_LOGIC; 
  signal RS232_Transmitter_e_actual_FSM_FFd2_1_9057 : STD_LOGIC; 
  signal N371 : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal IntRAM_mux4_111_9060 : STD_LOGIC; 
  signal IntRAM_mux4_12_9061 : STD_LOGIC; 
  signal IntRAM_mux4_10_9062 : STD_LOGIC; 
  signal IntRAM_mux2_12_9063 : STD_LOGIC; 
  signal IntRAM_mux2_11_9064 : STD_LOGIC; 
  signal IntRAM_mux2_10_9065 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd4_1_9067 : STD_LOGIC; 
  signal IntRAM_n1022_inv : STD_LOGIC; 
  signal IntRAM_n1085_inv : STD_LOGIC; 
  signal IntRAM_mux2_13_9070 : STD_LOGIC; 
  signal IntRAM_mux2_112_9071 : STD_LOGIC; 
  signal IntRAM_mux1_112_9072 : STD_LOGIC; 
  signal IntRAM_mux3_112_9075 : STD_LOGIC; 
  signal IntRAM_n0945_inv : STD_LOGIC; 
  signal IntRAM_n0959_inv : STD_LOGIC; 
  signal IntRAM_n0980_inv : STD_LOGIC; 
  signal IntRAM_n0812_inv : STD_LOGIC; 
  signal IntRAM_mux6_124_9083 : STD_LOGIC; 
  signal IntRAM_mux6_131_9084 : STD_LOGIC; 
  signal IntRAM_mux6_113_9085 : STD_LOGIC; 
  signal IntRAM_n0938_inv : STD_LOGIC; 
  signal IntRAM_mux_112_9087 : STD_LOGIC; 
  signal IntRAM_n0973_inv : STD_LOGIC; 
  signal IntRAM_n0819_inv : STD_LOGIC; 
  signal IntRAM_mux7_124_9090 : STD_LOGIC; 
  signal IntRAM_mux7_131_9091 : STD_LOGIC; 
  signal IntRAM_mux7_113_9092 : STD_LOGIC; 
  signal IntRAM_mux4_131_9093 : STD_LOGIC; 
  signal IntRAM_mux4_123_9094 : STD_LOGIC; 
  signal IntRAM_mux4_113_9095 : STD_LOGIC; 
  signal IntRAM_mux4_122_9098 : STD_LOGIC; 
  signal IntRAM_mux4_13_9099 : STD_LOGIC; 
  signal IntRAM_mux4_112_9100 : STD_LOGIC; 
  signal IntRAM_mux1_124_9103 : STD_LOGIC; 
  signal IntRAM_mux1_131_9104 : STD_LOGIC; 
  signal IntRAM_mux1_113_9105 : STD_LOGIC; 
  signal IntRAM_mux5_124_9107 : STD_LOGIC; 
  signal IntRAM_mux5_131_9108 : STD_LOGIC; 
  signal IntRAM_mux5_113_9109 : STD_LOGIC; 
  signal IntRAM_mux7_122_9111 : STD_LOGIC; 
  signal IntRAM_mux7_13_9112 : STD_LOGIC; 
  signal IntRAM_mux7_112_9113 : STD_LOGIC; 
  signal IntRAM_mux3_113_9114 : STD_LOGIC; 
  signal IntRAM_mux_124_9115 : STD_LOGIC; 
  signal IntRAM_mux_131_9116 : STD_LOGIC; 
  signal IntRAM_mux_113_9117 : STD_LOGIC; 
  signal IntRAM_mux2_113_9119 : STD_LOGIC; 
  signal IntRAM_mux6_122_9120 : STD_LOGIC; 
  signal IntRAM_mux6_13_9121 : STD_LOGIC; 
  signal IntRAM_mux6_112_9122 : STD_LOGIC; 
  signal IntRAM_n0966_inv : STD_LOGIC; 
  signal IntRAM_n0847_inv : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_cy_6_Q_9126 : STD_LOGIC; 
  signal IntRAM_mux5_122_9127 : STD_LOGIC; 
  signal IntRAM_mux5_13_9128 : STD_LOGIC; 
  signal IntRAM_mux5_112_9129 : STD_LOGIC; 
  signal IntRAM_n0840_inv : STD_LOGIC; 
  signal IntRAM_n0826_inv : STD_LOGIC; 
  signal IntRAM_n0924_inv : STD_LOGIC; 
  signal RS232_Transmitter_TX5_9134 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO4 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO5 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO6 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO7 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO12 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO13 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO14 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO15 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP0 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP1 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP0 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP1 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO0 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO1 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO2 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO3 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO4 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO5 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO6 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO7 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO8 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO9 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO10 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO11 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO12 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO13 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO14 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO15 : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT : STD_LOGIC;
 
  signal RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT : STD_LOGIC;
 
  signal ProtoComp122_CYINITGND_0 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_3_Q : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_2_Q : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_1_Q : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_0_Q : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_lut_2_1_93 : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_lut_1_1_89 : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_lut_3_Q_87 : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_lut_0_Q_83 : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_lut_4_Q_121 : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_lut_5_Q_117 : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_lut_6_Q_113 : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_4_Q : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_5_Q : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_6_Q : STD_LOGIC; 
  signal IntALU_A_7_B_7_add_1_OUT_7_Q : STD_LOGIC; 
  signal IntALU_Madd_A_7_B_7_add_1_OUT_lut_7_1_104 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi_148 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_0_Q_147 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi1_141 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_1_Q_140 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi2_134 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_2_Q_133 : STD_LOGIC; 
  signal ProtoComp124_CYINITVCC_1_131 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi3_125 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_3_Q_124 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi4_178 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_4_Q_177 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi5_171 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_5_Q_170 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi6_167 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_6_Q_166 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_Q : STD_LOGIC; 
  signal RS232_Fifo_write : STD_LOGIC; 
  signal RS232_Receiver_Mmux_Store_out11_lut_158 : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg_lut_0_rt_225 : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg1 : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg2 : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg3 : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg4 : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg5 : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg6 : STD_LOGIC; 
  signal IntCPU_Mcount_PC_reg7 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_1_rt_290 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_2_rt_286 : STD_LOGIC; 
  signal ProtoComp128_CYINITGND_0 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_3_rt_274 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_4_rt_323 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_5_rt_319 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_6_rt_315 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_7_rt_303 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_8_rt_352 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_9_rt_348 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_10_rt_344 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_11_rt_332 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_12_rt_381 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_13_rt_377 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_14_rt_373 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_15_rt_361 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_16_rt_410 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_17_rt_406 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_18_rt_402 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_19_rt_390 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_20_rt_439 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_21_rt_435 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_22_rt_431 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_23_rt_419 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_24_rt_468 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_25_rt_464 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_26_rt_460 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_27_rt_448 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_28_rt_495 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_29_rt_491 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_30_rt_487 : STD_LOGIC; 
  signal RS232_Receiver_BitCounter_31_rt_477 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi_525 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_0_Q_524 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi1_518 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_1_Q_517 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi2_511 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_2_Q_510 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_ProtoComp124_CYINITVCC_1 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi3_502 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_3_Q_501 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi4_549 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_4_Q_548 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi5_542 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_5_Q_541 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi6_538 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_6_Q_537 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_Q_536 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count1 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count2 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count3 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count4 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count5 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count6 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count7 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count8 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count9 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count10 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count11 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count12 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count13 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count14 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count15 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count16 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count17 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count18 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count19 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count20 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count21 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count22 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count23 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count24 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count25 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count26 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count27 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count28 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count29 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count30 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Data_count31 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count1 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count2 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count3 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count4 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count5 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count6 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count7 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count8 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count9 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count10 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count11 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count12 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count13 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count14 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count15 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count16 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count17 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count18 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count19 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count20 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count21 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count22 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count23 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count24 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count25 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count26 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count27 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count28 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count29 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count30 : STD_LOGIC; 
  signal RS232_Receiver_Mcount_Data_count31 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width1 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width2 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width3 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width4 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width5 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width6 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width7 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width8 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width9 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width10 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width11 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width12 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width13 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width14 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width15 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width16 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width17 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width18 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width19 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width20 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width21 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width22 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width23 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width24 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width25 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width26 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width27 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width28 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width29 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width30 : STD_LOGIC; 
  signal RS232_Transmitter_Mcount_Pulse_width31 : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_ProtoComp122_CYINITGND_0 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_3_Q : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_2_Q : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_Q : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_Q : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_2_Q_1400 : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_1_Q_1396 : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_3_Q_1394 : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_0_Q_1390 : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_4_Q_1428 : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_5_Q_1424 : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_6_Q_1420 : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_4_Q : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_5_Q : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_6_Q : STD_LOGIC; 
  signal IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_Q : STD_LOGIC; 
  signal IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_7_Q_1411 : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_0_Q_1450 : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_1_Q_1446 : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_2_Q_1442 : STD_LOGIC; 
  signal ProtoComp141_CYINITVCC_1 : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_3_Q_1432 : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_4_Q_1470 : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_5_Q : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_6_Q_1462 : STD_LOGIC; 
  signal IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_7_Q_1453 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi_1497 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_0_Q_1496 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi1_1490 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_1_Q_1489 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi2_1483 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_2_Q_1482 : STD_LOGIC; 
  signal ProtoComp143_CYINITVCC_1 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi3_1474 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_3_Q_1473 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi4_1520 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_4_Q_1519 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi5_1513 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_5_Q_1512 : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_6_Q : STD_LOGIC; 
  signal RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_Q_1508 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_lutdi_1553 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_lutdi1_1546 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_lutdi2_1539 : STD_LOGIC; 
  signal ProtoComp145_CYINITVCC_1 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_lutdi3_1530 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_lutdi4_1573 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_lutdi5_1566 : STD_LOGIC; 
  signal RS232_Transmitter_Mcompar_n0017_cy_5_Q_1564 : STD_LOGIC; 
  signal RS232_RX_IBUF_1596 : STD_LOGIC; 
  signal Clk_BUFGP_IBUFG_1631 : STD_LOGIC; 
  signal Reset_IBUF_1634 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal N505 : STD_LOGIC; 
  signal N506 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal N451 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal N543 : STD_LOGIC; 
  signal N526 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal N503 : STD_LOGIC; 
  signal N504 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_GND_53_o_MUX_10_o : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In4_2015 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_6 : STD_LOGIC; 
  signal IntALU_FlagZ_rstpot : STD_LOGIC; 
  signal N320_pack_5 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In2_2191 : STD_LOGIC; 
  signal IntCPU_n0542_inv : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd3_In : STD_LOGIC; 
  signal IntCPU_current_state_FSM_FFd2_In_2171 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_6 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal N517 : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal N518 : STD_LOGIC; 
  signal IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_0_Q : STD_LOGIC; 
  signal IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_2_Q : STD_LOGIC; 
  signal IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_1_Q : STD_LOGIC; 
  signal IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_3_Q : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N511 : STD_LOGIC; 
  signal IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_4_Q : STD_LOGIC; 
  signal IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_5_Q : STD_LOGIC; 
  signal IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_6_Q : STD_LOGIC; 
  signal IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_7_Q : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd5_In : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd4_In_pack_11 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_rstpot_2551 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_rstpot_2546 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_pack_1 : STD_LOGIC; 
  signal RS232_Valid_D_INV_62_o : STD_LOGIC; 
  signal RS232_Shift_Q_AUX_7_pack_6 : STD_LOGIC; 
  signal RS232_LineRD_in_rt_2764 : STD_LOGIC; 
  signal RS232_Shift_Q_AUX_7_rt_2760 : STD_LOGIC; 
  signal RS232_Shift_Q_AUX_6_pack_4 : STD_LOGIC; 
  signal RS232_Shift_Q_AUX_4_pack_1 : STD_LOGIC; 
  signal RS232_Shift_Q_AUX_5_rt_2754 : STD_LOGIC; 
  signal RS232_Shift_Q_AUX_5_pack_2 : STD_LOGIC; 
  signal RS232_Shift_Q_AUX_6_rt_2749 : STD_LOGIC; 
  signal RS232_Receiver_n0078_inv : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd1_pack_5 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd1_In : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_pack_1 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_rt_2796 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_2795 : STD_LOGIC; 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_rt_2791 : STD_LOGIC; 
  signal IntROM_Mram_n0680 : STD_LOGIC; 
  signal IntROM_Mram_n06802_2828 : STD_LOGIC; 
  signal IntROM_Mram_n06801_2820 : STD_LOGIC; 
  signal IntROM_Mram_n06803_2808 : STD_LOGIC; 
  signal IntROM_Mram_n0680_f7_2806 : STD_LOGIC; 
  signal RData_Bus_0_pack_20 : STD_LOGIC; 
  signal IntROM_Mram_n0680_f71 : STD_LOGIC; 
  signal N509 : STD_LOGIC; 
  signal N438 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal N502 : STD_LOGIC; 
  signal N501 : STD_LOGIC; 
  signal N398 : STD_LOGIC; 
  signal IntROM_Mram_n068014_2920 : STD_LOGIC; 
  signal IntROM_Mram_n0680141_2912 : STD_LOGIC; 
  signal IntROM_Mram_n0680142_2904 : STD_LOGIC; 
  signal IntROM_Mram_n0680143_2894 : STD_LOGIC; 
  signal IntROM_Mram_n068014_f7_2891 : STD_LOGIC; 
  signal IntROM_Mram_n068014_f71 : STD_LOGIC; 
  signal RData_Bus_7_pack_20 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal N523 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal N521 : STD_LOGIC; 
  signal N468 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal N369 : STD_LOGIC; 
  signal N540 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd3_In : STD_LOGIC; 
  signal IntCPU_n0554_inv : STD_LOGIC; 
  signal N156_pack_6 : STD_LOGIC; 
  signal IntROM_Mram_n068061_3174 : STD_LOGIC; 
  signal IntROM_Mram_n06806_3166 : STD_LOGIC; 
  signal IntROM_Mram_n068063_3158 : STD_LOGIC; 
  signal IntROM_Mram_n068062_3148 : STD_LOGIC; 
  signal RData_Bus_3_pack_20 : STD_LOGIC; 
  signal IntROM_Mram_n06806_f71 : STD_LOGIC; 
  signal IntROM_Mram_n06806_f7_3140 : STD_LOGIC; 
  signal IntROM_Mram_n068023_3213 : STD_LOGIC; 
  signal IntROM_Mram_n068021_3201 : STD_LOGIC; 
  signal IntROM_Mram_n068022_3186 : STD_LOGIC; 
  signal RData_Bus_1_pack_20 : STD_LOGIC; 
  signal IntROM_Mram_n06802_f71 : STD_LOGIC; 
  signal IntROM_Mram_n06802_f7_3182 : STD_LOGIC; 
  signal IntROM_Mram_n068024_3179 : STD_LOGIC; 
  signal N513 : STD_LOGIC; 
  signal N448 : STD_LOGIC; 
  signal N514 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N507 : STD_LOGIC; 
  signal N508 : STD_LOGIC; 
  signal RS232_Receiver_e_actual_FSM_FFd2_In : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_DWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_DWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_CWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_BWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram1_A_3456 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram1_B_3448 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram1_C_3440 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram1_D_3430 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram1_F7_A_3428 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram1_F7_B_3427 : STD_LOGIC; 
  signal Data_Bus_4_rt_3523 : STD_LOGIC; 
  signal Data_Bus_5_rt_3517 : STD_LOGIC; 
  signal Data_Bus_6_rt_3514 : STD_LOGIC; 
  signal Data_Bus_7_rt_3502 : STD_LOGIC; 
  signal IntROM_Mram_n068043_3566 : STD_LOGIC; 
  signal RData_Bus_2_pack_20 : STD_LOGIC; 
  signal IntROM_Mram_n06804_f71 : STD_LOGIC; 
  signal IntROM_Mram_n06804_f7_3560 : STD_LOGIC; 
  signal IntROM_Mram_n06804_3552 : STD_LOGIC; 
  signal IntROM_Mram_n068041_3545 : STD_LOGIC; 
  signal IntROM_Mram_n068042_3538 : STD_LOGIC; 
  signal IntROM_Mram_n0680101_3611 : STD_LOGIC; 
  signal IntROM_Mram_n068010_3603 : STD_LOGIC; 
  signal IntROM_Mram_n0680103_3598 : STD_LOGIC; 
  signal IntROM_Mram_n0680102_3588 : STD_LOGIC; 
  signal IntROM_Mram_n068010_f7_3584 : STD_LOGIC; 
  signal RData_Bus_5_pack_20 : STD_LOGIC; 
  signal IntROM_Mram_n068010_f71 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_DWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_DWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_CWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_BWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram6_A_3648 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram6_B_3640 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram6_C_3632 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram6_D_3622 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram6_F7_A_3620 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram6_F7_B_3619 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_DWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_DWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_CWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_BWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram5_A_3685 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram5_B_3677 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram5_C_3669 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram5_D_3659 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram5_F7_A_3657 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram5_F7_B_3656 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_DWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_DWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_CWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_BWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram8_A_3722 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram8_B_3714 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram8_C_3706 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram8_D_3696 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram8_F7_A_3694 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram8_F7_B_3693 : STD_LOGIC; 
  signal IntRAM_contents_ram_55_3_Data_Bus_4_rt_3773 : STD_LOGIC; 
  signal IntRAM_contents_ram_55_3_Data_Bus_5_rt_3767 : STD_LOGIC; 
  signal IntRAM_contents_ram_55_3_Data_Bus_6_rt_3762 : STD_LOGIC; 
  signal IntRAM_contents_ram_55_3_Data_Bus_7_rt_3755 : STD_LOGIC; 
  signal Data_Bus_4_LogicTrst32_rt_3848 : STD_LOGIC; 
  signal Data_Bus_5_LogicTrst32_rt_3842 : STD_LOGIC; 
  signal Data_Bus_6_LogicTrst32_rt_3839 : STD_LOGIC; 
  signal Data_Bus_7_LogicTrst32_rt_3827 : STD_LOGIC; 
  signal IntRAM_contents_ram_62_3_Data_Bus_4_rt_3882 : STD_LOGIC; 
  signal IntRAM_contents_ram_62_3_Data_Bus_5_rt_3872 : STD_LOGIC; 
  signal IntRAM_contents_ram_62_3_Data_Bus_6_rt_3866 : STD_LOGIC; 
  signal IntRAM_contents_ram_62_3_Data_Bus_7_rt_3859 : STD_LOGIC; 
  signal IntRAM_contents_ram_53_3_Data_Bus_4_rt_3989 : STD_LOGIC; 
  signal IntRAM_contents_ram_53_3_Data_Bus_7_rt_3980 : STD_LOGIC; 
  signal IntRAM_contents_ram_53_3_Data_Bus_5_rt_3968 : STD_LOGIC; 
  signal IntRAM_contents_ram_53_3_Data_Bus_6_rt_3967 : STD_LOGIC; 
  signal IntROM_Mram_n06808_4062 : STD_LOGIC; 
  signal IntROM_Mram_n068082_4054 : STD_LOGIC; 
  signal IntROM_Mram_n068081_4046 : STD_LOGIC; 
  signal RData_Bus_4_pack_20 : STD_LOGIC; 
  signal IntROM_Mram_n06808_f71 : STD_LOGIC; 
  signal IntROM_Mram_n06808_f7_4035 : STD_LOGIC; 
  signal IntROM_Mram_n068083_4032 : STD_LOGIC; 
  signal N446 : STD_LOGIC; 
  signal N466 : STD_LOGIC; 
  signal N426 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT3 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT5 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT1 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT2 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT4 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT6 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_DWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_DWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_CWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_BWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram3_A_4429 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram3_B_4421 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram3_C_4413 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram3_D_4403 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram3_F7_A_4401 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram3_F7_B_4400 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_DWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_DWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_CWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_BWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram4_A_4523 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram4_B_4515 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram4_C_4507 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram4_D_4497 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram4_F7_A_4495 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram4_F7_B_4494 : STD_LOGIC; 
  signal IntROM_Mram_n068012_4601 : STD_LOGIC; 
  signal RData_Bus_6_pack_20 : STD_LOGIC; 
  signal IntROM_Mram_n068012_f71 : STD_LOGIC; 
  signal IntROM_Mram_n068012_f7_4592 : STD_LOGIC; 
  signal IntROM_Mram_n0680123_4589 : STD_LOGIC; 
  signal IntROM_Mram_n0680122_4579 : STD_LOGIC; 
  signal IntROM_Mram_n0680121_4571 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_DWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_DWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_CWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_BWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram2_A_4636 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram2_B_4628 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram2_C_4620 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram2_D_4610 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram2_F7_A_4608 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram2_F7_B_4607 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_DWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_DWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_CWE2 : STD_LOGIC; 
  signal IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_BWE1 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram7_A_4715 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram7_B_4707 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram7_C_4699 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram7_D_4689 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram7_F7_A_4687 : STD_LOGIC; 
  signal IntRAM_RAMpg_Mram_contents_ram7_F7_B_4686 : STD_LOGIC; 
  signal IntRAM_contents_ram_10_3_Data_Bus_4_LogicTrst32_rt_4813 : STD_LOGIC; 
  signal IntRAM_contents_ram_10_3_Data_Bus_5_LogicTrst32_rt_4807 : STD_LOGIC; 
  signal IntRAM_contents_ram_10_3_Data_Bus_6_LogicTrst32_rt_4802 : STD_LOGIC; 
  signal IntRAM_contents_ram_10_3_Data_Bus_7_LogicTrst32_rt_4795 : STD_LOGIC; 
  signal IntRAM_contents_ram_63_3_Data_Bus_7_rt_4944 : STD_LOGIC; 
  signal IntRAM_contents_ram_63_3_Data_Bus_4_rt_4935 : STD_LOGIC; 
  signal IntRAM_contents_ram_63_3_Data_Bus_5_rt_4927 : STD_LOGIC; 
  signal IntRAM_contents_ram_63_3_Data_Bus_6_rt_4923 : STD_LOGIC; 
  signal IntRAM_contents_ram_59_3_Data_Bus_4_rt_4998 : STD_LOGIC; 
  signal IntRAM_contents_ram_59_3_Data_Bus_5_rt_4992 : STD_LOGIC; 
  signal IntRAM_contents_ram_59_3_Data_Bus_6_rt_4987 : STD_LOGIC; 
  signal IntRAM_contents_ram_59_3_Data_Bus_7_rt_4980 : STD_LOGIC; 
  signal N406 : STD_LOGIC; 
  signal IntRAM_contents_ram_9_3_Data_Bus_4_LogicTrst32_rt_5253 : STD_LOGIC; 
  signal IntRAM_contents_ram_9_3_Data_Bus_5_LogicTrst32_rt_5247 : STD_LOGIC; 
  signal IntRAM_contents_ram_9_3_Data_Bus_6_LogicTrst32_rt_5242 : STD_LOGIC; 
  signal IntRAM_contents_ram_9_3_Data_Bus_7_LogicTrst32_rt_5235 : STD_LOGIC; 
  signal IntRAM_contents_ram_4_3_Data_Bus_7_LogicTrst32_rt_5328 : STD_LOGIC; 
  signal IntRAM_contents_ram_4_3_Data_Bus_6_LogicTrst32_rt_5324 : STD_LOGIC; 
  signal IntRAM_contents_ram_4_3_Data_Bus_4_LogicTrst32_rt_5318 : STD_LOGIC; 
  signal IntRAM_contents_ram_4_3_Data_Bus_5_LogicTrst32_rt_5313 : STD_LOGIC; 
  signal IntRAM_contents_ram_52_3_Data_Bus_4_rt_5385 : STD_LOGIC; 
  signal IntRAM_contents_ram_52_3_Data_Bus_5_rt_5379 : STD_LOGIC; 
  signal IntRAM_contents_ram_52_3_Data_Bus_6_rt_5374 : STD_LOGIC; 
  signal IntRAM_contents_ram_52_3_Data_Bus_7_rt_5367 : STD_LOGIC; 
  signal N531_pack_13 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd2_In : STD_LOGIC; 
  signal N537 : STD_LOGIC; 
  signal IntDMA_e_actual_FSM_FFd1_In_5502 : STD_LOGIC; 
  signal RS232_StartTX_rstpot_5542 : STD_LOGIC; 
  signal Data_Bus_7_LogicTrst31_rt_5811 : STD_LOGIC; 
  signal Data_Bus_4_LogicTrst31_rt_5802 : STD_LOGIC; 
  signal Data_Bus_5_LogicTrst31_rt_5794 : STD_LOGIC; 
  signal Data_Bus_6_LogicTrst31_rt_5790 : STD_LOGIC; 
  signal IntRAM_contents_ram_6_3_Data_Bus_4_LogicTrst32_rt_5842 : STD_LOGIC; 
  signal IntRAM_contents_ram_6_3_Data_Bus_5_LogicTrst32_rt_5838 : STD_LOGIC; 
  signal IntRAM_contents_ram_6_3_Data_Bus_6_LogicTrst32_rt_5833 : STD_LOGIC; 
  signal IntRAM_contents_ram_6_3_Data_Bus_7_LogicTrst32_rt_5821 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT3 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT5 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT1 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT2 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT4 : STD_LOGIC; 
  signal IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT6 : STD_LOGIC; 
  signal IntRAM_contents_ram_26_3_Data_Bus_4_LogicTrst31_rt_6211 : STD_LOGIC; 
  signal IntRAM_contents_ram_26_3_Data_Bus_5_LogicTrst31_rt_6205 : STD_LOGIC; 
  signal IntRAM_contents_ram_26_3_Data_Bus_6_LogicTrst31_rt_6200 : STD_LOGIC; 
  signal IntRAM_contents_ram_26_3_Data_Bus_7_LogicTrst31_rt_6193 : STD_LOGIC; 
  signal IntRAM_contents_ram_24_3_Data_Bus_4_LogicTrst31_rt_6290 : STD_LOGIC; 
  signal IntRAM_contents_ram_24_3_Data_Bus_5_LogicTrst31_rt_6282 : STD_LOGIC; 
  signal IntRAM_contents_ram_24_3_Data_Bus_6_LogicTrst31_rt_6279 : STD_LOGIC; 
  signal IntRAM_contents_ram_24_3_Data_Bus_7_LogicTrst31_rt_6274 : STD_LOGIC; 
  signal IntRAM_contents_ram_21_3_Data_Bus_4_LogicTrst31_rt_6345 : STD_LOGIC; 
  signal IntRAM_contents_ram_21_3_Data_Bus_5_LogicTrst31_rt_6339 : STD_LOGIC; 
  signal IntRAM_contents_ram_21_3_Data_Bus_6_LogicTrst31_rt_6334 : STD_LOGIC; 
  signal IntRAM_contents_ram_21_3_Data_Bus_7_LogicTrst31_rt_6327 : STD_LOGIC; 
  signal IntRAM_contents_ram_45_3_Data_Bus_5_rt_6393 : STD_LOGIC; 
  signal IntRAM_contents_ram_45_3_Data_Bus_6_rt_6389 : STD_LOGIC; 
  signal IntRAM_contents_ram_45_3_Data_Bus_7_rt_6385 : STD_LOGIC; 
  signal IntRAM_contents_ram_45_3_Data_Bus_4_rt_6373 : STD_LOGIC; 
  signal IntRAM_contents_ram_27_3_Data_Bus_4_LogicTrst31_rt_6476 : STD_LOGIC; 
  signal IntRAM_contents_ram_27_3_Data_Bus_5_LogicTrst31_rt_6470 : STD_LOGIC; 
  signal IntRAM_contents_ram_27_3_Data_Bus_6_LogicTrst31_rt_6465 : STD_LOGIC; 
  signal IntRAM_contents_ram_27_3_Data_Bus_7_LogicTrst31_rt_6458 : STD_LOGIC; 
  signal IntRAM_contents_ram_22_3_Data_Bus_4_LogicTrst31_rt_6564 : STD_LOGIC; 
  signal IntRAM_contents_ram_22_3_Data_Bus_5_LogicTrst31_rt_6558 : STD_LOGIC; 
  signal IntRAM_contents_ram_22_3_Data_Bus_6_LogicTrst31_rt_6553 : STD_LOGIC; 
  signal IntRAM_contents_ram_22_3_Data_Bus_7_LogicTrst31_rt_6546 : STD_LOGIC; 
  signal Data_Bus_4_LogicTrst3_rt_6631 : STD_LOGIC; 
  signal Data_Bus_5_LogicTrst3_rt_6625 : STD_LOGIC; 
  signal Data_Bus_6_LogicTrst3_rt_6620 : STD_LOGIC; 
  signal Data_Bus_7_LogicTrst3_rt_6613 : STD_LOGIC; 
  signal IntRAM_contents_ram_23_3_Data_Bus_4_LogicTrst31_rt_7207 : STD_LOGIC; 
  signal IntRAM_contents_ram_23_3_Data_Bus_5_LogicTrst31_rt_7201 : STD_LOGIC; 
  signal IntRAM_contents_ram_23_3_Data_Bus_6_LogicTrst31_rt_7196 : STD_LOGIC; 
  signal IntRAM_contents_ram_23_3_Data_Bus_7_LogicTrst31_rt_7189 : STD_LOGIC; 
  signal IntRAM_contents_ram_40_3_Data_Bus_4_LogicTrst3_rt_7236 : STD_LOGIC; 
  signal IntRAM_contents_ram_40_3_Data_Bus_5_LogicTrst3_rt_7230 : STD_LOGIC; 
  signal IntRAM_contents_ram_40_3_Data_Bus_6_LogicTrst3_rt_7225 : STD_LOGIC; 
  signal IntRAM_contents_ram_40_3_Data_Bus_7_LogicTrst3_rt_7218 : STD_LOGIC; 
  signal RS232_Transmitter_n0077_inv : STD_LOGIC; 
  signal IntRAM_contents_ram_41_3_Data_Bus_4_LogicTrst3_rt_7431 : STD_LOGIC; 
  signal IntRAM_contents_ram_41_3_Data_Bus_5_LogicTrst3_rt_7425 : STD_LOGIC; 
  signal IntRAM_contents_ram_41_3_Data_Bus_6_LogicTrst3_rt_7420 : STD_LOGIC; 
  signal IntRAM_contents_ram_41_3_Data_Bus_7_LogicTrst3_rt_7413 : STD_LOGIC; 
  signal IntRAM_contents_ram_43_3_Data_Bus_4_LogicTrst3_rt_7541 : STD_LOGIC; 
  signal IntRAM_contents_ram_43_3_Data_Bus_5_LogicTrst3_rt_7535 : STD_LOGIC; 
  signal IntRAM_contents_ram_43_3_Data_Bus_6_LogicTrst3_rt_7530 : STD_LOGIC; 
  signal IntRAM_contents_ram_43_3_Data_Bus_7_LogicTrst3_rt_7523 : STD_LOGIC; 
  signal IntRAM_contents_ram_29_3_Data_Bus_4_LogicTrst3_rt_7592 : STD_LOGIC; 
  signal IntRAM_contents_ram_29_3_Data_Bus_5_LogicTrst3_rt_7588 : STD_LOGIC; 
  signal IntRAM_contents_ram_29_3_Data_Bus_6_LogicTrst3_rt_7583 : STD_LOGIC; 
  signal IntRAM_contents_ram_29_3_Data_Bus_7_LogicTrst3_rt_7576 : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_PC_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_PC_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_PC_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_PC_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_PC_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_PC_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_PC_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_PC_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_BitCounter_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Data_count_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_Data_count_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_Pulse_width_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_RS232_TX_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Switches_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Switches_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Switches_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Switches_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Switches_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Switches_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Switches_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Switches_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_FlagZ_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_current_state_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_current_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_current_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_current_state_FSM_FFd1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_ACC_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_ACC_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_ACC_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_ACC_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_ACC_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_ACC_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_ACC_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_ACC_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_current_state_FSM_FFd1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntDMA_e_actual_FSM_FFd5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_B_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Index_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Index_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Index_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Index_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_A_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Ack_in_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Shift_Q_AUX_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_e_actual_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntDMA_e_actual_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Index_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Index_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Index_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntALU_Index_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Receiver_e_actual_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_48_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_55_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_INS_reg_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_2_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_62_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_53_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_LineRD_in_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_LineRD_in_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_H_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_H_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_H_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_H_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_H_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_H_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_H_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_54_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_61_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_49_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_51_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Data_FF_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Data_FF_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Data_FF_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Data_FF_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WE : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_11_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_10_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_3_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_63_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_59_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Data_FF_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Data_FF_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Data_FF_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Data_FF_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_8_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_9_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_5_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_60_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_52_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_57_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_50_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntDMA_e_actual_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntDMA_e_actual_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_StartTX_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_13_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_12_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_7_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_56_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_58_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_0_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_15_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_6_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntCPU_TMP_reg_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_39_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_14_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_L_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_L_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_L_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_L_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_L_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_L_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Temp_L_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_26_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_24_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_21_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_45_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_37_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_27_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_22_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_47_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_44_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_36_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_18_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_42_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_38_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_31_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_33_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_16_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_23_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_40_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_17_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_19_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_35_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_41_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_34_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_46_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_Switches_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_28_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_25_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_20_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_43_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_30_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_29_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IntRAM_contents_ram_32_0_IN : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_138_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mmux_Store_out11_cy_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mmux_Store_out11_cy_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mmux_Store_out11_cy_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mmux_Store_out11_cy_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mmux_Store_out11_cy_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mmux_Store_out11_cy_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Mcount_PC_reg_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Mcount_PC_reg_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Mcount_PC_reg_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_11_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Mcount_PC_reg_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Mcount_PC_reg_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Mcount_PC_reg_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Mcount_PC_reg_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Mcount_PC_reg_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_102_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_103_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_104_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N1_7_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_98_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_99_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_100_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_101_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_94_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_95_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_96_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_97_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_90_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_91_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_92_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_93_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_86_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_87_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_88_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_89_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_82_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_83_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_84_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_85_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_78_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_79_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_80_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_81_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_xor_31_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_xor_31_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_xor_31_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_xor_31_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_BitCounter_xor_31_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_75_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_76_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_77_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_70_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_71_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_72_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_73_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_66_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_67_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_68_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_69_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_62_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_63_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_64_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_65_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_58_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_59_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_60_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_61_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_54_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_55_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_56_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_57_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_50_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_51_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_52_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_53_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_46_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_47_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_48_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_49_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_xor_31_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_xor_31_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_xor_31_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_xor_31_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Data_count_xor_31_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_43_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_44_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_45_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_134_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_135_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_136_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_137_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_130_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_131_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_132_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_133_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_126_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_127_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_128_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_129_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_122_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_123_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_124_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_125_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_118_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_119_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_120_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_121_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_114_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_115_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_116_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_117_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_110_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_111_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_112_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_113_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_xor_31_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_xor_31_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_xor_31_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_xor_31_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcount_Data_count_xor_31_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_107_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_108_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_109_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_RData_Bus_10_39_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_40_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_41_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_42_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_35_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_36_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_37_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_38_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_31_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_32_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_33_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_34_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_27_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_28_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_29_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_30_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_23_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_24_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_25_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_26_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_19_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_20_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_21_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_22_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_15_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_16_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_17_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_18_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_12_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_13_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_14_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RData_Bus_10_74_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_Transmitter_Mcompar_n0017_cy_5_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_N1_9_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N1_8_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal IntRAM_contents_ram_8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_Switches : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_19 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_9 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_20 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_21 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_22 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_23 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Addr_Bus : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ALU_Opr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal IntCPU_TMP_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntCPU_INS_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntALU_A : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntALU_B : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Data_Bus : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntALU_ACC : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RCVD_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_10 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_11 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_12 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_13 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_30 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_14 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntALU_n0167 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_31 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_15 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_40 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_32 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_24 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_16 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal IntRAM_contents_ram_41 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_25 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_17 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_33 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_50 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_42 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_34 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_26 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_18 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_51 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_43 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_35 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_27 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_60 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_52 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_44 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_36 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_28 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal IntRAM_contents_ram_61 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_53 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_45 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_37 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_29 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_62 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_54 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_46 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_38 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_63 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_55 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_47 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_39 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_56 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_48 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_49 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_57 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_58 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_59 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_Shift_Q_AUX : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_Transmitter_Data_count : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal RS232_Data_FF : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RData_Bus : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_contents_ram_6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal RS232_Receiver_Data_count : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal IntCPU_Mcount_PC_reg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntCPU_PC_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_Temp_H : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal IntRAM_Temp_L : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal RS232_Receiver_BitCounter : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal IntCPU_Mcount_PC_reg_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_Transmitter_Pulse_width : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal IntALU_Index : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_Receiver_Mcount_BitCounter_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal RS232_Receiver_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal RS232_Transmitter_Mcount_Data_count_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal RS232_Receiver_Mcount_Data_count_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal RS232_Transmitter_Mcount_Pulse_width_lut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal IntALU_GND_8_o_GND_8_o_sub_5_OUT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_Transmitter_Mcompar_n0017_lut : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal IntALU_n0233 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal IntRAM_RAMpg_n0019 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TX_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCEINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWRENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_tmp_ram_rd_en,
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRSTINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT

    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram : 
X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 18,
      DATA_WIDTH_B => 18,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "TDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y12"
    )
    port map (
      RSTBRST => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT
,
      ENBRDEN => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT
,
      REGCEA => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT
,
      ENAWREN => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT
,
      CLKAWRCLK => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT
,
      CLKBRDCLK => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT
,
      REGCEBREGCE => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT
,
      RSTA => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT
,
      WEAWEL(1) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT
,
      WEAWEL(0) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT
,
      WEBWEU(1) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT
,
      WEBWEU(0) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT
,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => GND,
      ADDRAWRADDR(8) => GND,
      ADDRAWRADDR(7) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q
,
      ADDRAWRADDR(6) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q
,
      ADDRAWRADDR(5) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q
,
      ADDRAWRADDR(4) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q
,
      ADDRAWRADDR(3) => GND,
      ADDRAWRADDR(2) => GND,
      ADDRAWRADDR(1) => GND,
      ADDRAWRADDR(0) => GND,
      DIPBDIP(1) => GND,
      DIPBDIP(0) => GND,
      DIBDI(15) => GND,
      DIBDI(14) => GND,
      DIBDI(13) => GND,
      DIBDI(12) => GND,
      DIBDI(11) => GND,
      DIBDI(10) => GND,
      DIBDI(9) => GND,
      DIBDI(8) => GND,
      DIBDI(7) => GND,
      DIBDI(6) => GND,
      DIBDI(5) => GND,
      DIBDI(4) => GND,
      DIBDI(3) => GND,
      DIBDI(2) => GND,
      DIBDI(1) => GND,
      DIBDI(0) => GND,
      DIADI(15) => GND,
      DIADI(14) => GND,
      DIADI(13) => GND,
      DIADI(12) => GND,
      DIADI(11) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_11_Q
,
      DIADI(10) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_10_Q
,
      DIADI(9) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_9_Q
,
      DIADI(8) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_8_Q
,
      DIADI(7) => GND,
      DIADI(6) => GND,
      DIADI(5) => GND,
      DIADI(4) => GND,
      DIADI(3) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q
,
      DIADI(2) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q
,
      DIADI(1) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q
,
      DIADI(0) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q
,
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => GND,
      ADDRBRDADDR(8) => GND,
      ADDRBRDADDR(7) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q
,
      ADDRBRDADDR(6) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q
,
      ADDRBRDADDR(5) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q
,
      ADDRBRDADDR(4) => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q
,
      ADDRBRDADDR(3) => GND,
      ADDRBRDADDR(2) => GND,
      ADDRBRDADDR(1) => GND,
      ADDRBRDADDR(0) => GND,
      DIPADIP(1) => GND,
      DIPADIP(0) => GND,
      DOADO(15) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO15
,
      DOADO(14) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO14
,
      DOADO(13) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO13
,
      DOADO(12) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO12
,
      DOADO(11) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO11
,
      DOADO(10) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO10
,
      DOADO(9) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO9
,
      DOADO(8) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO8
,
      DOADO(7) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO7
,
      DOADO(6) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO6
,
      DOADO(5) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO5
,
      DOADO(4) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO4
,
      DOADO(3) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO3
,
      DOADO(2) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO2
,
      DOADO(1) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO1
,
      DOADO(0) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO0
,
      DOPADOP(1) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP1
,
      DOPADOP(0) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP0
,
      DOPBDOP(1) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP1
,
      DOPBDOP(0) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP0
,
      DOBDO(15) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO15
,
      DOBDO(14) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO14
,
      DOBDO(13) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO13
,
      DOBDO(12) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO12
,
      DOBDO(11) => RCVD_Data(7),
      DOBDO(10) => RCVD_Data(6),
      DOBDO(9) => RCVD_Data(5),
      DOBDO(8) => RCVD_Data(4),
      DOBDO(7) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO7
,
      DOBDO(6) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO6
,
      DOBDO(5) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO5
,
      DOBDO(4) => 
RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO4
,
      DOBDO(3) => RCVD_Data(3),
      DOBDO(2) => RCVD_Data(2),
      DOBDO(1) => RCVD_Data(1),
      DOBDO(0) => RCVD_Data(0)
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A_7_B_7_add_1_OUT_3_Q,
      O => IntALU_A_7_B_7_add_1_OUT_3_0
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A_7_B_7_add_1_OUT_2_Q,
      O => IntALU_A_7_B_7_add_1_OUT_2_0
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A_7_B_7_add_1_OUT_1_Q,
      O => IntALU_A_7_B_7_add_1_OUT_1_0
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A_7_B_7_add_1_OUT_0_Q,
      O => IntALU_A_7_B_7_add_1_OUT_0_0
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => IntALU_A(3),
      ADR1 => IntALU_B(3),
      O => IntALU_Madd_A_7_B_7_add_1_OUT_lut_3_Q_87
    );
  ProtoComp122_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X0Y11"
    )
    port map (
      O => ProtoComp122_CYINITGND_0
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y11"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp122_CYINITGND_0,
      CO(3) => IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_Q_8802,
      CO(2) => NLW_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_0_Q,
      O(3) => IntALU_A_7_B_7_add_1_OUT_3_Q,
      O(2) => IntALU_A_7_B_7_add_1_OUT_2_Q,
      O(1) => IntALU_A_7_B_7_add_1_OUT_1_Q,
      O(0) => IntALU_A_7_B_7_add_1_OUT_0_Q,
      S(3) => IntALU_Madd_A_7_B_7_add_1_OUT_lut_3_Q_87,
      S(2) => IntALU_Madd_A_7_B_7_add_1_OUT_lut_2_1_93,
      S(1) => IntALU_Madd_A_7_B_7_add_1_OUT_lut_1_1_89,
      S(0) => IntALU_Madd_A_7_B_7_add_1_OUT_lut_0_Q_83
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_lut_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => IntALU_A(2),
      ADR2 => IntALU_B(2),
      O => IntALU_Madd_A_7_B_7_add_1_OUT_lut_2_1_93
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_lut_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => IntALU_A(1),
      ADR2 => IntALU_B(1),
      O => IntALU_Madd_A_7_B_7_add_1_OUT_lut_1_1_89
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => IntALU_A(0),
      ADR2 => IntALU_B(0),
      O => IntALU_Madd_A_7_B_7_add_1_OUT_lut_0_Q_83
    );
  IntALU_A_7_B_7_add_1_OUT_7_IntALU_A_7_B_7_add_1_OUT_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A_7_B_7_add_1_OUT_7_Q,
      O => IntALU_A_7_B_7_add_1_OUT_7_0
    );
  IntALU_A_7_B_7_add_1_OUT_7_IntALU_A_7_B_7_add_1_OUT_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A_7_B_7_add_1_OUT_6_Q,
      O => IntALU_A_7_B_7_add_1_OUT_6_0
    );
  IntALU_A_7_B_7_add_1_OUT_7_IntALU_A_7_B_7_add_1_OUT_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A_7_B_7_add_1_OUT_5_Q,
      O => IntALU_A_7_B_7_add_1_OUT_5_0
    );
  IntALU_A_7_B_7_add_1_OUT_7_IntALU_A_7_B_7_add_1_OUT_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A_7_B_7_add_1_OUT_4_Q,
      O => IntALU_A_7_B_7_add_1_OUT_4_0
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_lut_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => IntALU_A(7),
      ADR2 => IntALU_B(7),
      O => IntALU_Madd_A_7_B_7_add_1_OUT_lut_7_1_104
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y12"
    )
    port map (
      CI => IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_Q_8802,
      CYINIT => '0',
      CO(3) => NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_0_Q,
      O(3) => IntALU_A_7_B_7_add_1_OUT_7_Q,
      O(2) => IntALU_A_7_B_7_add_1_OUT_6_Q,
      O(1) => IntALU_A_7_B_7_add_1_OUT_5_Q,
      O(0) => IntALU_A_7_B_7_add_1_OUT_4_Q,
      S(3) => IntALU_Madd_A_7_B_7_add_1_OUT_lut_7_1_104,
      S(2) => IntALU_Madd_A_7_B_7_add_1_OUT_lut_6_Q_113,
      S(1) => IntALU_Madd_A_7_B_7_add_1_OUT_lut_5_Q_117,
      S(0) => IntALU_Madd_A_7_B_7_add_1_OUT_lut_4_Q_121
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => IntALU_A(6),
      ADR5 => IntALU_B(6),
      O => IntALU_Madd_A_7_B_7_add_1_OUT_lut_6_Q_113
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => IntALU_A(5),
      ADR2 => IntALU_B(5),
      O => IntALU_Madd_A_7_B_7_add_1_OUT_lut_5_Q_117
    );
  IntALU_Madd_A_7_B_7_add_1_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => IntALU_A(4),
      ADR0 => IntALU_B(4),
      O => IntALU_Madd_A_7_B_7_add_1_OUT_lut_4_Q_121
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"0000000100000001"
    )
    port map (
      ADR1 => RS232_Receiver_BitCounter(15),
      ADR2 => RS232_Receiver_BitCounter(16),
      ADR3 => RS232_Receiver_BitCounter(17),
      ADR4 => RS232_Receiver_BitCounter(18),
      ADR0 => RS232_Receiver_BitCounter(19),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_3_Q_124
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi3 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR1 => RS232_Receiver_BitCounter(15),
      ADR2 => RS232_Receiver_BitCounter(16),
      ADR3 => RS232_Receiver_BitCounter(17),
      ADR4 => RS232_Receiver_BitCounter(18),
      ADR0 => RS232_Receiver_BitCounter(19),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi3_125
    );
  ProtoComp124_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X4Y28"
    )
    port map (
      O => ProtoComp124_CYINITVCC_1_131
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y28"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp124_CYINITVCC_1_131,
      CO(3) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_Q_8818,
      CO(2) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_CO_0_UNCONNECTED,
      DI(3) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi3_125,
      DI(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi2_134,
      DI(1) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi1_141,
      DI(0) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi_148,
      O(3) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_O_0_UNCONNECTED,
      S(3) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_3_Q_124,
      S(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_2_Q_133,
      S(1) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_1_Q_140,
      S(0) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_0_Q_147
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"0000000100000001"
    )
    port map (
      ADR1 => RS232_Receiver_BitCounter(10),
      ADR2 => RS232_Receiver_BitCounter(11),
      ADR0 => RS232_Receiver_BitCounter(12),
      ADR3 => RS232_Receiver_BitCounter(13),
      ADR4 => RS232_Receiver_BitCounter(14),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_2_Q_133
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi2 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR1 => RS232_Receiver_BitCounter(10),
      ADR2 => RS232_Receiver_BitCounter(11),
      ADR0 => RS232_Receiver_BitCounter(12),
      ADR3 => RS232_Receiver_BitCounter(13),
      ADR4 => RS232_Receiver_BitCounter(14),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi2_134
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"0002000000020000"
    )
    port map (
      ADR4 => RS232_Receiver_BitCounter(5),
      ADR3 => RS232_Receiver_BitCounter(6),
      ADR0 => RS232_Receiver_BitCounter(7),
      ADR2 => RS232_Receiver_BitCounter(8),
      ADR1 => RS232_Receiver_BitCounter(9),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_1_Q_140
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"FEFCFEFC"
    )
    port map (
      ADR4 => '1',
      ADR3 => RS232_Receiver_BitCounter(6),
      ADR0 => RS232_Receiver_BitCounter(7),
      ADR2 => RS232_Receiver_BitCounter(8),
      ADR1 => RS232_Receiver_BitCounter(9),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi1_141
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"0000200000002000"
    )
    port map (
      ADR0 => RS232_Receiver_BitCounter(3),
      ADR2 => RS232_Receiver_BitCounter(0),
      ADR3 => RS232_Receiver_BitCounter(2),
      ADR1 => RS232_Receiver_BitCounter(1),
      ADR4 => RS232_Receiver_BitCounter(4),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_0_Q_147
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi : X_LUT5
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"FFFF8800"
    )
    port map (
      ADR0 => RS232_Receiver_BitCounter(3),
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(2),
      ADR1 => RS232_Receiver_BitCounter(1),
      ADR4 => RS232_Receiver_BitCounter(4),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi_148
    );
  RS232_Fifo_write_RS232_Fifo_write_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Fifo_write,
      O => RS232_Fifo_write_0
    );
  RS232_Fifo_write_RS232_Fifo_write_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_Q,
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_0
    );
  RS232_Receiver_Mmux_Store_out11_lut : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"4040404040404040"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => RS232_LineRD_in_8452,
      ADR0 => RS232_Receiver_e_actual_FSM_FFd2_8716,
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mmux_Store_out11_lut_158
    );
  RData_Bus_10_138_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_138_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Mmux_Store_out11_cy : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y29"
    )
    port map (
      CI => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_3_Q_8818,
      CYINIT => '0',
      CO(3) => RS232_Fifo_write,
      CO(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_Q,
      CO(1) => NLW_RS232_Receiver_Mmux_Store_out11_cy_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mmux_Store_out11_cy_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi6_167,
      DI(1) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi5_171,
      DI(0) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi4_178,
      O(3) => NLW_RS232_Receiver_Mmux_Store_out11_cy_O_3_UNCONNECTED,
      O(2) => NLW_RS232_Receiver_Mmux_Store_out11_cy_O_2_UNCONNECTED,
      O(1) => NLW_RS232_Receiver_Mmux_Store_out11_cy_O_1_UNCONNECTED,
      O(0) => NLW_RS232_Receiver_Mmux_Store_out11_cy_O_0_UNCONNECTED,
      S(3) => RS232_Receiver_Mmux_Store_out11_lut_158,
      S(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_6_Q_166,
      S(1) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_5_Q_170,
      S(0) => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_4_Q_177
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"0303030303030303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => RS232_Receiver_BitCounter(30),
      ADR2 => RS232_Receiver_BitCounter(31),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_6_Q_166
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi6 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => RS232_Receiver_BitCounter(30),
      ADR2 => RS232_Receiver_BitCounter(31),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi6_167
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"0000000100000001"
    )
    port map (
      ADR4 => RS232_Receiver_BitCounter(25),
      ADR3 => RS232_Receiver_BitCounter(26),
      ADR0 => RS232_Receiver_BitCounter(27),
      ADR2 => RS232_Receiver_BitCounter(28),
      ADR1 => RS232_Receiver_BitCounter(29),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_5_Q_170
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi5 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR4 => RS232_Receiver_BitCounter(25),
      ADR3 => RS232_Receiver_BitCounter(26),
      ADR0 => RS232_Receiver_BitCounter(27),
      ADR2 => RS232_Receiver_BitCounter(28),
      ADR1 => RS232_Receiver_BitCounter(29),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi5_171
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"0000000100000001"
    )
    port map (
      ADR2 => RS232_Receiver_BitCounter(20),
      ADR4 => RS232_Receiver_BitCounter(21),
      ADR0 => RS232_Receiver_BitCounter(22),
      ADR3 => RS232_Receiver_BitCounter(23),
      ADR1 => RS232_Receiver_BitCounter(24),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lut_4_Q_177
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi4 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR2 => RS232_Receiver_BitCounter(20),
      ADR4 => RS232_Receiver_BitCounter(21),
      ADR0 => RS232_Receiver_BitCounter(22),
      ADR3 => RS232_Receiver_BitCounter(23),
      ADR1 => RS232_Receiver_BitCounter(24),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_lutdi4_178
    );
  IntCPU_PC_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0542_inv_0,
      CLK => NlwBufferSignal_IntCPU_PC_reg_3_CLK,
      I => IntCPU_Mcount_PC_reg3,
      O => IntCPU_PC_reg(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"BFFFBFBF80008080"
    )
    port map (
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      ADR4 => IntCPU_INS_reg(0),
      ADR3 => IntALU_FlagZ_7779,
      ADR5 => IntCPU_PC_reg(3),
      ADR1 => N156,
      ADR0 => IntCPU_TMP_reg(3),
      O => IntCPU_Mcount_PC_reg_lut(3)
    );
  IntCPU_PC_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0542_inv_0,
      CLK => NlwBufferSignal_IntCPU_PC_reg_2_CLK,
      I => IntCPU_Mcount_PC_reg2,
      O => IntCPU_PC_reg(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y11"
    )
    port map (
      CI => '0',
      CYINIT => IntCPU_current_state_2_inv,
      CO(3) => IntCPU_Mcount_PC_reg_cy(3),
      CO(2) => NLW_IntCPU_Mcount_PC_reg_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IntCPU_Mcount_PC_reg_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IntCPU_Mcount_PC_reg_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => IntCPU_Mcount_PC_reg3,
      O(2) => IntCPU_Mcount_PC_reg2,
      O(1) => IntCPU_Mcount_PC_reg1,
      O(0) => IntCPU_Mcount_PC_reg,
      S(3) => IntCPU_Mcount_PC_reg_lut(3),
      S(2) => IntCPU_Mcount_PC_reg_lut(2),
      S(1) => IntCPU_Mcount_PC_reg_lut(1),
      S(0) => IntCPU_Mcount_PC_reg_lut_0_rt_225
    );
  IntCPU_Mcount_PC_reg_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"BFFF8000BFBF8080"
    )
    port map (
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      ADR5 => IntCPU_INS_reg(0),
      ADR3 => IntALU_FlagZ_7779,
      ADR4 => IntCPU_PC_reg(2),
      ADR1 => N156,
      ADR0 => IntCPU_TMP_reg(2),
      O => IntCPU_Mcount_PC_reg_lut(2)
    );
  IntCPU_PC_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0542_inv_0,
      CLK => NlwBufferSignal_IntCPU_PC_reg_1_CLK,
      I => IntCPU_Mcount_PC_reg1,
      O => IntCPU_PC_reg(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"EAEAAAEA2A2AAA2A"
    )
    port map (
      ADR1 => IntCPU_current_state_FSM_FFd1_8592,
      ADR3 => IntCPU_INS_reg(0),
      ADR4 => IntALU_FlagZ_7779,
      ADR0 => IntCPU_PC_reg(1),
      ADR2 => N156,
      ADR5 => IntCPU_TMP_reg(1),
      O => IntCPU_Mcount_PC_reg_lut(1)
    );
  IntCPU_PC_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0542_inv_0,
      CLK => NlwBufferSignal_IntCPU_PC_reg_0_CLK,
      I => IntCPU_Mcount_PC_reg,
      O => IntCPU_PC_reg(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => IntCPU_Mcount_PC_reg_lut(0),
      ADR5 => '1',
      O => IntCPU_Mcount_PC_reg_lut_0_rt_225
    );
  RData_Bus_10_11_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_11_A5LUT_O_UNCONNECTED
    );
  IntCPU_PC_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0542_inv_0,
      CLK => NlwBufferSignal_IntCPU_PC_reg_7_CLK,
      I => IntCPU_Mcount_PC_reg7,
      O => IntCPU_PC_reg(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"CFEFFFFFC0400000"
    )
    port map (
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      ADR0 => IntCPU_INS_reg(0),
      ADR3 => IntALU_FlagZ_7779,
      ADR5 => IntCPU_PC_reg(7),
      ADR4 => N156,
      ADR1 => IntCPU_TMP_reg(7),
      O => IntCPU_Mcount_PC_reg_lut(7)
    );
  IntCPU_PC_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0542_inv_0,
      CLK => NlwBufferSignal_IntCPU_PC_reg_6_CLK,
      I => IntCPU_Mcount_PC_reg6,
      O => IntCPU_PC_reg(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y12"
    )
    port map (
      CI => IntCPU_Mcount_PC_reg_cy(3),
      CYINIT => '0',
      CO(3) => NLW_IntCPU_Mcount_PC_reg_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_IntCPU_Mcount_PC_reg_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IntCPU_Mcount_PC_reg_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IntCPU_Mcount_PC_reg_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_IntCPU_Mcount_PC_reg_xor_7_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => IntCPU_Mcount_PC_reg7,
      O(2) => IntCPU_Mcount_PC_reg6,
      O(1) => IntCPU_Mcount_PC_reg5,
      O(0) => IntCPU_Mcount_PC_reg4,
      S(3) => IntCPU_Mcount_PC_reg_lut(7),
      S(2) => IntCPU_Mcount_PC_reg_lut(6),
      S(1) => IntCPU_Mcount_PC_reg_lut(5),
      S(0) => IntCPU_Mcount_PC_reg_lut(4)
    );
  IntCPU_Mcount_PC_reg_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"DFFF8000CFFFC000"
    )
    port map (
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      ADR5 => IntCPU_INS_reg(0),
      ADR0 => IntALU_FlagZ_7779,
      ADR4 => IntCPU_PC_reg(6),
      ADR3 => N156,
      ADR1 => IntCPU_TMP_reg(6),
      O => IntCPU_Mcount_PC_reg_lut(6)
    );
  IntCPU_PC_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0542_inv_0,
      CLK => NlwBufferSignal_IntCPU_PC_reg_5_CLK,
      I => IntCPU_Mcount_PC_reg5,
      O => IntCPU_PC_reg(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"CCAAACAAAAAAAAAA"
    )
    port map (
      ADR5 => IntCPU_current_state_FSM_FFd1_8592,
      ADR2 => IntCPU_INS_reg(0),
      ADR4 => IntALU_FlagZ_7779,
      ADR0 => IntCPU_PC_reg(5),
      ADR3 => N156,
      ADR1 => IntCPU_TMP_reg(5),
      O => IntCPU_Mcount_PC_reg_lut(5)
    );
  IntCPU_PC_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0542_inv_0,
      CLK => NlwBufferSignal_IntCPU_PC_reg_4_CLK,
      I => IntCPU_Mcount_PC_reg4,
      O => IntCPU_PC_reg(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"FF77FFF788000800"
    )
    port map (
      ADR1 => IntCPU_current_state_FSM_FFd1_8592,
      ADR2 => IntCPU_INS_reg(0),
      ADR4 => IntALU_FlagZ_7779,
      ADR5 => IntCPU_PC_reg(4),
      ADR0 => N156,
      ADR3 => IntCPU_TMP_reg(4),
      O => IntCPU_Mcount_PC_reg_lut(4)
    );
  RS232_Receiver_BitCounter_3 : X_SFF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_3_CLK,
      I => RS232_Receiver_Result(3),
      O => RS232_Receiver_BitCounter(3),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(3),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_3_rt_274
    );
  RData_Bus_10_102_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_102_D5LUT_O_UNCONNECTED
    );
  ProtoComp128_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X6Y24"
    )
    port map (
      O => ProtoComp128_CYINITGND_0
    );
  RS232_Receiver_BitCounter_2 : X_SFF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_2_CLK,
      I => RS232_Receiver_Result(2),
      O => RS232_Receiver_BitCounter(2),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y24"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp128_CYINITGND_0,
      CO(3) => RS232_Receiver_Mcount_BitCounter_cy_3_Q_8844,
      CO(2) => NLW_RS232_Receiver_Mcount_BitCounter_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_BitCounter_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_BitCounter_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => RS232_Receiver_Result(3),
      O(2) => RS232_Receiver_Result(2),
      O(1) => RS232_Receiver_Result(1),
      O(0) => RS232_Receiver_Result(0),
      S(3) => RS232_Receiver_BitCounter_3_rt_274,
      S(2) => RS232_Receiver_BitCounter_2_rt_286,
      S(1) => RS232_Receiver_BitCounter_1_rt_290,
      S(0) => RS232_Receiver_Mcount_BitCounter_lut(0)
    );
  RS232_Receiver_BitCounter_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(2),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_2_rt_286
    );
  RData_Bus_10_103_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_103_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_1 : X_SFF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_1_CLK,
      I => RS232_Receiver_Result(1),
      O => RS232_Receiver_BitCounter(1),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_1_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(1),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_1_rt_290
    );
  RData_Bus_10_104_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_104_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_0 : X_SFF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_0_CLK,
      I => RS232_Receiver_Result(0),
      O => RS232_Receiver_BitCounter(0),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(0),
      ADR4 => '1',
      ADR5 => '1',
      O => RS232_Receiver_Mcount_BitCounter_lut(0)
    );
  N1_7_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N1_7_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_7 : X_SFF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_7_CLK,
      I => RS232_Receiver_Result(7),
      O => RS232_Receiver_BitCounter(7),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(7),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_7_rt_303
    );
  RData_Bus_10_98_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_98_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_6 : X_SFF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_6_CLK,
      I => RS232_Receiver_Result(6),
      O => RS232_Receiver_BitCounter(6),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y25"
    )
    port map (
      CI => RS232_Receiver_Mcount_BitCounter_cy_3_Q_8844,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_BitCounter_cy_7_Q_8845,
      CO(2) => NLW_RS232_Receiver_Mcount_BitCounter_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_BitCounter_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_BitCounter_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Result(7),
      O(2) => RS232_Receiver_Result(6),
      O(1) => RS232_Receiver_Result(5),
      O(0) => RS232_Receiver_Result(4),
      S(3) => RS232_Receiver_BitCounter_7_rt_303,
      S(2) => RS232_Receiver_BitCounter_6_rt_315,
      S(1) => RS232_Receiver_BitCounter_5_rt_319,
      S(0) => RS232_Receiver_BitCounter_4_rt_323
    );
  RS232_Receiver_BitCounter_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(6),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_6_rt_315
    );
  RData_Bus_10_99_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_99_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_5 : X_SFF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_5_CLK,
      I => RS232_Receiver_Result(5),
      O => RS232_Receiver_BitCounter(5),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(5),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_5_rt_319
    );
  RData_Bus_10_100_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_100_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_4 : X_SFF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_4_CLK,
      I => RS232_Receiver_Result(4),
      O => RS232_Receiver_BitCounter(4),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(4),
      ADR4 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_4_rt_323
    );
  RData_Bus_10_101_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_101_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_11 : X_SFF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_11_CLK,
      I => RS232_Receiver_Result(11),
      O => RS232_Receiver_BitCounter(11),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(11),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_11_rt_332
    );
  RData_Bus_10_94_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_94_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_10 : X_SFF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_10_CLK,
      I => RS232_Receiver_Result(10),
      O => RS232_Receiver_BitCounter(10),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y26"
    )
    port map (
      CI => RS232_Receiver_Mcount_BitCounter_cy_7_Q_8845,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_BitCounter_cy_11_Q_8846,
      CO(2) => NLW_RS232_Receiver_Mcount_BitCounter_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_BitCounter_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_BitCounter_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Result(11),
      O(2) => RS232_Receiver_Result(10),
      O(1) => RS232_Receiver_Result(9),
      O(0) => RS232_Receiver_Result(8),
      S(3) => RS232_Receiver_BitCounter_11_rt_332,
      S(2) => RS232_Receiver_BitCounter_10_rt_344,
      S(1) => RS232_Receiver_BitCounter_9_rt_348,
      S(0) => RS232_Receiver_BitCounter_8_rt_352
    );
  RS232_Receiver_BitCounter_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(10),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_10_rt_344
    );
  RData_Bus_10_95_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_95_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_9 : X_SFF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_9_CLK,
      I => RS232_Receiver_Result(9),
      O => RS232_Receiver_BitCounter(9),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(9),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_9_rt_348
    );
  RData_Bus_10_96_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_96_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_8 : X_SFF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_8_CLK,
      I => RS232_Receiver_Result(8),
      O => RS232_Receiver_BitCounter(8),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(8),
      ADR4 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_8_rt_352
    );
  RData_Bus_10_97_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_97_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_15 : X_SFF
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_15_CLK,
      I => RS232_Receiver_Result(15),
      O => RS232_Receiver_BitCounter(15),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_15_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(15),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_15_rt_361
    );
  RData_Bus_10_90_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_90_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_14 : X_SFF
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_14_CLK,
      I => RS232_Receiver_Result(14),
      O => RS232_Receiver_BitCounter(14),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y27"
    )
    port map (
      CI => RS232_Receiver_Mcount_BitCounter_cy_11_Q_8846,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_BitCounter_cy_15_Q_8847,
      CO(2) => NLW_RS232_Receiver_Mcount_BitCounter_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_BitCounter_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_BitCounter_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Result(15),
      O(2) => RS232_Receiver_Result(14),
      O(1) => RS232_Receiver_Result(13),
      O(0) => RS232_Receiver_Result(12),
      S(3) => RS232_Receiver_BitCounter_15_rt_361,
      S(2) => RS232_Receiver_BitCounter_14_rt_373,
      S(1) => RS232_Receiver_BitCounter_13_rt_377,
      S(0) => RS232_Receiver_BitCounter_12_rt_381
    );
  RS232_Receiver_BitCounter_14_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(14),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_14_rt_373
    );
  RData_Bus_10_91_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_91_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_13 : X_SFF
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_13_CLK,
      I => RS232_Receiver_Result(13),
      O => RS232_Receiver_BitCounter(13),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_13_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(13),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_13_rt_377
    );
  RData_Bus_10_92_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_92_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_12 : X_SFF
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_12_CLK,
      I => RS232_Receiver_Result(12),
      O => RS232_Receiver_BitCounter(12),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_12_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(12),
      ADR4 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_12_rt_381
    );
  RData_Bus_10_93_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_93_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_19 : X_SFF
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_19_CLK,
      I => RS232_Receiver_Result(19),
      O => RS232_Receiver_BitCounter(19),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_19_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(19),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_19_rt_390
    );
  RData_Bus_10_86_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_86_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_18 : X_SFF
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_18_CLK,
      I => RS232_Receiver_Result(18),
      O => RS232_Receiver_BitCounter(18),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y28"
    )
    port map (
      CI => RS232_Receiver_Mcount_BitCounter_cy_15_Q_8847,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_BitCounter_cy_19_Q_8848,
      CO(2) => NLW_RS232_Receiver_Mcount_BitCounter_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_BitCounter_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_BitCounter_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Result(19),
      O(2) => RS232_Receiver_Result(18),
      O(1) => RS232_Receiver_Result(17),
      O(0) => RS232_Receiver_Result(16),
      S(3) => RS232_Receiver_BitCounter_19_rt_390,
      S(2) => RS232_Receiver_BitCounter_18_rt_402,
      S(1) => RS232_Receiver_BitCounter_17_rt_406,
      S(0) => RS232_Receiver_BitCounter_16_rt_410
    );
  RS232_Receiver_BitCounter_18_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(18),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_18_rt_402
    );
  RData_Bus_10_87_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_87_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_17 : X_SFF
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_17_CLK,
      I => RS232_Receiver_Result(17),
      O => RS232_Receiver_BitCounter(17),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_17_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(17),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_17_rt_406
    );
  RData_Bus_10_88_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_88_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_16 : X_SFF
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_16_CLK,
      I => RS232_Receiver_Result(16),
      O => RS232_Receiver_BitCounter(16),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(16),
      ADR4 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_16_rt_410
    );
  RData_Bus_10_89_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_89_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_23 : X_SFF
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_23_CLK,
      I => RS232_Receiver_Result(23),
      O => RS232_Receiver_BitCounter(23),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_23_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(23),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_23_rt_419
    );
  RData_Bus_10_82_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_82_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_22 : X_SFF
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_22_CLK,
      I => RS232_Receiver_Result(22),
      O => RS232_Receiver_BitCounter(22),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y29"
    )
    port map (
      CI => RS232_Receiver_Mcount_BitCounter_cy_19_Q_8848,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_BitCounter_cy_23_Q_8849,
      CO(2) => NLW_RS232_Receiver_Mcount_BitCounter_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_BitCounter_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_BitCounter_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Result(23),
      O(2) => RS232_Receiver_Result(22),
      O(1) => RS232_Receiver_Result(21),
      O(0) => RS232_Receiver_Result(20),
      S(3) => RS232_Receiver_BitCounter_23_rt_419,
      S(2) => RS232_Receiver_BitCounter_22_rt_431,
      S(1) => RS232_Receiver_BitCounter_21_rt_435,
      S(0) => RS232_Receiver_BitCounter_20_rt_439
    );
  RS232_Receiver_BitCounter_22_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(22),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_22_rt_431
    );
  RData_Bus_10_83_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_83_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_21 : X_SFF
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_21_CLK,
      I => RS232_Receiver_Result(21),
      O => RS232_Receiver_BitCounter(21),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(21),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_21_rt_435
    );
  RData_Bus_10_84_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_84_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_20 : X_SFF
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_20_CLK,
      I => RS232_Receiver_Result(20),
      O => RS232_Receiver_BitCounter(20),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_20_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(20),
      ADR4 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_20_rt_439
    );
  RData_Bus_10_85_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_85_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_27 : X_SFF
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_27_CLK,
      I => RS232_Receiver_Result(27),
      O => RS232_Receiver_BitCounter(27),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_27_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(27),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_27_rt_448
    );
  RData_Bus_10_78_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_78_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_26 : X_SFF
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_26_CLK,
      I => RS232_Receiver_Result(26),
      O => RS232_Receiver_BitCounter(26),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y30"
    )
    port map (
      CI => RS232_Receiver_Mcount_BitCounter_cy_23_Q_8849,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_BitCounter_cy_27_Q_8850,
      CO(2) => NLW_RS232_Receiver_Mcount_BitCounter_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_BitCounter_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_BitCounter_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Result(27),
      O(2) => RS232_Receiver_Result(26),
      O(1) => RS232_Receiver_Result(25),
      O(0) => RS232_Receiver_Result(24),
      S(3) => RS232_Receiver_BitCounter_27_rt_448,
      S(2) => RS232_Receiver_BitCounter_26_rt_460,
      S(1) => RS232_Receiver_BitCounter_25_rt_464,
      S(0) => RS232_Receiver_BitCounter_24_rt_468
    );
  RS232_Receiver_BitCounter_26_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(26),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_26_rt_460
    );
  RData_Bus_10_79_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_79_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_25 : X_SFF
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_25_CLK,
      I => RS232_Receiver_Result(25),
      O => RS232_Receiver_BitCounter(25),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_25_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(25),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_25_rt_464
    );
  RData_Bus_10_80_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_80_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_24 : X_SFF
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_24_CLK,
      I => RS232_Receiver_Result(24),
      O => RS232_Receiver_BitCounter(24),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_24_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(24),
      ADR4 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_24_rt_468
    );
  RData_Bus_10_81_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_81_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_31 : X_SFF
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_31_CLK,
      I => RS232_Receiver_Result(31),
      O => RS232_Receiver_BitCounter(31),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_Receiver_BitCounter(31),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_Receiver_BitCounter_31_rt_477
    );
  RS232_Receiver_BitCounter_30 : X_SFF
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_30_CLK,
      I => RS232_Receiver_Result(30),
      O => RS232_Receiver_BitCounter(30),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_Mcount_BitCounter_xor_31_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y31"
    )
    port map (
      CI => RS232_Receiver_Mcount_BitCounter_cy_27_Q_8850,
      CYINIT => '0',
      CO(3) => NLW_RS232_Receiver_Mcount_BitCounter_xor_31_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_Receiver_Mcount_BitCounter_xor_31_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_BitCounter_xor_31_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_BitCounter_xor_31_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_Receiver_Mcount_BitCounter_xor_31_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Result(31),
      O(2) => RS232_Receiver_Result(30),
      O(1) => RS232_Receiver_Result(29),
      O(0) => RS232_Receiver_Result(28),
      S(3) => RS232_Receiver_BitCounter_31_rt_477,
      S(2) => RS232_Receiver_BitCounter_30_rt_487,
      S(1) => RS232_Receiver_BitCounter_29_rt_491,
      S(0) => RS232_Receiver_BitCounter_28_rt_495
    );
  RS232_Receiver_BitCounter_30_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(30),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_30_rt_487
    );
  RData_Bus_10_75_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_75_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_29 : X_SFF
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_29_CLK,
      I => RS232_Receiver_Result(29),
      O => RS232_Receiver_BitCounter(29),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_29_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_BitCounter(29),
      ADR3 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_29_rt_491
    );
  RData_Bus_10_76_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_76_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_BitCounter_28 : X_SFF
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_Receiver_BitCounter_28_CLK,
      I => RS232_Receiver_Result(28),
      O => RS232_Receiver_BitCounter(28),
      SRST => RS232_Receiver_n0063,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  RS232_Receiver_BitCounter_28_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Receiver_BitCounter(28),
      ADR4 => '1',
      ADR5 => '1',
      O => RS232_Receiver_BitCounter_28_rt_495
    );
  RData_Bus_10_77_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_77_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => X"0000000100000001"
    )
    port map (
      ADR3 => RS232_Transmitter_Pulse_width(15),
      ADR2 => RS232_Transmitter_Pulse_width(16),
      ADR0 => RS232_Transmitter_Pulse_width(17),
      ADR1 => RS232_Transmitter_Pulse_width(18),
      ADR4 => RS232_Transmitter_Pulse_width(19),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_3_Q_501
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi3 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR3 => RS232_Transmitter_Pulse_width(15),
      ADR2 => RS232_Transmitter_Pulse_width(16),
      ADR0 => RS232_Transmitter_Pulse_width(17),
      ADR1 => RS232_Transmitter_Pulse_width(18),
      ADR4 => RS232_Transmitter_Pulse_width(19),
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi3_502
    );
  ProtoComp124_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X26Y31"
    )
    port map (
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_ProtoComp124_CYINITVCC_1
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y31"
    )
    port map (
      CI => '0',
      CYINIT => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_ProtoComp124_CYINITVCC_1,
      CO(3) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_Q_8866,
      CO(2) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_CO_0_UNCONNECTED,
      DI(3) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi3_502,
      DI(2) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi2_511,
      DI(1) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi1_518,
      DI(0) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi_525,
      O(3) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_O_0_UNCONNECTED,
      S(3) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_3_Q_501,
      S(2) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_2_Q_510,
      S(1) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_1_Q_517,
      S(0) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_0_Q_524
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => X"0000000100000001"
    )
    port map (
      ADR4 => RS232_Transmitter_Pulse_width(10),
      ADR1 => RS232_Transmitter_Pulse_width(11),
      ADR0 => RS232_Transmitter_Pulse_width(12),
      ADR2 => RS232_Transmitter_Pulse_width(13),
      ADR3 => RS232_Transmitter_Pulse_width(14),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_2_Q_510
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi2 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR4 => RS232_Transmitter_Pulse_width(10),
      ADR1 => RS232_Transmitter_Pulse_width(11),
      ADR0 => RS232_Transmitter_Pulse_width(12),
      ADR2 => RS232_Transmitter_Pulse_width(13),
      ADR3 => RS232_Transmitter_Pulse_width(14),
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi2_511
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => X"0000020000000200"
    )
    port map (
      ADR3 => RS232_Transmitter_Pulse_width(5),
      ADR2 => RS232_Transmitter_Pulse_width(6),
      ADR0 => RS232_Transmitter_Pulse_width(7),
      ADR1 => RS232_Transmitter_Pulse_width(8),
      ADR4 => RS232_Transmitter_Pulse_width(9),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_1_Q_517
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => X"FFFFECEC"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_Transmitter_Pulse_width(6),
      ADR0 => RS232_Transmitter_Pulse_width(7),
      ADR1 => RS232_Transmitter_Pulse_width(8),
      ADR4 => RS232_Transmitter_Pulse_width(9),
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi1_518
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => X"0200000002000000"
    )
    port map (
      ADR4 => RS232_Transmitter_Pulse_width(3),
      ADR3 => RS232_Transmitter_Pulse_width(0),
      ADR0 => RS232_Transmitter_Pulse_width(2),
      ADR1 => RS232_Transmitter_Pulse_width(1),
      ADR2 => RS232_Transmitter_Pulse_width(4),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_0_Q_524
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi : X_LUT5
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => X"F8F8F0F0"
    )
    port map (
      ADR4 => RS232_Transmitter_Pulse_width(3),
      ADR3 => '1',
      ADR0 => RS232_Transmitter_Pulse_width(2),
      ADR1 => RS232_Transmitter_Pulse_width(1),
      ADR2 => RS232_Transmitter_Pulse_width(4),
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi_525
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_Q_536,
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y32"
    )
    port map (
      CI => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_3_Q_8866,
      CYINIT => '0',
      CO(3) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_CO_3_UNCONNECTED,
      CO(2) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_Q_536,
      CO(1) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_DI_3_UNCONNECTED,
      DI(2) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi6_538,
      DI(1) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi5_542,
      DI(0) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi4_549,
      O(3) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_O_3_UNCONNECTED,
      O(2) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_O_2_UNCONNECTED,
      O(1) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_O_1_UNCONNECTED,
      O(0) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_O_0_UNCONNECTED,
      S(3) => NLW_RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_S_3_UNCONNECTED,
      S(2) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_6_Q_537,
      S(1) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_5_Q_541,
      S(0) => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_4_Q_548
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => X"0000333300003333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Pulse_width(30),
      ADR1 => RS232_Transmitter_Pulse_width(31),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_6_Q_537
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi6 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => X"33330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Pulse_width(30),
      ADR1 => RS232_Transmitter_Pulse_width(31),
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi6_538
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => X"0000000100000001"
    )
    port map (
      ADR4 => RS232_Transmitter_Pulse_width(25),
      ADR3 => RS232_Transmitter_Pulse_width(26),
      ADR2 => RS232_Transmitter_Pulse_width(27),
      ADR1 => RS232_Transmitter_Pulse_width(28),
      ADR0 => RS232_Transmitter_Pulse_width(29),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_5_Q_541
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi5 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR4 => RS232_Transmitter_Pulse_width(25),
      ADR3 => RS232_Transmitter_Pulse_width(26),
      ADR2 => RS232_Transmitter_Pulse_width(27),
      ADR1 => RS232_Transmitter_Pulse_width(28),
      ADR0 => RS232_Transmitter_Pulse_width(29),
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi5_542
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => X"0000000100000001"
    )
    port map (
      ADR0 => RS232_Transmitter_Pulse_width(20),
      ADR1 => RS232_Transmitter_Pulse_width(21),
      ADR3 => RS232_Transmitter_Pulse_width(22),
      ADR2 => RS232_Transmitter_Pulse_width(23),
      ADR4 => RS232_Transmitter_Pulse_width(24),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lut_4_Q_548
    );
  RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi4 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => RS232_Transmitter_Pulse_width(20),
      ADR1 => RS232_Transmitter_Pulse_width(21),
      ADR3 => RS232_Transmitter_Pulse_width(22),
      ADR2 => RS232_Transmitter_Pulse_width(23),
      ADR4 => RS232_Transmitter_Pulse_width(24),
      O => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_lutdi4_549
    );
  RS232_Transmitter_Data_count_3 : X_FF
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_3_CLK,
      I => RS232_Transmitter_Mcount_Data_count3,
      O => RS232_Transmitter_Data_count(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(3),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(3)
    );
  RData_Bus_10_70_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_70_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_2_CLK,
      I => RS232_Transmitter_Mcount_Data_count2,
      O => RS232_Transmitter_Data_count(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y18"
    )
    port map (
      CI => '0',
      CYINIT => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      CO(3) => RS232_Transmitter_Mcount_Data_count_cy_3_Q_8884,
      CO(2) => NLW_RS232_Transmitter_Mcount_Data_count_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Data_count_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Data_count_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Data_count3,
      O(2) => RS232_Transmitter_Mcount_Data_count2,
      O(1) => RS232_Transmitter_Mcount_Data_count1,
      O(0) => RS232_Transmitter_Mcount_Data_count,
      S(3) => RS232_Transmitter_Mcount_Data_count_lut(3),
      S(2) => RS232_Transmitter_Mcount_Data_count_lut(2),
      S(1) => RS232_Transmitter_Mcount_Data_count_lut(1),
      S(0) => RS232_Transmitter_Mcount_Data_count_lut(0)
    );
  RS232_Transmitter_Mcount_Data_count_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(2),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(2)
    );
  RData_Bus_10_71_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_71_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_1_CLK,
      I => RS232_Transmitter_Mcount_Data_count1,
      O => RS232_Transmitter_Data_count(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(1),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(1)
    );
  RData_Bus_10_72_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_72_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_0_CLK,
      I => RS232_Transmitter_Mcount_Data_count,
      O => RS232_Transmitter_Data_count(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Data_count(0),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(0)
    );
  RData_Bus_10_73_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_73_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_7 : X_FF
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_7_CLK,
      I => RS232_Transmitter_Mcount_Data_count7,
      O => RS232_Transmitter_Data_count(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(7),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(7)
    );
  RData_Bus_10_66_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_66_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_6 : X_FF
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_6_CLK,
      I => RS232_Transmitter_Mcount_Data_count6,
      O => RS232_Transmitter_Data_count(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y19"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Data_count_cy_3_Q_8884,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Data_count_cy_7_Q_8885,
      CO(2) => NLW_RS232_Transmitter_Mcount_Data_count_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Data_count_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Data_count_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Data_count7,
      O(2) => RS232_Transmitter_Mcount_Data_count6,
      O(1) => RS232_Transmitter_Mcount_Data_count5,
      O(0) => RS232_Transmitter_Mcount_Data_count4,
      S(3) => RS232_Transmitter_Mcount_Data_count_lut(7),
      S(2) => RS232_Transmitter_Mcount_Data_count_lut(6),
      S(1) => RS232_Transmitter_Mcount_Data_count_lut(5),
      S(0) => RS232_Transmitter_Mcount_Data_count_lut(4)
    );
  RS232_Transmitter_Mcount_Data_count_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(6),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(6)
    );
  RData_Bus_10_67_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_67_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_5_CLK,
      I => RS232_Transmitter_Mcount_Data_count5,
      O => RS232_Transmitter_Data_count(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(5),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(5)
    );
  RData_Bus_10_68_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_68_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_4_CLK,
      I => RS232_Transmitter_Mcount_Data_count4,
      O => RS232_Transmitter_Data_count(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => RS232_Transmitter_Data_count(4),
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(4)
    );
  RData_Bus_10_69_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_69_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_11 : X_FF
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_11_CLK,
      I => RS232_Transmitter_Mcount_Data_count11,
      O => RS232_Transmitter_Data_count(11),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(11),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(11)
    );
  RData_Bus_10_62_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_62_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_10 : X_FF
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_10_CLK,
      I => RS232_Transmitter_Mcount_Data_count10,
      O => RS232_Transmitter_Data_count(10),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y20"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Data_count_cy_7_Q_8885,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Data_count_cy_11_Q_8886,
      CO(2) => NLW_RS232_Transmitter_Mcount_Data_count_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Data_count_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Data_count_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Data_count11,
      O(2) => RS232_Transmitter_Mcount_Data_count10,
      O(1) => RS232_Transmitter_Mcount_Data_count9,
      O(0) => RS232_Transmitter_Mcount_Data_count8,
      S(3) => RS232_Transmitter_Mcount_Data_count_lut(11),
      S(2) => RS232_Transmitter_Mcount_Data_count_lut(10),
      S(1) => RS232_Transmitter_Mcount_Data_count_lut(9),
      S(0) => RS232_Transmitter_Mcount_Data_count_lut(8)
    );
  RS232_Transmitter_Mcount_Data_count_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(10),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(10)
    );
  RData_Bus_10_63_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_63_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_9 : X_FF
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_9_CLK,
      I => RS232_Transmitter_Mcount_Data_count9,
      O => RS232_Transmitter_Data_count(9),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(9),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(9)
    );
  RData_Bus_10_64_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_64_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_8 : X_FF
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_8_CLK,
      I => RS232_Transmitter_Mcount_Data_count8,
      O => RS232_Transmitter_Data_count(8),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Data_count(8),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(8)
    );
  RData_Bus_10_65_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_65_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_15 : X_FF
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_15_CLK,
      I => RS232_Transmitter_Mcount_Data_count15,
      O => RS232_Transmitter_Data_count(15),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(15),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(15)
    );
  RData_Bus_10_58_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_58_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_14 : X_FF
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_14_CLK,
      I => RS232_Transmitter_Mcount_Data_count14,
      O => RS232_Transmitter_Data_count(14),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y21"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Data_count_cy_11_Q_8886,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Data_count_cy_15_Q_8887,
      CO(2) => NLW_RS232_Transmitter_Mcount_Data_count_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Data_count_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Data_count_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Data_count15,
      O(2) => RS232_Transmitter_Mcount_Data_count14,
      O(1) => RS232_Transmitter_Mcount_Data_count13,
      O(0) => RS232_Transmitter_Mcount_Data_count12,
      S(3) => RS232_Transmitter_Mcount_Data_count_lut(15),
      S(2) => RS232_Transmitter_Mcount_Data_count_lut(14),
      S(1) => RS232_Transmitter_Mcount_Data_count_lut(13),
      S(0) => RS232_Transmitter_Mcount_Data_count_lut(12)
    );
  RS232_Transmitter_Mcount_Data_count_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => RS232_Transmitter_Data_count(14),
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(14)
    );
  RData_Bus_10_59_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_59_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_13 : X_FF
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_13_CLK,
      I => RS232_Transmitter_Mcount_Data_count13,
      O => RS232_Transmitter_Data_count(13),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(13),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(13)
    );
  RData_Bus_10_60_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_60_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_12 : X_FF
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_12_CLK,
      I => RS232_Transmitter_Mcount_Data_count12,
      O => RS232_Transmitter_Data_count(12),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(12),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(12)
    );
  RData_Bus_10_61_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_61_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_19 : X_FF
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_19_CLK,
      I => RS232_Transmitter_Mcount_Data_count19,
      O => RS232_Transmitter_Data_count(19),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(19),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(19)
    );
  RData_Bus_10_54_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_54_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_18 : X_FF
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_18_CLK,
      I => RS232_Transmitter_Mcount_Data_count18,
      O => RS232_Transmitter_Data_count(18),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y22"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Data_count_cy_15_Q_8887,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Data_count_cy_19_Q_8888,
      CO(2) => NLW_RS232_Transmitter_Mcount_Data_count_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Data_count_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Data_count_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Data_count19,
      O(2) => RS232_Transmitter_Mcount_Data_count18,
      O(1) => RS232_Transmitter_Mcount_Data_count17,
      O(0) => RS232_Transmitter_Mcount_Data_count16,
      S(3) => RS232_Transmitter_Mcount_Data_count_lut(19),
      S(2) => RS232_Transmitter_Mcount_Data_count_lut(18),
      S(1) => RS232_Transmitter_Mcount_Data_count_lut(17),
      S(0) => RS232_Transmitter_Mcount_Data_count_lut(16)
    );
  RS232_Transmitter_Mcount_Data_count_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(18),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(18)
    );
  RData_Bus_10_55_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_55_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_17 : X_FF
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_17_CLK,
      I => RS232_Transmitter_Mcount_Data_count17,
      O => RS232_Transmitter_Data_count(17),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(17),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(17)
    );
  RData_Bus_10_56_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_56_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_16 : X_FF
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_16_CLK,
      I => RS232_Transmitter_Mcount_Data_count16,
      O => RS232_Transmitter_Data_count(16),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Data_count(16),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(16)
    );
  RData_Bus_10_57_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_57_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_23 : X_FF
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_23_CLK,
      I => RS232_Transmitter_Mcount_Data_count23,
      O => RS232_Transmitter_Data_count(23),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(23),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(23)
    );
  RData_Bus_10_50_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_50_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_22 : X_FF
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_22_CLK,
      I => RS232_Transmitter_Mcount_Data_count22,
      O => RS232_Transmitter_Data_count(22),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y23"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Data_count_cy_19_Q_8888,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Data_count_cy_23_Q_8889,
      CO(2) => NLW_RS232_Transmitter_Mcount_Data_count_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Data_count_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Data_count_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Data_count23,
      O(2) => RS232_Transmitter_Mcount_Data_count22,
      O(1) => RS232_Transmitter_Mcount_Data_count21,
      O(0) => RS232_Transmitter_Mcount_Data_count20,
      S(3) => RS232_Transmitter_Mcount_Data_count_lut(23),
      S(2) => RS232_Transmitter_Mcount_Data_count_lut(22),
      S(1) => RS232_Transmitter_Mcount_Data_count_lut(21),
      S(0) => RS232_Transmitter_Mcount_Data_count_lut(20)
    );
  RS232_Transmitter_Mcount_Data_count_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(22),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(22)
    );
  RData_Bus_10_51_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_51_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_21 : X_FF
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_21_CLK,
      I => RS232_Transmitter_Mcount_Data_count21,
      O => RS232_Transmitter_Data_count(21),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(21),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(21)
    );
  RData_Bus_10_52_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_52_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_20 : X_FF
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_20_CLK,
      I => RS232_Transmitter_Mcount_Data_count20,
      O => RS232_Transmitter_Data_count(20),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Data_count(20),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(20)
    );
  RData_Bus_10_53_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_53_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_27 : X_FF
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_27_CLK,
      I => RS232_Transmitter_Mcount_Data_count27,
      O => RS232_Transmitter_Data_count(27),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(27),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(27)
    );
  RData_Bus_10_46_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_46_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_26 : X_FF
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_26_CLK,
      I => RS232_Transmitter_Mcount_Data_count26,
      O => RS232_Transmitter_Data_count(26),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y24"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Data_count_cy_23_Q_8889,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Data_count_cy_27_Q_8890,
      CO(2) => NLW_RS232_Transmitter_Mcount_Data_count_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Data_count_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Data_count_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Data_count27,
      O(2) => RS232_Transmitter_Mcount_Data_count26,
      O(1) => RS232_Transmitter_Mcount_Data_count25,
      O(0) => RS232_Transmitter_Mcount_Data_count24,
      S(3) => RS232_Transmitter_Mcount_Data_count_lut(27),
      S(2) => RS232_Transmitter_Mcount_Data_count_lut(26),
      S(1) => RS232_Transmitter_Mcount_Data_count_lut(25),
      S(0) => RS232_Transmitter_Mcount_Data_count_lut(24)
    );
  RS232_Transmitter_Mcount_Data_count_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(26),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(26)
    );
  RData_Bus_10_47_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_47_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_25 : X_FF
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_25_CLK,
      I => RS232_Transmitter_Mcount_Data_count25,
      O => RS232_Transmitter_Data_count(25),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(25),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(25)
    );
  RData_Bus_10_48_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_48_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_24 : X_FF
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_24_CLK,
      I => RS232_Transmitter_Mcount_Data_count24,
      O => RS232_Transmitter_Data_count(24),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Data_count(24),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(24)
    );
  RData_Bus_10_49_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_49_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_31 : X_FF
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_31_CLK,
      I => RS232_Transmitter_Mcount_Data_count31,
      O => RS232_Transmitter_Data_count(31),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_Transmitter_Data_count(31),
      ADR3 => '1',
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      O => RS232_Transmitter_Mcount_Data_count_lut(31)
    );
  RS232_Transmitter_Data_count_30 : X_FF
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_30_CLK,
      I => RS232_Transmitter_Mcount_Data_count30,
      O => RS232_Transmitter_Data_count(30),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_xor_31_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X26Y25"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Data_count_cy_27_Q_8890,
      CYINIT => '0',
      CO(3) => NLW_RS232_Transmitter_Mcount_Data_count_xor_31_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_Transmitter_Mcount_Data_count_xor_31_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Data_count_xor_31_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Data_count_xor_31_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_Transmitter_Mcount_Data_count_xor_31_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Data_count31,
      O(2) => RS232_Transmitter_Mcount_Data_count30,
      O(1) => RS232_Transmitter_Mcount_Data_count29,
      O(0) => RS232_Transmitter_Mcount_Data_count28,
      S(3) => RS232_Transmitter_Mcount_Data_count_lut(31),
      S(2) => RS232_Transmitter_Mcount_Data_count_lut(30),
      S(1) => RS232_Transmitter_Mcount_Data_count_lut(29),
      S(0) => RS232_Transmitter_Mcount_Data_count_lut(28)
    );
  RS232_Transmitter_Mcount_Data_count_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(30),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(30)
    );
  RData_Bus_10_43_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_43_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_29 : X_FF
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_29_CLK,
      I => RS232_Transmitter_Mcount_Data_count29,
      O => RS232_Transmitter_Data_count(29),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Data_count(29),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(29)
    );
  RData_Bus_10_44_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_44_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Data_count_28 : X_FF
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => '0'
    )
    port map (
      CE => RS232_Transmitter_n0077_inv_0,
      CLK => NlwBufferSignal_RS232_Transmitter_Data_count_28_CLK,
      I => RS232_Transmitter_Mcount_Data_count28,
      O => RS232_Transmitter_Data_count(28),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Data_count_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Data_count(28),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Data_count_lut(28)
    );
  RData_Bus_10_45_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_45_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_3_CLK,
      I => RS232_Receiver_Mcount_Data_count3,
      O => RS232_Receiver_Data_count(3),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(3),
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(3)
    );
  RData_Bus_10_134_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_134_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_2_CLK,
      I => RS232_Receiver_Mcount_Data_count2,
      O => RS232_Receiver_Data_count(2),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y31"
    )
    port map (
      CI => '0',
      CYINIT => RS232_Receiver_e_actual_FSM_FFd1_8717,
      CO(3) => RS232_Receiver_Mcount_Data_count_cy_3_Q_8891,
      CO(2) => NLW_RS232_Receiver_Mcount_Data_count_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_Data_count_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_Data_count_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Mcount_Data_count3,
      O(2) => RS232_Receiver_Mcount_Data_count2,
      O(1) => RS232_Receiver_Mcount_Data_count1,
      O(0) => RS232_Receiver_Mcount_Data_count,
      S(3) => RS232_Receiver_Mcount_Data_count_lut(3),
      S(2) => RS232_Receiver_Mcount_Data_count_lut(2),
      S(1) => RS232_Receiver_Mcount_Data_count_lut(1),
      S(0) => RS232_Receiver_Mcount_Data_count_lut(0)
    );
  RS232_Receiver_Mcount_Data_count_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(2),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(2)
    );
  RData_Bus_10_135_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_135_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_1_CLK,
      I => RS232_Receiver_Mcount_Data_count1,
      O => RS232_Receiver_Data_count(1),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => RS232_Receiver_Data_count(1),
      ADR4 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(1)
    );
  RData_Bus_10_136_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_136_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_0_CLK,
      I => RS232_Receiver_Mcount_Data_count,
      O => RS232_Receiver_Data_count(0),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_Receiver_Data_count(0),
      ADR4 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(0)
    );
  RData_Bus_10_137_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_137_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_7_CLK,
      I => RS232_Receiver_Mcount_Data_count7,
      O => RS232_Receiver_Data_count(7),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(7),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(7)
    );
  RData_Bus_10_130_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_130_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_6_CLK,
      I => RS232_Receiver_Mcount_Data_count6,
      O => RS232_Receiver_Data_count(6),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y32"
    )
    port map (
      CI => RS232_Receiver_Mcount_Data_count_cy_3_Q_8891,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_Data_count_cy_7_Q_8892,
      CO(2) => NLW_RS232_Receiver_Mcount_Data_count_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_Data_count_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_Data_count_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Mcount_Data_count7,
      O(2) => RS232_Receiver_Mcount_Data_count6,
      O(1) => RS232_Receiver_Mcount_Data_count5,
      O(0) => RS232_Receiver_Mcount_Data_count4,
      S(3) => RS232_Receiver_Mcount_Data_count_lut(7),
      S(2) => RS232_Receiver_Mcount_Data_count_lut(6),
      S(1) => RS232_Receiver_Mcount_Data_count_lut(5),
      S(0) => RS232_Receiver_Mcount_Data_count_lut(4)
    );
  RS232_Receiver_Mcount_Data_count_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(6),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(6)
    );
  RData_Bus_10_131_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_131_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_5_CLK,
      I => RS232_Receiver_Mcount_Data_count5,
      O => RS232_Receiver_Data_count(5),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(5),
      ADR0 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(5)
    );
  RData_Bus_10_132_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_132_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_4_CLK,
      I => RS232_Receiver_Mcount_Data_count4,
      O => RS232_Receiver_Data_count(4),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(4),
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(4)
    );
  RData_Bus_10_133_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_133_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_11 : X_FF
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_11_CLK,
      I => RS232_Receiver_Mcount_Data_count11,
      O => RS232_Receiver_Data_count(11),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(11),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(11)
    );
  RData_Bus_10_126_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_126_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_10 : X_FF
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_10_CLK,
      I => RS232_Receiver_Mcount_Data_count10,
      O => RS232_Receiver_Data_count(10),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y33"
    )
    port map (
      CI => RS232_Receiver_Mcount_Data_count_cy_7_Q_8892,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_Data_count_cy_11_Q_8893,
      CO(2) => NLW_RS232_Receiver_Mcount_Data_count_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_Data_count_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_Data_count_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Mcount_Data_count11,
      O(2) => RS232_Receiver_Mcount_Data_count10,
      O(1) => RS232_Receiver_Mcount_Data_count9,
      O(0) => RS232_Receiver_Mcount_Data_count8,
      S(3) => RS232_Receiver_Mcount_Data_count_lut(11),
      S(2) => RS232_Receiver_Mcount_Data_count_lut(10),
      S(1) => RS232_Receiver_Mcount_Data_count_lut(9),
      S(0) => RS232_Receiver_Mcount_Data_count_lut(8)
    );
  RS232_Receiver_Mcount_Data_count_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(10),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(10)
    );
  RData_Bus_10_127_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_127_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_9 : X_FF
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_9_CLK,
      I => RS232_Receiver_Mcount_Data_count9,
      O => RS232_Receiver_Data_count(9),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(9),
      ADR0 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(9)
    );
  RData_Bus_10_128_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_128_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_8 : X_FF
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_8_CLK,
      I => RS232_Receiver_Mcount_Data_count8,
      O => RS232_Receiver_Data_count(8),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(8),
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(8)
    );
  RData_Bus_10_129_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_129_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_15 : X_FF
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_15_CLK,
      I => RS232_Receiver_Mcount_Data_count15,
      O => RS232_Receiver_Data_count(15),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(15),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(15)
    );
  RData_Bus_10_122_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_122_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_14 : X_FF
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_14_CLK,
      I => RS232_Receiver_Mcount_Data_count14,
      O => RS232_Receiver_Data_count(14),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y34"
    )
    port map (
      CI => RS232_Receiver_Mcount_Data_count_cy_11_Q_8893,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_Data_count_cy_15_Q_8894,
      CO(2) => NLW_RS232_Receiver_Mcount_Data_count_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_Data_count_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_Data_count_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Mcount_Data_count15,
      O(2) => RS232_Receiver_Mcount_Data_count14,
      O(1) => RS232_Receiver_Mcount_Data_count13,
      O(0) => RS232_Receiver_Mcount_Data_count12,
      S(3) => RS232_Receiver_Mcount_Data_count_lut(15),
      S(2) => RS232_Receiver_Mcount_Data_count_lut(14),
      S(1) => RS232_Receiver_Mcount_Data_count_lut(13),
      S(0) => RS232_Receiver_Mcount_Data_count_lut(12)
    );
  RS232_Receiver_Mcount_Data_count_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(14),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(14)
    );
  RData_Bus_10_123_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_123_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_13 : X_FF
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_13_CLK,
      I => RS232_Receiver_Mcount_Data_count13,
      O => RS232_Receiver_Data_count(13),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(13),
      ADR0 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(13)
    );
  RData_Bus_10_124_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_124_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_12 : X_FF
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_12_CLK,
      I => RS232_Receiver_Mcount_Data_count12,
      O => RS232_Receiver_Data_count(12),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(12),
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(12)
    );
  RData_Bus_10_125_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_125_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_19 : X_FF
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_19_CLK,
      I => RS232_Receiver_Mcount_Data_count19,
      O => RS232_Receiver_Data_count(19),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(19),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(19)
    );
  RData_Bus_10_118_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_118_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_18 : X_FF
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_18_CLK,
      I => RS232_Receiver_Mcount_Data_count18,
      O => RS232_Receiver_Data_count(18),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y35"
    )
    port map (
      CI => RS232_Receiver_Mcount_Data_count_cy_15_Q_8894,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_Data_count_cy_19_Q_8895,
      CO(2) => NLW_RS232_Receiver_Mcount_Data_count_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_Data_count_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_Data_count_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Mcount_Data_count19,
      O(2) => RS232_Receiver_Mcount_Data_count18,
      O(1) => RS232_Receiver_Mcount_Data_count17,
      O(0) => RS232_Receiver_Mcount_Data_count16,
      S(3) => RS232_Receiver_Mcount_Data_count_lut(19),
      S(2) => RS232_Receiver_Mcount_Data_count_lut(18),
      S(1) => RS232_Receiver_Mcount_Data_count_lut(17),
      S(0) => RS232_Receiver_Mcount_Data_count_lut(16)
    );
  RS232_Receiver_Mcount_Data_count_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(18),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(18)
    );
  RData_Bus_10_119_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_119_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_17 : X_FF
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_17_CLK,
      I => RS232_Receiver_Mcount_Data_count17,
      O => RS232_Receiver_Data_count(17),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(17),
      ADR0 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(17)
    );
  RData_Bus_10_120_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_120_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_16 : X_FF
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_16_CLK,
      I => RS232_Receiver_Mcount_Data_count16,
      O => RS232_Receiver_Data_count(16),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(16),
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(16)
    );
  RData_Bus_10_121_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_121_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_23 : X_FF
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_23_CLK,
      I => RS232_Receiver_Mcount_Data_count23,
      O => RS232_Receiver_Data_count(23),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(23),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(23)
    );
  RData_Bus_10_114_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_114_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_22 : X_FF
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_22_CLK,
      I => RS232_Receiver_Mcount_Data_count22,
      O => RS232_Receiver_Data_count(22),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y36"
    )
    port map (
      CI => RS232_Receiver_Mcount_Data_count_cy_19_Q_8895,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_Data_count_cy_23_Q_8896,
      CO(2) => NLW_RS232_Receiver_Mcount_Data_count_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_Data_count_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_Data_count_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Mcount_Data_count23,
      O(2) => RS232_Receiver_Mcount_Data_count22,
      O(1) => RS232_Receiver_Mcount_Data_count21,
      O(0) => RS232_Receiver_Mcount_Data_count20,
      S(3) => RS232_Receiver_Mcount_Data_count_lut(23),
      S(2) => RS232_Receiver_Mcount_Data_count_lut(22),
      S(1) => RS232_Receiver_Mcount_Data_count_lut(21),
      S(0) => RS232_Receiver_Mcount_Data_count_lut(20)
    );
  RS232_Receiver_Mcount_Data_count_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(22),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(22)
    );
  RData_Bus_10_115_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_115_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_21 : X_FF
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_21_CLK,
      I => RS232_Receiver_Mcount_Data_count21,
      O => RS232_Receiver_Data_count(21),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(21),
      ADR0 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(21)
    );
  RData_Bus_10_116_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_116_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_20 : X_FF
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_20_CLK,
      I => RS232_Receiver_Mcount_Data_count20,
      O => RS232_Receiver_Data_count(20),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(20),
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(20)
    );
  RData_Bus_10_117_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_117_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_27 : X_FF
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_27_CLK,
      I => RS232_Receiver_Mcount_Data_count27,
      O => RS232_Receiver_Data_count(27),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(27),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(27)
    );
  RData_Bus_10_110_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_110_D5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_26 : X_FF
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_26_CLK,
      I => RS232_Receiver_Mcount_Data_count26,
      O => RS232_Receiver_Data_count(26),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y37"
    )
    port map (
      CI => RS232_Receiver_Mcount_Data_count_cy_23_Q_8896,
      CYINIT => '0',
      CO(3) => RS232_Receiver_Mcount_Data_count_cy_27_Q_8897,
      CO(2) => NLW_RS232_Receiver_Mcount_Data_count_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_Data_count_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_Data_count_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Mcount_Data_count27,
      O(2) => RS232_Receiver_Mcount_Data_count26,
      O(1) => RS232_Receiver_Mcount_Data_count25,
      O(0) => RS232_Receiver_Mcount_Data_count24,
      S(3) => RS232_Receiver_Mcount_Data_count_lut(27),
      S(2) => RS232_Receiver_Mcount_Data_count_lut(26),
      S(1) => RS232_Receiver_Mcount_Data_count_lut(25),
      S(0) => RS232_Receiver_Mcount_Data_count_lut(24)
    );
  RS232_Receiver_Mcount_Data_count_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(26),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(26)
    );
  RData_Bus_10_111_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_111_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_25 : X_FF
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_25_CLK,
      I => RS232_Receiver_Mcount_Data_count25,
      O => RS232_Receiver_Data_count(25),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(25),
      ADR0 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(25)
    );
  RData_Bus_10_112_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_112_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_24 : X_FF
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_24_CLK,
      I => RS232_Receiver_Mcount_Data_count24,
      O => RS232_Receiver_Data_count(24),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(24),
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(24)
    );
  RData_Bus_10_113_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_113_A5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_31 : X_FF
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_31_CLK,
      I => RS232_Receiver_Mcount_Data_count31,
      O => RS232_Receiver_Data_count(31),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_Receiver_Data_count(31),
      ADR4 => '1',
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      O => RS232_Receiver_Mcount_Data_count_lut(31)
    );
  RS232_Receiver_Data_count_30 : X_FF
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_30_CLK,
      I => RS232_Receiver_Mcount_Data_count30,
      O => RS232_Receiver_Data_count(30),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_xor_31_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y38"
    )
    port map (
      CI => RS232_Receiver_Mcount_Data_count_cy_27_Q_8897,
      CYINIT => '0',
      CO(3) => NLW_RS232_Receiver_Mcount_Data_count_xor_31_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_Receiver_Mcount_Data_count_xor_31_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcount_Data_count_xor_31_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcount_Data_count_xor_31_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_Receiver_Mcount_Data_count_xor_31_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Receiver_Mcount_Data_count31,
      O(2) => RS232_Receiver_Mcount_Data_count30,
      O(1) => RS232_Receiver_Mcount_Data_count29,
      O(0) => RS232_Receiver_Mcount_Data_count28,
      S(3) => RS232_Receiver_Mcount_Data_count_lut(31),
      S(2) => RS232_Receiver_Mcount_Data_count_lut(30),
      S(1) => RS232_Receiver_Mcount_Data_count_lut(29),
      S(0) => RS232_Receiver_Mcount_Data_count_lut(28)
    );
  RS232_Receiver_Mcount_Data_count_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(30),
      ADR3 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(30)
    );
  RData_Bus_10_107_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_107_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_29 : X_FF
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_29_CLK,
      I => RS232_Receiver_Mcount_Data_count29,
      O => RS232_Receiver_Data_count(29),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(29),
      ADR0 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(29)
    );
  RData_Bus_10_108_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_108_B5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Data_count_28 : X_FF
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => '0'
    )
    port map (
      CE => RS232_Receiver_n0078_inv_0,
      CLK => NlwBufferSignal_RS232_Receiver_Data_count_28_CLK,
      I => RS232_Receiver_Mcount_Data_count28,
      O => RS232_Receiver_Data_count(28),
      RST => GND,
      SET => GND
    );
  RS232_Receiver_Mcount_Data_count_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_Receiver_Data_count(28),
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => '1',
      O => RS232_Receiver_Mcount_Data_count_lut(28)
    );
  RData_Bus_10_109_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_109_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_3_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width3,
      O => RS232_Transmitter_Pulse_width(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => X"3300220033002200"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR3 => RS232_Transmitter_Pulse_width(3),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(3)
    );
  RData_Bus_10_39_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_39_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_2_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width2,
      O => RS232_Transmitter_Pulse_width(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y28"
    )
    port map (
      CI => '0',
      CYINIT => RS232_Transmitter_Cuenta,
      CO(3) => RS232_Transmitter_Mcount_Pulse_width_cy_3_Q_8898,
      CO(2) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Pulse_width3,
      O(2) => RS232_Transmitter_Mcount_Pulse_width2,
      O(1) => RS232_Transmitter_Mcount_Pulse_width1,
      O(0) => RS232_Transmitter_Mcount_Pulse_width,
      S(3) => RS232_Transmitter_Mcount_Pulse_width_lut(3),
      S(2) => RS232_Transmitter_Mcount_Pulse_width_lut(2),
      S(1) => RS232_Transmitter_Mcount_Pulse_width_lut(1),
      S(0) => RS232_Transmitter_Mcount_Pulse_width_lut(0)
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => X"00FA000000FA0000"
    )
    port map (
      ADR1 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(2),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(2)
    );
  RData_Bus_10_40_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_40_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_1_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width1,
      O => RS232_Transmitter_Pulse_width(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => X"5544000055440000"
    )
    port map (
      ADR2 => '1',
      ADR0 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(1),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(1)
    );
  RData_Bus_10_41_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_41_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_0_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width,
      O => RS232_Transmitter_Pulse_width(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => X"0C0C08080C0C0808"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR1 => RS232_Transmitter_Pulse_width(0),
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(0)
    );
  RData_Bus_10_42_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_42_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_7 : X_FF
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_7_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width7,
      O => RS232_Transmitter_Pulse_width(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => X"3322000033220000"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(7),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(7)
    );
  RData_Bus_10_35_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_35_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_6 : X_FF
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_6_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width6,
      O => RS232_Transmitter_Pulse_width(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y29"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Pulse_width_cy_3_Q_8898,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Pulse_width_cy_7_Q_8899,
      CO(2) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Pulse_width7,
      O(2) => RS232_Transmitter_Mcount_Pulse_width6,
      O(1) => RS232_Transmitter_Mcount_Pulse_width5,
      O(0) => RS232_Transmitter_Mcount_Pulse_width4,
      S(3) => RS232_Transmitter_Mcount_Pulse_width_lut(7),
      S(2) => RS232_Transmitter_Mcount_Pulse_width_lut(6),
      S(1) => RS232_Transmitter_Mcount_Pulse_width_lut(5),
      S(0) => RS232_Transmitter_Mcount_Pulse_width_lut(4)
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => X"3330000033300000"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(6),
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(6)
    );
  RData_Bus_10_36_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_36_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_5 : X_FF
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_5_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width5,
      O => RS232_Transmitter_Pulse_width(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => X"0F0C00000F0C0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(5),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(5)
    );
  RData_Bus_10_37_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_37_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_4_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width4,
      O => RS232_Transmitter_Pulse_width(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => X"00EE000000EE0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(4),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(4)
    );
  RData_Bus_10_38_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_38_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_11 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_11_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width11,
      O => RS232_Transmitter_Pulse_width(11),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => X"0000EE000000EE00"
    )
    port map (
      ADR2 => '1',
      ADR4 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR3 => RS232_Transmitter_Pulse_width(11),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(11)
    );
  RData_Bus_10_31_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_31_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_10 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_10_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width10,
      O => RS232_Transmitter_Pulse_width(10),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y30"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Pulse_width_cy_7_Q_8899,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Pulse_width_cy_11_Q_8900,
      CO(2) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Pulse_width11,
      O(2) => RS232_Transmitter_Mcount_Pulse_width10,
      O(1) => RS232_Transmitter_Mcount_Pulse_width9,
      O(0) => RS232_Transmitter_Mcount_Pulse_width8,
      S(3) => RS232_Transmitter_Mcount_Pulse_width_lut(11),
      S(2) => RS232_Transmitter_Mcount_Pulse_width_lut(10),
      S(1) => RS232_Transmitter_Mcount_Pulse_width_lut(9),
      S(0) => RS232_Transmitter_Mcount_Pulse_width_lut(8)
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => X"00FC000000FC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(10),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(10)
    );
  RData_Bus_10_32_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_32_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_9 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_9_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width9,
      O => RS232_Transmitter_Pulse_width(9),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => X"00EE000000EE0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(9),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(9)
    );
  RData_Bus_10_33_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_33_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_8 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_8_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width8,
      O => RS232_Transmitter_Pulse_width(8),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => X"5544000055440000"
    )
    port map (
      ADR2 => '1',
      ADR0 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(8),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(8)
    );
  RData_Bus_10_34_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_34_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_15 : X_FF
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_15_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width15,
      O => RS232_Transmitter_Pulse_width(15),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => X"00EE000000EE0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(15),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(15)
    );
  RData_Bus_10_27_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_27_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_14 : X_FF
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_14_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width14,
      O => RS232_Transmitter_Pulse_width(14),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y31"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Pulse_width_cy_11_Q_8900,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Pulse_width_cy_15_Q_8901,
      CO(2) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Pulse_width15,
      O(2) => RS232_Transmitter_Mcount_Pulse_width14,
      O(1) => RS232_Transmitter_Mcount_Pulse_width13,
      O(0) => RS232_Transmitter_Mcount_Pulse_width12,
      S(3) => RS232_Transmitter_Mcount_Pulse_width_lut(15),
      S(2) => RS232_Transmitter_Mcount_Pulse_width_lut(14),
      S(1) => RS232_Transmitter_Mcount_Pulse_width_lut(13),
      S(0) => RS232_Transmitter_Mcount_Pulse_width_lut(12)
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => X"0F0C00000F0C0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(14),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(14)
    );
  RData_Bus_10_28_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_28_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_13 : X_FF
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_13_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width13,
      O => RS232_Transmitter_Pulse_width(13),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => X"3330000033300000"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(13),
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(13)
    );
  RData_Bus_10_29_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_29_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_12 : X_FF
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_12_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width12,
      O => RS232_Transmitter_Pulse_width(12),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => X"3300220033002200"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR3 => RS232_Transmitter_Pulse_width(12),
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(12)
    );
  RData_Bus_10_30_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_30_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_19 : X_FF
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_19_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width19,
      O => RS232_Transmitter_Pulse_width(19),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => X"00EE000000EE0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(19),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(19)
    );
  RData_Bus_10_23_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_23_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_18 : X_FF
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_18_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width18,
      O => RS232_Transmitter_Pulse_width(18),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y32"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Pulse_width_cy_15_Q_8901,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Pulse_width_cy_19_Q_8902,
      CO(2) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Pulse_width19,
      O(2) => RS232_Transmitter_Mcount_Pulse_width18,
      O(1) => RS232_Transmitter_Mcount_Pulse_width17,
      O(0) => RS232_Transmitter_Mcount_Pulse_width16,
      S(3) => RS232_Transmitter_Mcount_Pulse_width_lut(19),
      S(2) => RS232_Transmitter_Mcount_Pulse_width_lut(18),
      S(1) => RS232_Transmitter_Mcount_Pulse_width_lut(17),
      S(0) => RS232_Transmitter_Mcount_Pulse_width_lut(16)
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => X"3322000033220000"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(18),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(18)
    );
  RData_Bus_10_24_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_24_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_17 : X_FF
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_17_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width17,
      O => RS232_Transmitter_Pulse_width(17),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => X"0F0C00000F0C0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(17),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(17)
    );
  RData_Bus_10_25_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_25_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_16 : X_FF
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_16_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width16,
      O => RS232_Transmitter_Pulse_width(16),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => X"3300220033002200"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR3 => RS232_Transmitter_Pulse_width(16),
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(16)
    );
  RData_Bus_10_26_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_26_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_23 : X_FF
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_23_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width23,
      O => RS232_Transmitter_Pulse_width(23),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => X"00EE000000EE0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(23),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(23)
    );
  RData_Bus_10_19_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_19_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_22 : X_FF
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_22_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width22,
      O => RS232_Transmitter_Pulse_width(22),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y33"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Pulse_width_cy_19_Q_8902,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Pulse_width_cy_23_Q_8903,
      CO(2) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Pulse_width23,
      O(2) => RS232_Transmitter_Mcount_Pulse_width22,
      O(1) => RS232_Transmitter_Mcount_Pulse_width21,
      O(0) => RS232_Transmitter_Mcount_Pulse_width20,
      S(3) => RS232_Transmitter_Mcount_Pulse_width_lut(23),
      S(2) => RS232_Transmitter_Mcount_Pulse_width_lut(22),
      S(1) => RS232_Transmitter_Mcount_Pulse_width_lut(21),
      S(0) => RS232_Transmitter_Mcount_Pulse_width_lut(20)
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => X"00FA000000FA0000"
    )
    port map (
      ADR1 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(22),
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(22)
    );
  RData_Bus_10_20_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_20_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_21 : X_FF
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_21_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width21,
      O => RS232_Transmitter_Pulse_width(21),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => X"5544000055440000"
    )
    port map (
      ADR2 => '1',
      ADR0 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(21),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(21)
    );
  RData_Bus_10_21_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_21_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_20 : X_FF
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_20_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width20,
      O => RS232_Transmitter_Pulse_width(20),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => X"3300220033002200"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR3 => RS232_Transmitter_Pulse_width(20),
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(20)
    );
  RData_Bus_10_22_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_22_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_27 : X_FF
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_27_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width27,
      O => RS232_Transmitter_Pulse_width(27),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => X"00EE000000EE0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(27),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(27)
    );
  RData_Bus_10_15_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_15_D5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_26 : X_FF
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_26_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width26,
      O => RS232_Transmitter_Pulse_width(26),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y34"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Pulse_width_cy_23_Q_8903,
      CYINIT => '0',
      CO(3) => RS232_Transmitter_Mcount_Pulse_width_cy_27_Q_8904,
      CO(2) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Pulse_width_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Pulse_width27,
      O(2) => RS232_Transmitter_Mcount_Pulse_width26,
      O(1) => RS232_Transmitter_Mcount_Pulse_width25,
      O(0) => RS232_Transmitter_Mcount_Pulse_width24,
      S(3) => RS232_Transmitter_Mcount_Pulse_width_lut(27),
      S(2) => RS232_Transmitter_Mcount_Pulse_width_lut(26),
      S(1) => RS232_Transmitter_Mcount_Pulse_width_lut(25),
      S(0) => RS232_Transmitter_Mcount_Pulse_width_lut(24)
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => X"00FA000000FA0000"
    )
    port map (
      ADR1 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(26),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(26)
    );
  RData_Bus_10_16_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_16_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_25 : X_FF
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_25_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width25,
      O => RS232_Transmitter_Pulse_width(25),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => X"0F0C00000F0C0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(25),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(25)
    );
  RData_Bus_10_17_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_17_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_24 : X_FF
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_24_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width24,
      O => RS232_Transmitter_Pulse_width(24),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => X"3300220033002200"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR3 => RS232_Transmitter_Pulse_width(24),
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(24)
    );
  RData_Bus_10_18_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_18_A5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_31 : X_FF
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_31_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width31,
      O => RS232_Transmitter_Pulse_width(31),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => X"00FF00CC00000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR5 => RS232_Transmitter_Pulse_width(31),
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      O => RS232_Transmitter_Mcount_Pulse_width_lut(31)
    );
  RS232_Transmitter_Pulse_width_30 : X_FF
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_30_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width30,
      O => RS232_Transmitter_Pulse_width(30),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_xor_31_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y35"
    )
    port map (
      CI => RS232_Transmitter_Mcount_Pulse_width_cy_27_Q_8904,
      CYINIT => '0',
      CO(3) => NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_Transmitter_Mcount_Pulse_width_xor_31_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_Transmitter_Mcount_Pulse_width31,
      O(2) => RS232_Transmitter_Mcount_Pulse_width30,
      O(1) => RS232_Transmitter_Mcount_Pulse_width29,
      O(0) => RS232_Transmitter_Mcount_Pulse_width28,
      S(3) => RS232_Transmitter_Mcount_Pulse_width_lut(31),
      S(2) => RS232_Transmitter_Mcount_Pulse_width_lut(30),
      S(1) => RS232_Transmitter_Mcount_Pulse_width_lut(29),
      S(0) => RS232_Transmitter_Mcount_Pulse_width_lut(28)
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => X"00FC000000FC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(30),
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(30)
    );
  RData_Bus_10_12_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_12_C5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_29 : X_FF
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_29_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width29,
      O => RS232_Transmitter_Pulse_width(29),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => X"3330000033300000"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(29),
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(29)
    );
  RData_Bus_10_13_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_13_B5LUT_O_UNCONNECTED
    );
  RS232_Transmitter_Pulse_width_28 : X_FF
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_Pulse_width_28_CLK,
      I => RS232_Transmitter_Mcount_Pulse_width28,
      O => RS232_Transmitter_Pulse_width(28),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcount_Pulse_width_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => X"3322000033220000"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR4 => RS232_Transmitter_Pulse_width(28),
      ADR3 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => '1',
      O => RS232_Transmitter_Mcount_Pulse_width_lut(28)
    );
  RData_Bus_10_14_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_14_A5LUT_O_UNCONNECTED
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_3_Q,
      O => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_3_0
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_2_Q,
      O => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_2_0
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_Q,
      O => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_Q,
      O => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => IntALU_Index(3),
      ADR1 => IntCPU_TMP_reg(3),
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_3_Q_1394
    );
  ProtoComp122_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y13"
    )
    port map (
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_ProtoComp122_CYINITGND_0
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y13"
    )
    port map (
      CI => '0',
      CYINIT => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_ProtoComp122_CYINITGND_0,
      CO(3) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_Q_8908,
      CO(2) => NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_0_Q,
      O(3) => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_3_Q,
      O(2) => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_2_Q,
      O(1) => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_Q,
      O(0) => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_Q,
      S(3) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_3_Q_1394,
      S(2) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_2_Q_1400,
      S(1) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_1_Q_1396,
      S(0) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_0_Q_1390
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => IntALU_Index(2),
      ADR4 => IntCPU_TMP_reg(2),
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_2_Q_1400
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => IntALU_Index(1),
      ADR2 => IntCPU_TMP_reg(1),
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_1_Q_1396
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => IntALU_Index(0),
      ADR4 => IntCPU_TMP_reg(0),
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_0_Q_1390
    );
  IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_Q,
      O => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_0
    );
  IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_6_Q,
      O => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_6_0
    );
  IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_5_Q,
      O => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_5_0
    );
  IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_4_Q,
      O => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_4_0
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => IntALU_Index(7),
      ADR1 => IntCPU_TMP_reg(7),
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_7_Q_1411
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y14"
    )
    port map (
      CI => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_Q_8908,
      CYINIT => '0',
      CO(3) => NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_0_Q,
      O(3) => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_Q,
      O(2) => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_6_Q,
      O(1) => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_5_Q,
      O(0) => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_4_Q,
      S(3) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_7_Q_1411,
      S(2) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_6_Q_1420,
      S(1) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_5_Q_1424,
      S(0) => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_4_Q_1428
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => IntALU_Index(6),
      ADR4 => IntCPU_TMP_reg(6),
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_6_Q_1420
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => IntALU_Index(5),
      ADR5 => IntCPU_TMP_reg(5),
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_5_Q_1424
    );
  IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => IntALU_Index(4),
      ADR2 => IntCPU_TMP_reg(4),
      O => IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_lut_4_Q_1428
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_GND_8_o_GND_8_o_sub_5_OUT(3),
      O => IntALU_GND_8_o_GND_8_o_sub_5_OUT_3_0
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_GND_8_o_GND_8_o_sub_5_OUT(2),
      O => IntALU_GND_8_o_GND_8_o_sub_5_OUT_2_0
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_GND_8_o_GND_8_o_sub_5_OUT(1),
      O => IntALU_GND_8_o_GND_8_o_sub_5_OUT_1_0
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_GND_8_o_GND_8_o_sub_5_OUT(0),
      O => IntALU_GND_8_o_GND_8_o_sub_5_OUT_0_0
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"F0F0F0F00F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => IntALU_A(3),
      ADR2 => IntALU_B(3),
      O => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_3_Q_1432
    );
  ProtoComp141_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X0Y13"
    )
    port map (
      O => ProtoComp141_CYINITVCC_1
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y13"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp141_CYINITVCC_1,
      CO(3) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_Q_8917,
      CO(2) => NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_0_Q,
      O(3) => IntALU_GND_8_o_GND_8_o_sub_5_OUT(3),
      O(2) => IntALU_GND_8_o_GND_8_o_sub_5_OUT(2),
      O(1) => IntALU_GND_8_o_GND_8_o_sub_5_OUT(1),
      O(0) => IntALU_GND_8_o_GND_8_o_sub_5_OUT(0),
      S(3) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_3_Q_1432,
      S(2) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_2_Q_1442,
      S(1) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_1_Q_1446,
      S(0) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_0_Q_1450
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"F00FF00FF00FF00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => IntALU_A(2),
      ADR3 => IntALU_B(2),
      O => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_2_Q_1442
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => IntALU_A(1),
      ADR1 => IntALU_B(1),
      O => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_1_Q_1446
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"A5A5A5A5A5A5A5A5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => IntALU_A(0),
      ADR2 => IntALU_B(0),
      O => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_0_Q_1450
    );
  IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_GND_8_o_GND_8_o_sub_5_OUT(7),
      O => IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_0
    );
  IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_GND_8_o_GND_8_o_sub_5_OUT(6),
      O => IntALU_GND_8_o_GND_8_o_sub_5_OUT_6_0
    );
  IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_GND_8_o_GND_8_o_sub_5_OUT(5),
      O => IntALU_GND_8_o_GND_8_o_sub_5_OUT_5_0
    );
  IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_GND_8_o_GND_8_o_sub_5_OUT(4),
      O => IntALU_GND_8_o_GND_8_o_sub_5_OUT_4_0
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"F00FF00FF00FF00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => IntALU_A(7),
      ADR2 => IntALU_B(7),
      O => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_7_Q_1453
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y14"
    )
    port map (
      CI => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_Q_8917,
      CYINIT => '0',
      CO(3) => NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_0_Q,
      O(3) => IntALU_GND_8_o_GND_8_o_sub_5_OUT(7),
      O(2) => IntALU_GND_8_o_GND_8_o_sub_5_OUT(6),
      O(1) => IntALU_GND_8_o_GND_8_o_sub_5_OUT(5),
      O(0) => IntALU_GND_8_o_GND_8_o_sub_5_OUT(4),
      S(3) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_7_Q_1453,
      S(2) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_6_Q_1462,
      S(1) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_5_Q,
      S(0) => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_4_Q_1470
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => IntALU_A(6),
      ADR4 => IntALU_B(6),
      O => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_6_Q_1462
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"F0F0F0F00F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => IntALU_A(5),
      ADR2 => IntALU_B(5),
      O => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_5_Q
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"9999999999999999"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => IntALU_A(4),
      ADR0 => IntALU_B(4),
      O => IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_4_Q_1470
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"0000000100000001"
    )
    port map (
      ADR0 => RS232_Receiver_BitCounter(16),
      ADR1 => RS232_Receiver_BitCounter(17),
      ADR4 => RS232_Receiver_BitCounter(18),
      ADR3 => RS232_Receiver_BitCounter(19),
      ADR2 => RS232_Receiver_BitCounter(20),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_3_Q_1473
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi3 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => RS232_Receiver_BitCounter(16),
      ADR1 => RS232_Receiver_BitCounter(17),
      ADR4 => RS232_Receiver_BitCounter(18),
      ADR3 => RS232_Receiver_BitCounter(19),
      ADR2 => RS232_Receiver_BitCounter(20),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi3_1474
    );
  ProtoComp143_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      O => ProtoComp143_CYINITVCC_1
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp143_CYINITVCC_1,
      CO(3) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_Q_8918,
      CO(2) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_CO_0_UNCONNECTED,
      DI(3) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi3_1474,
      DI(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi2_1483,
      DI(1) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi1_1490,
      DI(0) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi_1497,
      O(3) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_O_0_UNCONNECTED,
      S(3) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_3_Q_1473,
      S(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_2_Q_1482,
      S(1) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_1_Q_1489,
      S(0) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_0_Q_1496
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"0000000100000001"
    )
    port map (
      ADR2 => RS232_Receiver_BitCounter(11),
      ADR0 => RS232_Receiver_BitCounter(12),
      ADR3 => RS232_Receiver_BitCounter(13),
      ADR4 => RS232_Receiver_BitCounter(14),
      ADR1 => RS232_Receiver_BitCounter(15),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_2_Q_1482
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi2 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR2 => RS232_Receiver_BitCounter(11),
      ADR0 => RS232_Receiver_BitCounter(12),
      ADR3 => RS232_Receiver_BitCounter(13),
      ADR4 => RS232_Receiver_BitCounter(14),
      ADR1 => RS232_Receiver_BitCounter(15),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi2_1483
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"0000010000000100"
    )
    port map (
      ADR3 => RS232_Receiver_BitCounter(6),
      ADR2 => RS232_Receiver_BitCounter(7),
      ADR0 => RS232_Receiver_BitCounter(8),
      ADR1 => RS232_Receiver_BitCounter(9),
      ADR4 => RS232_Receiver_BitCounter(10),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_1_Q_1489
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"FFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_Receiver_BitCounter(7),
      ADR0 => RS232_Receiver_BitCounter(8),
      ADR1 => RS232_Receiver_BitCounter(9),
      ADR4 => RS232_Receiver_BitCounter(10),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi1_1490
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"1000000010000000"
    )
    port map (
      ADR2 => RS232_Receiver_BitCounter(4),
      ADR3 => RS232_Receiver_BitCounter(2),
      ADR4 => RS232_Receiver_BitCounter(1),
      ADR0 => RS232_Receiver_BitCounter(3),
      ADR1 => RS232_Receiver_BitCounter(5),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_0_Q_1496
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"ECECECEC"
    )
    port map (
      ADR2 => RS232_Receiver_BitCounter(4),
      ADR4 => '1',
      ADR3 => '1',
      ADR0 => RS232_Receiver_BitCounter(3),
      ADR1 => RS232_Receiver_BitCounter(5),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi_1497
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_Q_1508,
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_0
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y27"
    )
    port map (
      CI => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_3_Q_8918,
      CYINIT => '0',
      CO(3) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_CO_3_UNCONNECTED,
      CO(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_Q_1508,
      CO(1) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi5_1513,
      DI(0) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi4_1520,
      O(3) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_O_3_UNCONNECTED,
      O(2) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_O_2_UNCONNECTED,
      O(1) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_O_1_UNCONNECTED,
      O(0) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_O_0_UNCONNECTED,
      S(3) => NLW_RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_S_3_UNCONNECTED,
      S(2) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_6_Q,
      S(1) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_5_Q_1512,
      S(0) => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_4_Q_1519
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => RS232_Receiver_BitCounter(31),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_6_Q
    );
  RData_Bus_10_74_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RData_Bus_10_74_C5LUT_O_UNCONNECTED
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"0000000100000001"
    )
    port map (
      ADR3 => RS232_Receiver_BitCounter(26),
      ADR0 => RS232_Receiver_BitCounter(27),
      ADR4 => RS232_Receiver_BitCounter(28),
      ADR1 => RS232_Receiver_BitCounter(29),
      ADR2 => RS232_Receiver_BitCounter(30),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_5_Q_1512
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi5 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR3 => RS232_Receiver_BitCounter(26),
      ADR0 => RS232_Receiver_BitCounter(27),
      ADR4 => RS232_Receiver_BitCounter(28),
      ADR1 => RS232_Receiver_BitCounter(29),
      ADR2 => RS232_Receiver_BitCounter(30),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi5_1513
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"0000000100000001"
    )
    port map (
      ADR4 => RS232_Receiver_BitCounter(21),
      ADR3 => RS232_Receiver_BitCounter(22),
      ADR2 => RS232_Receiver_BitCounter(23),
      ADR1 => RS232_Receiver_BitCounter(24),
      ADR0 => RS232_Receiver_BitCounter(25),
      ADR5 => '1',
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lut_4_Q_1519
    );
  RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi4 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR4 => RS232_Receiver_BitCounter(21),
      ADR3 => RS232_Receiver_BitCounter(22),
      ADR2 => RS232_Receiver_BitCounter(23),
      ADR1 => RS232_Receiver_BitCounter(24),
      ADR0 => RS232_Receiver_BitCounter(25),
      O => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_lutdi4_1520
    );
  RS232_Transmitter_Mcompar_n0017_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"0000000100000001"
    )
    port map (
      ADR2 => RS232_Transmitter_Data_count(15),
      ADR0 => RS232_Transmitter_Data_count(16),
      ADR1 => RS232_Transmitter_Data_count(17),
      ADR4 => RS232_Transmitter_Data_count(18),
      ADR3 => RS232_Transmitter_Data_count(19),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_n0017_lut(3)
    );
  RS232_Transmitter_Mcompar_n0017_lutdi3 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR2 => RS232_Transmitter_Data_count(15),
      ADR0 => RS232_Transmitter_Data_count(16),
      ADR1 => RS232_Transmitter_Data_count(17),
      ADR4 => RS232_Transmitter_Data_count(18),
      ADR3 => RS232_Transmitter_Data_count(19),
      O => RS232_Transmitter_Mcompar_n0017_lutdi3_1530
    );
  ProtoComp145_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X28Y20"
    )
    port map (
      O => ProtoComp145_CYINITVCC_1
    );
  RS232_Transmitter_Mcompar_n0017_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y20"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp145_CYINITVCC_1,
      CO(3) => RS232_Transmitter_Mcompar_n0017_cy_3_Q_8919,
      CO(2) => NLW_RS232_Transmitter_Mcompar_n0017_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_Transmitter_Mcompar_n0017_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_Transmitter_Mcompar_n0017_cy_3_CO_0_UNCONNECTED,
      DI(3) => RS232_Transmitter_Mcompar_n0017_lutdi3_1530,
      DI(2) => RS232_Transmitter_Mcompar_n0017_lutdi2_1539,
      DI(1) => RS232_Transmitter_Mcompar_n0017_lutdi1_1546,
      DI(0) => RS232_Transmitter_Mcompar_n0017_lutdi_1553,
      O(3) => NLW_RS232_Transmitter_Mcompar_n0017_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_RS232_Transmitter_Mcompar_n0017_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_RS232_Transmitter_Mcompar_n0017_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_RS232_Transmitter_Mcompar_n0017_cy_3_O_0_UNCONNECTED,
      S(3) => RS232_Transmitter_Mcompar_n0017_lut(3),
      S(2) => RS232_Transmitter_Mcompar_n0017_lut(2),
      S(1) => RS232_Transmitter_Mcompar_n0017_lut(1),
      S(0) => RS232_Transmitter_Mcompar_n0017_lut(0)
    );
  RS232_Transmitter_Mcompar_n0017_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"0000000100000001"
    )
    port map (
      ADR1 => RS232_Transmitter_Data_count(10),
      ADR2 => RS232_Transmitter_Data_count(11),
      ADR0 => RS232_Transmitter_Data_count(12),
      ADR3 => RS232_Transmitter_Data_count(13),
      ADR4 => RS232_Transmitter_Data_count(14),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_n0017_lut(2)
    );
  RS232_Transmitter_Mcompar_n0017_lutdi2 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR1 => RS232_Transmitter_Data_count(10),
      ADR2 => RS232_Transmitter_Data_count(11),
      ADR0 => RS232_Transmitter_Data_count(12),
      ADR3 => RS232_Transmitter_Data_count(13),
      ADR4 => RS232_Transmitter_Data_count(14),
      O => RS232_Transmitter_Mcompar_n0017_lutdi2_1539
    );
  RS232_Transmitter_Mcompar_n0017_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"0000000100000001"
    )
    port map (
      ADR1 => RS232_Transmitter_Data_count(5),
      ADR4 => RS232_Transmitter_Data_count(6),
      ADR0 => RS232_Transmitter_Data_count(7),
      ADR2 => RS232_Transmitter_Data_count(8),
      ADR3 => RS232_Transmitter_Data_count(9),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_n0017_lut(1)
    );
  RS232_Transmitter_Mcompar_n0017_lutdi1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR1 => RS232_Transmitter_Data_count(5),
      ADR4 => RS232_Transmitter_Data_count(6),
      ADR0 => RS232_Transmitter_Data_count(7),
      ADR2 => RS232_Transmitter_Data_count(8),
      ADR3 => RS232_Transmitter_Data_count(9),
      O => RS232_Transmitter_Mcompar_n0017_lutdi1_1546
    );
  RS232_Transmitter_Mcompar_n0017_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"0000080000000800"
    )
    port map (
      ADR3 => RS232_Transmitter_Data_count(0),
      ADR1 => RS232_Transmitter_Data_count(1),
      ADR0 => RS232_Transmitter_Data_count(2),
      ADR4 => RS232_Transmitter_Data_count(3),
      ADR2 => RS232_Transmitter_Data_count(4),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_n0017_lut(0)
    );
  RS232_Transmitter_Mcompar_n0017_lutdi : X_LUT5
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => RS232_Transmitter_Data_count(3),
      ADR2 => RS232_Transmitter_Data_count(4),
      O => RS232_Transmitter_Mcompar_n0017_lutdi_1553
    );
  RS232_Transmitter_Mcompar_n0017_cy_5_RS232_Transmitter_Mcompar_n0017_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Transmitter_Mcompar_n0017_cy_5_Q_1564,
      O => RS232_Transmitter_Mcompar_n0017_cy_5_0
    );
  RS232_Transmitter_Mcompar_n0017_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y21"
    )
    port map (
      CI => RS232_Transmitter_Mcompar_n0017_cy_3_Q_8919,
      CYINIT => '0',
      CO(3) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_CO_2_UNCONNECTED,
      CO(1) => RS232_Transmitter_Mcompar_n0017_cy_5_Q_1564,
      CO(0) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_DI_2_UNCONNECTED,
      DI(1) => RS232_Transmitter_Mcompar_n0017_lutdi5_1566,
      DI(0) => RS232_Transmitter_Mcompar_n0017_lutdi4_1573,
      O(3) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_O_3_UNCONNECTED,
      O(2) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_O_2_UNCONNECTED,
      O(1) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_O_1_UNCONNECTED,
      O(0) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_O_0_UNCONNECTED,
      S(3) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_S_3_UNCONNECTED,
      S(2) => NLW_RS232_Transmitter_Mcompar_n0017_cy_5_S_2_UNCONNECTED,
      S(1) => RS232_Transmitter_Mcompar_n0017_lut(5),
      S(0) => RS232_Transmitter_Mcompar_n0017_lut(4)
    );
  RS232_Transmitter_Mcompar_n0017_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => X"0000000100000001"
    )
    port map (
      ADR2 => RS232_Transmitter_Data_count(25),
      ADR1 => RS232_Transmitter_Data_count(26),
      ADR0 => RS232_Transmitter_Data_count(27),
      ADR4 => RS232_Transmitter_Data_count(28),
      ADR3 => RS232_Transmitter_Data_count(29),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_n0017_lut(5)
    );
  RS232_Transmitter_Mcompar_n0017_lutdi5 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR2 => RS232_Transmitter_Data_count(25),
      ADR1 => RS232_Transmitter_Data_count(26),
      ADR0 => RS232_Transmitter_Data_count(27),
      ADR4 => RS232_Transmitter_Data_count(28),
      ADR3 => RS232_Transmitter_Data_count(29),
      O => RS232_Transmitter_Mcompar_n0017_lutdi5_1566
    );
  RS232_Transmitter_Mcompar_n0017_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => X"0000000100000001"
    )
    port map (
      ADR4 => RS232_Transmitter_Data_count(20),
      ADR0 => RS232_Transmitter_Data_count(21),
      ADR3 => RS232_Transmitter_Data_count(22),
      ADR2 => RS232_Transmitter_Data_count(23),
      ADR1 => RS232_Transmitter_Data_count(24),
      ADR5 => '1',
      O => RS232_Transmitter_Mcompar_n0017_lut(4)
    );
  RS232_Transmitter_Mcompar_n0017_lutdi4 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR4 => RS232_Transmitter_Data_count(20),
      ADR0 => RS232_Transmitter_Data_count(21),
      ADR3 => RS232_Transmitter_Data_count(22),
      ADR2 => RS232_Transmitter_Data_count(23),
      ADR1 => RS232_Transmitter_Data_count(24),
      O => RS232_Transmitter_Mcompar_n0017_lutdi4_1573
    );
  Temp_H_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD227"
    )
    port map (
      I => NlwBufferSignal_Temp_H_0_OBUF_I,
      O => Temp_H(0)
    );
  Temp_H_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD228"
    )
    port map (
      I => NlwBufferSignal_Temp_H_1_OBUF_I,
      O => Temp_H(1)
    );
  Temp_H_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD229"
    )
    port map (
      I => NlwBufferSignal_Temp_H_2_OBUF_I,
      O => Temp_H(2)
    );
  Temp_H_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD230"
    )
    port map (
      I => NlwBufferSignal_Temp_H_3_OBUF_I,
      O => Temp_H(3)
    );
  Temp_H_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => NlwBufferSignal_Temp_H_4_OBUF_I,
      O => Temp_H(4)
    );
  Temp_H_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD234"
    )
    port map (
      I => NlwBufferSignal_Temp_H_5_OBUF_I,
      O => Temp_H(5)
    );
  Temp_H_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD233"
    )
    port map (
      I => NlwBufferSignal_Temp_H_6_OBUF_I,
      O => Temp_H(6)
    );
  RS232_RX_IBUF : X_BUF
    generic map(
      LOC => "PAD226",
      PATHPULSE => 202 ps
    )
    port map (
      O => RS232_RX_IBUF_1596,
      I => RS232_RX
    );
  ProtoComp148_IMUX : X_BUF
    generic map(
      LOC => "PAD226",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_RX_IBUF_1596,
      O => RS232_RX_IBUF_0
    );
  RS232_TX_OBUF : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => NlwBufferSignal_RS232_TX_OBUF_I,
      O => RS232_TX
    );
  Temp_L_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD217"
    )
    port map (
      I => NlwBufferSignal_Temp_L_0_OBUF_I,
      O => Temp_L(0)
    );
  Temp_L_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD218"
    )
    port map (
      I => NlwBufferSignal_Temp_L_1_OBUF_I,
      O => Temp_L(1)
    );
  Temp_L_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD219"
    )
    port map (
      I => NlwBufferSignal_Temp_L_2_OBUF_I,
      O => Temp_L(2)
    );
  Temp_L_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD220"
    )
    port map (
      I => NlwBufferSignal_Temp_L_3_OBUF_I,
      O => Temp_L(3)
    );
  Temp_L_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD221"
    )
    port map (
      I => NlwBufferSignal_Temp_L_4_OBUF_I,
      O => Temp_L(4)
    );
  Temp_L_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD222"
    )
    port map (
      I => NlwBufferSignal_Temp_L_5_OBUF_I,
      O => Temp_L(5)
    );
  Temp_L_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD223"
    )
    port map (
      I => NlwBufferSignal_Temp_L_6_OBUF_I,
      O => Temp_L(6)
    );
  Switches_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD209"
    )
    port map (
      I => NlwBufferSignal_Switches_0_OBUF_I,
      O => Switches(0)
    );
  Switches_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => NlwBufferSignal_Switches_1_OBUF_I,
      O => Switches(1)
    );
  Switches_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD211"
    )
    port map (
      I => NlwBufferSignal_Switches_2_OBUF_I,
      O => Switches(2)
    );
  Switches_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => NlwBufferSignal_Switches_3_OBUF_I,
      O => Switches(3)
    );
  Switches_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD213"
    )
    port map (
      I => NlwBufferSignal_Switches_4_OBUF_I,
      O => Switches(4)
    );
  Switches_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD214"
    )
    port map (
      I => NlwBufferSignal_Switches_5_OBUF_I,
      O => Switches(5)
    );
  Switches_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD215"
    )
    port map (
      I => NlwBufferSignal_Switches_6_OBUF_I,
      O => Switches(6)
    );
  Switches_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD216"
    )
    port map (
      I => NlwBufferSignal_Switches_7_OBUF_I,
      O => Switches(7)
    );
  Clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD314",
      PATHPULSE => 202 ps
    )
    port map (
      O => Clk_BUFGP_IBUFG_1631,
      I => Clk
    );
  ProtoComp148_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD314",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP_IBUFG_1631,
      O => Clk_BUFGP_IBUFG_0
    );
  Reset_IBUF : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 202 ps
    )
    port map (
      O => Reset_IBUF_1634,
      I => Reset
    );
  ProtoComp148_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 202 ps
    )
    port map (
      I => Reset_IBUF_1634,
      O => Reset_IBUF_0
    );
  Clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 202 ps
    )
    port map (
      I => NlwBufferSignal_Clk_BUFGP_BUFG_IN,
      O => Clk_BUFGP
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT6_IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N461,
      O => N461_0
    );
  Data_Bus_2_LogicTrst3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y10"
    )
    port map (
      IA => N547,
      IB => '1',
      O => N461,
      SEL => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT6
    );
  Data_Bus_2_LogicTrst3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"00000000AA0C0C0C"
    )
    port map (
      ADR5 => ALU_Opr(4),
      ADR2 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_RAMpg_n0019_2_0,
      ADR4 => N23,
      ADR3 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT61_7903,
      O => N547
    );
  N1_9_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_N1_9_C6LUT_O_UNCONNECTED
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"FFFFFFFFFF008800"
    )
    port map (
      ADR2 => '1',
      ADR3 => ALU_Opr(4),
      ADR4 => IntALU_A(2),
      ADR1 => IntALU_A(1),
      ADR0 => IntALU_A(3),
      ADR5 => N26,
      O => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT6
    );
  Data_Bus_2_LogicTrst3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"FFFF00FFFFFF0077"
    )
    port map (
      ADR2 => '1',
      ADR3 => ALU_Opr(4),
      ADR5 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT61_7903,
      ADR0 => N23,
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT6,
      O => N462
    );
  N349_N349_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N421,
      O => N421_0
    );
  Data_Bus_5_LogicTrst3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y15"
    )
    port map (
      IA => N505,
      IB => N506,
      O => N421,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_5_LogicTrst3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"EF23FF33EC20CC00"
    )
    port map (
      ADR1 => ALU_Opr(4),
      ADR5 => IntRAM_RAMpg_n0019_5_0,
      ADR4 => N23,
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => N349,
      ADR3 => N13,
      O => N505
    );
  Data_Bus_5_LogicTrst3_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"F0F0CC00F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR5 => N23,
      ADR4 => ALU_Opr(4),
      ADR3 => N349,
      ADR2 => N13,
      O => N506
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT12_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"CCCCAAAAFF00F0F0"
    )
    port map (
      ADR1 => IntALU_ACC(6),
      ADR0 => IntALU_ACC(4),
      ADR2 => IntALU_A_7_B_7_add_1_OUT_5_0,
      ADR3 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_5_0,
      ADR5 => ALU_Opr(1),
      ADR4 => ALU_Opr(0),
      O => N349
    );
  Data_Bus_5_LogicTrst3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"FFFFFF5F00FF005F"
    )
    port map (
      ADR1 => '1',
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => N23,
      ADR3 => ALU_Opr(4),
      ADR4 => N349,
      ADR5 => N13,
      O => N422
    );
  Data_Bus_6_LogicTrst3_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"CECF0203FEFF3233"
    )
    port map (
      ADR3 => IntRAM_RAMpg_n0019_6_0,
      ADR5 => IntALU_ACC(6),
      ADR1 => ALU_Opr(3),
      ADR2 => ALU_Opr(0),
      ADR4 => N390,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N428
    );
  IntALU_Mmux_n02337_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"CC330033CC3333FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => IntALU_B(6),
      ADR3 => IntALU_A(6),
      ADR4 => ALU_Opr(1),
      ADR5 => ALU_Opr(0),
      O => N390
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y26",
      INIT => X"FFFFFFFF0ACEFFFF"
    )
    port map (
      ADR4 => RS232_Fifo_write_0,
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_8067,
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o14_8951
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"7F5F3F0F77553300"
    )
    port map (
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o13_8943
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i : X_FF
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_31_o_MUX_8_o,
      O => RX_Empty,
      SET => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"EAEAEAEAEAEAEAC0"
    )
    port map (
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_8068,
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o12_8950,
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o11_8949,
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o14_8951,
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o1,
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o13_8943,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_31_o_MUX_8_o
    );
  IntCPU_Mmux_Alu_op1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y10",
      INIT => X"FC03FC03FC03FC03"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => IntCPU_INS_reg(1),
      ADR1 => IntCPU_INS_reg(4),
      ADR2 => IntCPU_INS_reg(3),
      O => N367
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT62 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y11",
      INIT => X"FAFAEE445050EE44"
    )
    port map (
      ADR5 => IntALU_ACC(3),
      ADR3 => IntALU_ACC(1),
      ADR1 => IntALU_A_7_B_7_add_1_OUT_2_0,
      ADR2 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_2_0,
      ADR0 => ALU_Opr(1),
      ADR4 => ALU_Opr(0),
      O => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT61_7903
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT42 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y11",
      INIT => X"FCEEFC2230EE3022"
    )
    port map (
      ADR4 => IntALU_ACC(0),
      ADR5 => IntALU_ACC(2),
      ADR0 => IntALU_A_7_B_7_add_1_OUT_1_0,
      ADR2 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_1_0,
      ADR1 => ALU_Opr(1),
      ADR3 => ALU_Opr(0),
      O => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT41_7896
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o22 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => IntALU_A_7_B_7_add_1_OUT_1_0,
      ADR0 => IntALU_A_7_B_7_add_1_OUT_0_0,
      ADR2 => IntALU_A_7_B_7_add_1_OUT_2_0,
      ADR3 => IntALU_A_7_B_7_add_1_OUT_3_0,
      ADR4 => IntALU_A_7_B_7_add_1_OUT_4_0,
      ADR5 => IntALU_A_7_B_7_add_1_OUT_5_0,
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o21_8958
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => X"0300030503000300"
    )
    port map (
      ADR0 => IntALU_A_7_B_7_add_1_OUT_6_0,
      ADR4 => IntALU_A_7_B_7_add_1_OUT_7_0,
      ADR5 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o21_8958,
      ADR2 => ALU_Opr(2),
      ADR1 => N533,
      ADR3 => ALU_Opr(0),
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o24
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_1_0,
      ADR1 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_0_0,
      ADR0 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_2_0,
      ADR4 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_3_0,
      ADR3 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_4_0,
      ADR5 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_5_0,
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o2
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o25_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => X"FFF0FFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o2,
      ADR2 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_0,
      ADR3 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_6_0,
      O => N533
    );
  Data_Bus_4_LogicTrst3_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y15",
      INIT => X"BBABFFEF11015545"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_4_0,
      ADR4 => IntALU_ACC(4),
      ADR0 => ALU_Opr(3),
      ADR1 => ALU_Opr(0),
      ADR5 => N388,
      ADR3 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N408
    );
  IntALU_Mmux_n02335_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y15",
      INIT => X"9999999911117777"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => IntALU_B(4),
      ADR0 => IntALU_A(4),
      ADR5 => ALU_Opr(1),
      ADR4 => ALU_Opr(0),
      O => N388
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i : X_FF
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_8068,
      SET => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => X"0000000090009900"
    )
    port map (
      ADR4 => RS232_Fifo_write_0,
      ADR3 => Data_read,
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_8068,
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_8067,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o12_8950
    );
  IntCPU_Mram_INS_reg_5_GND_36_o_wide_mux_8_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"0000000011001100"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => IntCPU_INS_reg(2),
      ADR5 => IntCPU_INS_reg(3),
      ADR0 => IntCPU_INS_reg(4),
      ADR1 => IntCPU_INS_reg(5),
      O => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_2_Q
    );
  IntCPU_Mmux_Alu_op3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"00FFFFFF00CCCCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => IntCPU_INS_reg(1),
      ADR4 => IntCPU_INS_reg(0),
      ADR5 => IntCPU_INS_reg(3),
      ADR1 => IntCPU_INS_reg(4),
      O => N343
    );
  IntCPU_Mmux_Alu_op3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"FAF0AA00FBF3AA00"
    )
    port map (
      ADR4 => N36,
      ADR2 => IntCPU_INS_reg(5),
      ADR1 => IntCPU_INS_reg(2),
      ADR5 => N343,
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_2_Q,
      ADR3 => N23,
      O => ALU_Opr(2)
    );
  IntALU_n0278_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"0000000002220444"
    )
    port map (
      ADR3 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR2 => N23,
      ADR5 => ALU_Opr(4),
      ADR1 => ALU_Opr(0),
      ADR0 => ALU_Opr(1),
      ADR4 => ALU_Opr(2),
      O => IntALU_n0278_inv
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT4_IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N451,
      O => N451_0
    );
  Data_Bus_1_LogicTrst3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y10"
    )
    port map (
      IA => N545,
      IB => '1',
      O => N451,
      SEL => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT4
    );
  Data_Bus_1_LogicTrst3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"000080F700008080"
    )
    port map (
      ADR4 => ALU_Opr(4),
      ADR3 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR5 => IntRAM_RAMpg_n0019_1_0,
      ADR1 => N23,
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR2 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT41_7896,
      O => N545
    );
  N1_8_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_N1_8_C6LUT_O_UNCONNECTED
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"FFFFA8A8FFFF8888"
    )
    port map (
      ADR3 => '1',
      ADR0 => ALU_Opr(4),
      ADR1 => IntALU_A(1),
      ADR2 => IntALU_A(2),
      ADR5 => IntALU_A(3),
      ADR4 => N26,
      O => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT4
    );
  Data_Bus_1_LogicTrst3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"FF0FFF0FFF03FF0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => ALU_Opr(4),
      ADR5 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT41_7896,
      ADR1 => N23,
      ADR4 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR3 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT4,
      O => N452
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o215 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0013005F13135F5F"
    )
    port map (
      ADR0 => IntALU_A(5),
      ADR2 => IntALU_B(5),
      ADR1 => IntALU_A(4),
      ADR4 => IntALU_B(4),
      ADR5 => IntALU_A(7),
      ADR3 => IntALU_B(7),
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o214_8963
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o216 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0777000000000000"
    )
    port map (
      ADR5 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o213_7831,
      ADR0 => IntALU_A(1),
      ADR1 => IntALU_B(1),
      ADR3 => IntALU_A(0),
      ADR2 => IntALU_B(0),
      ADR4 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o214_8963,
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o215_7832
    );
  IntALU_A_7_B_7_LessThan_17_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"40FF0040F4FF00F4"
    )
    port map (
      ADR4 => IntALU_B(2),
      ADR3 => IntALU_A(2),
      ADR2 => IntALU_B(1),
      ADR5 => IntALU_A(1),
      ADR1 => IntALU_B(0),
      ADR0 => IntALU_A(0),
      O => IntALU_A_7_B_7_LessThan_17_o1_7851
    );
  N527_N527_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N526,
      O => N526_0
    );
  IntALU_FlagZ_rstpot_G : X_MUX2
    generic map(
      LOC => "SLICE_X2Y12"
    )
    port map (
      IA => N543,
      IB => N544,
      O => N526,
      SEL => ALU_Opr(4)
    );
  IntALU_FlagZ_rstpot_G_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"FFFFB0A0FFFFA0B0"
    )
    port map (
      ADR2 => ALU_Opr(2),
      ADR1 => N527,
      ADR5 => IntALU_B(5),
      ADR3 => IntALU_A(5),
      ADR0 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o216_7833,
      ADR4 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o24,
      O => N543
    );
  IntALU_FlagZ_rstpot_G_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"53C33353C5CCC3C5"
    )
    port map (
      ADR0 => N529,
      ADR4 => IntALU_A(6),
      ADR3 => IntALU_B(6),
      ADR2 => IntALU_A(7),
      ADR5 => IntALU_B(7),
      ADR1 => ALU_Opr(0),
      O => N544
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o210_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"F7FBFDFEFFFFFFFF"
    )
    port map (
      ADR4 => IntALU_B(1),
      ADR1 => IntALU_A(1),
      ADR0 => IntALU_A(2),
      ADR3 => IntALU_B(2),
      ADR2 => N535,
      ADR5 => ALU_Opr(1),
      O => N527
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o222_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"202030302F2F3535"
    )
    port map (
      ADR3 => '1',
      ADR0 => IntALU_B(5),
      ADR4 => IntALU_A(5),
      ADR5 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o219,
      ADR1 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o217_8797,
      ADR2 => ALU_Opr(0),
      O => N529
    );
  Data_Bus_5_LogicTrst3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"8822D872022A527A"
    )
    port map (
      ADR0 => ALU_Opr(3),
      ADR2 => ALU_Opr(0),
      ADR5 => ALU_Opr(1),
      ADR3 => IntALU_A(5),
      ADR1 => IntALU_B(5),
      ADR4 => IntALU_ACC(5),
      O => N419
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT22 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"F000CCAA00000000"
    )
    port map (
      ADR2 => IntALU_ACC(1),
      ADR0 => IntALU_A_7_B_7_add_1_OUT_0_0,
      ADR1 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_0_0,
      ADR5 => ALU_Opr(3),
      ADR4 => ALU_Opr(1),
      ADR3 => ALU_Opr(0),
      O => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT21_7888
    );
  IntCPU_Mmux_Alu_op41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"0000010000000000"
    )
    port map (
      ADR1 => IntCPU_INS_reg(7),
      ADR0 => IntCPU_INS_reg(6),
      ADR4 => IntCPU_current_state_FSM_FFd2_8601,
      ADR2 => IntCPU_current_state_FSM_FFd3_8591,
      ADR5 => IntCPU_current_state_FSM_FFd1_8592,
      ADR3 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      O => ALU_Opr(3)
    );
  IntCPU_Mram_INS_reg_5_GND_36_o_wide_mux_8_OUT31 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"0003000300030003"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => IntCPU_INS_reg(3),
      ADR2 => IntCPU_INS_reg(4),
      ADR1 => IntCPU_INS_reg(5),
      O => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT141 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FFFFFEFFFFFEFFFF"
    )
    port map (
      ADR2 => IntALU_A(7),
      ADR1 => IntALU_A(6),
      ADR5 => IntALU_A(4),
      ADR3 => IntALU_A(5),
      ADR0 => N497,
      ADR4 => ALU_Opr(0),
      O => N10
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      ADR5 => IntALU_A(7),
      ADR0 => IntALU_A(6),
      ADR1 => IntALU_A(4),
      ADR4 => IntALU_A(5),
      ADR3 => N497,
      ADR2 => ALU_Opr(0),
      O => N13
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT141_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FF00FF00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => IntALU_A(3),
      ADR5 => IntALU_A(2),
      ADR1 => IntALU_A(1),
      O => N497
    );
  N347_N347_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N411,
      O => N411_0
    );
  Data_Bus_4_LogicTrst3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      IA => N503,
      IB => N504,
      O => N411,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_4_LogicTrst3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"FFD8FFF000D800F0"
    )
    port map (
      ADR3 => ALU_Opr(4),
      ADR2 => IntRAM_RAMpg_n0019_4_0,
      ADR0 => N23,
      ADR4 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR1 => N347,
      ADR5 => N13,
      O => N503
    );
  Data_Bus_4_LogicTrst3_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"EE44AA00AA00AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => N23,
      ADR0 => ALU_Opr(4),
      ADR5 => N347,
      ADR3 => N13,
      O => N504
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"BB88BB88F3F3C0C0"
    )
    port map (
      ADR0 => IntALU_ACC(5),
      ADR2 => IntALU_ACC(3),
      ADR4 => IntALU_A_7_B_7_add_1_OUT_4_0,
      ADR3 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_4_0,
      ADR1 => ALU_Opr(1),
      ADR5 => ALU_Opr(0),
      O => N347
    );
  Data_Bus_4_LogicTrst3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"CCCCF5FFCCCCF5FF"
    )
    port map (
      ADR5 => '1',
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR3 => N23,
      ADR4 => ALU_Opr(4),
      ADR2 => N347,
      ADR1 => N13,
      O => N412
    );
  IntCPU_current_state_FSM_FFd1_In6 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"CC00CC0033003700"
    )
    port map (
      ADR3 => IntCPU_current_state_FSM_FFd3_8591,
      ADR5 => IntCPU_INS_reg(6),
      ADR2 => IntCPU_INS_reg(4),
      ADR4 => IntCPU_INS_reg(5),
      ADR0 => IntCPU_INS_reg(3),
      ADR1 => IntCPU_INS_reg(7),
      O => IntCPU_current_state_FSM_FFd1_In6_8968
    );
  IntCPU_current_state_FSM_FFd1_In7 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"FFFF000027AF0000"
    )
    port map (
      ADR4 => IntCPU_current_state_FSM_FFd2_8601,
      ADR0 => IntCPU_current_state_FSM_FFd1_8592,
      ADR3 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR1 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR5 => IntCPU_current_state_FSM_FFd1_In6_8968,
      ADR2 => IntCPU_current_state_FSM_FFd3_8591,
      O => IntCPU_current_state_FSM_FFd1_In7_8607
    );
  Data_Bus_4_LogicTrst3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"99110F0F99770000"
    )
    port map (
      ADR4 => ALU_Opr(3),
      ADR5 => ALU_Opr(0),
      ADR3 => ALU_Opr(1),
      ADR0 => IntALU_A(4),
      ADR1 => IntALU_B(4),
      ADR2 => IntALU_ACC(4),
      O => N409
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"8421000000008421"
    )
    port map (
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o11
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"2010201000002010"
    )
    port map (
      ADR4 => Data_read,
      ADR2 => RS232_Fifo_write_0,
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_8067,
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_8068,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o12_8969
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i : X_FF
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_GND_53_o_MUX_10_o,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_8067,
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o12_8969,
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o11,
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o14,
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_8067,
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o1,
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o13_8943,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_GND_53_o_MUX_10_o
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntDMA_e_actual_FSM_FFd5_In4_2015,
      O => IntDMA_e_actual_FSM_FFd5_In4_0
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_tmp_ram_rd_en1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"FF00FFAAFF00FFAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Data_read,
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_8068,
      O => RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_tmp_ram_rd_en
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_ram_rd_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"5500550055005500"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_read,
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_8068,
      O => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  IntDMA_Mmux_Data_Read11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"0010041200100412"
    )
    port map (
      ADR1 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR2 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR0 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR4 => RX_Empty,
      ADR5 => '1',
      O => Data_read
    );
  IntDMA_e_actual_FSM_FFd5_In4 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"05000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR2 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR0 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR4 => RX_Empty,
      O => IntDMA_e_actual_FSM_FFd5_In4_2015
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"AFEFFFFFAAEEFFFF"
    )
    port map (
      ADR4 => Data_read,
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_8068,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_GND_53_o_MUX_10_o14
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_6,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(2)
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_3_Q,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(3),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_3_GND_45_o_mux_2_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"7F7F80807F7F8080"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR5 => '1',
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_3_Q
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_3_GND_45_o_mux_2_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"6A6A6A6A"
    )
    port map (
      ADR4 => '1',
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR3 => '1',
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_2_Q
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_2_Q,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_6,
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_1_Q,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(1),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_3_GND_45_o_mux_2_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR3 => '1',
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_1_Q
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '1'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_0_Q,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(0),
      SET => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_3_GND_45_o_mux_2_OUT11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_GND_45_o_mux_2_OUT_0_Q
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o212 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => IntALU_B(0),
      ADR0 => IntALU_B(1),
      ADR3 => IntALU_A(7),
      ADR4 => IntALU_A(6),
      ADR1 => IntALU_A(5),
      ADR5 => IntALU_A(4),
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o211_8972
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o217 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"00CC00F000CC00F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o212_8971,
      ADR2 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o215_7832,
      ADR3 => ALU_Opr(1),
      ADR4 => ALU_Opr(0),
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o216_7833
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o211 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => IntALU_B(6),
      ADR1 => IntALU_B(7),
      ADR2 => IntALU_B(5),
      ADR5 => IntALU_B(4),
      ADR3 => IntALU_B(3),
      ADR4 => IntALU_B(2),
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o210
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o213 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"0000000000001000"
    )
    port map (
      ADR2 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o211_8972,
      ADR1 => IntALU_A(2),
      ADR5 => IntALU_A(3),
      ADR3 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o210,
      ADR0 => IntALU_A(1),
      ADR4 => IntALU_A(0),
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o212_8971
    );
  IntALU_n0310_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"440000000C080808"
    )
    port map (
      ADR1 => Reset_IBUF_0,
      ADR3 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => N23,
      ADR0 => ALU_Opr(4),
      ADR5 => ALU_Opr(2),
      ADR2 => ALU_Opr(1),
      O => IntALU_n0310_inv
    );
  IntALU_FlagZ : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntALU_FlagZ_CLK,
      I => IntALU_FlagZ_rstpot,
      O => IntALU_FlagZ_7779,
      RST => GND,
      SET => GND
    );
  IntALU_FlagZ_rstpot1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => IntALU_FlagZ_7779,
      ADR4 => IntALU_n0310_inv,
      ADR3 => N526_0,
      O => IntALU_FlagZ_rstpot
    );
  IntALU_B_7_A_7_LessThan_18_o1_IntALU_B_7_A_7_LessThan_18_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N320_pack_5,
      O => N320
    );
  IntALU_B_7_A_7_LessThan_18_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => X"30FF0030B2FF00B2"
    )
    port map (
      ADR4 => IntALU_A(2),
      ADR3 => IntALU_B(2),
      ADR2 => IntALU_A(1),
      ADR1 => IntALU_B(1),
      ADR0 => IntALU_A(0),
      ADR5 => IntALU_B(0),
      O => IntALU_B_7_A_7_LessThan_18_o1_8976
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o2211 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IntALU_A(4),
      ADR3 => IntALU_B(4),
      ADR5 => '1',
      O => N273
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o2421 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => X"0000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => IntALU_A(4),
      ADR3 => IntALU_B(4),
      O => N320_pack_5
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o218 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => X"000000FF0000D4FF"
    )
    port map (
      ADR4 => N136_0,
      ADR5 => N320,
      ADR1 => IntALU_B_7_A_7_LessThan_18_o1_8976,
      ADR0 => IntALU_B(3),
      ADR2 => IntALU_A(3),
      ADR3 => N273,
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o217_8797
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o220 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => X"E0A0E0E0A0A0E0A0"
    )
    port map (
      ADR2 => N16,
      ADR1 => N273,
      ADR5 => IntALU_A_7_B_7_LessThan_17_o1_7851,
      ADR3 => IntALU_B(3),
      ADR4 => IntALU_A(3),
      ADR0 => N320,
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o219
    );
  Data_Bus_0_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => X"F0F8F0F000080000"
    )
    port map (
      ADR5 => N341,
      ADR2 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR3 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR1 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      O => Data_Bus_0_LogicTrst3_8069
    );
  Data_Bus_0_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR5 => IntDMA_e_actual_FSM_FFd5_8596,
      O => N341
    );
  Data_Bus_5_LogicTrst3_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"BFBF1515AEBF0415"
    )
    port map (
      ADR3 => IntRAM_RAMpg_n0019_5_0,
      ADR2 => IntALU_ACC(5),
      ADR0 => ALU_Opr(3),
      ADR1 => ALU_Opr(0),
      ADR4 => N384,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N418
    );
  IntALU_Mmux_n02336_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"FF0000FF000F0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IntALU_B(5),
      ADR4 => IntALU_A(5),
      ADR5 => ALU_Opr(1),
      ADR2 => ALU_Opr(0),
      O => N384
    );
  Data_Bus_6_LogicTrst3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"A30303F3A05050F0"
    )
    port map (
      ADR2 => ALU_Opr(3),
      ADR5 => ALU_Opr(0),
      ADR0 => ALU_Opr(1),
      ADR4 => IntALU_A(6),
      ADR3 => IntALU_B(6),
      ADR1 => IntALU_ACC(6),
      O => N429
    );
  IntCPU_current_state_FSM_FFd2_In_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"FF00FF00FF00AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => IntCPU_INS_reg(7),
      ADR4 => IntCPU_INS_reg(3),
      ADR0 => IntCPU_INS_reg(4),
      ADR5 => IntCPU_INS_reg(5),
      O => N363
    );
  IntALU_n0253_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"000F0000008F0000"
    )
    port map (
      ADR4 => ALU_Opr(2),
      ADR3 => ALU_Opr(4),
      ADR2 => ALU_Opr(1),
      ADR5 => ALU_Opr(0),
      ADR1 => N23,
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      O => IntALU_n0253_inv
    );
  IntCPU_current_state_FSM_FFd3_IntCPU_current_state_FSM_FFd3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_n0542_inv,
      O => IntCPU_n0542_inv_0
    );
  IntCPU_current_state_FSM_FFd3_IntCPU_current_state_FSM_FFd3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntDMA_e_actual_FSM_FFd5_In2_2191,
      O => IntDMA_e_actual_FSM_FFd5_In2_0
    );
  IntCPU_current_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntCPU_current_state_FSM_FFd3_CLK,
      I => IntCPU_current_state_FSM_FFd3_In,
      O => IntCPU_current_state_FSM_FFd3_8591,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_current_state_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"CCFF0033CCFF0033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => IntCPU_current_state_FSM_FFd1_8592,
      ADR4 => IntCPU_current_state_FSM_FFd3_8591,
      ADR3 => IntCPU_current_state_FSM_FFd2_8601,
      ADR5 => '1',
      O => IntCPU_current_state_FSM_FFd3_In
    );
  IntCPU_n0542_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"00333340"
    )
    port map (
      ADR2 => IntCPU_INS_reg(6),
      ADR0 => IntCPU_INS_reg(7),
      ADR1 => IntCPU_current_state_FSM_FFd1_8592,
      ADR4 => IntCPU_current_state_FSM_FFd3_8591,
      ADR3 => IntCPU_current_state_FSM_FFd2_8601,
      O => IntCPU_n0542_inv
    );
  IntDMA_READY1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"F777F777F777F777"
    )
    port map (
      ADR4 => '1',
      ADR0 => IntCPU_current_state_FSM_FFd2_8601,
      ADR2 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR3 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR1 => IntCPU_current_state_FSM_FFd1_8592,
      ADR5 => '1',
      O => DMA_Ready
    );
  IntDMA_e_actual_FSM_FFd5_In2 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"80808080"
    )
    port map (
      ADR4 => '1',
      ADR0 => IntCPU_current_state_FSM_FFd2_8601,
      ADR2 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR3 => '1',
      ADR1 => IntCPU_current_state_FSM_FFd1_8592,
      O => IntDMA_e_actual_FSM_FFd5_In2_2191
    );
  IntCPU_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntCPU_current_state_FSM_FFd2_CLK,
      I => IntCPU_current_state_FSM_FFd2_In_2171,
      O => IntCPU_current_state_FSM_FFd2_8601,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_current_state_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"F0FA5050C0EA5050"
    )
    port map (
      ADR2 => IntCPU_current_state_FSM_FFd3_8591,
      ADR5 => IntCPU_INS_reg(6),
      ADR1 => N363,
      ADR4 => IntCPU_current_state_FSM_FFd2_8601,
      ADR3 => DMA_Ready,
      ADR0 => IntCPU_current_state_FSM_FFd1_8592,
      O => IntCPU_current_state_FSM_FFd2_In_2171
    );
  IntCPU_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntCPU_current_state_FSM_FFd1_CLK,
      I => NlwBufferSignal_IntCPU_current_state_FSM_FFd1_IN,
      O => IntCPU_current_state_FSM_FFd1_8592,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mmux_Alu_op321 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"0100010000000000"
    )
    port map (
      ADR4 => '1',
      ADR2 => IntCPU_INS_reg(6),
      ADR3 => IntCPU_INS_reg(7),
      ADR5 => IntCPU_current_state_FSM_FFd1_8592,
      ADR0 => IntCPU_current_state_FSM_FFd2_8601,
      ADR1 => IntCPU_current_state_FSM_FFd3_8591,
      O => N36
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_6,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2)
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_ram_wr_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => RS232_Fifo_write_0,
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_8067,
      O => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_3_Q,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_3_GND_51_o_mux_2_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"7F7F80807F7F8080"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR5 => '1',
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_3_Q
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_3_GND_51_o_mux_2_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"6C6C6C6C"
    )
    port map (
      ADR4 => '1',
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => '1',
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_2_Q
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_2_Q,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_6,
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_1_Q,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_3_GND_51_o_mux_2_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => '1',
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_1_Q
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => '1'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_0_Q,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      SET => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      RST => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_3_GND_51_o_mux_2_OUT11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_GND_51_o_mux_2_OUT_0_Q
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"30BA30BAFFFF30BA"
    )
    port map (
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o1
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => '0'
    )
    port map (
      CE => RS232_Internal_memory_BU2_U0_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      RST => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"8241000000008241"
    )
    port map (
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR5 => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_31_o_MUX_8_o11_8949
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK,
      I => '0',
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_comb,
      RST => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK,
      I => '0',
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_comb,
      RST => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK,
      I => '0',
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_comb,
      RST => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK,
      I => '0',
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_comb,
      RST => GND
    );
  IntCPU_Mmux_Alu_op2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"F0F0F0F0F0C3F0C3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => IntCPU_INS_reg(0),
      ADR5 => IntCPU_INS_reg(1),
      ADR3 => IntCPU_INS_reg(3),
      ADR1 => IntCPU_INS_reg(4),
      O => N365
    );
  N459_N459_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N458,
      O => N458_0
    );
  Data_Bus_2_LogicTrst3_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y9"
    )
    port map (
      IA => N517,
      IB => N518,
      O => N458,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_2_LogicTrst3_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"F4F5FCFFF4F0FCF0"
    )
    port map (
      ADR4 => N23,
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR3 => ALU_Opr(0),
      ADR1 => IntALU_ACC(2),
      ADR5 => IntRAM_RAMpg_n0019_2_0,
      ADR2 => IntALU_Mmux_n02333,
      O => N517
    );
  Data_Bus_2_LogicTrst3_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"BAFAAAAABAFAAAAA"
    )
    port map (
      ADR5 => '1',
      ADR2 => ALU_Opr(0),
      ADR4 => IntALU_ACC(2),
      ADR3 => N23,
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => IntALU_Mmux_n02333,
      O => N518
    );
  Data_Bus_2_LogicTrst3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"FFFFFFFF3303FF0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => ALU_Opr(0),
      ADR4 => N23,
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR3 => IntALU_ACC(2),
      ADR5 => IntALU_Mmux_n02333,
      O => N459
    );
  IntALU_Mmux_n023331 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"4C88000048800000"
    )
    port map (
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => N23,
      ADR2 => ALU_Opr(1),
      ADR0 => IntALU_A(2),
      ADR3 => IntALU_B(2),
      ADR5 => ALU_Opr(0),
      O => IntALU_Mmux_n02333
    );
  IntCPU_Mmux_Alu_op51 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"FFF0FF00F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => IntCPU_INS_reg(5),
      ADR3 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_4_Q,
      ADR2 => N36,
      ADR5 => N23,
      O => ALU_Opr(4)
    );
  IntCPU_Mram_INS_reg_5_GND_36_o_wide_mux_8_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"00000000000A000A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => IntCPU_INS_reg(3),
      ADR3 => IntCPU_INS_reg(2),
      ADR2 => IntCPU_INS_reg(4),
      ADR5 => IntCPU_INS_reg(5),
      O => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_4_Q
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT221 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"AAAAAAAAAAA2A8AA"
    )
    port map (
      ADR2 => IntALU_A(7),
      ADR5 => IntALU_A(6),
      ADR1 => IntALU_A(4),
      ADR4 => IntALU_A(5),
      ADR0 => ALU_Opr(4),
      ADR3 => ALU_Opr(0),
      O => N26
    );
  Data_Bus_3_LogicTrst3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"FFFFFBFFFFFF0B0F"
    )
    port map (
      ADR5 => IntALU_A(3),
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR3 => N23,
      ADR2 => ALU_Opr(4),
      ADR0 => N351,
      ADR4 => N26,
      O => N399
    );
  IntALU_ACC_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0225_inv,
      CLK => NlwBufferSignal_IntALU_ACC_3_CLK,
      I => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_3_Q,
      O => IntALU_ACC(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT8 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"FFFFFBFA0000080A"
    )
    port map (
      ADR5 => N399,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR4 => Data_Bus_3_LogicTrst,
      ADR0 => N398_0,
      ADR3 => Data_Bus_3_LogicTrst1_7882,
      ADR2 => N232,
      O => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_3_Q
    );
  IntALU_ACC_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0225_inv,
      CLK => NlwBufferSignal_IntALU_ACC_2_CLK,
      I => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_2_Q,
      O => IntALU_ACC(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT63 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"FF00FF00FB40FA50"
    )
    port map (
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_2_LogicTrst,
      ADR3 => N462,
      ADR2 => N461_0,
      ADR4 => Data_Bus_2_LogicTrst1_7862,
      ADR5 => Data_Bus_0_LogicTrst31,
      O => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_2_Q
    );
  IntALU_ACC_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0225_inv,
      CLK => NlwBufferSignal_IntALU_ACC_1_CLK,
      I => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_1_Q,
      O => IntALU_ACC(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"FF00FF23FF00DC00"
    )
    port map (
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR4 => Data_Bus_1_LogicTrst,
      ADR3 => N452,
      ADR5 => N451_0,
      ADR2 => Data_Bus_1_LogicTrst1_7846,
      ADR1 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_1_Q
    );
  IntALU_ACC_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0225_inv,
      CLK => NlwBufferSignal_IntALU_ACC_0_CLK,
      I => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_0_Q,
      O => IntALU_ACC(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT23 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"ABAAA8AAABABA8A8"
    )
    port map (
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_0_LogicTrst,
      ADR0 => N442,
      ADR4 => N441_0,
      ADR5 => Data_Bus_0_LogicTrst1_7823,
      ADR1 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_0_Q
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT2_IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N441,
      O => N441_0
    );
  Data_Bus_0_LogicTrst4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y12"
    )
    port map (
      IA => N511,
      IB => N512,
      O => N441,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_0_LogicTrst4_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"AAAAAAAAFFBAFFFA"
    )
    port map (
      ADR5 => ALU_Opr(4),
      ADR2 => IntRAM_RAMpg_n0019_0_0,
      ADR4 => N23,
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR3 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT21_7888,
      ADR0 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT2,
      O => N511
    );
  Data_Bus_0_LogicTrst4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"FFFFFFFF040C44CC"
    )
    port map (
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_4_Q,
      ADR4 => N23,
      ADR3 => IntCPU_INS_reg(5),
      ADR0 => N36,
      ADR1 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT21_7888,
      ADR5 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT2,
      O => N512
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"FFFFF0F0FFFFC080"
    )
    port map (
      ADR2 => ALU_Opr(4),
      ADR1 => IntALU_A(3),
      ADR3 => IntALU_A(1),
      ADR0 => IntALU_A(2),
      ADR5 => IntALU_A(0),
      ADR4 => N26,
      O => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT2
    );
  Data_Bus_0_LogicTrst4_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"FFFF00F5FFFF00FF"
    )
    port map (
      ADR1 => '1',
      ADR3 => ALU_Opr(4),
      ADR2 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT21_7888,
      ADR0 => N23,
      ADR5 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT2,
      O => N442
    );
  IntALU_A_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0278_inv,
      CLK => NlwBufferSignal_IntALU_A_3_CLK,
      I => IntALU_n0167(3),
      O => IntALU_A(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_n0167_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"FFFF5555FBFA5150"
    )
    port map (
      ADR4 => IntALU_ACC(3),
      ADR0 => ALU_Opr(2),
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => N394,
      ADR3 => Data_Bus_3_LogicTrst1_7882,
      ADR5 => N232,
      O => IntALU_n0167(3)
    );
  IntALU_A_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0278_inv,
      CLK => NlwBufferSignal_IntALU_A_2_CLK,
      I => IntALU_n0167(2),
      O => IntALU_A(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_n0167_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"BBB8BBB8BBBBBBB8"
    )
    port map (
      ADR0 => IntALU_ACC(2),
      ADR1 => ALU_Opr(2),
      ADR5 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => N454,
      ADR4 => Data_Bus_2_LogicTrst1_7862,
      ADR3 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_n0167(2)
    );
  IntALU_A_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0278_inv,
      CLK => NlwBufferSignal_IntALU_A_1_CLK,
      I => IntALU_n0167(1),
      O => IntALU_A(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_n0167_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"CCCCCCCCFFFFFF50"
    )
    port map (
      ADR1 => IntALU_ACC(1),
      ADR5 => ALU_Opr(2),
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => N444,
      ADR2 => Data_Bus_1_LogicTrst1_7846,
      ADR4 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_n0167(1)
    );
  IntALU_A_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0278_inv,
      CLK => NlwBufferSignal_IntALU_A_0_CLK,
      I => IntALU_n0167(0),
      O => IntALU_A(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_n0167_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"DDDDDD8DDDDDDD88"
    )
    port map (
      ADR1 => IntALU_ACC(0),
      ADR0 => ALU_Opr(2),
      ADR2 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => N434,
      ADR5 => Data_Bus_0_LogicTrst1_7823,
      ADR4 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_n0167(0)
    );
  Data_Bus_1_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FF73FF73FF50FF50"
    )
    port map (
      ADR4 => '1',
      ADR5 => IntRAM_RAMpg_n0019_1_0,
      ADR2 => IntALU_ACC(1),
      ADR3 => N489,
      ADR0 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR1 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N444
    );
  Data_Bus_1_LogicTrst1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FFA0A0A0FFA0A0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => RCVD_Data(1),
      ADR0 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR3 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR4 => IntCPU_TMP_reg(1),
      O => N489
    );
  IntALU_ACC_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0225_inv,
      CLK => NlwBufferSignal_IntALU_ACC_7_CLK,
      I => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_7_Q,
      O => IntALU_ACC(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT16 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"F1E0F1E0F0F0F1E0"
    )
    port map (
      ADR2 => N472,
      ADR5 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_7_LogicTrst,
      ADR3 => N471_0,
      ADR4 => Data_Bus_7_LogicTrst1_7773,
      ADR0 => Data_Bus_0_LogicTrst31,
      O => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_7_Q
    );
  IntALU_ACC_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0225_inv,
      CLK => NlwBufferSignal_IntALU_ACC_6_CLK,
      I => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_6_Q,
      O => IntALU_ACC(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT14 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FF04FF05FB00FA00"
    )
    port map (
      ADR3 => N432,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_6_LogicTrst,
      ADR5 => N431_0,
      ADR4 => Data_Bus_6_LogicTrst1_8423,
      ADR2 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_6_Q
    );
  IntALU_ACC_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0225_inv,
      CLK => NlwBufferSignal_IntALU_ACC_5_CLK,
      I => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_5_Q,
      O => IntALU_ACC(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT12 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"CCCCCCCCCACCCACA"
    )
    port map (
      ADR1 => N422,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_5_LogicTrst,
      ADR0 => N421_0,
      ADR4 => Data_Bus_5_LogicTrst1_8266,
      ADR5 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_5_Q
    );
  IntALU_ACC_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0225_inv,
      CLK => NlwBufferSignal_IntALU_ACC_4_CLK,
      I => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_4_Q,
      O => IntALU_ACC(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT10 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"AAACAAAAAAACAAAC"
    )
    port map (
      ADR0 => N412,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_4_LogicTrst,
      ADR1 => N411_0,
      ADR5 => Data_Bus_4_LogicTrst1_7967,
      ADR3 => N232,
      O => IntALU_Alu_op_4_X_8_o_wide_mux_46_OUT_4_Q
    );
  IntALU_B_7_IntALU_B_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N136,
      O => N136_0
    );
  IntALU_B_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0187_inv,
      CLK => NlwBufferSignal_IntALU_B_7_CLK,
      I => NlwBufferSignal_IntALU_B_7_IN,
      O => IntALU_B(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_A_7_B_7_LessThan_17_o121 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"FF55FF55FF55FF55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => IntALU_A(5),
      ADR3 => IntALU_B(5),
      ADR5 => '1',
      O => N16
    );
  IntALU_A_7_B_7_LessThan_17_o141 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"55005500"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => IntALU_A(5),
      ADR3 => IntALU_B(5),
      O => N136
    );
  IntALU_B_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0187_inv,
      CLK => NlwBufferSignal_IntALU_B_6_CLK,
      I => NlwBufferSignal_IntALU_B_6_IN,
      O => IntALU_B(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_4_LogicTrst1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"EAC0EAC0EAC0EAC0"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR0 => RCVD_Data(4),
      ADR3 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR1 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR2 => IntCPU_TMP_reg(4),
      O => N481
    );
  IntALU_B_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0187_inv,
      CLK => NlwBufferSignal_IntALU_B_5_CLK,
      I => NlwBufferSignal_IntALU_B_5_IN,
      O => IntALU_B(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_4_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"FF0CFF0CFFAEFFAE"
    )
    port map (
      ADR4 => '1',
      ADR0 => IntRAM_RAMpg_n0019_4_0,
      ADR1 => IntALU_ACC(4),
      ADR3 => N481,
      ADR2 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N404
    );
  IntALU_B_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0187_inv,
      CLK => NlwBufferSignal_IntALU_B_4_CLK,
      I => IntALU_n0167(4),
      O => IntALU_B(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_n0167_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"FFFDFFFC33313330"
    )
    port map (
      ADR5 => IntALU_ACC(4),
      ADR1 => ALU_Opr(2),
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => N404,
      ADR4 => Data_Bus_4_LogicTrst1_7967,
      ADR3 => N232,
      O => IntALU_n0167(4)
    );
  IntCPU_current_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"00F000F000F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      ADR3 => IntCPU_current_state_FSM_FFd2_8601,
      O => IntCPU_current_state_FSM_FFd1_In1_8985
    );
  IntCPU_current_state_FSM_FFd1_In3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"0C005C5000000000"
    )
    port map (
      ADR5 => IntCPU_current_state_FSM_FFd1_In1_8985,
      ADR2 => IntCPU_current_state_FSM_FFd3_8591,
      ADR0 => RX_Empty,
      ADR4 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR3 => IntCPU_INS_reg(7),
      ADR1 => IntCPU_current_state_FSM_FFd1_In2_8608,
      O => IntCPU_current_state_FSM_FFd1_In3_8984
    );
  IntCPU_current_state_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntCPU_current_state_FSM_FFd1_1_CLK,
      I => IntCPU_current_state_FSM_FFd1_In,
      O => IntCPU_current_state_FSM_FFd1_1_8747,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_current_state_FSM_FFd1_In8 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"FFFFFAFAFFFFFAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => IntCPU_current_state_FSM_FFd1_In5_8606,
      ADR0 => IntCPU_current_state_FSM_FFd1_In7_8607,
      ADR4 => IntCPU_current_state_FSM_FFd1_In3_8984,
      O => IntCPU_current_state_FSM_FFd1_In
    );
  IntDMA_e_actual_FSM_FFd4_IntDMA_e_actual_FSM_FFd4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntDMA_e_actual_FSM_FFd4_In_pack_11,
      O => IntDMA_e_actual_FSM_FFd4_In_8456
    );
  IntDMA_e_actual_FSM_FFd4_In : X_MUX2
    generic map(
      LOC => "SLICE_X4Y21"
    )
    port map (
      IA => N541,
      IB => N542,
      O => IntDMA_e_actual_FSM_FFd4_In_pack_11,
      SEL => IntDMA_e_actual_FSM_FFd3_7789
    );
  IntDMA_e_actual_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_CLK,
      I => NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_IN,
      O => IntDMA_e_actual_FSM_FFd4_7788,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_e_actual_FSM_FFd4_In_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"55555555AAAA0800"
    )
    port map (
      ADR0 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR2 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR3 => IntCPU_current_state_FSM_FFd3_8591,
      ADR5 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR1 => IntCPU_current_state_FSM_FFd1_8592,
      ADR4 => IntDMA_e_actual_FSM_FFd2_7790,
      O => N541
    );
  IntDMA_e_actual_FSM_FFd4_In_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"CCCC0C3C9C9C0C3C"
    )
    port map (
      ADR4 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR1 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR5 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR2 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR3 => RX_Empty,
      O => N542
    );
  IntDMA_e_actual_FSM_FFd5_In3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"CCCCCCCCC0C0C8C0"
    )
    port map (
      ADR1 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR0 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR3 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR4 => TX_RDY,
      ADR5 => IntDMA_e_actual_FSM_FFd5_In2_0,
      ADR2 => IntDMA_e_actual_FSM_FFd5_In1_8589,
      O => IntDMA_e_actual_FSM_FFd5_In3_8986
    );
  IntDMA_e_actual_FSM_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntDMA_e_actual_FSM_FFd5_CLK,
      I => IntDMA_e_actual_FSM_FFd5_In,
      O => IntDMA_e_actual_FSM_FFd5_8596,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_e_actual_FSM_FFd5_In7 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"FFFFF0F0FFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR0 => IntDMA_e_actual_FSM_FFd5_In6_8594,
      ADR1 => IntDMA_e_actual_FSM_FFd5_In5_8595,
      ADR5 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR2 => IntDMA_e_actual_FSM_FFd5_In4_0,
      ADR4 => IntDMA_e_actual_FSM_FFd5_In3_8986,
      O => IntDMA_e_actual_FSM_FFd5_In
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_comb1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_0,
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_8520,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_comb
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_comb1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => X"00F000F000F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_8656,
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_8655,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_comb
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_pack_1,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_8655
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X4Y31",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_rstpot_2551,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_8520,
      SET => IntALU_Reset_inv,
      RST => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_8520,
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_8768,
      ADR5 => '1',
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_rstpot_2551
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_rstpot : X_LUT5
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"0A0A0A0A"
    )
    port map (
      ADR1 => '1',
      ADR2 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_8654,
      ADR0 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_8655,
      ADR3 => '1',
      ADR4 => '1',
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_rstpot_2546
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X4Y31",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_rstpot_2546,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_pack_1,
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntCPU_Mram_INS_reg_5_GND_36_o_wide_mux_8_OUT12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y10",
      INIT => X"00000041000000F0"
    )
    port map (
      ADR1 => IntCPU_INS_reg(1),
      ADR0 => IntCPU_INS_reg(2),
      ADR2 => IntCPU_INS_reg(0),
      ADR5 => IntCPU_INS_reg(3),
      ADR4 => IntCPU_INS_reg(4),
      ADR3 => IntCPU_INS_reg(5),
      O => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_0_Q
    );
  IntCPU_Mmux_Alu_op2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => X"88888888888888F8"
    )
    port map (
      ADR5 => IntCPU_INS_reg(2),
      ADR4 => IntCPU_INS_reg(5),
      ADR3 => N365,
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_1_Q,
      ADR2 => N36,
      ADR1 => N23,
      O => ALU_Opr(1)
    );
  Data_Bus_3_LogicTrst3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => X"A00AE44E022A466E"
    )
    port map (
      ADR0 => ALU_Opr(3),
      ADR1 => ALU_Opr(0),
      ADR5 => ALU_Opr(1),
      ADR3 => IntALU_A(3),
      ADR2 => IntALU_B(3),
      ADR4 => IntALU_ACC(3),
      O => N402
    );
  IntCPU_Mmux_Alu_op311 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => X"0000000200000002"
    )
    port map (
      ADR5 => '1',
      ADR0 => IntCPU_current_state_FSM_FFd1_1_8747,
      ADR1 => IntCPU_INS_reg(7),
      ADR3 => IntCPU_INS_reg(6),
      ADR4 => IntCPU_current_state_FSM_FFd2_8601,
      ADR2 => IntCPU_current_state_FSM_FFd3_8591,
      O => N23
    );
  IntCPU_Mmux_Alu_op1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => X"AAAB0003AAAA0000"
    )
    port map (
      ADR5 => N36,
      ADR1 => IntCPU_INS_reg(5),
      ADR2 => IntCPU_INS_reg(2),
      ADR3 => N367,
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_0_Q,
      ADR4 => N23,
      O => ALU_Opr(0)
    );
  IntALU_n0187_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"004000C00004000C"
    )
    port map (
      ADR1 => ALU_Opr(1),
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => N23,
      ADR3 => ALU_Opr(4),
      ADR5 => ALU_Opr(0),
      ADR2 => ALU_Opr(2),
      O => IntALU_n0187_inv
    );
  IntALU_n0225_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"0000FF080000F808"
    )
    port map (
      ADR4 => ALU_Opr(2),
      ADR3 => ALU_Opr(1),
      ADR2 => ALU_Opr(4),
      ADR5 => ALU_Opr(0),
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR1 => N23,
      O => IntALU_n0225_inv
    );
  IntALU_B_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0187_inv,
      CLK => NlwBufferSignal_IntALU_B_3_CLK,
      I => NlwBufferSignal_IntALU_B_3_IN,
      O => IntALU_B(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o214 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"0111033305550FFF"
    )
    port map (
      ADR2 => IntALU_A(6),
      ADR3 => IntALU_B(6),
      ADR1 => IntALU_A(3),
      ADR5 => IntALU_B(3),
      ADR4 => IntALU_A(2),
      ADR0 => IntALU_B(2),
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o213_7831
    );
  IntALU_B_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0187_inv,
      CLK => NlwBufferSignal_IntALU_B_2_CLK,
      I => NlwBufferSignal_IntALU_B_2_IN,
      O => IntALU_B(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"C3C3C3C3C3C3C3C3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => IntALU_A(0),
      ADR2 => IntALU_B(0),
      O => IntALU_A_7_B_7_equal_16_o1
    );
  IntALU_B_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0187_inv,
      CLK => NlwBufferSignal_IntALU_B_1_CLK,
      I => NlwBufferSignal_IntALU_B_1_IN,
      O => IntALU_B(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o28 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"8200000041000000"
    )
    port map (
      ADR4 => IntALU_A_7_B_7_equal_16_o1,
      ADR3 => N273,
      ADR1 => IntALU_A(3),
      ADR2 => IntALU_B(3),
      ADR5 => IntALU_B(6),
      ADR0 => IntALU_A(6),
      O => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o27
    );
  IntALU_B_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0187_inv,
      CLK => NlwBufferSignal_IntALU_B_0_CLK,
      I => NlwBufferSignal_IntALU_B_0_IN,
      O => IntALU_B(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o210_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"7D3CFFFF7D3CFFFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => IntALU_B(7),
      ADR1 => IntALU_A(7),
      ADR0 => IntALU_A(4),
      ADR3 => IntALU_B(4),
      ADR4 => IntALU_Mmux_Alu_op_4_X_8_o_Mux_48_o27,
      O => N535
    );
  IntALU_Mmux_n02334_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"F00000FFF00F0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => IntALU_B(3),
      ADR4 => IntALU_A(3),
      ADR2 => ALU_Opr(1),
      ADR5 => ALU_Opr(0),
      O => N386
    );
  IntALU_Index_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0253_inv,
      CLK => NlwBufferSignal_IntALU_Index_7_CLK,
      I => IntALU_n0233(7),
      O => IntALU_Index(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_n023382 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"CCCCCCCCD8CCD8D8"
    )
    port map (
      ADR1 => N469,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_7_LogicTrst,
      ADR2 => N468_0,
      ADR4 => Data_Bus_7_LogicTrst1_7773,
      ADR5 => Data_Bus_0_LogicTrst31,
      O => IntALU_n0233(7)
    );
  IntALU_Index_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0253_inv,
      CLK => NlwBufferSignal_IntALU_Index_6_CLK,
      I => IntALU_n0233(6),
      O => IntALU_Index(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_n02337 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"01FD00FF01FD01FD"
    )
    port map (
      ADR3 => N429,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_6_LogicTrst,
      ADR0 => N428,
      ADR5 => Data_Bus_6_LogicTrst1_8423,
      ADR1 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_n0233(6)
    );
  IntALU_Index_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0253_inv,
      CLK => NlwBufferSignal_IntALU_Index_5_CLK,
      I => IntALU_n0233(5),
      O => IntALU_Index(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_n02336 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"0F0B0F4F0F0A0F5F"
    )
    port map (
      ADR2 => N419,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_5_LogicTrst,
      ADR4 => N418,
      ADR5 => Data_Bus_5_LogicTrst1_8266,
      ADR0 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_n0233(5)
    );
  IntALU_Index_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0253_inv,
      CLK => NlwBufferSignal_IntALU_Index_4_CLK,
      I => IntALU_n0233(4),
      O => IntALU_Index(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_n02335 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"00020003FFF7FFF3"
    )
    port map (
      ADR5 => N409,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_4_LogicTrst,
      ADR1 => N408,
      ADR4 => Data_Bus_4_LogicTrst1_7967,
      ADR3 => N232,
      O => IntALU_n0233(4)
    );
  IntALU_A_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0278_inv,
      CLK => NlwBufferSignal_IntALU_A_7_CLK,
      I => IntALU_n0167(7),
      O => IntALU_A(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_n0167_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"FFFFFFDC00FF00DC"
    )
    port map (
      ADR5 => IntALU_ACC(7),
      ADR3 => ALU_Opr(2),
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => N464,
      ADR2 => Data_Bus_7_LogicTrst1_7773,
      ADR4 => Data_Bus_0_LogicTrst31,
      O => IntALU_n0167(7)
    );
  IntALU_A_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0278_inv,
      CLK => NlwBufferSignal_IntALU_A_6_CLK,
      I => IntALU_n0167(6),
      O => IntALU_A(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_n0167_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"FFFF0000FCFEFCFE"
    )
    port map (
      ADR4 => IntALU_ACC(6),
      ADR5 => ALU_Opr(2),
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => N424,
      ADR0 => Data_Bus_6_LogicTrst1_8423,
      ADR2 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_n0167(6)
    );
  IntALU_A_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0278_inv,
      CLK => NlwBufferSignal_IntALU_A_5_CLK,
      I => IntALU_n0167(5),
      O => IntALU_A(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_n0167_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"AFACAFACAFAFAFAC"
    )
    port map (
      ADR0 => IntALU_ACC(5),
      ADR2 => ALU_Opr(2),
      ADR5 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => N414,
      ADR4 => Data_Bus_5_LogicTrst1_8266,
      ADR3 => N232,
      O => IntALU_n0167(5)
    );
  IntALU_A_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0278_inv,
      CLK => NlwBufferSignal_IntALU_A_4_CLK,
      I => NlwBufferSignal_IntALU_A_4_IN,
      O => IntALU_A(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"FFFF5D5DFFFF0C0C"
    )
    port map (
      ADR3 => '1',
      ADR5 => IntRAM_RAMpg_n0019_6_0,
      ADR1 => IntALU_ACC(6),
      ADR4 => N485,
      ADR2 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N424
    );
  Data_Bus_7_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"FFFFFFFF00F0CCFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => IntRAM_RAMpg_n0019_7_0,
      ADR1 => IntALU_ACC(7),
      ADR5 => N493,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR3 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N464
    );
  Data_Bus_7_LogicTrst1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"FFC0C0C0FFC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => RCVD_Data(7),
      ADR1 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR4 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR3 => IntCPU_TMP_reg(7),
      O => N493
    );
  IntDMA_e_actual_FSM_FFd5_In6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"00000000AAEAAAFF"
    )
    port map (
      ADR5 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR3 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR1 => IntCPU_current_state_FSM_FFd2_8601,
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      ADR4 => RX_Empty,
      ADR0 => IntDMA_e_actual_FSM_FFd3_7789,
      O => IntDMA_e_actual_FSM_FFd5_In6_8594
    );
  IntDMA_e_actual_FSM_FFd5_In5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"54545454DCFFDCDC"
    )
    port map (
      ADR1 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR2 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR0 => RS232_Ack_in_8991,
      ADR4 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR3 => RX_Empty,
      ADR5 => IntDMA_e_actual_FSM_FFd3_7789,
      O => IntDMA_e_actual_FSM_FFd5_In5_8595
    );
  RS232_Ack_in : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Ack_in_CLK,
      I => RS232_Valid_D_INV_62_o,
      O => RS232_Ack_in_8991,
      SET => IntALU_Reset_inv,
      RST => GND
    );
  RS232_Valid_D_INV_62_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"CCCCFFFF57FFFFFF"
    )
    port map (
      ADR5 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR0 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR1 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR2 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR4 => TX_RDY,
      O => RS232_Valid_D_INV_62_o
    );
  RS232_Shift_Q_AUX_3_RS232_Shift_Q_AUX_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX_7_pack_6,
      O => RS232_Shift_Q_AUX(7)
    );
  RS232_Shift_Q_AUX_3_RS232_Shift_Q_AUX_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX_6_pack_4,
      O => RS232_Shift_Q_AUX(6)
    );
  RS232_Shift_Q_AUX_3_RS232_Shift_Q_AUX_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX_5_pack_2,
      O => RS232_Shift_Q_AUX(5)
    );
  RS232_Shift_Q_AUX_3_RS232_Shift_Q_AUX_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX_4_pack_1,
      O => RS232_Shift_Q_AUX(4)
    );
  RS232_Shift_Q_AUX_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_out,
      CLK => NlwBufferSignal_RS232_Shift_Q_AUX_3_CLK,
      I => NlwBufferSignal_RS232_Shift_Q_AUX_3_IN,
      O => RS232_Shift_Q_AUX(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_LineRD_in_rt : X_LUT5
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_LineRD_in_8452,
      O => RS232_LineRD_in_rt_2764
    );
  RS232_Shift_Q_AUX_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_out,
      CLK => NlwBufferSignal_RS232_Shift_Q_AUX_7_CLK,
      I => RS232_LineRD_in_rt_2764,
      O => RS232_Shift_Q_AUX_7_pack_6,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Shift_Q_AUX_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_out,
      CLK => NlwBufferSignal_RS232_Shift_Q_AUX_2_CLK,
      I => NlwBufferSignal_RS232_Shift_Q_AUX_2_IN,
      O => RS232_Shift_Q_AUX(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Shift_Q_AUX_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => RS232_Shift_Q_AUX(7),
      O => RS232_Shift_Q_AUX_7_rt_2760
    );
  RS232_Shift_Q_AUX_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_out,
      CLK => NlwBufferSignal_RS232_Shift_Q_AUX_6_CLK,
      I => RS232_Shift_Q_AUX_7_rt_2760,
      O => RS232_Shift_Q_AUX_6_pack_4,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Shift_Q_AUX_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_out,
      CLK => NlwBufferSignal_RS232_Shift_Q_AUX_1_CLK,
      I => NlwBufferSignal_RS232_Shift_Q_AUX_1_IN,
      O => RS232_Shift_Q_AUX(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Shift_Q_AUX_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => RS232_Shift_Q_AUX(6),
      O => RS232_Shift_Q_AUX_6_rt_2749
    );
  RS232_Shift_Q_AUX_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_out,
      CLK => NlwBufferSignal_RS232_Shift_Q_AUX_5_CLK,
      I => RS232_Shift_Q_AUX_6_rt_2749,
      O => RS232_Shift_Q_AUX_5_pack_2,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Shift_Q_AUX_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_out,
      CLK => NlwBufferSignal_RS232_Shift_Q_AUX_0_CLK,
      I => NlwBufferSignal_RS232_Shift_Q_AUX_0_IN,
      O => RS232_Shift_Q_AUX(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Shift_Q_AUX_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_Shift_Q_AUX(5),
      O => RS232_Shift_Q_AUX_5_rt_2754
    );
  RS232_Shift_Q_AUX_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_out,
      CLK => NlwBufferSignal_RS232_Shift_Q_AUX_4_CLK,
      I => RS232_Shift_Q_AUX_5_rt_2754,
      O => RS232_Shift_Q_AUX_4_pack_1,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Receiver_n0063_RS232_Receiver_n0063_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Receiver_n0078_inv,
      O => RS232_Receiver_n0078_inv_0
    );
  RS232_Receiver_n0063_RS232_Receiver_n0063_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Receiver_e_actual_FSM_FFd1_pack_5,
      O => RS232_Receiver_e_actual_FSM_FFd1_8717
    );
  RS232_Receiver_n006311 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"8800A0AA8800A0AA"
    )
    port map (
      ADR0 => Reset_IBUF_0,
      ADR4 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR3 => RS232_Receiver_e_actual_FSM_FFd2_8716,
      ADR2 => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_0,
      ADR1 => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_0,
      ADR5 => '1',
      O => RS232_Receiver_n0063
    );
  RS232_Receiver_n0078_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"8800A000"
    )
    port map (
      ADR0 => Reset_IBUF_0,
      ADR4 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR3 => RS232_Receiver_e_actual_FSM_FFd2_8716,
      ADR2 => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_0,
      ADR1 => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_0,
      O => RS232_Receiver_n0078_inv
    );
  RS232_Receiver_Valid_out1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"8888000088880000"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR0 => RS232_Receiver_e_actual_FSM_FFd2_8716,
      ADR4 => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_0,
      ADR5 => '1',
      O => RS232_Valid_out
    );
  RS232_Receiver_e_actual_FSM_FFd1_In1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"A8A8ECEC"
    )
    port map (
      ADR3 => '1',
      ADR2 => RS232_Receiver_Mcompar_BitCounter_31_INV_56_o_cy_6_0,
      ADR1 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR0 => RS232_Receiver_e_actual_FSM_FFd2_8716,
      ADR4 => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_0,
      O => RS232_Receiver_e_actual_FSM_FFd1_In
    );
  RS232_Receiver_e_actual_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Receiver_e_actual_FSM_FFd1_CLK,
      I => RS232_Receiver_e_actual_FSM_FFd1_In,
      O => RS232_Receiver_e_actual_FSM_FFd1_pack_5,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_2795,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_0
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_pack_1,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_8768
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_8656,
      RST => GND,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y31",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_8768,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_rt_2791
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_rt_2791,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_2795,
      RST => GND,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_CLK,
      I => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_IN,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_8654,
      RST => GND,
      SET => GND
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y31",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_8520,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_rt_2796
    );
  RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_CLK,
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_rt_2796,
      O => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_pack_1,
      RST => GND,
      SET => GND
    );
  IntCPU_INS_reg_0_IntCPU_INS_reg_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus_0_pack_20,
      O => RData_Bus(0)
    );
  IntROM_Mram_n0680_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y9"
    )
    port map (
      IA => IntROM_Mram_n0680_f71,
      IB => IntROM_Mram_n0680_f7_2806,
      O => RData_Bus_0_pack_20,
      SEL => IntCPU_PC_reg(7)
    );
  IntROM_Mram_n0680_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y9"
    )
    port map (
      IA => IntROM_Mram_n06803_2808,
      IB => IntROM_Mram_n06802_2828,
      O => IntROM_Mram_n0680_f71,
      SEL => IntCPU_PC_reg(6)
    );
  IntROM_Mram_n0680_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y9"
    )
    port map (
      IA => IntROM_Mram_n06801_2820,
      IB => IntROM_Mram_n0680,
      O => IntROM_Mram_n0680_f7_2806,
      SEL => IntCPU_PC_reg(6)
    );
  IntCPU_INS_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0554_inv_0,
      CLK => NlwBufferSignal_IntCPU_INS_reg_0_CLK,
      I => NlwBufferSignal_IntCPU_INS_reg_0_IN,
      O => IntCPU_INS_reg(0),
      RST => GND,
      SET => GND
    );
  IntROM_Mram_n06804 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"A85A90669BAAF555"
    )
    port map (
      ADR0 => IntCPU_PC_reg(3),
      ADR4 => IntCPU_PC_reg(1),
      ADR2 => IntCPU_PC_reg(4),
      ADR5 => IntCPU_PC_reg(5),
      ADR1 => IntCPU_PC_reg(2),
      ADR3 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n06803_2808
    );
  IntROM_Mram_n06803 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"BCF3B01B039BC290"
    )
    port map (
      ADR5 => IntCPU_PC_reg(3),
      ADR3 => IntCPU_PC_reg(1),
      ADR2 => IntCPU_PC_reg(0),
      ADR1 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(2),
      ADR0 => IntCPU_PC_reg(4),
      O => IntROM_Mram_n06802_2828
    );
  IntROM_Mram_n06802 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"7D69EE5F83210702"
    )
    port map (
      ADR3 => IntCPU_PC_reg(2),
      ADR1 => IntCPU_PC_reg(4),
      ADR4 => IntCPU_PC_reg(1),
      ADR0 => IntCPU_PC_reg(3),
      ADR2 => IntCPU_PC_reg(5),
      ADR5 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n06801_2820
    );
  IntROM_Mram_n06801 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00007B220000032E"
    )
    port map (
      ADR4 => IntCPU_PC_reg(5),
      ADR3 => IntCPU_PC_reg(2),
      ADR5 => IntCPU_PC_reg(0),
      ADR1 => IntCPU_PC_reg(4),
      ADR2 => IntCPU_PC_reg(3),
      ADR0 => IntCPU_PC_reg(1),
      O => IntROM_Mram_n0680
    );
  N439_N439_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N438,
      O => N438_0
    );
  Data_Bus_0_LogicTrst4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y10"
    )
    port map (
      IA => N509,
      IB => N510,
      O => N438,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_0_LogicTrst4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FFFF7770FFFF0700"
    )
    port map (
      ADR0 => N23,
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR2 => ALU_Opr(0),
      ADR5 => IntALU_ACC(0),
      ADR3 => IntRAM_RAMpg_n0019_0_0,
      ADR4 => IntALU_Mmux_n02331,
      O => N509
    );
  Data_Bus_0_LogicTrst4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"AAFAFAFAAAAAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => ALU_Opr(0),
      ADR5 => IntALU_ACC(0),
      ADR3 => N23,
      ADR4 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => IntALU_Mmux_n02331,
      O => N510
    );
  Data_Bus_0_LogicTrst4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FF30FFF0FF33FFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => ALU_Opr(0),
      ADR4 => N23,
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR2 => IntALU_ACC(0),
      ADR3 => IntALU_Mmux_n02331,
      O => N439
    );
  IntALU_Mmux_n023311 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"4CC0000048800000"
    )
    port map (
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => N23,
      ADR0 => ALU_Opr(1),
      ADR2 => IntALU_B(0),
      ADR3 => IntALU_A(0),
      ADR5 => ALU_Opr(0),
      O => IntALU_Mmux_n02331
    );
  N351_N351_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N398,
      O => N398_0
    );
  Data_Bus_3_LogicTrst3_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y13"
    )
    port map (
      IA => N501,
      IB => N502,
      O => N398,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_3_LogicTrst3_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"FFAAFFAAFFF0FFCC"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_3_0,
      ADR0 => IntALU_A(3),
      ADR4 => ALU_Opr(3),
      ADR5 => ALU_Opr(4),
      ADR2 => N351,
      ADR3 => N26,
      O => N501
    );
  Data_Bus_3_LogicTrst3_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"FFFFFF00FF80FF80"
    )
    port map (
      ADR4 => IntALU_A(3),
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR2 => N23,
      ADR5 => ALU_Opr(4),
      ADR0 => N351,
      ADR3 => N26,
      O => N502
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"ACFFAC0FACF0AC00"
    )
    port map (
      ADR0 => IntALU_ACC(4),
      ADR4 => IntALU_ACC(2),
      ADR5 => IntALU_A_7_B_7_add_1_OUT_3_0,
      ADR1 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_3_0,
      ADR2 => ALU_Opr(1),
      ADR3 => ALU_Opr(0),
      O => N351
    );
  IntCPU_TMP_reg_7_IntCPU_TMP_reg_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus_7_pack_20,
      O => RData_Bus(7)
    );
  IntROM_Mram_n068014_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y14"
    )
    port map (
      IA => IntROM_Mram_n068014_f71,
      IB => IntROM_Mram_n068014_f7_2891,
      O => RData_Bus_7_pack_20,
      SEL => IntCPU_PC_reg(7)
    );
  IntROM_Mram_n068014_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y14"
    )
    port map (
      IA => IntROM_Mram_n0680143_2894,
      IB => IntROM_Mram_n0680142_2904,
      O => IntROM_Mram_n068014_f71,
      SEL => IntCPU_PC_reg(6)
    );
  IntROM_Mram_n068014_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y14"
    )
    port map (
      IA => IntROM_Mram_n0680141_2912,
      IB => IntROM_Mram_n068014_2920,
      O => IntROM_Mram_n068014_f7_2891,
      SEL => IntCPU_PC_reg(6)
    );
  IntCPU_TMP_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0566_inv,
      CLK => NlwBufferSignal_IntCPU_TMP_reg_7_CLK,
      I => NlwBufferSignal_IntCPU_TMP_reg_7_IN,
      O => IntCPU_TMP_reg(7),
      RST => GND,
      SET => GND
    );
  IntROM_Mram_n0680143 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"44D1226064DD4889"
    )
    port map (
      ADR1 => IntCPU_PC_reg(0),
      ADR3 => IntCPU_PC_reg(2),
      ADR2 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(1),
      ADR0 => IntCPU_PC_reg(3),
      ADR5 => IntCPU_PC_reg(4),
      O => IntROM_Mram_n0680143_2894
    );
  IntROM_Mram_n0680142 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"6211EF08752500E7"
    )
    port map (
      ADR5 => IntCPU_PC_reg(4),
      ADR3 => IntCPU_PC_reg(1),
      ADR1 => IntCPU_PC_reg(0),
      ADR4 => IntCPU_PC_reg(3),
      ADR2 => IntCPU_PC_reg(2),
      ADR0 => IntCPU_PC_reg(5),
      O => IntROM_Mram_n0680142_2904
    );
  IntROM_Mram_n0680141 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"C21F2E5506959A0D"
    )
    port map (
      ADR4 => IntCPU_PC_reg(2),
      ADR3 => IntCPU_PC_reg(3),
      ADR0 => IntCPU_PC_reg(1),
      ADR1 => IntCPU_PC_reg(5),
      ADR5 => IntCPU_PC_reg(4),
      ADR2 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n0680141_2912
    );
  IntROM_Mram_n068014 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000018E610AB"
    )
    port map (
      ADR5 => IntCPU_PC_reg(5),
      ADR3 => IntCPU_PC_reg(0),
      ADR0 => IntCPU_PC_reg(3),
      ADR1 => IntCPU_PC_reg(2),
      ADR4 => IntCPU_PC_reg(1),
      ADR2 => IntCPU_PC_reg(4),
      O => IntROM_Mram_n068014_2920
    );
  N353_N353_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N471,
      O => N471_0
    );
  Data_Bus_7_LogicTrst3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y15"
    )
    port map (
      IA => N523,
      IB => N524,
      O => N471,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_7_LogicTrst3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"FFFF00005CCC5CCC"
    )
    port map (
      ADR5 => ALU_Opr(4),
      ADR1 => IntRAM_RAMpg_n0019_7_0,
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR3 => N23,
      ADR0 => N353,
      ADR4 => N10,
      O => N523
    );
  Data_Bus_7_LogicTrst3_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"CCEC0020CCEC0020"
    )
    port map (
      ADR5 => '1',
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => N23,
      ADR1 => ALU_Opr(4),
      ADR3 => N353,
      ADR4 => N10,
      O => N524
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"A0F0AAFAA5F5AFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => IntALU_ACC(6),
      ADR5 => IntALU_A_7_B_7_add_1_OUT_7_0,
      ADR3 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_7_0,
      ADR0 => ALU_Opr(1),
      ADR2 => ALU_Opr(0),
      O => N353
    );
  Data_Bus_7_LogicTrst3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"AA3FAAFFAA3FAAFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR1 => N23,
      ADR3 => ALU_Opr(4),
      ADR4 => N353,
      ADR0 => N10,
      O => N472
    );
  N469_N469_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N468,
      O => N468_0
    );
  Data_Bus_7_LogicTrst3_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y16"
    )
    port map (
      IA => N521,
      IB => N522,
      O => N468,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_7_LogicTrst3_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"F0FAFAFAF0FCFCFC"
    )
    port map (
      ADR3 => N23,
      ADR4 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR5 => ALU_Opr(0),
      ADR0 => IntALU_ACC(7),
      ADR1 => IntRAM_RAMpg_n0019_7_0,
      ADR2 => IntALU_Mmux_n02338,
      O => N521
    );
  Data_Bus_7_LogicTrst3_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"AEEEAEEEAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR5 => ALU_Opr(0),
      ADR1 => IntALU_ACC(7),
      ADR3 => N23,
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => IntALU_Mmux_n02338,
      O => N522
    );
  Data_Bus_7_LogicTrst3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FFFFFFFF2323AFAF"
    )
    port map (
      ADR3 => '1',
      ADR2 => ALU_Opr(0),
      ADR4 => N23,
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => IntALU_ACC(7),
      ADR5 => IntALU_Mmux_n02338,
      O => N469
    );
  IntALU_Mmux_n023381 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"4488C88000000000"
    )
    port map (
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR5 => N23,
      ADR4 => ALU_Opr(1),
      ADR0 => IntALU_A(7),
      ADR3 => IntALU_B(7),
      ADR2 => ALU_Opr(0),
      O => IntALU_Mmux_n02338
    );
  IntDMA_e_actual_FSM_FFd3_IntDMA_e_actual_FSM_FFd3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N369,
      O => N369_0
    );
  IntDMA_e_actual_FSM_FFd3_In3 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y17"
    )
    port map (
      IA => N539,
      IB => N540,
      O => IntDMA_e_actual_FSM_FFd3_In,
      SEL => IntDMA_e_actual_FSM_FFd2_7790
    );
  IntDMA_e_actual_FSM_FFd3_In3_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"33CCCCDC33CCCCCC"
    )
    port map (
      ADR3 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR1 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR5 => IntCPU_current_state_FSM_FFd1_8592,
      ADR0 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR2 => IntCPU_current_state_FSM_FFd2_8601,
      ADR4 => IntDMA_e_actual_FSM_FFd5_8596,
      O => N539
    );
  IntDMA_e_actual_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntDMA_e_actual_FSM_FFd3_CLK,
      I => IntDMA_e_actual_FSM_FFd3_In,
      O => IntDMA_e_actual_FSM_FFd3_7789,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_e_actual_FSM_FFd3_In3_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"7FC07CC07CC07CC0"
    )
    port map (
      ADR2 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR4 => IntCPU_current_state_FSM_FFd3_8591,
      ADR5 => IntCPU_current_state_FSM_FFd1_8592,
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR1 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR0 => TX_RDY,
      O => N540
    );
  IntCPU_current_state_FSM_FFd1_In4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"FFFFEFFEFFFFEFFE"
    )
    port map (
      ADR0 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR4 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR2 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR1 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR5 => '1',
      O => IntCPU_current_state_FSM_FFd1_In4_8995
    );
  RA_OE_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"033F1415"
    )
    port map (
      ADR0 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR4 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR2 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR1 => IntDMA_e_actual_FSM_FFd4_7788,
      O => N369
    );
  IntCPU_current_state_FSM_FFd1_In5 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"A5A50000A5A50005"
    )
    port map (
      ADR1 => '1',
      ADR4 => IntCPU_current_state_FSM_FFd1_In4_8995,
      ADR0 => IntCPU_current_state_FSM_FFd3_8591,
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      ADR5 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR3 => RX_Empty,
      O => IntCPU_current_state_FSM_FFd1_In5_8606
    );
  IntDMA_e_actual_FSM_FFd5_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"0000000000000013"
    )
    port map (
      ADR3 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR1 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR4 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR5 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR0 => IntCPU_current_state_FSM_FFd3_8591,
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      O => IntDMA_e_actual_FSM_FFd5_In1_8589
    );
  IntCPU_n0566_inv_IntCPU_n0566_inv_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_n0554_inv,
      O => IntCPU_n0554_inv_0
    );
  IntCPU_n0566_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"0400040004000400"
    )
    port map (
      ADR4 => '1',
      ADR3 => Reset_IBUF_0,
      ADR0 => IntCPU_current_state_FSM_FFd1_8592,
      ADR1 => IntCPU_current_state_FSM_FFd2_8601,
      ADR2 => IntCPU_current_state_FSM_FFd3_8591,
      ADR5 => '1',
      O => IntCPU_n0566_inv
    );
  IntCPU_n0554_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"10001000"
    )
    port map (
      ADR4 => '1',
      ADR3 => Reset_IBUF_0,
      ADR0 => IntCPU_current_state_FSM_FFd1_8592,
      ADR1 => IntCPU_current_state_FSM_FFd2_8601,
      ADR2 => IntCPU_current_state_FSM_FFd3_8591,
      O => IntCPU_n0554_inv
    );
  IntCPU_current_state_2_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y11",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => IntCPU_current_state_FSM_FFd1_8592,
      O => IntCPU_current_state_2_inv
    );
  Data_Bus_3_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"FFFFFFFF0A0AFF0A"
    )
    port map (
      ADR1 => '1',
      ADR0 => IntRAM_RAMpg_n0019_3_0,
      ADR3 => IntALU_ACC(3),
      ADR5 => N479,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR2 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N394
    );
  Data_Bus_3_LogicTrst1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"FCFCCCCCF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => RCVD_Data(3),
      ADR2 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR1 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR5 => IntCPU_TMP_reg(3),
      O => N479
    );
  IntCPU_TMP_reg_0_IntCPU_TMP_reg_0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N156_pack_6,
      O => N156
    );
  Addr_Bus_0_LogicTrst2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => IntCPU_TMP_reg(0),
      ADR2 => Addr_Bus_1_LogicTrst,
      O => N477
    );
  IntCPU_Mram_n05991111 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"FFFCFFFCFFFCFFFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => IntCPU_INS_reg(3),
      ADR1 => IntCPU_INS_reg(4),
      ADR3 => IntCPU_INS_reg(1),
      ADR5 => '1',
      O => N21
    );
  IntCPU_GND_36_o_INS_reg_5_equal_11_o11 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"00000001"
    )
    port map (
      ADR4 => IntCPU_INS_reg(5),
      ADR0 => IntCPU_INS_reg(2),
      ADR2 => IntCPU_INS_reg(3),
      ADR1 => IntCPU_INS_reg(4),
      ADR3 => IntCPU_INS_reg(1),
      O => N156_pack_6
    );
  IntCPU_current_state_FSM_FFd1_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"FFAFFAFBFFAFFAFB"
    )
    port map (
      ADR5 => '1',
      ADR4 => IntCPU_INS_reg(5),
      ADR3 => N21,
      ADR2 => IntCPU_INS_reg(2),
      ADR1 => IntCPU_INS_reg(0),
      ADR0 => IntCPU_INS_reg(6),
      O => IntCPU_current_state_FSM_FFd1_In2_8608
    );
  IntCPU_TMP_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0566_inv,
      CLK => NlwBufferSignal_IntCPU_TMP_reg_0_CLK,
      I => NlwBufferSignal_IntCPU_TMP_reg_0_IN,
      O => IntCPU_TMP_reg(0),
      RST => GND,
      SET => GND
    );
  IntCPU_Mcount_PC_reg_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"BBFBFFFF88080000"
    )
    port map (
      ADR5 => IntCPU_PC_reg(0),
      ADR4 => IntCPU_current_state_FSM_FFd1_8592,
      ADR2 => IntCPU_INS_reg(0),
      ADR0 => IntCPU_TMP_reg(0),
      ADR3 => IntALU_FlagZ_7779,
      ADR1 => N156,
      O => IntCPU_Mcount_PC_reg_lut(0)
    );
  Data_Bus_6_LogicTrst1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FFC0FFC0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => RCVD_Data(6),
      ADR1 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR5 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR3 => IntCPU_TMP_reg(6),
      O => N485
    );
  Data_Bus_2_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FFFFFFFF5500DDCC"
    )
    port map (
      ADR2 => '1',
      ADR3 => IntRAM_RAMpg_n0019_2_0,
      ADR1 => IntALU_ACC(2),
      ADR5 => N491,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N454
    );
  Data_Bus_2_LogicTrst1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FAAAF000FAAAF000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => RCVD_Data(2),
      ADR4 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR2 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR3 => IntCPU_TMP_reg(2),
      O => N491
    );
  Data_Bus_0_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"DCCCCCCC10000000"
    )
    port map (
      ADR5 => N341,
      ADR1 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR0 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR2 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR3 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      O => N232
    );
  IntRAM_OE_Address_7_AND_159_o_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFFFFFDCFFFFFEFE"
    )
    port map (
      ADR3 => IntCPU_INS_reg(5),
      ADR0 => N369_0,
      ADR2 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR5 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      ADR1 => Addr_Bus_7_LogicTrst1_8435,
      ADR4 => Addr_Bus_6_LogicTrst1_8436,
      O => IntRAM_OE_Address_7_AND_159_o_inv
    );
  Data_Bus_3_LogicTrst3_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"A0AFAFAFA0A3AFA3"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_3_0,
      ADR4 => IntALU_ACC(3),
      ADR2 => ALU_Opr(3),
      ADR3 => ALU_Opr(0),
      ADR0 => N386,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N401
    );
  IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FF1FFFFFFF1FF111"
    )
    port map (
      ADR3 => IntCPU_INS_reg(5),
      ADR4 => N369_0,
      ADR5 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR2 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      ADR1 => Addr_Bus_7_LogicTrst1_8435,
      ADR0 => Addr_Bus_6_LogicTrst1_8436,
      O => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_4_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"FCCCFEEEF000FAAA"
    )
    port map (
      ADR1 => IntCPU_TMP_reg(4),
      ADR0 => IntALU_ACC(4),
      ADR3 => RCVD_Data(4),
      ADR2 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR5 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      O => Data_Bus_4_LogicTrst
    );
  Data_Bus_7_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"F888FFFFF888F888"
    )
    port map (
      ADR3 => IntCPU_TMP_reg(7),
      ADR5 => IntALU_ACC(7),
      ADR0 => RCVD_Data(7),
      ADR1 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR2 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      O => Data_Bus_7_LogicTrst
    );
  Data_Bus_5_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"FF00FFF0FFAAFFFA"
    )
    port map (
      ADR1 => '1',
      ADR0 => IntRAM_RAMpg_n0019_5_0,
      ADR2 => IntALU_ACC(5),
      ADR3 => N483,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N414
    );
  Data_Bus_5_LogicTrst1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"FCFCCCCCF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => RCVD_Data(5),
      ADR2 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR1 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR5 => IntCPU_TMP_reg(5),
      O => N483
    );
  IntCPU_INS_reg_3_IntCPU_INS_reg_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus_3_pack_20,
      O => RData_Bus(3)
    );
  IntROM_Mram_n06806_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y8"
    )
    port map (
      IA => IntROM_Mram_n06806_f71,
      IB => IntROM_Mram_n06806_f7_3140,
      O => RData_Bus_3_pack_20,
      SEL => IntCPU_PC_reg(7)
    );
  IntROM_Mram_n06806_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y8"
    )
    port map (
      IA => IntROM_Mram_n068063_3158,
      IB => IntROM_Mram_n068062_3148,
      O => IntROM_Mram_n06806_f71,
      SEL => IntCPU_PC_reg(6)
    );
  IntROM_Mram_n06806_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y8"
    )
    port map (
      IA => IntROM_Mram_n068061_3174,
      IB => IntROM_Mram_n06806_3166,
      O => IntROM_Mram_n06806_f7_3140,
      SEL => IntCPU_PC_reg(6)
    );
  IntCPU_INS_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0554_inv_0,
      CLK => NlwBufferSignal_IntCPU_INS_reg_3_CLK,
      I => NlwBufferSignal_IntCPU_INS_reg_3_IN,
      O => IntCPU_INS_reg(3),
      RST => GND,
      SET => GND
    );
  IntROM_Mram_n068063 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"0C14098061A9A5AA"
    )
    port map (
      ADR5 => IntCPU_PC_reg(3),
      ADR0 => IntCPU_PC_reg(1),
      ADR3 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(2),
      ADR1 => IntCPU_PC_reg(4),
      ADR2 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n068063_3158
    );
  IntROM_Mram_n068062 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"040011001064CA4A"
    )
    port map (
      ADR5 => IntCPU_PC_reg(3),
      ADR4 => IntCPU_PC_reg(2),
      ADR3 => IntCPU_PC_reg(1),
      ADR1 => IntCPU_PC_reg(4),
      ADR0 => IntCPU_PC_reg(5),
      ADR2 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n068062_3148
    );
  IntROM_Mram_n068061 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"907021485B020825"
    )
    port map (
      ADR2 => IntCPU_PC_reg(4),
      ADR5 => IntCPU_PC_reg(0),
      ADR4 => IntCPU_PC_reg(1),
      ADR1 => IntCPU_PC_reg(5),
      ADR0 => IntCPU_PC_reg(3),
      ADR3 => IntCPU_PC_reg(2),
      O => IntROM_Mram_n068061_3174
    );
  IntROM_Mram_n06806 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"0002002012000120"
    )
    port map (
      ADR1 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(1),
      ADR0 => IntCPU_PC_reg(2),
      ADR2 => IntCPU_PC_reg(3),
      ADR3 => IntCPU_PC_reg(4),
      ADR5 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n06806_3166
    );
  IntCPU_TMP_reg_1_IntCPU_TMP_reg_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus_1_pack_20,
      O => RData_Bus(1)
    );
  IntROM_Mram_n06802_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y10"
    )
    port map (
      IA => IntROM_Mram_n06802_f71,
      IB => IntROM_Mram_n06802_f7_3182,
      O => RData_Bus_1_pack_20,
      SEL => IntCPU_PC_reg(7)
    );
  IntROM_Mram_n06802_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y10"
    )
    port map (
      IA => IntROM_Mram_n068024_3179,
      IB => IntROM_Mram_n068023_3213,
      O => IntROM_Mram_n06802_f71,
      SEL => IntCPU_PC_reg(6)
    );
  IntROM_Mram_n06802_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y10"
    )
    port map (
      IA => IntROM_Mram_n068022_3186,
      IB => IntROM_Mram_n068021_3201,
      O => IntROM_Mram_n06802_f7_3182,
      SEL => IntCPU_PC_reg(6)
    );
  IntCPU_TMP_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0566_inv,
      CLK => NlwBufferSignal_IntCPU_TMP_reg_1_CLK,
      I => NlwBufferSignal_IntCPU_TMP_reg_1_IN,
      O => IntCPU_TMP_reg(1),
      RST => GND,
      SET => GND
    );
  IntROM_Mram_n068024 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"165C01C2B58E0732"
    )
    port map (
      ADR4 => IntCPU_PC_reg(4),
      ADR0 => IntCPU_PC_reg(1),
      ADR5 => IntCPU_PC_reg(3),
      ADR3 => IntCPU_PC_reg(5),
      ADR1 => IntCPU_PC_reg(2),
      ADR2 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n068024_3179
    );
  IntROM_Mram_n068023 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"19812F0EE24DE07D"
    )
    port map (
      ADR2 => IntCPU_PC_reg(4),
      ADR5 => IntCPU_PC_reg(3),
      ADR3 => IntCPU_PC_reg(1),
      ADR1 => IntCPU_PC_reg(5),
      ADR0 => IntCPU_PC_reg(0),
      ADR4 => IntCPU_PC_reg(2),
      O => IntROM_Mram_n068023_3213
    );
  IntROM_Mram_n068022 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"891D44030491B4E1"
    )
    port map (
      ADR3 => IntCPU_PC_reg(2),
      ADR0 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(1),
      ADR5 => IntCPU_PC_reg(4),
      ADR2 => IntCPU_PC_reg(3),
      ADR1 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n068022_3186
    );
  IntROM_Mram_n068021 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"0121110000011102"
    )
    port map (
      ADR1 => IntCPU_PC_reg(5),
      ADR3 => IntCPU_PC_reg(2),
      ADR0 => IntCPU_PC_reg(4),
      ADR5 => IntCPU_PC_reg(0),
      ADR2 => IntCPU_PC_reg(3),
      ADR4 => IntCPU_PC_reg(1),
      O => IntROM_Mram_n068021_3201
    );
  IntALU_Index_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0253_inv,
      CLK => NlwBufferSignal_IntALU_Index_3_CLK,
      I => IntALU_n0233(3),
      O => IntALU_Index(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_n02334 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"00FD02FF00FC03FF"
    )
    port map (
      ADR3 => N402,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_3_LogicTrst,
      ADR4 => N401,
      ADR5 => Data_Bus_3_LogicTrst1_7882,
      ADR2 => N232,
      O => IntALU_n0233(3)
    );
  IntALU_Index_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0253_inv,
      CLK => NlwBufferSignal_IntALU_Index_2_CLK,
      I => IntALU_n0233(2),
      O => IntALU_Index(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_n023332 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"F0F4F0F5F0B0F0A0"
    )
    port map (
      ADR2 => N459,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_2_LogicTrst,
      ADR5 => N458_0,
      ADR4 => Data_Bus_2_LogicTrst1_7862,
      ADR0 => Data_Bus_0_LogicTrst31,
      O => IntALU_n0233(2)
    );
  IntALU_Index_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0253_inv,
      CLK => NlwBufferSignal_IntALU_Index_1_CLK,
      I => IntALU_n0233(1),
      O => IntALU_Index(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_n023322 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"AAAEAAAFAAA2AAA0"
    )
    port map (
      ADR0 => N449,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_1_LogicTrst,
      ADR5 => N448_0,
      ADR4 => Data_Bus_1_LogicTrst1_7846,
      ADR3 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_n0233(1)
    );
  IntALU_Index_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => IntALU_n0253_inv,
      CLK => NlwBufferSignal_IntALU_Index_0_CLK,
      I => IntALU_n0233(0),
      O => IntALU_Index(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_Mmux_n023312 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"AAB8AAAAAAB8AAB8"
    )
    port map (
      ADR0 => N439,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_0_LogicTrst,
      ADR2 => N438_0,
      ADR5 => Data_Bus_0_LogicTrst1_7823,
      ADR3 => Data_Bus_0_LogicTrst3_8069,
      O => IntALU_n0233(0)
    );
  N449_N449_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N448,
      O => N448_0
    );
  Data_Bus_1_LogicTrst3_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y12"
    )
    port map (
      IA => N513,
      IB => N514,
      O => N448,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_1_LogicTrst3_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"FFFF0BBBFFFF0888"
    )
    port map (
      ADR3 => N23,
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR1 => ALU_Opr(0),
      ADR0 => IntALU_ACC(1),
      ADR5 => IntRAM_RAMpg_n0019_1_0,
      ADR4 => IntALU_Mmux_n02332,
      O => N513
    );
  Data_Bus_1_LogicTrst3_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"AFFFAAAAAAAAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => ALU_Opr(0),
      ADR4 => IntALU_ACC(1),
      ADR3 => N23,
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => IntALU_Mmux_n02332,
      O => N514
    );
  Data_Bus_1_LogicTrst3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"FFFFFFFF3303FF0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => ALU_Opr(0),
      ADR4 => N23,
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR3 => IntALU_ACC(1),
      ADR5 => IntALU_Mmux_n02332,
      O => N449
    );
  IntALU_Mmux_n023321 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"6E68000000000000"
    )
    port map (
      ADR5 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => N23,
      ADR2 => ALU_Opr(1),
      ADR0 => IntALU_A(1),
      ADR1 => IntALU_B(1),
      ADR3 => ALU_Opr(0),
      O => IntALU_Mmux_n02332
    );
  N345_N345_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N431,
      O => N431_0
    );
  Data_Bus_6_LogicTrst3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y15"
    )
    port map (
      IA => N507,
      IB => N508,
      O => N431,
      SEL => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv
    );
  Data_Bus_6_LogicTrst3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"F0F0AACCF0F0CCCC"
    )
    port map (
      ADR4 => ALU_Opr(4),
      ADR1 => IntRAM_RAMpg_n0019_6_0,
      ADR3 => N23,
      ADR5 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => N345,
      ADR2 => N10,
      O => N507
    );
  Data_Bus_6_LogicTrst3_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FFFF000088008800"
    )
    port map (
      ADR2 => '1',
      ADR1 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR0 => N23,
      ADR5 => ALU_Opr(4),
      ADR3 => N345,
      ADR4 => N10,
      O => N508
    );
  IntALU_Mmux_Alu_op_4_X_8_o_wide_mux_46_OUT14_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FA0ACFCFFA0AC0C0"
    )
    port map (
      ADR3 => IntALU_ACC(7),
      ADR1 => IntALU_ACC(5),
      ADR5 => IntALU_A_7_B_7_add_1_OUT_6_0,
      ADR0 => IntALU_GND_8_o_GND_8_o_sub_5_OUT_6_0,
      ADR2 => ALU_Opr(1),
      ADR4 => ALU_Opr(0),
      O => N345
    );
  Data_Bus_6_LogicTrst3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"AAFFAA3FAAFFAA3F"
    )
    port map (
      ADR5 => '1',
      ADR2 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR1 => N23,
      ADR3 => ALU_Opr(4),
      ADR4 => N345,
      ADR0 => N10,
      O => N432
    );
  IntCPU_Mmux_current_state_2_PWR_88_o_Mux_170_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"C0C00000C0C00400"
    )
    port map (
      ADR1 => IntCPU_current_state_FSM_FFd1_1_8747,
      ADR3 => IntCPU_INS_reg(7),
      ADR0 => IntCPU_INS_reg(6),
      ADR2 => IntCPU_current_state_FSM_FFd3_8591,
      ADR4 => IntCPU_current_state_FSM_FFd2_8601,
      ADR5 => N392,
      O => IntCPU_current_state_2_PWR_88_o_Mux_170_o
    );
  Addr_Bus_1_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"FFAACCCCAAAACCCC"
    )
    port map (
      ADR2 => '1',
      ADR3 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR5 => N14,
      ADR1 => N474,
      ADR0 => N475,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus(1)
    );
  IntCPU_Mmux_current_state_2_PWR_88_o_Mux_170_o14_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"FFFFBBBBFFDDBBBB"
    )
    port map (
      ADR2 => '1',
      ADR5 => IntCPU_INS_reg(1),
      ADR4 => IntCPU_INS_reg(2),
      ADR1 => IntCPU_INS_reg(4),
      ADR3 => IntCPU_INS_reg(3),
      ADR0 => IntCPU_INS_reg(5),
      O => N392
    );
  IntCPU_INS_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0554_inv_0,
      CLK => NlwBufferSignal_IntCPU_INS_reg_2_CLK,
      I => NlwBufferSignal_IntCPU_INS_reg_2_IN,
      O => IntCPU_INS_reg(2),
      RST => GND,
      SET => GND
    );
  IntCPU_INS_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0554_inv_0,
      CLK => NlwBufferSignal_IntCPU_INS_reg_1_CLK,
      I => NlwBufferSignal_IntCPU_INS_reg_1_IN,
      O => IntCPU_INS_reg(1),
      RST => GND,
      SET => GND
    );
  IntCPU_Mram_INS_reg_5_GND_36_o_wide_mux_8_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"0000131300000000"
    )
    port map (
      ADR3 => '1',
      ADR0 => IntCPU_INS_reg(2),
      ADR2 => IntCPU_INS_reg(3),
      ADR5 => IntCPU_INS_reg(1),
      ADR1 => IntCPU_INS_reg(4),
      ADR4 => IntCPU_INS_reg(5),
      O => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_1_Q
    );
  IntCPU_Mmux_GND_36_o_INS_reg_4_MUX_185_o181 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"00000000010000CC"
    )
    port map (
      ADR2 => IntCPU_INS_reg(1),
      ADR3 => IntCPU_INS_reg(2),
      ADR0 => IntCPU_INS_reg(0),
      ADR1 => IntCPU_INS_reg(4),
      ADR5 => IntCPU_INS_reg(3),
      ADR4 => IntCPU_INS_reg(5),
      O => Addr_Bus_1_LogicTrst
    );
  Addr_Bus_1_LogicTrst3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"FF00FFA00000A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR4 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR2 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR3 => IntCPU_TMP_reg(1),
      ADR5 => Addr_Bus_1_LogicTrst,
      O => N475
    );
  Addr_Bus_7_LogicTrst1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"EA00C000EAFFC0FF"
    )
    port map (
      ADR4 => IntCPU_TMP_reg(7),
      ADR2 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_0,
      ADR0 => Addr_Bus_1_LogicTrst,
      ADR1 => N14,
      ADR5 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR3 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_7_LogicTrst1_8435
    );
  Addr_Bus_6_LogicTrst1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"EAEA00FFC0C000FF"
    )
    port map (
      ADR2 => IntCPU_TMP_reg(6),
      ADR0 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_6_0,
      ADR1 => Addr_Bus_1_LogicTrst,
      ADR5 => N14,
      ADR3 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_6_LogicTrst1_8436
    );
  IntCPU_Mmux_GND_36_o_INS_reg_4_MUX_185_o191 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"0000550000200000"
    )
    port map (
      ADR1 => IntCPU_INS_reg(1),
      ADR0 => IntCPU_INS_reg(2),
      ADR2 => IntCPU_INS_reg(0),
      ADR3 => IntCPU_INS_reg(3),
      ADR5 => IntCPU_INS_reg(4),
      ADR4 => IntCPU_INS_reg(5),
      O => N14
    );
  RS232_Receiver_e_actual_FSM_FFd2_In6 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y32",
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      ADR1 => RS232_Receiver_Data_count(7),
      ADR0 => RS232_Receiver_Data_count(8),
      ADR3 => RS232_Receiver_Data_count(6),
      ADR4 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR5 => RS232_Receiver_Data_count(2),
      ADR2 => RS232_Receiver_Data_count(9),
      O => RS232_Receiver_e_actual_FSM_FFd2_In6_9002
    );
  RS232_Receiver_e_actual_FSM_FFd2_In7 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y32",
      INIT => X"FFFF0F0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => RS232_Receiver_Data_count(0),
      ADR5 => RS232_Receiver_Data_count(1),
      ADR4 => RS232_Receiver_e_actual_FSM_FFd2_In6_9002,
      O => RS232_Receiver_e_actual_FSM_FFd2_In7_8714
    );
  RS232_Receiver_e_actual_FSM_FFd2_In4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y33",
      INIT => X"FFFFFFFEFFFFFFFE"
    )
    port map (
      ADR5 => '1',
      ADR2 => RS232_Receiver_Data_count(13),
      ADR3 => RS232_Receiver_Data_count(14),
      ADR1 => RS232_Receiver_Data_count(10),
      ADR4 => RS232_Receiver_Data_count(11),
      ADR0 => RS232_Receiver_Data_count(12),
      O => RS232_Receiver_e_actual_FSM_FFd2_In4_8708
    );
  RS232_Receiver_e_actual_FSM_FFd2_In5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => RS232_Receiver_e_actual_FSM_FFd2_In1_8687,
      ADR4 => RS232_Receiver_e_actual_FSM_FFd2_In2_8694,
      ADR3 => RS232_Receiver_e_actual_FSM_FFd2_In3_8701,
      ADR1 => RS232_Receiver_Data_count(15),
      ADR0 => RS232_Receiver_Data_count(16),
      ADR5 => RS232_Receiver_e_actual_FSM_FFd2_In4_8708,
      O => RS232_Receiver_e_actual_FSM_FFd2_In5_9003
    );
  RS232_Receiver_e_actual_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Receiver_e_actual_FSM_FFd2_CLK,
      I => RS232_Receiver_e_actual_FSM_FFd2_In,
      O => RS232_Receiver_e_actual_FSM_FFd2_8716,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Receiver_e_actual_FSM_FFd2_In8 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"FF11F111FF11FF11"
    )
    port map (
      ADR2 => RS232_Receiver_e_actual_FSM_FFd2_In7_8714,
      ADR5 => RS232_Receiver_Mcompar_BitCounter_31_INV_57_o_cy_6_0,
      ADR4 => RS232_Receiver_e_actual_FSM_FFd2_In5_9003,
      ADR3 => RS232_Receiver_e_actual_FSM_FFd2_8716,
      ADR0 => RS232_Receiver_e_actual_FSM_FFd1_8717,
      ADR1 => RS232_LineRD_in_8452,
      O => RS232_Receiver_e_actual_FSM_FFd2_In
    );
  RS232_Receiver_e_actual_FSM_FFd2_In3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y35",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR3 => RS232_Receiver_Data_count(21),
      ADR4 => RS232_Receiver_Data_count(22),
      ADR1 => RS232_Receiver_Data_count(19),
      ADR0 => RS232_Receiver_Data_count(20),
      ADR2 => RS232_Receiver_Data_count(17),
      ADR5 => RS232_Receiver_Data_count(18),
      O => RS232_Receiver_e_actual_FSM_FFd2_In3_8701
    );
  RS232_Receiver_e_actual_FSM_FFd2_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y35",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => RS232_Receiver_Data_count(4),
      ADR5 => RS232_Receiver_Data_count(5),
      ADR4 => RS232_Receiver_Data_count(31),
      ADR2 => RS232_Receiver_Data_count(3),
      ADR0 => RS232_Receiver_Data_count(29),
      ADR3 => RS232_Receiver_Data_count(30),
      O => RS232_Receiver_e_actual_FSM_FFd2_In2_8694
    );
  RS232_Receiver_e_actual_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y37",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => RS232_Receiver_Data_count(27),
      ADR3 => RS232_Receiver_Data_count(28),
      ADR1 => RS232_Receiver_Data_count(25),
      ADR4 => RS232_Receiver_Data_count(26),
      ADR5 => RS232_Receiver_Data_count(23),
      ADR2 => RS232_Receiver_Data_count(24),
      O => RS232_Receiver_e_actual_FSM_FFd2_In1_8687
    );
  INV_IntRAM_RAMpg_Mram_contents_ram1_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_DWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram1_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_DWE1
    );
  INV_IntRAM_RAMpg_Mram_contents_ram1_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_CWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram1_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_BWE1
    );
  IntRAM_RAMpg_n0019_0_IntRAM_RAMpg_n0019_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_RAMpg_n0019(0),
      O => IntRAM_RAMpg_n0019_0_0
    );
  IntRAM_RAMpg_Mram_contents_ram1_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y9"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram1_F7_B_3427,
      IB => IntRAM_RAMpg_Mram_contents_ram1_F7_A_3428,
      O => IntRAM_RAMpg_n0019(0),
      SEL => Addr_Bus(7)
    );
  IntRAM_RAMpg_Mram_contents_ram1_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y9"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram1_D_3430,
      IB => IntRAM_RAMpg_Mram_contents_ram1_C_3440,
      O => IntRAM_RAMpg_Mram_contents_ram1_F7_B_3427,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram1_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y9"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram1_B_3448,
      IB => IntRAM_RAMpg_Mram_contents_ram1_A_3456,
      O => IntRAM_RAMpg_Mram_contents_ram1_F7_A_3428,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram1_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_IN,
      O => IntRAM_RAMpg_Mram_contents_ram1_D_3430,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR5,
      WE1 => IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_DWE1,
      WE2 => IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_DWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WE
    );
  IntRAM_RAMpg_Mram_contents_ram1_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_IN,
      O => IntRAM_RAMpg_Mram_contents_ram1_C_3440,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_CWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WE
    );
  IntRAM_RAMpg_Mram_contents_ram1_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_IN,
      O => IntRAM_RAMpg_Mram_contents_ram1_B_3448,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR5,
      WE1 => IntRAM_RAMpg_n0019_0_INV_IntRAM_RAMpg_Mram_contents_ram1_BWE1,
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WE
    );
  IntRAM_RAMpg_Mram_contents_ram1_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y9",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_IN,
      O => IntRAM_RAMpg_Mram_contents_ram1_A_3456,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WE
    );
  IntRAM_contents_ram_60_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0714_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_60_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_60_7_IN,
      O => IntRAM_contents_ram_60(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_133 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"FE76DC54BA329810"
    )
    port map (
      ADR2 => IntRAM_contents_ram_56(6),
      ADR5 => IntRAM_contents_ram_57(6),
      ADR3 => IntRAM_contents_ram_59_6_0,
      ADR4 => IntRAM_contents_ram_58(6),
      ADR0 => Addr_Bus_1_LogicTrst34,
      ADR1 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux6_133_9004
    );
  IntRAM_contents_ram_60_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0714_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_60_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_60_6_IN,
      O => IntRAM_contents_ram_60(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_132 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"FDAD5D0DF8A85808"
    )
    port map (
      ADR5 => IntRAM_contents_ram_52_6_0,
      ADR3 => IntRAM_contents_ram_53_6_0,
      ADR4 => IntRAM_contents_ram_55_6_0,
      ADR1 => IntRAM_contents_ram_54(6),
      ADR0 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux6_132_9005
    );
  IntRAM_contents_ram_60_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0714_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_60_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_60_5_IN,
      O => IntRAM_contents_ram_60(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_125 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"CFC0AFAFCFC0A0A0"
    )
    port map (
      ADR5 => IntRAM_contents_ram_48_6_0,
      ADR1 => IntRAM_contents_ram_51(6),
      ADR3 => IntRAM_contents_ram_50(6),
      ADR0 => IntRAM_contents_ram_49(6),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux6_125_9006
    );
  IntRAM_contents_ram_60_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0714_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_60_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_60_4_IN,
      O => IntRAM_contents_ram_60(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_8 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"CCAACCAAF0FFF000"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR2 => IntRAM_mux6_133_9004,
      ADR1 => IntRAM_mux6_14_8585,
      ADR0 => IntRAM_mux6_132_9005,
      ADR4 => IntRAM_mux6_125_9006,
      O => IntRAM_mux6_8_8425
    );
  IntRAM_contents_ram_48_3_IntRAM_contents_ram_48_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_48(7),
      O => IntRAM_contents_ram_48_7_0
    );
  IntRAM_contents_ram_48_3_IntRAM_contents_ram_48_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_48(6),
      O => IntRAM_contents_ram_48_6_0
    );
  IntRAM_contents_ram_48_3_IntRAM_contents_ram_48_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_48(5),
      O => IntRAM_contents_ram_48_5_0
    );
  IntRAM_contents_ram_48_3_IntRAM_contents_ram_48_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_48(4),
      O => IntRAM_contents_ram_48_4_0
    );
  IntRAM_contents_ram_48_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0791_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_48_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_48_3_IN,
      O => IntRAM_contents_ram_48(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(7),
      O => Data_Bus_7_rt_3502
    );
  IntRAM_contents_ram_48_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0791_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_48_7_CLK,
      I => Data_Bus_7_rt_3502,
      O => IntRAM_contents_ram_48(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_48_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0791_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_48_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_48_2_IN,
      O => IntRAM_contents_ram_48(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(6),
      O => Data_Bus_6_rt_3514
    );
  IntRAM_contents_ram_48_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0791_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_48_6_CLK,
      I => Data_Bus_6_rt_3514,
      O => IntRAM_contents_ram_48(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_48_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0791_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_48_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_48_1_IN,
      O => IntRAM_contents_ram_48(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Data_Bus(5),
      O => Data_Bus_5_rt_3517
    );
  IntRAM_contents_ram_48_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0791_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_48_5_CLK,
      I => Data_Bus_5_rt_3517,
      O => IntRAM_contents_ram_48(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_48_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0791_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_48_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_48_0_IN,
      O => IntRAM_contents_ram_48(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0791_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"0005000000050000"
    )
    port map (
      ADR1 => '1',
      ADR0 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR4 => N39,
      ADR5 => '1',
      O => IntRAM_n0791_inv
    );
  Data_Bus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => Data_Bus(4),
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => Data_Bus_4_rt_3523
    );
  IntRAM_contents_ram_48_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0791_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_48_4_CLK,
      I => Data_Bus_4_rt_3523,
      O => IntRAM_contents_ram_48(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_TMP_reg_2_IntCPU_TMP_reg_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus_2_pack_20,
      O => RData_Bus(2)
    );
  IntROM_Mram_n06804_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => IntROM_Mram_n06804_f71,
      IB => IntROM_Mram_n06804_f7_3560,
      O => RData_Bus_2_pack_20,
      SEL => IntCPU_PC_reg(7)
    );
  IntROM_Mram_n06804_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => IntROM_Mram_n068043_3566,
      IB => IntROM_Mram_n068042_3538,
      O => IntROM_Mram_n06804_f71,
      SEL => IntCPU_PC_reg(6)
    );
  IntROM_Mram_n06804_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => IntROM_Mram_n068041_3545,
      IB => IntROM_Mram_n06804_3552,
      O => IntROM_Mram_n06804_f7_3560,
      SEL => IntCPU_PC_reg(6)
    );
  IntCPU_TMP_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0566_inv,
      CLK => NlwBufferSignal_IntCPU_TMP_reg_2_CLK,
      I => NlwBufferSignal_IntCPU_TMP_reg_2_IN,
      O => IntCPU_TMP_reg(2),
      RST => GND,
      SET => GND
    );
  IntROM_Mram_n068044 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"06051844822634B0"
    )
    port map (
      ADR2 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(4),
      ADR0 => IntCPU_PC_reg(2),
      ADR5 => IntCPU_PC_reg(3),
      ADR1 => IntCPU_PC_reg(0),
      ADR3 => IntCPU_PC_reg(1),
      O => IntROM_Mram_n068043_3566
    );
  IntROM_Mram_n068043 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0111240228308005"
    )
    port map (
      ADR4 => IntCPU_PC_reg(2),
      ADR3 => IntCPU_PC_reg(1),
      ADR5 => IntCPU_PC_reg(3),
      ADR2 => IntCPU_PC_reg(5),
      ADR1 => IntCPU_PC_reg(0),
      ADR0 => IntCPU_PC_reg(4),
      O => IntROM_Mram_n068042_3538
    );
  IntROM_Mram_n068042 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0011648C9A290224"
    )
    port map (
      ADR0 => IntCPU_PC_reg(3),
      ADR5 => IntCPU_PC_reg(5),
      ADR3 => IntCPU_PC_reg(2),
      ADR1 => IntCPU_PC_reg(4),
      ADR4 => IntCPU_PC_reg(1),
      ADR2 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n068041_3545
    );
  IntROM_Mram_n068041 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000038603338"
    )
    port map (
      ADR5 => IntCPU_PC_reg(5),
      ADR1 => IntCPU_PC_reg(1),
      ADR2 => IntCPU_PC_reg(3),
      ADR3 => IntCPU_PC_reg(0),
      ADR0 => IntCPU_PC_reg(4),
      ADR4 => IntCPU_PC_reg(2),
      O => IntROM_Mram_n06804_3552
    );
  Data_Bus_0_LogicTrst4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"FFFFFFFF2F2F2222"
    )
    port map (
      ADR3 => '1',
      ADR0 => IntRAM_RAMpg_n0019_0_0,
      ADR4 => IntALU_ACC(0),
      ADR5 => N487,
      ADR2 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR1 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      O => N434
    );
  Data_Bus_0_LogicTrst1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"FCFCF0F0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => RCVD_Data(0),
      ADR2 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR1 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR4 => IntCPU_TMP_reg(0),
      O => N487
    );
  IntCPU_TMP_reg_5_IntCPU_TMP_reg_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus_5_pack_20,
      O => RData_Bus(5)
    );
  IntROM_Mram_n068010_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y14"
    )
    port map (
      IA => IntROM_Mram_n068010_f71,
      IB => IntROM_Mram_n068010_f7_3584,
      O => RData_Bus_5_pack_20,
      SEL => IntCPU_PC_reg(7)
    );
  IntROM_Mram_n068010_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y14"
    )
    port map (
      IA => IntROM_Mram_n0680103_3598,
      IB => IntROM_Mram_n0680102_3588,
      O => IntROM_Mram_n068010_f71,
      SEL => IntCPU_PC_reg(6)
    );
  IntROM_Mram_n068010_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y14"
    )
    port map (
      IA => IntROM_Mram_n0680101_3611,
      IB => IntROM_Mram_n068010_3603,
      O => IntROM_Mram_n068010_f7_3584,
      SEL => IntCPU_PC_reg(6)
    );
  IntCPU_TMP_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0566_inv,
      CLK => NlwBufferSignal_IntCPU_TMP_reg_5_CLK,
      I => NlwBufferSignal_IntCPU_TMP_reg_5_IN,
      O => IntCPU_TMP_reg(5),
      RST => GND,
      SET => GND
    );
  IntROM_Mram_n0680103 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"0004000910000408"
    )
    port map (
      ADR0 => IntCPU_PC_reg(3),
      ADR2 => IntCPU_PC_reg(4),
      ADR1 => IntCPU_PC_reg(0),
      ADR3 => IntCPU_PC_reg(1),
      ADR4 => IntCPU_PC_reg(2),
      ADR5 => IntCPU_PC_reg(5),
      O => IntROM_Mram_n0680103_3598
    );
  IntROM_Mram_n0680102 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"0000AC8090010A04"
    )
    port map (
      ADR5 => IntCPU_PC_reg(1),
      ADR4 => IntCPU_PC_reg(2),
      ADR1 => IntCPU_PC_reg(0),
      ADR0 => IntCPU_PC_reg(4),
      ADR3 => IntCPU_PC_reg(3),
      ADR2 => IntCPU_PC_reg(5),
      O => IntROM_Mram_n0680102_3588
    );
  IntROM_Mram_n0680101 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"5104040010020040"
    )
    port map (
      ADR0 => IntCPU_PC_reg(0),
      ADR3 => IntCPU_PC_reg(2),
      ADR4 => IntCPU_PC_reg(3),
      ADR2 => IntCPU_PC_reg(1),
      ADR5 => IntCPU_PC_reg(4),
      ADR1 => IntCPU_PC_reg(5),
      O => IntROM_Mram_n0680101_3611
    );
  IntROM_Mram_n068010 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"00000000100D0401"
    )
    port map (
      ADR5 => IntCPU_PC_reg(5),
      ADR2 => IntCPU_PC_reg(1),
      ADR3 => IntCPU_PC_reg(0),
      ADR1 => IntCPU_PC_reg(4),
      ADR4 => IntCPU_PC_reg(3),
      ADR0 => IntCPU_PC_reg(2),
      O => IntROM_Mram_n068010_3603
    );
  INV_IntRAM_RAMpg_Mram_contents_ram6_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_DWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram6_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_DWE1
    );
  INV_IntRAM_RAMpg_Mram_contents_ram6_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_CWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram6_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_BWE1
    );
  IntRAM_RAMpg_n0019_5_IntRAM_RAMpg_n0019_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_RAMpg_n0019(5),
      O => IntRAM_RAMpg_n0019_5_0
    );
  IntRAM_RAMpg_Mram_contents_ram6_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram6_F7_B_3619,
      IB => IntRAM_RAMpg_Mram_contents_ram6_F7_A_3620,
      O => IntRAM_RAMpg_n0019(5),
      SEL => Addr_Bus(7)
    );
  IntRAM_RAMpg_Mram_contents_ram6_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram6_D_3622,
      IB => IntRAM_RAMpg_Mram_contents_ram6_C_3632,
      O => IntRAM_RAMpg_Mram_contents_ram6_F7_B_3619,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram6_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram6_B_3640,
      IB => IntRAM_RAMpg_Mram_contents_ram6_A_3648,
      O => IntRAM_RAMpg_Mram_contents_ram6_F7_A_3620,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram6_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_IN,
      O => IntRAM_RAMpg_Mram_contents_ram6_D_3622,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR5,
      WE1 => IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_DWE1,
      WE2 => IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_DWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WE
    );
  IntRAM_RAMpg_Mram_contents_ram6_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_IN,
      O => IntRAM_RAMpg_Mram_contents_ram6_C_3632,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_CWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WE
    );
  IntRAM_RAMpg_Mram_contents_ram6_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_IN,
      O => IntRAM_RAMpg_Mram_contents_ram6_B_3640,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR5,
      WE1 => IntRAM_RAMpg_n0019_5_INV_IntRAM_RAMpg_Mram_contents_ram6_BWE1,
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WE
    );
  IntRAM_RAMpg_Mram_contents_ram6_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_IN,
      O => IntRAM_RAMpg_Mram_contents_ram6_A_3648,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WE
    );
  INV_IntRAM_RAMpg_Mram_contents_ram5_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_DWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram5_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_DWE1
    );
  INV_IntRAM_RAMpg_Mram_contents_ram5_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_CWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram5_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_BWE1
    );
  IntRAM_RAMpg_n0019_4_IntRAM_RAMpg_n0019_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_RAMpg_n0019(4),
      O => IntRAM_RAMpg_n0019_4_0
    );
  IntRAM_RAMpg_Mram_contents_ram5_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram5_F7_B_3656,
      IB => IntRAM_RAMpg_Mram_contents_ram5_F7_A_3657,
      O => IntRAM_RAMpg_n0019(4),
      SEL => Addr_Bus(7)
    );
  IntRAM_RAMpg_Mram_contents_ram5_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram5_D_3659,
      IB => IntRAM_RAMpg_Mram_contents_ram5_C_3669,
      O => IntRAM_RAMpg_Mram_contents_ram5_F7_B_3656,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram5_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram5_B_3677,
      IB => IntRAM_RAMpg_Mram_contents_ram5_A_3685,
      O => IntRAM_RAMpg_Mram_contents_ram5_F7_A_3657,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram5_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_IN,
      O => IntRAM_RAMpg_Mram_contents_ram5_D_3659,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR5,
      WE1 => IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_DWE1,
      WE2 => IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_DWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WE
    );
  IntRAM_RAMpg_Mram_contents_ram5_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_IN,
      O => IntRAM_RAMpg_Mram_contents_ram5_C_3669,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_CWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WE
    );
  IntRAM_RAMpg_Mram_contents_ram5_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_IN,
      O => IntRAM_RAMpg_Mram_contents_ram5_B_3677,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR5,
      WE1 => IntRAM_RAMpg_n0019_4_INV_IntRAM_RAMpg_Mram_contents_ram5_BWE1,
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WE
    );
  IntRAM_RAMpg_Mram_contents_ram5_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_IN,
      O => IntRAM_RAMpg_Mram_contents_ram5_A_3685,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WE
    );
  INV_IntRAM_RAMpg_Mram_contents_ram8_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_DWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram8_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_DWE1
    );
  INV_IntRAM_RAMpg_Mram_contents_ram8_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_CWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram8_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_BWE1
    );
  IntRAM_RAMpg_n0019_7_IntRAM_RAMpg_n0019_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_RAMpg_n0019(7),
      O => IntRAM_RAMpg_n0019_7_0
    );
  IntRAM_RAMpg_Mram_contents_ram8_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y19"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram8_F7_B_3693,
      IB => IntRAM_RAMpg_Mram_contents_ram8_F7_A_3694,
      O => IntRAM_RAMpg_n0019(7),
      SEL => Addr_Bus(7)
    );
  IntRAM_RAMpg_Mram_contents_ram8_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y19"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram8_D_3696,
      IB => IntRAM_RAMpg_Mram_contents_ram8_C_3706,
      O => IntRAM_RAMpg_Mram_contents_ram8_F7_B_3693,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram8_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y19"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram8_B_3714,
      IB => IntRAM_RAMpg_Mram_contents_ram8_A_3722,
      O => IntRAM_RAMpg_Mram_contents_ram8_F7_A_3694,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram8_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_IN,
      O => IntRAM_RAMpg_Mram_contents_ram8_D_3696,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR5,
      WE1 => IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_DWE1,
      WE2 => IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_DWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WE
    );
  IntRAM_RAMpg_Mram_contents_ram8_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_IN,
      O => IntRAM_RAMpg_Mram_contents_ram8_C_3706,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_CWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WE
    );
  IntRAM_RAMpg_Mram_contents_ram8_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_IN,
      O => IntRAM_RAMpg_Mram_contents_ram8_B_3714,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR5,
      WE1 => IntRAM_RAMpg_n0019_7_INV_IntRAM_RAMpg_Mram_contents_ram8_BWE1,
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WE
    );
  IntRAM_RAMpg_Mram_contents_ram8_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_IN,
      O => IntRAM_RAMpg_Mram_contents_ram8_A_3722,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WE
    );
  IntALU_Reset_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => Reset_IBUF_0,
      O => IntALU_Reset_inv
    );
  IntRAM_contents_ram_50_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0784_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_50_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_50_6_IN,
      O => IntRAM_contents_ram_50(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_50_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0784_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_50_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_50_5_IN,
      O => IntRAM_contents_ram_50(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_14 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"AAFFF0CCAA00F0CC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_60(7),
      ADR2 => IntRAM_contents_ram_61(7),
      ADR0 => IntRAM_contents_ram_63_7_0,
      ADR5 => IntRAM_contents_ram_62_7_0,
      ADR4 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR3 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux7_14_8588
    );
  IntRAM_contents_ram_50_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0784_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_50_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_50_4_IN,
      O => IntRAM_contents_ram_50(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0714_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"3000000030000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR3 => N39,
      O => IntRAM_n0714_inv
    );
  IntRAM_contents_ram_55_3_IntRAM_contents_ram_55_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_55(7),
      O => IntRAM_contents_ram_55_7_0
    );
  IntRAM_contents_ram_55_3_IntRAM_contents_ram_55_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_55(6),
      O => IntRAM_contents_ram_55_6_0
    );
  IntRAM_contents_ram_55_3_IntRAM_contents_ram_55_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_55(5),
      O => IntRAM_contents_ram_55_5_0
    );
  IntRAM_contents_ram_55_3_IntRAM_contents_ram_55_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_55(4),
      O => IntRAM_contents_ram_55_4_0
    );
  IntRAM_contents_ram_55_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0749_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_55_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_55_3_IN,
      O => IntRAM_contents_ram_55(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_55_3_Data_Bus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(7),
      O => IntRAM_contents_ram_55_3_Data_Bus_7_rt_3755
    );
  IntRAM_contents_ram_55_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0749_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_55_7_CLK,
      I => IntRAM_contents_ram_55_3_Data_Bus_7_rt_3755,
      O => IntRAM_contents_ram_55(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_55_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0749_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_55_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_55_2_IN,
      O => IntRAM_contents_ram_55(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_55_3_Data_Bus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(6),
      O => IntRAM_contents_ram_55_3_Data_Bus_6_rt_3762
    );
  IntRAM_contents_ram_55_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0749_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_55_6_CLK,
      I => IntRAM_contents_ram_55_3_Data_Bus_6_rt_3762,
      O => IntRAM_contents_ram_55(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_55_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0749_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_55_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_55_1_IN,
      O => IntRAM_contents_ram_55(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_55_3_Data_Bus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus(5),
      O => IntRAM_contents_ram_55_3_Data_Bus_5_rt_3767
    );
  IntRAM_contents_ram_55_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0749_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_55_5_CLK,
      I => IntRAM_contents_ram_55_3_Data_Bus_5_rt_3767,
      O => IntRAM_contents_ram_55(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_55_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0749_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_55_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_55_0_IN,
      O => IntRAM_contents_ram_55(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0749_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"4000400040004000"
    )
    port map (
      ADR4 => '1',
      ADR3 => Addr_Bus(0),
      ADR0 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR1 => N38,
      ADR5 => '1',
      O => IntRAM_n0749_inv
    );
  IntRAM_contents_ram_55_3_Data_Bus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus(4),
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_55_3_Data_Bus_4_rt_3773
    );
  IntRAM_contents_ram_55_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0749_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_55_4_CLK,
      I => IntRAM_contents_ram_55_3_Data_Bus_4_rt_3773,
      O => IntRAM_contents_ram_55(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_INS_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0554_inv_0,
      CLK => NlwBufferSignal_IntCPU_INS_reg_7_CLK,
      I => NlwBufferSignal_IntCPU_INS_reg_7_IN,
      O => IntCPU_INS_reg(7),
      RST => GND,
      SET => GND
    );
  IntCPU_INS_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0554_inv_0,
      CLK => NlwBufferSignal_IntCPU_INS_reg_6_CLK,
      I => NlwBufferSignal_IntCPU_INS_reg_6_IN,
      O => IntCPU_INS_reg(6),
      RST => GND,
      SET => GND
    );
  IntCPU_INS_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0554_inv_0,
      CLK => NlwBufferSignal_IntCPU_INS_reg_5_CLK,
      I => NlwBufferSignal_IntCPU_INS_reg_5_IN,
      O => IntCPU_INS_reg(5),
      RST => GND,
      SET => GND
    );
  IntCPU_INS_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0554_inv_0,
      CLK => NlwBufferSignal_IntCPU_INS_reg_4_CLK,
      I => NlwBufferSignal_IntCPU_INS_reg_4_IN,
      O => IntCPU_INS_reg(4),
      RST => GND,
      SET => GND
    );
  Addr_Bus_5_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"CCFF80B380B380B3"
    )
    port map (
      ADR0 => IntCPU_TMP_reg(5),
      ADR4 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_5_0,
      ADR2 => Addr_Bus_1_LogicTrst,
      ADR5 => N14,
      ADR3 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR1 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus(5)
    );
  IntRAM_contents_ram_54_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0756_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_54_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_54_2_IN,
      O => IntRAM_contents_ram_54(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_1_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"DF8FDA8AD585D080"
    )
    port map (
      ADR2 => Addr_Bus(4),
      ADR0 => Addr_Bus(5),
      ADR3 => IntRAM_mux1_7_7847,
      ADR1 => IntRAM_mux1_8_7848,
      ADR5 => IntRAM_mux1_71_7849,
      ADR4 => IntRAM_mux1_6_7850,
      O => Data_Bus_1_LogicTrst1_7846
    );
  IntRAM_contents_ram_54_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0756_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_54_1_CLK,
      I => Data_Bus(1),
      O => IntRAM_contents_ram_54(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_1_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"FFFFFFFFFF22FFF2"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_1_0,
      ADR4 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_1_LogicTrst,
      ADR0 => Data_Bus_1_LogicTrst1_7846,
      ADR5 => N232,
      O => Data_Bus(1)
    );
  IntRAM_contents_ram_54_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0756_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_54_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_54_0_IN,
      O => IntRAM_contents_ram_54(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_1_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"FDDDF555FCCCF000"
    )
    port map (
      ADR3 => IntCPU_TMP_reg(1),
      ADR5 => IntALU_ACC(1),
      ADR4 => RCVD_Data(1),
      ADR1 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR2 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR0 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      O => Data_Bus_1_LogicTrst
    );
  IntRAM_contents_ram_2_3_IntRAM_contents_ram_2_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_2(7),
      O => IntRAM_contents_ram_2_7_0
    );
  IntRAM_contents_ram_2_3_IntRAM_contents_ram_2_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_2(6),
      O => IntRAM_contents_ram_2_6_0
    );
  IntRAM_contents_ram_2_3_IntRAM_contents_ram_2_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_2(5),
      O => IntRAM_contents_ram_2_5_0
    );
  IntRAM_contents_ram_2_3_IntRAM_contents_ram_2_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_2(4),
      O => IntRAM_contents_ram_2_4_0
    );
  IntRAM_contents_ram_2_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1113_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_2_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_2_3_IN,
      O => IntRAM_contents_ram_2(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_7_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_7_LogicTrst32,
      O => Data_Bus_7_LogicTrst32_rt_3827
    );
  IntRAM_contents_ram_2_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1113_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_2_7_CLK,
      I => Data_Bus_7_LogicTrst32_rt_3827,
      O => IntRAM_contents_ram_2(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_2_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1113_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_2_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_2_2_IN,
      O => IntRAM_contents_ram_2(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst32,
      O => Data_Bus_6_LogicTrst32_rt_3839
    );
  IntRAM_contents_ram_2_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1113_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_2_6_CLK,
      I => Data_Bus_6_LogicTrst32_rt_3839,
      O => IntRAM_contents_ram_2(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_2_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1113_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_2_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_2_1_IN,
      O => IntRAM_contents_ram_2(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_5_LogicTrst32,
      O => Data_Bus_5_LogicTrst32_rt_3842
    );
  IntRAM_contents_ram_2_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1113_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_2_5_CLK,
      I => Data_Bus_5_LogicTrst32_rt_3842,
      O => IntRAM_contents_ram_2(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_2_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1113_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_2_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_2_0_IN,
      O => IntRAM_contents_ram_2(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1113_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => X"0000004400000044"
    )
    port map (
      ADR2 => '1',
      ADR4 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR1 => N44,
      ADR5 => '1',
      O => IntRAM_n1113_inv
    );
  Data_Bus_4_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => Data_Bus_4_LogicTrst32,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => Data_Bus_4_LogicTrst32_rt_3848
    );
  IntRAM_contents_ram_2_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1113_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_2_4_CLK,
      I => Data_Bus_4_LogicTrst32_rt_3848,
      O => IntRAM_contents_ram_2(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_62_3_IntRAM_contents_ram_62_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_62(7),
      O => IntRAM_contents_ram_62_7_0
    );
  IntRAM_contents_ram_62_3_IntRAM_contents_ram_62_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_62(6),
      O => IntRAM_contents_ram_62_6_0
    );
  IntRAM_contents_ram_62_3_IntRAM_contents_ram_62_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_62(5),
      O => IntRAM_contents_ram_62_5_0
    );
  IntRAM_contents_ram_62_3_IntRAM_contents_ram_62_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_62(4),
      O => IntRAM_contents_ram_62_4_0
    );
  IntRAM_contents_ram_62_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0700_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_62_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_62_3_IN,
      O => IntRAM_contents_ram_62(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_62_3_Data_Bus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus(7),
      O => IntRAM_contents_ram_62_3_Data_Bus_7_rt_3859
    );
  IntRAM_contents_ram_62_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0700_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_62_7_CLK,
      I => IntRAM_contents_ram_62_3_Data_Bus_7_rt_3859,
      O => IntRAM_contents_ram_62(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_62_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0700_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_62_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_62_2_IN,
      O => IntRAM_contents_ram_62(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_62_3_Data_Bus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(6),
      O => IntRAM_contents_ram_62_3_Data_Bus_6_rt_3866
    );
  IntRAM_contents_ram_62_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0700_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_62_6_CLK,
      I => IntRAM_contents_ram_62_3_Data_Bus_6_rt_3866,
      O => IntRAM_contents_ram_62(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_62_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0700_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_62_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_62_1_IN,
      O => IntRAM_contents_ram_62(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0784_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"0100010001000100"
    )
    port map (
      ADR4 => '1',
      ADR2 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR3 => N38,
      ADR5 => '1',
      O => IntRAM_n0784_inv
    );
  IntRAM_contents_ram_62_3_Data_Bus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus(5),
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_62_3_Data_Bus_5_rt_3872
    );
  IntRAM_contents_ram_62_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0700_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_62_5_CLK,
      I => IntRAM_contents_ram_62_3_Data_Bus_5_rt_3872,
      O => IntRAM_contents_ram_62(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_62_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0700_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_62_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_62_0_IN,
      O => IntRAM_contents_ram_62(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0700_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"0000A0000000A000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR0 => N38,
      ADR5 => '1',
      O => IntRAM_n0700_inv
    );
  IntRAM_contents_ram_62_3_Data_Bus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => Data_Bus(4),
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_62_3_Data_Bus_4_rt_3882
    );
  IntRAM_contents_ram_62_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0700_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_62_4_CLK,
      I => IntRAM_contents_ram_62_3_Data_Bus_4_rt_3882,
      O => IntRAM_contents_ram_62(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_49_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '1'
    )
    port map (
      CE => IntRAM_n0686_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_49_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_49_7_IN,
      O => IntRAM_contents_ram_49(7),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_mux5_133 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"FC30FC30EEEE2222"
    )
    port map (
      ADR0 => IntRAM_contents_ram_56(5),
      ADR2 => IntRAM_contents_ram_57(5),
      ADR3 => IntRAM_contents_ram_59_5_0,
      ADR4 => IntRAM_contents_ram_58(5),
      ADR1 => Addr_Bus_1_LogicTrst34,
      ADR5 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux5_133_9012
    );
  IntRAM_contents_ram_49_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '1'
    )
    port map (
      CE => IntRAM_n0686_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_49_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_49_6_IN,
      O => IntRAM_contents_ram_49(6),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_mux5_132 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"AFFCAF0CA0FCA00C"
    )
    port map (
      ADR1 => IntRAM_contents_ram_52_5_0,
      ADR5 => IntRAM_contents_ram_53_5_0,
      ADR0 => IntRAM_contents_ram_55_5_0,
      ADR4 => IntRAM_contents_ram_54(5),
      ADR2 => Addr_Bus_1_LogicTrst32,
      ADR3 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux5_132_9013
    );
  IntRAM_contents_ram_49_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '1'
    )
    port map (
      CE => IntRAM_n0686_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_49_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_49_5_IN,
      O => IntRAM_contents_ram_49(5),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_mux5_125 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"FF55AA00D8D8D8D8"
    )
    port map (
      ADR2 => IntRAM_contents_ram_48_5_0,
      ADR3 => IntRAM_contents_ram_51(5),
      ADR1 => IntRAM_contents_ram_50(5),
      ADR4 => IntRAM_contents_ram_49(5),
      ADR0 => Addr_Bus_1_LogicTrst31,
      ADR5 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux5_125_9014
    );
  IntRAM_contents_ram_49_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '1'
    )
    port map (
      CE => IntRAM_n0686_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_49_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_49_4_IN,
      O => IntRAM_contents_ram_49(4),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_mux5_8 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"FCBBFC8830BB3088"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR2 => IntRAM_mux5_133_9012,
      ADR5 => IntRAM_mux5_14_8581,
      ADR0 => IntRAM_mux5_132_9013,
      ADR4 => IntRAM_mux5_125_9014,
      O => IntRAM_mux5_8_8268
    );
  IntRAM_mux7_133 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"FCFA0CFAFC0A0C0A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_56(7),
      ADR1 => IntRAM_contents_ram_57(7),
      ADR4 => IntRAM_contents_ram_59_7_0,
      ADR5 => IntRAM_contents_ram_58(7),
      ADR2 => Addr_Bus_1_LogicTrst34,
      ADR3 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux7_133_9015
    );
  IntRAM_mux7_132 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"D8D8FFAAD8D85500"
    )
    port map (
      ADR3 => IntRAM_contents_ram_52_7_0,
      ADR5 => IntRAM_contents_ram_53_7_0,
      ADR1 => IntRAM_contents_ram_55_7_0,
      ADR2 => IntRAM_contents_ram_54(7),
      ADR4 => Addr_Bus_1_LogicTrst32,
      ADR0 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux7_132_9016
    );
  IntRAM_mux7_125 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"BBBB8888F3C0F3C0"
    )
    port map (
      ADR3 => IntRAM_contents_ram_48_7_0,
      ADR0 => IntRAM_contents_ram_51(7),
      ADR4 => IntRAM_contents_ram_50(7),
      ADR2 => IntRAM_contents_ram_49(7),
      ADR5 => Addr_Bus_1_LogicTrst31,
      ADR1 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux7_125_9017
    );
  IntRAM_contents_ram_54_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0756_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_54_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_54_7_IN,
      O => IntRAM_contents_ram_54(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_8 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"CCAACCAAF0FFF000"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR2 => IntRAM_mux7_133_9015,
      ADR1 => IntRAM_mux7_14_8588,
      ADR0 => IntRAM_mux7_132_9016,
      ADR4 => IntRAM_mux7_125_9017,
      O => IntRAM_mux7_8_8440
    );
  IntRAM_contents_ram_53_3_IntRAM_contents_ram_53_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_53(7),
      O => IntRAM_contents_ram_53_7_0
    );
  IntRAM_contents_ram_53_3_IntRAM_contents_ram_53_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_53(6),
      O => IntRAM_contents_ram_53_6_0
    );
  IntRAM_contents_ram_53_3_IntRAM_contents_ram_53_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_53(5),
      O => IntRAM_contents_ram_53_5_0
    );
  IntRAM_contents_ram_53_3_IntRAM_contents_ram_53_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_53(4),
      O => IntRAM_contents_ram_53_4_0
    );
  IntRAM_contents_ram_53_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0763_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_53_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_53_3_IN,
      O => IntRAM_contents_ram_53(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_2_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => IntCPU_TMP_reg(2),
      ADR4 => Addr_Bus_1_LogicTrst,
      ADR5 => '1',
      O => N495
    );
  IntRAM_contents_ram_53_3_Data_Bus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Data_Bus(7),
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_53_3_Data_Bus_7_rt_3980
    );
  IntRAM_contents_ram_53_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0763_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_53_7_CLK,
      I => IntRAM_contents_ram_53_3_Data_Bus_7_rt_3980,
      O => IntRAM_contents_ram_53(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_53_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0763_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_53_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_53_2_IN,
      O => IntRAM_contents_ram_53(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_53_3_Data_Bus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(6),
      O => IntRAM_contents_ram_53_3_Data_Bus_6_rt_3967
    );
  IntRAM_contents_ram_53_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0763_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_53_6_CLK,
      I => IntRAM_contents_ram_53_3_Data_Bus_6_rt_3967,
      O => IntRAM_contents_ram_53(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_53_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0763_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_53_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_53_1_IN,
      O => IntRAM_contents_ram_53(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_53_3_Data_Bus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(5),
      O => IntRAM_contents_ram_53_3_Data_Bus_5_rt_3968
    );
  IntRAM_contents_ram_53_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0763_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_53_5_CLK,
      I => IntRAM_contents_ram_53_3_Data_Bus_5_rt_3968,
      O => IntRAM_contents_ram_53(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_53_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0763_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_53_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_53_0_IN,
      O => IntRAM_contents_ram_53(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0763_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"5000000050000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => Addr_Bus(0),
      ADR0 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR4 => N39,
      ADR5 => '1',
      O => IntRAM_n0763_inv
    );
  IntRAM_contents_ram_53_3_Data_Bus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => Data_Bus(4),
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_53_3_Data_Bus_4_rt_3989
    );
  IntRAM_contents_ram_53_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0763_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_53_4_CLK,
      I => IntRAM_contents_ram_53_3_Data_Bus_4_rt_3989,
      O => IntRAM_contents_ram_53(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_51_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0777_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_51_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_51_7_IN,
      O => IntRAM_contents_ram_51(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_51_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0777_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_51_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_51_6_IN,
      O => IntRAM_contents_ram_51(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"BBFC88FCBB308830"
    )
    port map (
      ADR3 => Addr_Bus(4),
      ADR1 => Addr_Bus(5),
      ADR4 => IntRAM_mux5_7_8267,
      ADR0 => IntRAM_mux5_8_8268,
      ADR5 => IntRAM_mux5_71_8269,
      ADR2 => IntRAM_mux5_6_8270,
      O => Data_Bus_5_LogicTrst1_8266
    );
  IntRAM_contents_ram_51_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0777_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_51_5_CLK,
      I => Data_Bus(5),
      O => IntRAM_contents_ram_51(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FFFFBBAAFFFFFBFA"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_5_0,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR4 => Data_Bus_5_LogicTrst,
      ADR3 => Data_Bus_5_LogicTrst1_8266,
      ADR0 => N232,
      O => Data_Bus(5)
    );
  IntRAM_contents_ram_51_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0777_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_51_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_51_4_IN,
      O => IntRAM_contents_ram_51(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FFFFA0ECA0ECA0EC"
    )
    port map (
      ADR0 => IntCPU_TMP_reg(5),
      ADR1 => IntALU_ACC(5),
      ADR4 => RCVD_Data(5),
      ADR5 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR2 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR3 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      O => Data_Bus_5_LogicTrst
    );
  IntCPU_TMP_reg_4_IntCPU_TMP_reg_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus_4_pack_20,
      O => RData_Bus(4)
    );
  IntROM_Mram_n06808_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y14"
    )
    port map (
      IA => IntROM_Mram_n06808_f71,
      IB => IntROM_Mram_n06808_f7_4035,
      O => RData_Bus_4_pack_20,
      SEL => IntCPU_PC_reg(7)
    );
  IntROM_Mram_n06808_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y14"
    )
    port map (
      IA => IntROM_Mram_n068083_4032,
      IB => IntROM_Mram_n068082_4054,
      O => IntROM_Mram_n06808_f71,
      SEL => IntCPU_PC_reg(6)
    );
  IntROM_Mram_n06808_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y14"
    )
    port map (
      IA => IntROM_Mram_n068081_4046,
      IB => IntROM_Mram_n06808_4062,
      O => IntROM_Mram_n06808_f7_4035,
      SEL => IntCPU_PC_reg(6)
    );
  IntCPU_TMP_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0566_inv,
      CLK => NlwBufferSignal_IntCPU_TMP_reg_4_CLK,
      I => NlwBufferSignal_IntCPU_TMP_reg_4_IN,
      O => IntCPU_TMP_reg(4),
      RST => GND,
      SET => GND
    );
  IntROM_Mram_n068083 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"0800108360221001"
    )
    port map (
      ADR1 => IntCPU_PC_reg(2),
      ADR3 => IntCPU_PC_reg(4),
      ADR2 => IntCPU_PC_reg(3),
      ADR4 => IntCPU_PC_reg(0),
      ADR5 => IntCPU_PC_reg(5),
      ADR0 => IntCPU_PC_reg(1),
      O => IntROM_Mram_n068083_4032
    );
  IntROM_Mram_n068082 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"0A8898002120A403"
    )
    port map (
      ADR3 => IntCPU_PC_reg(2),
      ADR0 => IntCPU_PC_reg(1),
      ADR2 => IntCPU_PC_reg(3),
      ADR1 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(0),
      ADR5 => IntCPU_PC_reg(4),
      O => IntROM_Mram_n068082_4054
    );
  IntROM_Mram_n068081 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"30840C2880012222"
    )
    port map (
      ADR5 => IntCPU_PC_reg(1),
      ADR1 => IntCPU_PC_reg(3),
      ADR2 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(2),
      ADR0 => IntCPU_PC_reg(4),
      ADR3 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n068081_4046
    );
  IntROM_Mram_n06808 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"000000000B000001"
    )
    port map (
      ADR5 => IntCPU_PC_reg(2),
      ADR2 => IntCPU_PC_reg(5),
      ADR3 => IntCPU_PC_reg(3),
      ADR4 => IntCPU_PC_reg(1),
      ADR1 => IntCPU_PC_reg(4),
      ADR0 => IntCPU_PC_reg(0),
      O => IntROM_Mram_n06808_4062
    );
  N436_N436_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N446,
      O => N446_0
    );
  Data_Bus_0_LogicTrst4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"FFFF333FFFFF333F"
    )
    port map (
      ADR0 => '1',
      ADR4 => RA_OE_7984,
      ADR3 => Addr_Bus(7),
      ADR2 => Addr_Bus(6),
      ADR1 => IntRAM_RAMpg_n0019_0_0,
      ADR5 => '1',
      O => N436
    );
  Data_Bus_1_LogicTrst3_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"FFFF555F"
    )
    port map (
      ADR0 => IntRAM_RAMpg_n0019_1_0,
      ADR4 => RA_OE_7984,
      ADR3 => Addr_Bus(7),
      ADR2 => Addr_Bus(6),
      ADR1 => '1',
      O => N446
    );
  RS232_LineRD_in_RS232_LineRD_in_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N426,
      O => N426_0
    );
  RS232_LineRD_in_RS232_LineRD_in_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N466,
      O => N466_0
    );
  Data_Bus_5_LogicTrst3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"FF33FF77FF33FF77"
    )
    port map (
      ADR2 => '1',
      ADR3 => RA_OE_7984,
      ADR0 => Addr_Bus(7),
      ADR4 => Addr_Bus(6),
      ADR1 => IntRAM_RAMpg_n0019_5_0,
      ADR5 => '1',
      O => N416
    );
  Data_Bus_6_LogicTrst3_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"FF0FFF5F"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_6_0,
      ADR3 => RA_OE_7984,
      ADR0 => Addr_Bus(7),
      ADR4 => Addr_Bus(6),
      ADR1 => '1',
      O => N426
    );
  Data_Bus_2_LogicTrst3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"CFCFCFFFCFCFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => RA_OE_7984,
      ADR4 => Addr_Bus(7),
      ADR3 => Addr_Bus(6),
      ADR2 => IntRAM_RAMpg_n0019_2_0,
      ADR5 => '1',
      O => N456
    );
  Data_Bus_7_LogicTrst3_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"DDDDDDFF"
    )
    port map (
      ADR0 => IntRAM_RAMpg_n0019_7_0,
      ADR1 => RA_OE_7984,
      ADR4 => Addr_Bus(7),
      ADR3 => Addr_Bus(6),
      ADR2 => '1',
      O => N466
    );
  Addr_Bus_7_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"ECEC00FFA0A000FF"
    )
    port map (
      ADR0 => IntCPU_TMP_reg(7),
      ADR1 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_7_0,
      ADR2 => Addr_Bus_1_LogicTrst,
      ADR5 => N14,
      ADR3 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus(7)
    );
  RS232_LineRD_in : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_LineRD_in_CLK,
      I => NlwBufferSignal_RS232_LineRD_in_IN,
      O => RS232_LineRD_in_8452,
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_Mmux_W_en_s11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"FFFCAAA83F302A20"
    )
    port map (
      ADR3 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR2 => N369_0,
      ADR1 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      ADR5 => IntCPU_INS_reg(5),
      ADR0 => Addr_Bus(6),
      ADR4 => Addr_Bus(7),
      O => IntRAM_W_en_s
    );
  IntRAM_contents_ram_8_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1071_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_8_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_8_7_IN,
      O => IntRAM_contents_ram_8(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_8_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1071_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_8_6_CLK,
      I => Data_Bus_6_LogicTrst32,
      O => IntRAM_contents_ram_8(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"FFFFFFFFCCFCEEFE"
    )
    port map (
      ADR0 => IntRAM_RAMpg_n0019_6_0,
      ADR4 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_6_LogicTrst,
      ADR2 => Data_Bus_6_LogicTrst1_8423,
      ADR5 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_6_LogicTrst32
    );
  IntRAM_contents_ram_8_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1071_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_8_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_8_5_IN,
      O => IntRAM_contents_ram_8(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_8_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1071_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_8_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_8_4_IN,
      O => IntRAM_contents_ram_8(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_3_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1106_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_3_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_3_7_IN,
      O => IntRAM_contents_ram_3(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_3_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1106_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_3_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_3_6_IN,
      O => IntRAM_contents_ram_3(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_3_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1106_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_3_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_3_5_IN,
      O => IntRAM_contents_ram_3(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1043_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"0000A0000000A000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR3 => N45,
      O => IntRAM_n1043_inv
    );
  IntRAM_contents_ram_3_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1106_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_3_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_3_4_IN,
      O => IntRAM_contents_ram_3(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1092_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"0088000000880000"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Addr_Bus(0),
      ADR3 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR4 => N45,
      O => IntRAM_n1092_inv
    );
  IntRAM_mux6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"AACCFFF0AACC00F0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_4_6_0,
      ADR1 => IntRAM_contents_ram_5(6),
      ADR0 => IntRAM_contents_ram_7(6),
      ADR5 => IntRAM_contents_ram_6_6_0,
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR4 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux6_11_8669
    );
  IntRAM_Temp_H_6_IntRAM_Temp_H_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H(2),
      O => IntRAM_Temp_H_2_0
    );
  IntRAM_Temp_H_6_IntRAM_Temp_H_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H(5),
      O => IntRAM_Temp_H_5_0
    );
  IntRAM_Temp_H_6_IntRAM_Temp_H_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H(3),
      O => IntRAM_Temp_H_3_0
    );
  IntRAM_Temp_H_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_H_6_CLK,
      I => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT6,
      O => IntRAM_Temp_H(6),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => X"BBFFEEEEBBFFEEEE"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => IntRAM_contents_ram_49(6),
      ADR3 => IntRAM_contents_ram_49(4),
      ADR1 => IntRAM_contents_ram_49(5),
      ADR0 => IntRAM_contents_ram_49(7),
      O => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT6
    );
  IntRAM_Temp_H_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_H_4_CLK,
      I => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT4,
      O => IntRAM_Temp_H(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => X"1100115511001155"
    )
    port map (
      ADR2 => '1',
      ADR0 => IntRAM_contents_ram_49(4),
      ADR3 => IntRAM_contents_ram_49(5),
      ADR4 => IntRAM_contents_ram_49(6),
      ADR1 => IntRAM_contents_ram_49(7),
      ADR5 => '1',
      O => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT4
    );
  IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT21 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => X"333322FF"
    )
    port map (
      ADR2 => '1',
      ADR0 => IntRAM_contents_ram_49(4),
      ADR3 => IntRAM_contents_ram_49(5),
      ADR4 => IntRAM_contents_ram_49(6),
      ADR1 => IntRAM_contents_ram_49(7),
      O => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT2
    );
  IntRAM_Temp_H_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_H_2_CLK,
      I => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT2,
      O => IntRAM_Temp_H(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Temp_H_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_H_1_CLK,
      I => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT1,
      O => IntRAM_Temp_H(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => X"4477117744771177"
    )
    port map (
      ADR2 => '1',
      ADR0 => IntRAM_contents_ram_49(7),
      ADR3 => IntRAM_contents_ram_49(6),
      ADR1 => IntRAM_contents_ram_49(5),
      ADR4 => IntRAM_contents_ram_49(4),
      ADR5 => '1',
      O => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT1
    );
  IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT51 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => X"11225533"
    )
    port map (
      ADR2 => '1',
      ADR0 => IntRAM_contents_ram_49(7),
      ADR3 => IntRAM_contents_ram_49(6),
      ADR1 => IntRAM_contents_ram_49(5),
      ADR4 => IntRAM_contents_ram_49(4),
      O => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT5
    );
  IntRAM_Temp_H_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_H_5_CLK,
      I => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT5,
      O => IntRAM_Temp_H(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Temp_H_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_H_0_CLK,
      I => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT,
      O => IntRAM_Temp_H(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT12 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => X"000FFAF5000FFAF5"
    )
    port map (
      ADR1 => '1',
      ADR4 => IntRAM_contents_ram_49(7),
      ADR2 => IntRAM_contents_ram_49(5),
      ADR3 => IntRAM_contents_ram_49(6),
      ADR0 => IntRAM_contents_ram_49(4),
      ADR5 => '1',
      O => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT
    );
  IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => X"000F5AF5"
    )
    port map (
      ADR1 => '1',
      ADR4 => IntRAM_contents_ram_49(7),
      ADR2 => IntRAM_contents_ram_49(5),
      ADR3 => IntRAM_contents_ram_49(6),
      ADR0 => IntRAM_contents_ram_49(4),
      O => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT3
    );
  IntRAM_Temp_H_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_H_3_CLK,
      I => IntRAM_Mram_contents_ram_49_7_PWR_92_o_wide_mux_194_OUT3,
      O => IntRAM_Temp_H(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_61_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0707_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_61_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_61_7_IN,
      O => IntRAM_contents_ram_61(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0735_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => X"00000000A0A00000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR2 => N39,
      O => IntRAM_n0735_inv
    );
  IntRAM_contents_ram_61_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0707_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_61_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_61_6_IN,
      O => IntRAM_contents_ram_61(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_61_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0707_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_61_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_61_5_IN,
      O => IntRAM_contents_ram_61(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_61_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0707_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_61_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_61_4_IN,
      O => IntRAM_contents_ram_61(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_56_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0742_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_56_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_56_7_IN,
      O => IntRAM_contents_ram_56(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_56_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0742_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_56_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_56_6_IN,
      O => IntRAM_contents_ram_56(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_56_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0742_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_56_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_56_5_IN,
      O => IntRAM_contents_ram_56(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_14 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => X"ACACACACFF0FF000"
    )
    port map (
      ADR4 => IntRAM_contents_ram_60(6),
      ADR3 => IntRAM_contents_ram_61(6),
      ADR0 => IntRAM_contents_ram_63_6_0,
      ADR1 => IntRAM_contents_ram_62_6_0,
      ADR5 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux6_14_8585
    );
  IntRAM_contents_ram_56_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0742_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_56_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_56_4_IN,
      O => IntRAM_contents_ram_56(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_14 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => X"CACACACAFFF00F00"
    )
    port map (
      ADR3 => IntRAM_contents_ram_60(5),
      ADR4 => IntRAM_contents_ram_61(5),
      ADR1 => IntRAM_contents_ram_63_5_0,
      ADR0 => IntRAM_contents_ram_62_5_0,
      ADR5 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux5_14_8581
    );
  IntRAM_contents_ram_57_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0735_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_57_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_57_7_IN,
      O => IntRAM_contents_ram_57(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_133 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"EEFA44FAEE504450"
    )
    port map (
      ADR2 => IntRAM_contents_ram_56(4),
      ADR1 => IntRAM_contents_ram_57(4),
      ADR4 => IntRAM_contents_ram_59_4_0,
      ADR5 => IntRAM_contents_ram_58(4),
      ADR0 => Addr_Bus_1_LogicTrst34,
      ADR3 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux4_133_9020
    );
  IntRAM_contents_ram_57_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0735_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_57_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_57_6_IN,
      O => IntRAM_contents_ram_57(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_132 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"FFCCAAF000CCAAF0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_52_4_0,
      ADR0 => IntRAM_contents_ram_53_4_0,
      ADR5 => IntRAM_contents_ram_55_4_0,
      ADR1 => IntRAM_contents_ram_54(4),
      ADR4 => Addr_Bus_1_LogicTrst32,
      ADR3 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux4_132_9021
    );
  IntRAM_contents_ram_57_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0735_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_57_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_57_5_IN,
      O => IntRAM_contents_ram_57(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_125 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"FFCC00CCAAF0AAF0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_48_4_0,
      ADR4 => IntRAM_contents_ram_51(4),
      ADR0 => IntRAM_contents_ram_50(4),
      ADR1 => IntRAM_contents_ram_49(4),
      ADR3 => Addr_Bus_1_LogicTrst31,
      ADR5 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux4_125_9022
    );
  IntRAM_contents_ram_57_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0735_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_57_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_57_4_IN,
      O => IntRAM_contents_ram_57(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_8 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"ACACACACFF0FF000"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR3 => IntRAM_mux4_133_9020,
      ADR0 => IntRAM_mux4_14_8578,
      ADR1 => IntRAM_mux4_132_9021,
      ADR4 => IntRAM_mux4_125_9022,
      O => IntRAM_mux4_8_7969
    );
  Addr_Bus_2_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"FFFFFF55FFFFC055"
    )
    port map (
      ADR1 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_2_0,
      ADR2 => N14,
      ADR4 => Addr_Bus_2_LogicTrst1,
      ADR0 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR5 => N495,
      ADR3 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus(2)
    );
  IntRAM_mux2_14 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"DDFADD5088FA8850"
    )
    port map (
      ADR2 => IntRAM_contents_ram_60(2),
      ADR4 => IntRAM_contents_ram_61(2),
      ADR1 => IntRAM_contents_ram_63(2),
      ADR5 => IntRAM_contents_ram_62(2),
      ADR3 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR0 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux2_14_9024
    );
  IntRAM_mux2_125 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"CCFFF0AACC00F0AA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_48(2),
      ADR1 => IntRAM_contents_ram_51(2),
      ADR2 => IntRAM_contents_ram_50(2),
      ADR5 => IntRAM_contents_ram_49(2),
      ADR3 => Addr_Bus_1_LogicTrst31,
      ADR4 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux2_125_9025
    );
  IntRAM_mux2_8 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"CFFAC0FACF0AC00A"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR4 => IntRAM_mux2_133_8565,
      ADR1 => IntRAM_mux2_14_9024,
      ADR5 => IntRAM_mux2_132_8564,
      ADR0 => IntRAM_mux2_125_9025,
      O => IntRAM_mux2_8_7864
    );
  IntRAM_contents_ram_54_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0756_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_54_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_54_6_IN,
      O => IntRAM_contents_ram_54(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_e_actual_4_PWR_11_o_Mux_25_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"5555A0A000000A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR0 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR4 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR2 => IntDMA_e_actual_FSM_FFd5_8596,
      O => IntDMA_e_actual_4_PWR_11_o_Mux_25_o
    );
  IntRAM_contents_ram_54_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0756_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_54_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_54_5_IN,
      O => IntRAM_contents_ram_54(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_3_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"FAAAFEEEF000FCCC"
    )
    port map (
      ADR3 => IntCPU_TMP_reg(3),
      ADR1 => IntALU_ACC(3),
      ADR0 => RCVD_Data(3),
      ADR5 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR2 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      O => Data_Bus_3_LogicTrst
    );
  IntRAM_contents_ram_54_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0756_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_54_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_54_4_IN,
      O => IntRAM_contents_ram_54(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_3_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"BFB3BCB08F838C80"
    )
    port map (
      ADR2 => Addr_Bus(4),
      ADR1 => Addr_Bus(5),
      ADR5 => IntRAM_mux3_7_7883,
      ADR0 => IntRAM_mux3_8_7884,
      ADR3 => IntRAM_mux3_71_7885,
      ADR4 => IntRAM_mux3_6_7886,
      O => Data_Bus_3_LogicTrst1_7882
    );
  IntRAM_contents_ram_54_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0756_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_54_3_CLK,
      I => Data_Bus(3),
      O => IntRAM_contents_ram_54(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_3_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"FDFFFDFDFCFFFCFC"
    )
    port map (
      ADR5 => IntRAM_RAMpg_n0019_3_0,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_3_LogicTrst,
      ADR4 => Data_Bus_3_LogicTrst1_7882,
      ADR2 => N232,
      O => Data_Bus(3)
    );
  RA_OE : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"FFFFFFF00F00FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => IntCPU_INS_reg(5),
      ADR2 => N369_0,
      ADR3 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => RA_OE_7984
    );
  IntRAM_mux5_12 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => IntRAM_contents_ram_12(5),
      ADR0 => IntRAM_contents_ram_13(5),
      ADR1 => IntRAM_contents_ram_15_5_0,
      ADR5 => IntRAM_contents_ram_14(5),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux5_12_9027
    );
  IntRAM_mux5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"FF0FCACAF000CACA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_8(5),
      ADR1 => IntRAM_contents_ram_9_5_0,
      ADR3 => IntRAM_contents_ram_11(5),
      ADR5 => IntRAM_contents_ram_10_5_0,
      ADR4 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux5_111_9026
    );
  IntRAM_mux5_10 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_0(5),
      ADR2 => IntRAM_contents_ram_1(5),
      ADR3 => IntRAM_contents_ram_3(5),
      ADR1 => IntRAM_contents_ram_2_5_0,
      ADR5 => Addr_Bus(1),
      ADR4 => Addr_Bus(0),
      O => IntRAM_mux5_10_9028
    );
  IntRAM_mux5_6 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"E4E4E4E4FF55AA00"
    )
    port map (
      ADR5 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR1 => IntRAM_mux5_111_9026,
      ADR2 => IntRAM_mux5_12_9027,
      ADR3 => IntRAM_mux5_11_8659,
      ADR4 => IntRAM_mux5_10_9028,
      O => IntRAM_mux5_6_8270
    );
  IntRAM_contents_ram_11_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1050_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_11_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_11_7_IN,
      O => IntRAM_contents_ram_11(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_11_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1050_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_11_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_11_6_IN,
      O => IntRAM_contents_ram_11(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_11_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1050_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_11_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_11_5_IN,
      O => IntRAM_contents_ram_11(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_11_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1050_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_11_4_CLK,
      I => Data_Bus_4_LogicTrst32,
      O => IntRAM_contents_ram_11(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_4_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => X"FFF5FFF0FFFDFFFC"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_4_0,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_4_LogicTrst,
      ADR2 => Data_Bus_0_LogicTrst32,
      ADR4 => Data_Bus_4_LogicTrst1_7967,
      O => Data_Bus_4_LogicTrst32
    );
  IntRAM_contents_ram_5_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1092_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_5_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_5_7_IN,
      O => IntRAM_contents_ram_5(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_5_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1092_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_5_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_5_6_IN,
      O => IntRAM_contents_ram_5(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_5_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1092_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_5_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_5_5_IN,
      O => IntRAM_contents_ram_5(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_5_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1092_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_5_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_5_4_IN,
      O => IntRAM_contents_ram_5(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"F0AAFFCCF0AA00CC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_4_5_0,
      ADR0 => IntRAM_contents_ram_5(5),
      ADR2 => IntRAM_contents_ram_7(5),
      ADR5 => IntRAM_contents_ram_6_5_0,
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR4 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux5_11_8659
    );
  INV_IntRAM_RAMpg_Mram_contents_ram3_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_DWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram3_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_DWE1
    );
  INV_IntRAM_RAMpg_Mram_contents_ram3_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_CWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram3_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_BWE1
    );
  IntRAM_RAMpg_n0019_2_IntRAM_RAMpg_n0019_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_RAMpg_n0019(2),
      O => IntRAM_RAMpg_n0019_2_0
    );
  IntRAM_RAMpg_Mram_contents_ram3_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y9"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram3_F7_B_4400,
      IB => IntRAM_RAMpg_Mram_contents_ram3_F7_A_4401,
      O => IntRAM_RAMpg_n0019(2),
      SEL => Addr_Bus(7)
    );
  IntRAM_RAMpg_Mram_contents_ram3_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y9"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram3_D_4403,
      IB => IntRAM_RAMpg_Mram_contents_ram3_C_4413,
      O => IntRAM_RAMpg_Mram_contents_ram3_F7_B_4400,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram3_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y9"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram3_B_4421,
      IB => IntRAM_RAMpg_Mram_contents_ram3_A_4429,
      O => IntRAM_RAMpg_Mram_contents_ram3_F7_A_4401,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram3_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_IN,
      O => IntRAM_RAMpg_Mram_contents_ram3_D_4403,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR5,
      WE1 => IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_DWE1,
      WE2 => IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_DWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WE
    );
  IntRAM_RAMpg_Mram_contents_ram3_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_IN,
      O => IntRAM_RAMpg_Mram_contents_ram3_C_4413,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_CWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WE
    );
  IntRAM_RAMpg_Mram_contents_ram3_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_IN,
      O => IntRAM_RAMpg_Mram_contents_ram3_B_4421,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR5,
      WE1 => IntRAM_RAMpg_n0019_2_INV_IntRAM_RAMpg_Mram_contents_ram3_BWE1,
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WE
    );
  IntRAM_RAMpg_Mram_contents_ram3_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_IN,
      O => IntRAM_RAMpg_Mram_contents_ram3_A_4429,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WE
    );
  IntRAM_contents_ram_61_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0707_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_61_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_61_3_IN,
      O => IntRAM_contents_ram_61(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_61_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0707_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_61_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_61_2_IN,
      O => IntRAM_contents_ram_61(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_61_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0707_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_61_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_61_1_IN,
      O => IntRAM_contents_ram_61(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_61_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0707_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_61_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_61_0_IN,
      O => IntRAM_contents_ram_61(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_14 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"FF00F0F0AAAACCCC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_60(4),
      ADR2 => IntRAM_contents_ram_61(4),
      ADR3 => IntRAM_contents_ram_63_4_0,
      ADR0 => IntRAM_contents_ram_62_4_0,
      ADR4 => Addr_Bus_1_LogicTrst33,
      ADR5 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux4_14_8578
    );
  IntRAM_contents_ram_49_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => '1'
    )
    port map (
      CE => IntRAM_n0686_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_49_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_49_3_IN,
      O => IntRAM_contents_ram_49(3),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_mux_132 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"FFF0AACC00F0AACC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_52(0),
      ADR2 => IntRAM_contents_ram_53(0),
      ADR5 => IntRAM_contents_ram_55(0),
      ADR0 => IntRAM_contents_ram_54(0),
      ADR3 => Addr_Bus_1_LogicTrst32,
      ADR4 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux_132_9030
    );
  IntRAM_contents_ram_49_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => '1'
    )
    port map (
      CE => IntRAM_n0686_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_49_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_49_2_IN,
      O => IntRAM_contents_ram_49(2),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_mux_14 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"FAFA0A0ACFC0CFC0"
    )
    port map (
      ADR3 => IntRAM_contents_ram_60(0),
      ADR0 => IntRAM_contents_ram_61(0),
      ADR4 => IntRAM_contents_ram_63(0),
      ADR1 => IntRAM_contents_ram_62(0),
      ADR2 => Addr_Bus_1_LogicTrst33,
      ADR5 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux_14_9029
    );
  IntRAM_contents_ram_49_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => '1'
    )
    port map (
      CE => IntRAM_n0686_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_49_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_49_1_IN,
      O => IntRAM_contents_ram_49(1),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_mux_125 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"AAAACCCCF0F0FF00"
    )
    port map (
      ADR3 => IntRAM_contents_ram_48(0),
      ADR0 => IntRAM_contents_ram_51(0),
      ADR2 => IntRAM_contents_ram_50(0),
      ADR1 => IntRAM_contents_ram_49(0),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR5 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux_125_9031
    );
  IntRAM_contents_ram_49_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => '1'
    )
    port map (
      CE => IntRAM_n0686_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_49_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_49_0_IN,
      O => IntRAM_contents_ram_49(0),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_mux_8 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"BBBBF3C08888F3C0"
    )
    port map (
      ADR4 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR5 => IntRAM_mux_133_8770,
      ADR0 => IntRAM_mux_14_9029,
      ADR2 => IntRAM_mux_132_9030,
      ADR3 => IntRAM_mux_125_9031,
      O => IntRAM_mux_8_7828
    );
  INV_IntRAM_RAMpg_Mram_contents_ram4_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_DWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram4_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_DWE1
    );
  INV_IntRAM_RAMpg_Mram_contents_ram4_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_CWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram4_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_BWE1
    );
  IntRAM_RAMpg_n0019_3_IntRAM_RAMpg_n0019_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_RAMpg_n0019(3),
      O => IntRAM_RAMpg_n0019_3_0
    );
  IntRAM_RAMpg_Mram_contents_ram4_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram4_F7_B_4494,
      IB => IntRAM_RAMpg_Mram_contents_ram4_F7_A_4495,
      O => IntRAM_RAMpg_n0019(3),
      SEL => Addr_Bus(7)
    );
  IntRAM_RAMpg_Mram_contents_ram4_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram4_D_4497,
      IB => IntRAM_RAMpg_Mram_contents_ram4_C_4507,
      O => IntRAM_RAMpg_Mram_contents_ram4_F7_B_4494,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram4_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram4_B_4515,
      IB => IntRAM_RAMpg_Mram_contents_ram4_A_4523,
      O => IntRAM_RAMpg_Mram_contents_ram4_F7_A_4495,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram4_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_IN,
      O => IntRAM_RAMpg_Mram_contents_ram4_D_4497,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR5,
      WE1 => IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_DWE1,
      WE2 => IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_DWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WE
    );
  IntRAM_RAMpg_Mram_contents_ram4_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_IN,
      O => IntRAM_RAMpg_Mram_contents_ram4_C_4507,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_CWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WE
    );
  IntRAM_RAMpg_Mram_contents_ram4_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_IN,
      O => IntRAM_RAMpg_Mram_contents_ram4_B_4515,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR5,
      WE1 => IntRAM_RAMpg_n0019_3_INV_IntRAM_RAMpg_Mram_contents_ram4_BWE1,
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WE
    );
  IntRAM_RAMpg_Mram_contents_ram4_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_IN,
      O => IntRAM_RAMpg_Mram_contents_ram4_A_4523,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WE
    );
  IntRAM_contents_ram_51_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0777_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_51_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_51_3_IN,
      O => IntRAM_contents_ram_51(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_0_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"F888FFFFF888F888"
    )
    port map (
      ADR2 => IntCPU_TMP_reg(0),
      ADR5 => IntALU_ACC(0),
      ADR1 => RCVD_Data(0),
      ADR0 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR3 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR4 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      O => Data_Bus_0_LogicTrst
    );
  IntRAM_contents_ram_51_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0777_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_51_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_51_2_IN,
      O => IntRAM_contents_ram_51(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FFFFFFFFFBFFF3FF"
    )
    port map (
      ADR0 => IntCPU_INS_reg_5_GND_36_o_wide_mux_8_OUT_3_Q,
      ADR4 => N23,
      ADR3 => ALU_Opr(2),
      ADR5 => ALU_Opr(1),
      ADR1 => ALU_Opr(4),
      ADR2 => ALU_Opr(0),
      O => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv
    );
  IntRAM_contents_ram_51_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0777_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_51_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_51_1_IN,
      O => IntRAM_contents_ram_51(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_0_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FAFCFA0C0AFC0A0C"
    )
    port map (
      ADR3 => Addr_Bus(4),
      ADR2 => Addr_Bus(5),
      ADR0 => IntRAM_mux_7_7827,
      ADR5 => IntRAM_mux_8_7828,
      ADR4 => IntRAM_mux_71_7829,
      ADR1 => IntRAM_mux_6_7830,
      O => Data_Bus_0_LogicTrst1_7823
    );
  IntRAM_contents_ram_51_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0777_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_51_0_CLK,
      I => Data_Bus(0),
      O => IntRAM_contents_ram_51(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_0_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FFFFFFFFBFBBAFAA"
    )
    port map (
      ADR3 => IntRAM_RAMpg_n0019_0_0,
      ADR2 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_0_LogicTrst,
      ADR4 => Data_Bus_0_LogicTrst1_7823,
      ADR5 => N232,
      O => Data_Bus(0)
    );
  IntCPU_TMP_reg_6_IntCPU_TMP_reg_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus_6_pack_20,
      O => RData_Bus(6)
    );
  IntROM_Mram_n068012_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y14"
    )
    port map (
      IA => IntROM_Mram_n068012_f71,
      IB => IntROM_Mram_n068012_f7_4592,
      O => RData_Bus_6_pack_20,
      SEL => IntCPU_PC_reg(7)
    );
  IntROM_Mram_n068012_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y14"
    )
    port map (
      IA => IntROM_Mram_n0680123_4589,
      IB => IntROM_Mram_n0680122_4579,
      O => IntROM_Mram_n068012_f71,
      SEL => IntCPU_PC_reg(6)
    );
  IntROM_Mram_n068012_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y14"
    )
    port map (
      IA => IntROM_Mram_n0680121_4571,
      IB => IntROM_Mram_n068012_4601,
      O => IntROM_Mram_n068012_f7_4592,
      SEL => IntCPU_PC_reg(6)
    );
  IntCPU_TMP_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0566_inv,
      CLK => NlwBufferSignal_IntCPU_TMP_reg_6_CLK,
      I => NlwBufferSignal_IntCPU_TMP_reg_6_IN,
      O => IntCPU_TMP_reg(6),
      RST => GND,
      SET => GND
    );
  IntROM_Mram_n0680123 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"81894115A4308AE2"
    )
    port map (
      ADR5 => IntCPU_PC_reg(5),
      ADR0 => IntCPU_PC_reg(4),
      ADR4 => IntCPU_PC_reg(2),
      ADR3 => IntCPU_PC_reg(3),
      ADR2 => IntCPU_PC_reg(0),
      ADR1 => IntCPU_PC_reg(1),
      O => IntROM_Mram_n0680123_4589
    );
  IntROM_Mram_n0680122 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"012A588412D00801"
    )
    port map (
      ADR2 => IntCPU_PC_reg(0),
      ADR4 => IntCPU_PC_reg(1),
      ADR0 => IntCPU_PC_reg(4),
      ADR5 => IntCPU_PC_reg(2),
      ADR3 => IntCPU_PC_reg(3),
      ADR1 => IntCPU_PC_reg(5),
      O => IntROM_Mram_n0680122_4579
    );
  IntROM_Mram_n0680121 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"2386901300891244"
    )
    port map (
      ADR1 => IntCPU_PC_reg(4),
      ADR5 => IntCPU_PC_reg(0),
      ADR4 => IntCPU_PC_reg(3),
      ADR0 => IntCPU_PC_reg(1),
      ADR2 => IntCPU_PC_reg(5),
      ADR3 => IntCPU_PC_reg(2),
      O => IntROM_Mram_n0680121_4571
    );
  IntROM_Mram_n068012 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"0F00000008020001"
    )
    port map (
      ADR2 => IntCPU_PC_reg(5),
      ADR4 => IntCPU_PC_reg(4),
      ADR3 => IntCPU_PC_reg(1),
      ADR5 => IntCPU_PC_reg(0),
      ADR0 => IntCPU_PC_reg(2),
      ADR1 => IntCPU_PC_reg(3),
      O => IntROM_Mram_n068012_4601
    );
  INV_IntRAM_RAMpg_Mram_contents_ram2_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_DWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram2_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_DWE1
    );
  INV_IntRAM_RAMpg_Mram_contents_ram2_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_CWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram2_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_BWE1
    );
  IntRAM_RAMpg_n0019_1_IntRAM_RAMpg_n0019_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_RAMpg_n0019(1),
      O => IntRAM_RAMpg_n0019_1_0
    );
  IntRAM_RAMpg_Mram_contents_ram2_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y15"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram2_F7_B_4607,
      IB => IntRAM_RAMpg_Mram_contents_ram2_F7_A_4608,
      O => IntRAM_RAMpg_n0019(1),
      SEL => Addr_Bus(7)
    );
  IntRAM_RAMpg_Mram_contents_ram2_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y15"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram2_D_4610,
      IB => IntRAM_RAMpg_Mram_contents_ram2_C_4620,
      O => IntRAM_RAMpg_Mram_contents_ram2_F7_B_4607,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram2_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y15"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram2_B_4628,
      IB => IntRAM_RAMpg_Mram_contents_ram2_A_4636,
      O => IntRAM_RAMpg_Mram_contents_ram2_F7_A_4608,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram2_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_IN,
      O => IntRAM_RAMpg_Mram_contents_ram2_D_4610,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR5,
      WE1 => IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_DWE1,
      WE2 => IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_DWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WE
    );
  IntRAM_RAMpg_Mram_contents_ram2_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_IN,
      O => IntRAM_RAMpg_Mram_contents_ram2_C_4620,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_CWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WE
    );
  IntRAM_RAMpg_Mram_contents_ram2_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_IN,
      O => IntRAM_RAMpg_Mram_contents_ram2_B_4628,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR5,
      WE1 => IntRAM_RAMpg_n0019_1_INV_IntRAM_RAMpg_Mram_contents_ram2_BWE1,
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WE
    );
  IntRAM_RAMpg_Mram_contents_ram2_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_IN,
      O => IntRAM_RAMpg_Mram_contents_ram2_A_4636,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WE
    );
  RS232_Valid_D_TX_RDY_i_AND_394_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"22000000ECCC0000"
    )
    port map (
      ADR4 => TX_RDY,
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR0 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR1 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR5 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR2 => IntDMA_e_actual_FSM_FFd4_7788,
      O => RS232_Valid_D_TX_RDY_i_AND_394_o
    );
  RS232_Data_FF_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_D_TX_RDY_i_AND_394_o,
      CLK => NlwBufferSignal_RS232_Data_FF_3_CLK,
      I => TX_Data(3),
      O => RS232_Data_FF(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_Mmux_TX_Data41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"0000FFFF0000F7F5"
    )
    port map (
      ADR4 => RS_Valid,
      ADR0 => N396,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_3_LogicTrst,
      ADR3 => Data_Bus_3_LogicTrst1_7882,
      ADR5 => N232,
      O => TX_Data(3)
    );
  RS232_Data_FF_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_D_TX_RDY_i_AND_394_o,
      CLK => NlwBufferSignal_RS232_Data_FF_2_CLK,
      I => TX_Data(2),
      O => RS232_Data_FF(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_Mmux_TX_Data31 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"0F0B0F0F0F0B0F0B"
    )
    port map (
      ADR2 => RS_Valid,
      ADR1 => N456,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_2_LogicTrst,
      ADR5 => Data_Bus_2_LogicTrst1_7862,
      ADR3 => Data_Bus_0_LogicTrst3_8069,
      O => TX_Data(2)
    );
  RS232_Data_FF_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_D_TX_RDY_i_AND_394_o,
      CLK => NlwBufferSignal_RS232_Data_FF_1_CLK,
      I => TX_Data(1),
      O => RS232_Data_FF(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_Mmux_TX_Data21 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"5555555555551505"
    )
    port map (
      ADR0 => RS_Valid,
      ADR2 => N446_0,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR5 => Data_Bus_1_LogicTrst,
      ADR3 => Data_Bus_1_LogicTrst1_7846,
      ADR4 => Data_Bus_0_LogicTrst3_8069,
      O => TX_Data(1)
    );
  RS232_Data_FF_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_D_TX_RDY_i_AND_394_o,
      CLK => NlwBufferSignal_RS232_Data_FF_0_CLK,
      I => TX_Data(0),
      O => RS232_Data_FF(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_Mmux_TX_Data11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => X"00000000FFDCFFFF"
    )
    port map (
      ADR5 => RS_Valid,
      ADR4 => N436,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_0_LogicTrst,
      ADR2 => Data_Bus_0_LogicTrst1_7823,
      ADR1 => Data_Bus_0_LogicTrst3_8069,
      O => TX_Data(0)
    );
  INV_IntRAM_RAMpg_Mram_contents_ram7_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_DWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram7_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_DWE1
    );
  INV_IntRAM_RAMpg_Mram_contents_ram7_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(7),
      O => IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_CWE2
    );
  INV_IntRAM_RAMpg_Mram_contents_ram7_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(6),
      O => IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_BWE1
    );
  IntRAM_RAMpg_n0019_6_IntRAM_RAMpg_n0019_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_RAMpg_n0019(6),
      O => IntRAM_RAMpg_n0019_6_0
    );
  IntRAM_RAMpg_Mram_contents_ram7_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y18"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram7_F7_B_4686,
      IB => IntRAM_RAMpg_Mram_contents_ram7_F7_A_4687,
      O => IntRAM_RAMpg_n0019(6),
      SEL => Addr_Bus(7)
    );
  IntRAM_RAMpg_Mram_contents_ram7_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y18"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram7_D_4689,
      IB => IntRAM_RAMpg_Mram_contents_ram7_C_4699,
      O => IntRAM_RAMpg_Mram_contents_ram7_F7_B_4686,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram7_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y18"
    )
    port map (
      IA => IntRAM_RAMpg_Mram_contents_ram7_B_4707,
      IB => IntRAM_RAMpg_Mram_contents_ram7_A_4715,
      O => IntRAM_RAMpg_Mram_contents_ram7_F7_A_4687,
      SEL => Addr_Bus(6)
    );
  IntRAM_RAMpg_Mram_contents_ram7_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_IN,
      O => IntRAM_RAMpg_Mram_contents_ram7_D_4689,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR5,
      WE1 => IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_DWE1,
      WE2 => IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_DWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WE
    );
  IntRAM_RAMpg_Mram_contents_ram7_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_IN,
      O => IntRAM_RAMpg_Mram_contents_ram7_C_4699,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_CWE2,
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WE
    );
  IntRAM_RAMpg_Mram_contents_ram7_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_IN,
      O => IntRAM_RAMpg_Mram_contents_ram7_B_4707,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR5,
      WE1 => IntRAM_RAMpg_n0019_6_INV_IntRAM_RAMpg_Mram_contents_ram7_BWE1,
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WE
    );
  IntRAM_RAMpg_Mram_contents_ram7_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR0,
      RADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR1,
      RADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR2,
      RADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR3,
      RADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR4,
      RADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR5,
      CLK => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_CLK,
      I => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_IN,
      O => IntRAM_RAMpg_Mram_contents_ram7_A_4715,
      WADR0 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR0,
      WADR1 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR1,
      WADR2 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR2,
      WADR3 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR3,
      WADR4 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR4,
      WADR5 => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR5,
      WE1 => Addr_Bus(6),
      WE2 => Addr_Bus(7),
      WE => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WE
    );
  IntRAM_contents_ram_1_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1120_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_1_3_CLK,
      I => Data_Bus_3_LogicTrst32,
      O => IntRAM_contents_ram_1(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_3_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => X"FFAAFFFAFFEEFFFE"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_3_0,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_3_LogicTrst,
      ADR3 => Data_Bus_0_LogicTrst32,
      ADR2 => Data_Bus_3_LogicTrst1_7882,
      O => Data_Bus_3_LogicTrst32
    );
  IntRAM_contents_ram_1_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1120_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_1_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_1_2_IN,
      O => IntRAM_contents_ram_1(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_1_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1120_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_1_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_1_1_IN,
      O => IntRAM_contents_ram_1(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_1_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1120_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_1_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_1_0_IN,
      O => IntRAM_contents_ram_1(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_10 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"F5F5A0A0DD88DD88"
    )
    port map (
      ADR3 => IntRAM_contents_ram_0(0),
      ADR1 => IntRAM_contents_ram_1(0),
      ADR2 => IntRAM_contents_ram_3(0),
      ADR4 => IntRAM_contents_ram_2(0),
      ADR5 => Addr_Bus(1),
      ADR0 => Addr_Bus(0),
      O => IntRAM_mux_10_9032
    );
  IntRAM_mux_6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"EEFAEE5044FA4450"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR1 => IntRAM_mux_111_8737,
      ADR5 => IntRAM_mux_12_8760,
      ADR4 => IntRAM_mux_11_8731,
      ADR2 => IntRAM_mux_10_9032,
      O => IntRAM_mux_6_7830
    );
  IntRAM_contents_ram_11_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1050_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_11_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_11_3_IN,
      O => IntRAM_contents_ram_11(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_12 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"CFCFC0C0FA0AFA0A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_12(3),
      ADR3 => IntRAM_contents_ram_13(3),
      ADR1 => IntRAM_contents_ram_15(3),
      ADR4 => IntRAM_contents_ram_14(3),
      ADR5 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux3_12_9034
    );
  IntRAM_contents_ram_11_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1050_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_11_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_11_2_IN,
      O => IntRAM_contents_ram_11(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_111 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => IntRAM_contents_ram_8(3),
      ADR0 => IntRAM_contents_ram_9(3),
      ADR1 => IntRAM_contents_ram_11(3),
      ADR5 => IntRAM_contents_ram_10(3),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux3_111_9033
    );
  IntRAM_contents_ram_11_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1050_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_11_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_11_1_IN,
      O => IntRAM_contents_ram_11(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_10 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"EFECE3E02F2C2320"
    )
    port map (
      ADR3 => IntRAM_contents_ram_0(3),
      ADR4 => IntRAM_contents_ram_1(3),
      ADR5 => IntRAM_contents_ram_3(3),
      ADR0 => IntRAM_contents_ram_2(3),
      ADR2 => Addr_Bus(1),
      ADR1 => Addr_Bus(0),
      O => IntRAM_mux3_10_9035
    );
  IntRAM_contents_ram_11_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1050_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_11_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_11_0_IN,
      O => IntRAM_contents_ram_11(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"F3C0BBBBF3C08888"
    )
    port map (
      ADR1 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR0 => IntRAM_mux3_111_9033,
      ADR2 => IntRAM_mux3_12_9034,
      ADR3 => IntRAM_mux3_11_8636,
      ADR5 => IntRAM_mux3_10_9035,
      O => IntRAM_mux3_6_7886
    );
  IntRAM_contents_ram_10_3_IntRAM_contents_ram_10_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_10(7),
      O => IntRAM_contents_ram_10_7_0
    );
  IntRAM_contents_ram_10_3_IntRAM_contents_ram_10_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_10(6),
      O => IntRAM_contents_ram_10_6_0
    );
  IntRAM_contents_ram_10_3_IntRAM_contents_ram_10_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_10(5),
      O => IntRAM_contents_ram_10_5_0
    );
  IntRAM_contents_ram_10_3_IntRAM_contents_ram_10_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_10(4),
      O => IntRAM_contents_ram_10_4_0
    );
  IntRAM_contents_ram_10_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1057_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_10_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_10_3_IN,
      O => IntRAM_contents_ram_10(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_10_3_Data_Bus_7_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_7_LogicTrst32,
      O => IntRAM_contents_ram_10_3_Data_Bus_7_LogicTrst32_rt_4795
    );
  IntRAM_contents_ram_10_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1057_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_10_7_CLK,
      I => IntRAM_contents_ram_10_3_Data_Bus_7_LogicTrst32_rt_4795,
      O => IntRAM_contents_ram_10(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_10_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1057_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_10_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_10_2_IN,
      O => IntRAM_contents_ram_10(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_10_3_Data_Bus_6_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Data_Bus_6_LogicTrst32,
      O => IntRAM_contents_ram_10_3_Data_Bus_6_LogicTrst32_rt_4802
    );
  IntRAM_contents_ram_10_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1057_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_10_6_CLK,
      I => IntRAM_contents_ram_10_3_Data_Bus_6_LogicTrst32_rt_4802,
      O => IntRAM_contents_ram_10(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_10_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1057_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_10_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_10_1_IN,
      O => IntRAM_contents_ram_10(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_10_3_Data_Bus_5_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_5_LogicTrst32,
      O => IntRAM_contents_ram_10_3_Data_Bus_5_LogicTrst32_rt_4807
    );
  IntRAM_contents_ram_10_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1057_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_10_5_CLK,
      I => IntRAM_contents_ram_10_3_Data_Bus_5_LogicTrst32_rt_4807,
      O => IntRAM_contents_ram_10(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_10_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1057_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_10_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_10_0_IN,
      O => IntRAM_contents_ram_10(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1057_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"0400040004000400"
    )
    port map (
      ADR4 => '1',
      ADR3 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR2 => Addr_Bus(0),
      ADR1 => N44,
      ADR5 => '1',
      O => IntRAM_n1057_inv
    );
  IntRAM_contents_ram_10_3_Data_Bus_4_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst32,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_10_3_Data_Bus_4_LogicTrst32_rt_4813
    );
  IntRAM_contents_ram_10_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1057_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_10_4_CLK,
      I => IntRAM_contents_ram_10_3_Data_Bus_4_LogicTrst32_rt_4813,
      O => IntRAM_contents_ram_10(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_3_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1106_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_3_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_3_3_IN,
      O => IntRAM_contents_ram_3(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_12 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"CFC0CFC0AFAFA0A0"
    )
    port map (
      ADR4 => IntRAM_contents_ram_12(6),
      ADR0 => IntRAM_contents_ram_13(6),
      ADR1 => IntRAM_contents_ram_15_6_0,
      ADR3 => IntRAM_contents_ram_14(6),
      ADR5 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux6_12_9039
    );
  IntRAM_contents_ram_3_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1106_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_3_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_3_2_IN,
      O => IntRAM_contents_ram_3(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"CACACACAFFF00F00"
    )
    port map (
      ADR3 => IntRAM_contents_ram_8(6),
      ADR4 => IntRAM_contents_ram_9_6_0,
      ADR1 => IntRAM_contents_ram_11(6),
      ADR0 => IntRAM_contents_ram_10_6_0,
      ADR5 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux6_111_9038
    );
  IntRAM_contents_ram_3_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1106_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_3_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_3_1_IN,
      O => IntRAM_contents_ram_3(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_10 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"FCFA0CFAFC0A0C0A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_0(6),
      ADR1 => IntRAM_contents_ram_1(6),
      ADR4 => IntRAM_contents_ram_3(6),
      ADR5 => IntRAM_contents_ram_2_6_0,
      ADR2 => Addr_Bus(1),
      ADR3 => Addr_Bus(0),
      O => IntRAM_mux6_10_9040
    );
  IntRAM_contents_ram_3_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1106_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_3_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_3_0_IN,
      O => IntRAM_contents_ram_3(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"EFE32F23ECE02C20"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => IntRAM_mux6_111_9038,
      ADR4 => IntRAM_mux6_12_9039,
      ADR3 => IntRAM_mux6_11_8669,
      ADR5 => IntRAM_mux6_10_9040,
      O => IntRAM_mux6_6_8427
    );
  IntRAM_contents_ram_7_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1078_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_7_7_CLK,
      I => Data_Bus_7_LogicTrst32,
      O => IntRAM_contents_ram_7(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_7_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"FFFFFFFFCEFFCECE"
    )
    port map (
      ADR0 => IntRAM_RAMpg_n0019_7_0,
      ADR2 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR5 => Data_Bus_7_LogicTrst,
      ADR4 => Data_Bus_7_LogicTrst1_7773,
      ADR1 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_7_LogicTrst32
    );
  IntRAM_contents_ram_7_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1078_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_7_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_7_6_IN,
      O => IntRAM_contents_ram_7(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_7_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1078_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_7_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_7_5_IN,
      O => IntRAM_contents_ram_7(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_7_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1078_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_7_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_7_4_IN,
      O => IntRAM_contents_ram_7(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"AAAACCCCF0F0FF00"
    )
    port map (
      ADR3 => IntRAM_contents_ram_4_7_0,
      ADR1 => IntRAM_contents_ram_5(7),
      ADR0 => IntRAM_contents_ram_7(7),
      ADR2 => IntRAM_contents_ram_6_7_0,
      ADR4 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux7_11_8678
    );
  IntRAM_contents_ram_1_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1120_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_1_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_1_7_IN,
      O => IntRAM_contents_ram_1(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_1_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1120_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_1_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_1_6_IN,
      O => IntRAM_contents_ram_1(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_1_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1120_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_1_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_1_5_IN,
      O => IntRAM_contents_ram_1(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => X"FCFCEE223030EE22"
    )
    port map (
      ADR0 => IntRAM_contents_ram_4(1),
      ADR2 => IntRAM_contents_ram_5(1),
      ADR5 => IntRAM_contents_ram_7(1),
      ADR3 => IntRAM_contents_ram_6(1),
      ADR1 => Addr_Bus_1_LogicTrst3_8546,
      ADR4 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux1_11_8610
    );
  IntRAM_contents_ram_1_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1120_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_1_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_1_4_IN,
      O => IntRAM_contents_ram_1(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      ADR4 => IntRAM_contents_ram_4(3),
      ADR1 => IntRAM_contents_ram_5(3),
      ADR0 => IntRAM_contents_ram_7(3),
      ADR2 => IntRAM_contents_ram_6(3),
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux3_11_8636
    );
  IntRAM_n0742_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => X"0202000002020000"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR0 => N39,
      O => IntRAM_n0742_inv
    );
  IntRAM_contents_ram_63_3_IntRAM_contents_ram_63_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_63(7),
      O => IntRAM_contents_ram_63_7_0
    );
  IntRAM_contents_ram_63_3_IntRAM_contents_ram_63_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_63(6),
      O => IntRAM_contents_ram_63_6_0
    );
  IntRAM_contents_ram_63_3_IntRAM_contents_ram_63_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_63(5),
      O => IntRAM_contents_ram_63_5_0
    );
  IntRAM_contents_ram_63_3_IntRAM_contents_ram_63_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_63(4),
      O => IntRAM_contents_ram_63_4_0
    );
  IntRAM_contents_ram_63_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0693_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_63_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_63_3_IN,
      O => IntRAM_contents_ram_63(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_63_3_Data_Bus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus(7),
      O => IntRAM_contents_ram_63_3_Data_Bus_7_rt_4944
    );
  IntRAM_contents_ram_63_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0693_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_63_7_CLK,
      I => IntRAM_contents_ram_63_3_Data_Bus_7_rt_4944,
      O => IntRAM_contents_ram_63(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_63_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0693_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_63_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_63_2_IN,
      O => IntRAM_contents_ram_63(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_63_3_Data_Bus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(6),
      O => IntRAM_contents_ram_63_3_Data_Bus_6_rt_4923
    );
  IntRAM_contents_ram_63_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0693_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_63_6_CLK,
      I => IntRAM_contents_ram_63_3_Data_Bus_6_rt_4923,
      O => IntRAM_contents_ram_63(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_63_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0693_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_63_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_63_1_IN,
      O => IntRAM_contents_ram_63(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0707_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"8000800080008000"
    )
    port map (
      ADR4 => '1',
      ADR3 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR2 => N39,
      ADR5 => '1',
      O => IntRAM_n0707_inv
    );
  IntRAM_contents_ram_63_3_Data_Bus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus(5),
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_63_3_Data_Bus_5_rt_4927
    );
  IntRAM_contents_ram_63_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0693_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_63_5_CLK,
      I => IntRAM_contents_ram_63_3_Data_Bus_5_rt_4927,
      O => IntRAM_contents_ram_63(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_63_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0693_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_63_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_63_0_IN,
      O => IntRAM_contents_ram_63(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0693_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"8000800080008000"
    )
    port map (
      ADR4 => '1',
      ADR2 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR0 => N38,
      ADR5 => '1',
      O => IntRAM_n0693_inv
    );
  IntRAM_contents_ram_63_3_Data_Bus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus(4),
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_63_3_Data_Bus_4_rt_4935
    );
  IntRAM_contents_ram_63_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0693_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_63_4_CLK,
      I => IntRAM_contents_ram_63_3_Data_Bus_4_rt_4935,
      O => IntRAM_contents_ram_63(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_14 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"FF00AAAACCCCF0F0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_60(3),
      ADR0 => IntRAM_contents_ram_61(3),
      ADR3 => IntRAM_contents_ram_63(3),
      ADR1 => IntRAM_contents_ram_62(3),
      ADR4 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR5 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux3_14_9043
    );
  IntRAM_mux3_132 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"FFAACCF000AACCF0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_52(3),
      ADR0 => IntRAM_contents_ram_53(3),
      ADR5 => IntRAM_contents_ram_55(3),
      ADR1 => IntRAM_contents_ram_54(3),
      ADR3 => Addr_Bus_1_LogicTrst32,
      ADR4 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux3_132_9044
    );
  IntRAM_mux3_125 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_48(3),
      ADR3 => IntRAM_contents_ram_51(3),
      ADR0 => IntRAM_contents_ram_50(3),
      ADR1 => IntRAM_contents_ram_49(3),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR5 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux3_125_9045
    );
  IntRAM_mux3_8 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"F5A0DDDDF5A08888"
    )
    port map (
      ADR4 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR3 => IntRAM_mux3_133_8573,
      ADR2 => IntRAM_mux3_14_9043,
      ADR1 => IntRAM_mux3_132_9044,
      ADR5 => IntRAM_mux3_125_9045,
      O => IntRAM_mux3_8_7884
    );
  IntRAM_contents_ram_59_3_IntRAM_contents_ram_59_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_59(7),
      O => IntRAM_contents_ram_59_7_0
    );
  IntRAM_contents_ram_59_3_IntRAM_contents_ram_59_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_59(6),
      O => IntRAM_contents_ram_59_6_0
    );
  IntRAM_contents_ram_59_3_IntRAM_contents_ram_59_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_59(5),
      O => IntRAM_contents_ram_59_5_0
    );
  IntRAM_contents_ram_59_3_IntRAM_contents_ram_59_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_59(4),
      O => IntRAM_contents_ram_59_4_0
    );
  IntRAM_contents_ram_59_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0721_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_59_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_59_3_IN,
      O => IntRAM_contents_ram_59(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_59_3_Data_Bus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus(7),
      O => IntRAM_contents_ram_59_3_Data_Bus_7_rt_4980
    );
  IntRAM_contents_ram_59_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0721_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_59_7_CLK,
      I => IntRAM_contents_ram_59_3_Data_Bus_7_rt_4980,
      O => IntRAM_contents_ram_59(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_59_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0721_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_59_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_59_2_IN,
      O => IntRAM_contents_ram_59(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_59_3_Data_Bus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(6),
      O => IntRAM_contents_ram_59_3_Data_Bus_6_rt_4987
    );
  IntRAM_contents_ram_59_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0721_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_59_6_CLK,
      I => IntRAM_contents_ram_59_3_Data_Bus_6_rt_4987,
      O => IntRAM_contents_ram_59(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_59_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0721_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_59_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_59_1_IN,
      O => IntRAM_contents_ram_59(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_59_3_Data_Bus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus(5),
      O => IntRAM_contents_ram_59_3_Data_Bus_5_rt_4992
    );
  IntRAM_contents_ram_59_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0721_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_59_5_CLK,
      I => IntRAM_contents_ram_59_3_Data_Bus_5_rt_4992,
      O => IntRAM_contents_ram_59(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_59_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0721_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_59_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_59_0_IN,
      O => IntRAM_contents_ram_59(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0721_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => X"2000200020002000"
    )
    port map (
      ADR4 => '1',
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR3 => N38,
      ADR5 => '1',
      O => IntRAM_n0721_inv
    );
  IntRAM_contents_ram_59_3_Data_Bus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus(4),
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_59_3_Data_Bus_4_rt_4998
    );
  IntRAM_contents_ram_59_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0721_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_59_4_CLK,
      I => IntRAM_contents_ram_59_3_Data_Bus_4_rt_4998,
      O => IntRAM_contents_ram_59(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_50_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0784_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_50_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_50_3_IN,
      O => IntRAM_contents_ram_50(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_2_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"F7B3D591E6A2C480"
    )
    port map (
      ADR1 => Addr_Bus(4),
      ADR0 => Addr_Bus(5),
      ADR3 => IntRAM_mux2_7_7863,
      ADR2 => IntRAM_mux2_8_7864,
      ADR4 => IntRAM_mux2_71_7865,
      ADR5 => IntRAM_mux2_6_7866,
      O => Data_Bus_2_LogicTrst1_7862
    );
  IntRAM_contents_ram_50_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0784_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_50_2_CLK,
      I => Data_Bus(2),
      O => IntRAM_contents_ram_50(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_2_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"FFDCFFFFFFDCFFDC"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_2_0,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_2_LogicTrst,
      ADR5 => Data_Bus_2_LogicTrst1_7862,
      ADR3 => N232,
      O => Data_Bus(2)
    );
  IntRAM_contents_ram_50_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0784_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_50_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_50_1_IN,
      O => IntRAM_contents_ram_50(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_4_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"F8F800FF888800FF"
    )
    port map (
      ADR5 => IntCPU_TMP_reg(4),
      ADR0 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_4_0,
      ADR2 => Addr_Bus_1_LogicTrst,
      ADR1 => N14,
      ADR3 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus(4)
    );
  IntRAM_contents_ram_50_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0784_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_50_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_50_0_IN,
      O => IntRAM_contents_ram_50(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_2_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"FAFEF0FCAAEE00CC"
    )
    port map (
      ADR2 => IntCPU_TMP_reg(2),
      ADR1 => IntALU_ACC(2),
      ADR0 => RCVD_Data(2),
      ADR4 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR5 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR3 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      O => Data_Bus_2_LogicTrst
    );
  IntRAM_mux1_125 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"CACAFF0FCACAF000"
    )
    port map (
      ADR5 => IntRAM_contents_ram_48(1),
      ADR1 => IntRAM_contents_ram_51(1),
      ADR0 => IntRAM_contents_ram_50(1),
      ADR3 => IntRAM_contents_ram_49(1),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux1_125_9047
    );
  IntRAM_mux1_8 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"EF4FE545EA4AE040"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR1 => IntRAM_mux1_133_8553,
      ADR3 => IntRAM_mux1_14_8556,
      ADR4 => IntRAM_mux1_132_8552,
      ADR5 => IntRAM_mux1_125_9047,
      O => IntRAM_mux1_8_7848
    );
  IntRAM_mux_111 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"CCF0CCF0FFAA00AA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_8(0),
      ADR2 => IntRAM_contents_ram_9(0),
      ADR1 => IntRAM_contents_ram_11(0),
      ADR4 => IntRAM_contents_ram_10(0),
      ADR3 => Addr_Bus_1_LogicTrst31,
      ADR5 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux_111_8737
    );
  Addr_Bus_0_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"FFFFC8FBFFFFC0F3"
    )
    port map (
      ADR0 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR5 => N14,
      ADR4 => Addr_Bus_0_LogicTrst,
      ADR3 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR2 => N477,
      ADR1 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_0_LogicTrst31
    );
  IntRAM_contents_ram_58_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0728_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_58_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_58_7_IN,
      O => IntRAM_contents_ram_58(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FCFCEE223030EE22"
    )
    port map (
      ADR1 => Addr_Bus(4),
      ADR4 => Addr_Bus(5),
      ADR3 => IntRAM_mux6_7_8424,
      ADR5 => IntRAM_mux6_8_8425,
      ADR2 => IntRAM_mux6_71_8426,
      ADR0 => IntRAM_mux6_6_8427,
      O => Data_Bus_6_LogicTrst1_8423
    );
  IntRAM_contents_ram_58_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0728_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_58_6_CLK,
      I => Data_Bus(6),
      O => IntRAM_contents_ram_58(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FFF3FFFBFFF0FFFA"
    )
    port map (
      ADR0 => IntRAM_RAMpg_n0019_6_0,
      ADR4 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_6_LogicTrst,
      ADR5 => Data_Bus_6_LogicTrst1_8423,
      ADR3 => N232,
      O => Data_Bus(6)
    );
  IntRAM_contents_ram_58_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0728_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_58_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_58_5_IN,
      O => IntRAM_contents_ram_58(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_4_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"E2E2FFCCE2E23300"
    )
    port map (
      ADR4 => Addr_Bus(4),
      ADR1 => Addr_Bus(5),
      ADR0 => IntRAM_mux4_7_7968,
      ADR2 => IntRAM_mux4_8_7969,
      ADR5 => IntRAM_mux4_71_7970,
      ADR3 => IntRAM_mux4_6_7971,
      O => Data_Bus_4_LogicTrst1_7967
    );
  IntRAM_contents_ram_58_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0728_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_58_4_CLK,
      I => Data_Bus(4),
      O => IntRAM_contents_ram_58(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_4_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FFFFFFFFF7F5F3F0"
    )
    port map (
      ADR3 => IntRAM_RAMpg_n0019_4_0,
      ADR1 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_4_LogicTrst,
      ADR4 => Data_Bus_4_LogicTrst1_7967,
      ADR5 => N232,
      O => Data_Bus(4)
    );
  N396_N396_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N406,
      O => N406_0
    );
  Data_Bus_3_LogicTrst3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"AAFFBBFFAAFFBBFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => RA_OE_7984,
      ADR1 => Addr_Bus(7),
      ADR4 => Addr_Bus(6),
      ADR3 => IntRAM_RAMpg_n0019_3_0,
      ADR5 => '1',
      O => N396
    );
  Data_Bus_4_LogicTrst3_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"AFAFBFBF"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_4_0,
      ADR0 => RA_OE_7984,
      ADR1 => Addr_Bus(7),
      ADR4 => Addr_Bus(6),
      ADR3 => '1',
      O => N406
    );
  Addr_Bus_6_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"ECA0ECA00000FFFF"
    )
    port map (
      ADR3 => IntCPU_TMP_reg(6),
      ADR0 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_6_0,
      ADR1 => Addr_Bus_1_LogicTrst,
      ADR2 => N14,
      ADR4 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR5 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus(6)
    );
  RS232_Data_FF_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_D_TX_RDY_i_AND_394_o,
      CLK => NlwBufferSignal_RS232_Data_FF_7_CLK,
      I => TX_Data(7),
      O => RS232_Data_FF(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_Mmux_TX_Data81 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"3333333331333033"
    )
    port map (
      ADR1 => RS_Valid,
      ADR3 => N466_0,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR5 => Data_Bus_7_LogicTrst,
      ADR4 => Data_Bus_7_LogicTrst1_7773,
      ADR2 => Data_Bus_0_LogicTrst31,
      O => TX_Data(7)
    );
  RS232_Data_FF_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_D_TX_RDY_i_AND_394_o,
      CLK => NlwBufferSignal_RS232_Data_FF_6_CLK,
      I => TX_Data(6),
      O => RS232_Data_FF(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_Mmux_TX_Data71 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"5551555555505555"
    )
    port map (
      ADR0 => RS_Valid,
      ADR4 => N426_0,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_6_LogicTrst,
      ADR5 => Data_Bus_6_LogicTrst1_8423,
      ADR3 => Data_Bus_0_LogicTrst3_8069,
      O => TX_Data(6)
    );
  RS232_Data_FF_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_D_TX_RDY_i_AND_394_o,
      CLK => NlwBufferSignal_RS232_Data_FF_5_CLK,
      I => TX_Data(5),
      O => RS232_Data_FF(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_Mmux_TX_Data61 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"0F0F0F070F0F0F05"
    )
    port map (
      ADR2 => RS_Valid,
      ADR0 => N416,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_5_LogicTrst,
      ADR5 => Data_Bus_5_LogicTrst1_8266,
      ADR4 => Data_Bus_0_LogicTrst3_8069,
      O => TX_Data(5)
    );
  RS232_Data_FF_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => RS232_Valid_D_TX_RDY_i_AND_394_o,
      CLK => NlwBufferSignal_RS232_Data_FF_4_CLK,
      I => TX_Data(4),
      O => RS232_Data_FF(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_Mmux_TX_Data51 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => X"00000000FDFFFDFD"
    )
    port map (
      ADR5 => RS_Valid,
      ADR0 => N406_0,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_4_LogicTrst,
      ADR4 => Data_Bus_4_LogicTrst1_7967,
      ADR1 => N232,
      O => TX_Data(4)
    );
  IntRAM_contents_ram_8_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1071_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_8_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_8_3_IN,
      O => IntRAM_contents_ram_8(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_8_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1071_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_8_2_CLK,
      I => Data_Bus_2_LogicTrst32,
      O => IntRAM_contents_ram_8(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_2_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => X"FFFFF4FFFFFFF4F4"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_2_0,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_2_LogicTrst,
      ADR4 => Data_Bus_0_LogicTrst32,
      ADR5 => Data_Bus_2_LogicTrst1_7862,
      O => Data_Bus_2_LogicTrst32
    );
  IntRAM_contents_ram_8_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1071_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_8_1_CLK,
      I => Data_Bus_1_LogicTrst32,
      O => IntRAM_contents_ram_8(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_1_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => X"FFFFFFFFFFFF3B0A"
    )
    port map (
      ADR0 => IntRAM_RAMpg_n0019_1_0,
      ADR2 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR5 => Data_Bus_1_LogicTrst,
      ADR4 => Data_Bus_0_LogicTrst32,
      ADR3 => Data_Bus_1_LogicTrst1_7846,
      O => Data_Bus_1_LogicTrst32
    );
  IntRAM_contents_ram_8_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1071_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_8_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_8_0_IN,
      O => IntRAM_contents_ram_8(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1071_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => X"000000C0000000C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR1 => N45,
      O => IntRAM_n1071_inv
    );
  IntRAM_contents_ram_0_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1127_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_0_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_0_3_IN,
      O => IntRAM_contents_ram_0(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_0_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1127_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_0_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_0_2_IN,
      O => IntRAM_contents_ram_0(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_0_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1127_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_0_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_0_1_IN,
      O => IntRAM_contents_ram_0(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_0_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1127_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_0_0_CLK,
      I => Data_Bus_0_LogicTrst42,
      O => IntRAM_contents_ram_0(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_0_LogicTrst4_3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"FFDDFFCCFFFDFFFC"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_0_0,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_0_LogicTrst,
      ADR4 => Data_Bus_0_LogicTrst1_7823,
      ADR1 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_0_LogicTrst42
    );
  IntRAM_mux1_111 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => IntRAM_contents_ram_8(1),
      ADR0 => IntRAM_contents_ram_9(1),
      ADR1 => IntRAM_contents_ram_11(1),
      ADR5 => IntRAM_contents_ram_10(1),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux1_111_9048
    );
  Addr_Bus_0_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"FFF3FFF3FFA3FF03"
    )
    port map (
      ADR4 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR0 => N14,
      ADR3 => Addr_Bus_0_LogicTrst,
      ADR1 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR5 => N477,
      ADR2 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus(0)
    );
  IntRAM_mux1_10 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"F3EEF322C0EEC022"
    )
    port map (
      ADR0 => IntRAM_contents_ram_0(1),
      ADR5 => IntRAM_contents_ram_1(1),
      ADR2 => IntRAM_contents_ram_3(1),
      ADR4 => IntRAM_contents_ram_2(1),
      ADR1 => Addr_Bus(1),
      ADR3 => Addr_Bus(0),
      O => IntRAM_mux1_10_9049
    );
  IntRAM_mux1_6 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"F7D5B391E6C4A280"
    )
    port map (
      ADR0 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR3 => IntRAM_mux1_111_9048,
      ADR2 => IntRAM_mux1_12_8609,
      ADR4 => IntRAM_mux1_11_8610,
      ADR5 => IntRAM_mux1_10_9049,
      O => IntRAM_mux1_6_7850
    );
  IntRAM_contents_ram_9_3_IntRAM_contents_ram_9_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_9(7),
      O => IntRAM_contents_ram_9_7_0
    );
  IntRAM_contents_ram_9_3_IntRAM_contents_ram_9_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_9(6),
      O => IntRAM_contents_ram_9_6_0
    );
  IntRAM_contents_ram_9_3_IntRAM_contents_ram_9_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_9(5),
      O => IntRAM_contents_ram_9_5_0
    );
  IntRAM_contents_ram_9_3_IntRAM_contents_ram_9_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_9(4),
      O => IntRAM_contents_ram_9_4_0
    );
  IntRAM_contents_ram_9_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1064_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_9_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_9_3_IN,
      O => IntRAM_contents_ram_9(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_9_3_Data_Bus_7_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_7_LogicTrst32,
      O => IntRAM_contents_ram_9_3_Data_Bus_7_LogicTrst32_rt_5235
    );
  IntRAM_contents_ram_9_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1064_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_9_7_CLK,
      I => IntRAM_contents_ram_9_3_Data_Bus_7_LogicTrst32_rt_5235,
      O => IntRAM_contents_ram_9(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_9_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1064_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_9_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_9_2_IN,
      O => IntRAM_contents_ram_9(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_9_3_Data_Bus_6_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Data_Bus_6_LogicTrst32,
      O => IntRAM_contents_ram_9_3_Data_Bus_6_LogicTrst32_rt_5242
    );
  IntRAM_contents_ram_9_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1064_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_9_6_CLK,
      I => IntRAM_contents_ram_9_3_Data_Bus_6_LogicTrst32_rt_5242,
      O => IntRAM_contents_ram_9(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_9_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1064_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_9_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_9_1_IN,
      O => IntRAM_contents_ram_9(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_9_3_Data_Bus_5_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Data_Bus_5_LogicTrst32,
      O => IntRAM_contents_ram_9_3_Data_Bus_5_LogicTrst32_rt_5247
    );
  IntRAM_contents_ram_9_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1064_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_9_5_CLK,
      I => IntRAM_contents_ram_9_3_Data_Bus_5_LogicTrst32_rt_5247,
      O => IntRAM_contents_ram_9(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_9_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1064_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_9_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_9_0_IN,
      O => IntRAM_contents_ram_9(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1064_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"0080008000800080"
    )
    port map (
      ADR4 => '1',
      ADR2 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR1 => N45,
      ADR5 => '1',
      O => IntRAM_n1064_inv
    );
  IntRAM_contents_ram_9_3_Data_Bus_4_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst32,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_9_3_Data_Bus_4_LogicTrst32_rt_5253
    );
  IntRAM_contents_ram_9_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1064_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_9_4_CLK,
      I => IntRAM_contents_ram_9_3_Data_Bus_4_LogicTrst32_rt_5253,
      O => IntRAM_contents_ram_9(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_12 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"AFAFA0A0FC0CFC0C"
    )
    port map (
      ADR1 => IntRAM_contents_ram_12(7),
      ADR3 => IntRAM_contents_ram_13(7),
      ADR0 => IntRAM_contents_ram_15_7_0,
      ADR4 => IntRAM_contents_ram_14(7),
      ADR5 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux7_12_9052
    );
  IntRAM_mux7_111 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"DF8FD585DA8AD080"
    )
    port map (
      ADR5 => IntRAM_contents_ram_8(7),
      ADR3 => IntRAM_contents_ram_9_7_0,
      ADR1 => IntRAM_contents_ram_11(7),
      ADR4 => IntRAM_contents_ram_10_7_0,
      ADR0 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux7_111_9051
    );
  IntRAM_mux7_10 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"F3F3EE22C0C0EE22"
    )
    port map (
      ADR0 => IntRAM_contents_ram_0(7),
      ADR5 => IntRAM_contents_ram_1(7),
      ADR2 => IntRAM_contents_ram_3(7),
      ADR3 => IntRAM_contents_ram_2_7_0,
      ADR1 => Addr_Bus(1),
      ADR4 => Addr_Bus(0),
      O => IntRAM_mux7_10_9053
    );
  IntRAM_mux7_6 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => X"E4E4E4E4FF55AA00"
    )
    port map (
      ADR5 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR1 => IntRAM_mux7_111_9051,
      ADR2 => IntRAM_mux7_12_9052,
      ADR3 => IntRAM_mux7_11_8678,
      ADR4 => IntRAM_mux7_10_9053,
      O => IntRAM_mux7_6_8442
    );
  IntRAM_contents_ram_12_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1043_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_12_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_12_7_IN,
      O => IntRAM_contents_ram_12(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_12_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1043_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_12_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_12_6_IN,
      O => IntRAM_contents_ram_12(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_12_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1043_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_12_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_12_5_IN,
      O => IntRAM_contents_ram_12(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1078_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => X"00C000C000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => Addr_Bus(0),
      ADR3 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR2 => N44,
      O => IntRAM_n1078_inv
    );
  IntRAM_contents_ram_12_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1043_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_12_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_12_4_IN,
      O => IntRAM_contents_ram_12(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => X"FFF0AACC00F0AACC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_4_4_0,
      ADR2 => IntRAM_contents_ram_5(4),
      ADR5 => IntRAM_contents_ram_7(4),
      ADR0 => IntRAM_contents_ram_6_4_0,
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR4 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux4_11_8645
    );
  IntRAM_contents_ram_4_3_IntRAM_contents_ram_4_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_4(7),
      O => IntRAM_contents_ram_4_7_0
    );
  IntRAM_contents_ram_4_3_IntRAM_contents_ram_4_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_4(6),
      O => IntRAM_contents_ram_4_6_0
    );
  IntRAM_contents_ram_4_3_IntRAM_contents_ram_4_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_4(5),
      O => IntRAM_contents_ram_4_5_0
    );
  IntRAM_contents_ram_4_3_IntRAM_contents_ram_4_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_4(4),
      O => IntRAM_contents_ram_4_4_0
    );
  IntRAM_contents_ram_4_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1099_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_4_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_4_3_IN,
      O => IntRAM_contents_ram_4(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_4_3_Data_Bus_7_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_7_LogicTrst32,
      O => IntRAM_contents_ram_4_3_Data_Bus_7_LogicTrst32_rt_5328
    );
  IntRAM_contents_ram_4_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1099_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_4_7_CLK,
      I => IntRAM_contents_ram_4_3_Data_Bus_7_LogicTrst32_rt_5328,
      O => IntRAM_contents_ram_4(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_4_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1099_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_4_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_4_2_IN,
      O => IntRAM_contents_ram_4(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_4_3_Data_Bus_6_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst32,
      O => IntRAM_contents_ram_4_3_Data_Bus_6_LogicTrst32_rt_5324
    );
  IntRAM_contents_ram_4_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1099_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_4_6_CLK,
      I => IntRAM_contents_ram_4_3_Data_Bus_6_LogicTrst32_rt_5324,
      O => IntRAM_contents_ram_4(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_4_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1099_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_4_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_4_1_IN,
      O => IntRAM_contents_ram_4(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_4_3_Data_Bus_5_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Data_Bus_5_LogicTrst32,
      O => IntRAM_contents_ram_4_3_Data_Bus_5_LogicTrst32_rt_5313
    );
  IntRAM_contents_ram_4_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1099_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_4_5_CLK,
      I => IntRAM_contents_ram_4_3_Data_Bus_5_LogicTrst32_rt_5313,
      O => IntRAM_contents_ram_4(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_4_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1099_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_4_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_4_0_IN,
      O => IntRAM_contents_ram_4(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_4_3_Data_Bus_4_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Data_Bus_4_LogicTrst32,
      O => IntRAM_contents_ram_4_3_Data_Bus_4_LogicTrst32_rt_5318
    );
  IntRAM_contents_ram_4_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1099_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_4_4_CLK,
      I => IntRAM_contents_ram_4_3_Data_Bus_4_LogicTrst32_rt_5318,
      O => IntRAM_contents_ram_4(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_5_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1092_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_5_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_5_3_IN,
      O => IntRAM_contents_ram_5(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_5_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1092_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_5_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_5_2_IN,
      O => IntRAM_contents_ram_5(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_5_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1092_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_5_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_5_1_IN,
      O => IntRAM_contents_ram_5(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_5_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1092_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_5_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_5_0_IN,
      O => IntRAM_contents_ram_5(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_60_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0714_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_60_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_60_3_IN,
      O => IntRAM_contents_ram_60(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_60_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0714_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_60_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_60_2_IN,
      O => IntRAM_contents_ram_60(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_60_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0714_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_60_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_60_1_IN,
      O => IntRAM_contents_ram_60(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_60_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0714_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_60_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_60_0_IN,
      O => IntRAM_contents_ram_60(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux1_14 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"AFFCA0FCAF0CA00C"
    )
    port map (
      ADR1 => IntRAM_contents_ram_60(1),
      ADR5 => IntRAM_contents_ram_61(1),
      ADR0 => IntRAM_contents_ram_63(1),
      ADR4 => IntRAM_contents_ram_62(1),
      ADR3 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux1_14_8556
    );
  IntRAM_contents_ram_52_3_IntRAM_contents_ram_52_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_52(7),
      O => IntRAM_contents_ram_52_7_0
    );
  IntRAM_contents_ram_52_3_IntRAM_contents_ram_52_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_52(6),
      O => IntRAM_contents_ram_52_6_0
    );
  IntRAM_contents_ram_52_3_IntRAM_contents_ram_52_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_52(5),
      O => IntRAM_contents_ram_52_5_0
    );
  IntRAM_contents_ram_52_3_IntRAM_contents_ram_52_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_52(4),
      O => IntRAM_contents_ram_52_4_0
    );
  IntRAM_contents_ram_52_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0770_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_52_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_52_3_IN,
      O => IntRAM_contents_ram_52(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_52_3_Data_Bus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus(7),
      O => IntRAM_contents_ram_52_3_Data_Bus_7_rt_5367
    );
  IntRAM_contents_ram_52_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0770_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_52_7_CLK,
      I => IntRAM_contents_ram_52_3_Data_Bus_7_rt_5367,
      O => IntRAM_contents_ram_52(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_52_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0770_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_52_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_52_2_IN,
      O => IntRAM_contents_ram_52(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_52_3_Data_Bus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Data_Bus(6),
      O => IntRAM_contents_ram_52_3_Data_Bus_6_rt_5374
    );
  IntRAM_contents_ram_52_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0770_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_52_6_CLK,
      I => IntRAM_contents_ram_52_3_Data_Bus_6_rt_5374,
      O => IntRAM_contents_ram_52(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_52_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0770_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_52_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_52_1_IN,
      O => IntRAM_contents_ram_52(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_52_3_Data_Bus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus(5),
      O => IntRAM_contents_ram_52_3_Data_Bus_5_rt_5379
    );
  IntRAM_contents_ram_52_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0770_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_52_5_CLK,
      I => IntRAM_contents_ram_52_3_Data_Bus_5_rt_5379,
      O => IntRAM_contents_ram_52(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_52_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0770_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_52_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_52_0_IN,
      O => IntRAM_contents_ram_52(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0770_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"0040004000400040"
    )
    port map (
      ADR4 => '1',
      ADR3 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR1 => N39,
      ADR5 => '1',
      O => IntRAM_n0770_inv
    );
  IntRAM_contents_ram_52_3_Data_Bus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus(4),
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_52_3_Data_Bus_4_rt_5385
    );
  IntRAM_contents_ram_52_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0770_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_52_4_CLK,
      I => IntRAM_contents_ram_52_3_Data_Bus_4_rt_5385,
      O => IntRAM_contents_ram_52(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_57_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0735_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_57_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_57_3_IN,
      O => IntRAM_contents_ram_57(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_57_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0735_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_57_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_57_2_IN,
      O => IntRAM_contents_ram_57(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_57_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0735_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_57_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_57_1_IN,
      O => IntRAM_contents_ram_57(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_57_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0735_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_57_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_57_0_IN,
      O => IntRAM_contents_ram_57(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_133 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"FDF85D58ADA80D08"
    )
    port map (
      ADR3 => IntRAM_contents_ram_56(0),
      ADR4 => IntRAM_contents_ram_59(0),
      ADR1 => IntRAM_contents_ram_58(0),
      ADR5 => IntRAM_contents_ram_57(0),
      ADR0 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux_133_8770
    );
  Data_Bus_7_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"D8D8FF55D8D8AA00"
    )
    port map (
      ADR4 => Addr_Bus(4),
      ADR0 => Addr_Bus(5),
      ADR2 => IntRAM_mux7_7_8439,
      ADR1 => IntRAM_mux7_8_8440,
      ADR3 => IntRAM_mux7_71_8441,
      ADR5 => IntRAM_mux7_6_8442,
      O => Data_Bus_7_LogicTrst1_7773
    );
  IntRAM_contents_ram_50_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0784_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_50_7_CLK,
      I => Data_Bus(7),
      O => IntRAM_contents_ram_50(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_7_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"FFBBFFAAFFFBFFFA"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_7_0,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_7_LogicTrst,
      ADR4 => Data_Bus_7_LogicTrst1_7773,
      ADR0 => N232,
      O => Data_Bus(7)
    );
  Addr_Bus_2_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"CF0F8C00CF0F8000"
    )
    port map (
      ADR1 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR5 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR2 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR4 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR0 => TX_RDY,
      O => Addr_Bus_2_LogicTrst1
    );
  Addr_Bus_0_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"CA8ACACACACA0A0A"
    )
    port map (
      ADR0 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR1 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR2 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR5 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR4 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR3 => TX_RDY,
      O => Addr_Bus_0_LogicTrst
    );
  RS232_Transmitter_e_actual_EOT1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"0000333300003333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_1_9057,
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_1_8657,
      O => TX_RDY
    );
  RS232_Transmitter_e_actual_FSM_FFd2_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_1_CLK,
      I => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_1_IN,
      O => RS232_Transmitter_e_actual_FSM_FFd2_1_9057,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_1_LogicTrst3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"0B172B371B231B23"
    )
    port map (
      ADR1 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR3 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR5 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR2 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR0 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR4 => TX_RDY,
      O => N474
    );
  IntRAM_contents_ram_39_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0854_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_39_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_39_7_IN,
      O => IntRAM_contents_ram_39(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"FAFEF0FCAAEE00CC"
    )
    port map (
      ADR5 => IntCPU_TMP_reg(6),
      ADR1 => IntALU_ACC(6),
      ADR0 => RCVD_Data(6),
      ADR4 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR2 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR3 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      O => Data_Bus_6_LogicTrst
    );
  IntRAM_contents_ram_39_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0854_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_39_6_CLK,
      I => Data_Bus_6_LogicTrst3_8045,
      O => IntRAM_contents_ram_39(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"FFDFFFDDFFCFFFCC"
    )
    port map (
      ADR5 => IntRAM_RAMpg_n0019_6_0,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR2 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_6_LogicTrst,
      ADR4 => Data_Bus_6_LogicTrst1_8423,
      ADR1 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_6_LogicTrst3_8045
    );
  IntRAM_contents_ram_39_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0854_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_39_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_39_5_IN,
      O => IntRAM_contents_ram_39(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mmux_current_state_2_PWR_32_o_Mux_58_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"FFFFFFAFFFFFFFAF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => IntCPU_INS_reg(2),
      ADR3 => IntCPU_INS_reg(6),
      ADR4 => IntCPU_INS_reg(5),
      ADR2 => IntCPU_INS_reg(7),
      O => N371
    );
  IntRAM_contents_ram_39_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0854_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_39_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_39_4_IN,
      O => IntRAM_contents_ram_39(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntCPU_Mmux_current_state_2_PWR_32_o_Mux_58_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"CC000000CC020000"
    )
    port map (
      ADR4 => IntCPU_current_state_FSM_FFd1_8592,
      ADR0 => IntCPU_INS_reg(3),
      ADR5 => IntCPU_INS_reg(4),
      ADR3 => IntCPU_current_state_FSM_FFd2_8601,
      ADR1 => IntCPU_current_state_FSM_FFd3_8591,
      ADR2 => N371,
      O => IntCPU_current_state_2_PWR_32_o_Mux_58_o
    );
  IntDMA_e_actual_FSM_FFd2_IntDMA_e_actual_FSM_FFd2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N531_pack_13,
      O => N531
    );
  IntDMA_e_actual_FSM_FFd2_In3 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y20"
    )
    port map (
      IA => N537,
      IB => N538,
      O => IntDMA_e_actual_FSM_FFd2_In,
      SEL => IntDMA_e_actual_FSM_FFd3_7789
    );
  IntDMA_e_actual_FSM_FFd2_In3_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"CCCCCCCCCCDCCCCC"
    )
    port map (
      ADR1 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR4 => IntCPU_current_state_FSM_FFd2_8601,
      ADR0 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR2 => IntCPU_current_state_FSM_FFd1_8592,
      ADR5 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR3 => IntDMA_e_actual_FSM_FFd5_8596,
      O => N537
    );
  IntDMA_e_actual_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntDMA_e_actual_FSM_FFd2_CLK,
      I => IntDMA_e_actual_FSM_FFd2_In,
      O => IntDMA_e_actual_FSM_FFd2_7790,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_e_actual_FSM_FFd2_In3_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"0FFFF0F0F8F80000"
    )
    port map (
      ADR5 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR1 => IntCPU_current_state_FSM_FFd3_8591,
      ADR0 => IntCPU_current_state_FSM_FFd1_8592,
      ADR4 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR2 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR3 => TX_RDY,
      O => N538
    );
  RS232_Transmitter_e_actual_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_1_CLK,
      I => RS232_Transmitter_e_actual_FSM_FFd1_In,
      O => RS232_Transmitter_e_actual_FSM_FFd1_1_8657,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_e_actual_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"F3F3C0C0F3F3C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR5 => '1',
      O => RS232_Transmitter_e_actual_FSM_FFd1_In
    );
  IntDMA_e_actual_FSM_FFd1_In_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"FFFFF5FF"
    )
    port map (
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR0 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR1 => '1',
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      O => N531_pack_13
    );
  IntDMA_e_actual_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntDMA_e_actual_FSM_FFd1_CLK,
      I => IntDMA_e_actual_FSM_FFd1_In_5502,
      O => IntDMA_e_actual_FSM_FFd1_8590,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntDMA_e_actual_FSM_FFd1_In : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"BFBB3F330C000C00"
    )
    port map (
      ADR1 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR4 => IntCPU_current_state_FSM_FFd1_8592,
      ADR0 => IntCPU_current_state_FSM_FFd2_8601,
      ADR5 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR3 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR2 => N531,
      O => IntDMA_e_actual_FSM_FFd1_In_5502
    );
  IntDMA_Mmux_Valid_D11 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"B1F5F1F5B5F5F5F5"
    )
    port map (
      ADR0 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR3 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR2 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR5 => IntDMA_e_actual_FSM_FFd4_7788,
      ADR1 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR4 => TX_RDY,
      O => RS_Valid
    );
  RS232_StartTX : X_FF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_StartTX_CLK,
      I => RS232_StartTX_rstpot_5542,
      O => RS232_StartTX_8744,
      RST => GND,
      SET => GND
    );
  RS232_StartTX_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"3333373700000404"
    )
    port map (
      ADR3 => '1',
      ADR1 => Reset_IBUF_0,
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR5 => RS232_StartTX_8744,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR2 => RS_Valid,
      O => RS232_StartTX_rstpot_5542
    );
  IntRAM_contents_ram_13_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1036_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_13_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_13_7_IN,
      O => IntRAM_contents_ram_13(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_13_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1036_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_13_6_CLK,
      I => Data_Bus_6_LogicTrst31,
      O => IntRAM_contents_ram_13(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => X"FDFFFDFDFCFFFCFC"
    )
    port map (
      ADR5 => IntRAM_RAMpg_n0019_6_0,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_6_LogicTrst,
      ADR4 => Data_Bus_6_LogicTrst1_8423,
      ADR2 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_6_LogicTrst31
    );
  IntRAM_contents_ram_13_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1036_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_13_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_13_5_IN,
      O => IntRAM_contents_ram_13(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_13_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1036_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_13_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_13_4_IN,
      O => IntRAM_contents_ram_13(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_13_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1036_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_13_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_13_3_IN,
      O => IntRAM_contents_ram_13(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_12 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => X"CFC0FAFACFC00A0A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_12(4),
      ADR5 => IntRAM_contents_ram_13(4),
      ADR1 => IntRAM_contents_ram_15_4_0,
      ADR3 => IntRAM_contents_ram_14(4),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux4_12_9061
    );
  IntRAM_contents_ram_13_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1036_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_13_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_13_2_IN,
      O => IntRAM_contents_ram_13(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_111 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => X"FAFAFC0C0A0AFC0C"
    )
    port map (
      ADR1 => IntRAM_contents_ram_8(4),
      ADR3 => IntRAM_contents_ram_9_4_0,
      ADR5 => IntRAM_contents_ram_11(4),
      ADR0 => IntRAM_contents_ram_10_4_0,
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux4_111_9060
    );
  IntRAM_contents_ram_13_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1036_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_13_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_13_1_IN,
      O => IntRAM_contents_ram_13(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_10 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => X"CCCCFF00F0F0AAAA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_0(4),
      ADR2 => IntRAM_contents_ram_1(4),
      ADR1 => IntRAM_contents_ram_3(4),
      ADR3 => IntRAM_contents_ram_2_4_0,
      ADR5 => Addr_Bus(1),
      ADR4 => Addr_Bus(0),
      O => IntRAM_mux4_10_9062
    );
  IntRAM_contents_ram_13_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1036_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_13_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_13_0_IN,
      O => IntRAM_contents_ram_13(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => X"E2FFE2CCE233E200"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => IntRAM_mux4_111_9060,
      ADR2 => IntRAM_mux4_12_9061,
      ADR5 => IntRAM_mux4_11_8645,
      ADR4 => IntRAM_mux4_10_9062,
      O => IntRAM_mux4_6_7971
    );
  IntRAM_contents_ram_12_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1043_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_12_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_12_3_IN,
      O => IntRAM_contents_ram_12(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"FF0FF000ACACACAC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_4(2),
      ADR0 => IntRAM_contents_ram_5(2),
      ADR3 => IntRAM_contents_ram_7(2),
      ADR4 => IntRAM_contents_ram_6(2),
      ADR5 => Addr_Bus_1_LogicTrst3_8546,
      ADR2 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux2_11_9064
    );
  IntRAM_contents_ram_12_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1043_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_12_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_12_2_IN,
      O => IntRAM_contents_ram_12(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_12 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"BFB3BCB08F838C80"
    )
    port map (
      ADR5 => IntRAM_contents_ram_13(2),
      ADR0 => IntRAM_contents_ram_15(2),
      ADR3 => IntRAM_contents_ram_14(2),
      ADR4 => IntRAM_contents_ram_12(2),
      ADR1 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux2_12_9063
    );
  IntRAM_contents_ram_12_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1043_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_12_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_12_1_IN,
      O => IntRAM_contents_ram_12(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_10 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"FC30FC30BBBB8888"
    )
    port map (
      ADR4 => IntRAM_contents_ram_0(2),
      ADR0 => IntRAM_contents_ram_1(2),
      ADR3 => IntRAM_contents_ram_3(2),
      ADR2 => IntRAM_contents_ram_2(2),
      ADR5 => Addr_Bus(1),
      ADR1 => Addr_Bus(0),
      O => IntRAM_mux2_10_9065
    );
  IntRAM_contents_ram_12_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1043_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_12_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_12_0_IN,
      O => IntRAM_contents_ram_12(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"AAAAF0F0CCCCFF00"
    )
    port map (
      ADR4 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR1 => IntRAM_mux2_111_8557,
      ADR0 => IntRAM_mux2_12_9063,
      ADR2 => IntRAM_mux2_11_9064,
      ADR3 => IntRAM_mux2_10_9065,
      O => IntRAM_mux2_6_7866
    );
  IntRAM_contents_ram_7_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1078_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_7_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_7_3_IN,
      O => IntRAM_contents_ram_7(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_7_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1078_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_7_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_7_2_IN,
      O => IntRAM_contents_ram_7(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_7_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1078_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_7_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_7_1_IN,
      O => IntRAM_contents_ram_7(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_7_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1078_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_7_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_7_0_IN,
      O => IntRAM_contents_ram_7(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0686_inv31 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => X"0000100000000000"
    )
    port map (
      ADR5 => RA_OE_7984,
      ADR2 => Addr_Bus(5),
      ADR3 => Addr_Bus(4),
      ADR4 => Addr_Bus(6),
      ADR1 => Addr_Bus(7),
      ADR0 => Addr_Bus(1),
      O => N39
    );
  IntRAM_n0686_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => X"000A0000000A0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR4 => N39,
      O => IntRAM_n0686_inv
    );
  IntRAM_contents_ram_56_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0742_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_56_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_56_3_IN,
      O => IntRAM_contents_ram_56(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_56_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0742_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_56_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_56_2_IN,
      O => IntRAM_contents_ram_56(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_56_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0742_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_56_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_56_1_IN,
      O => IntRAM_contents_ram_56(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_56_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0742_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_56_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_56_0_IN,
      O => IntRAM_contents_ram_56(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_58_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0728_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_58_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_58_3_IN,
      O => IntRAM_contents_ram_58(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0756_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"000000CC00000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR1 => N38,
      O => IntRAM_n0756_inv
    );
  IntRAM_contents_ram_58_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0728_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_58_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_58_2_IN,
      O => IntRAM_contents_ram_58(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0728_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"0000000055000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR3 => N38,
      O => IntRAM_n0728_inv
    );
  IntRAM_contents_ram_58_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0728_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_58_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_58_1_IN,
      O => IntRAM_contents_ram_58(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0693_inv31 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"0020000000000000"
    )
    port map (
      ADR5 => RA_OE_7984,
      ADR4 => Addr_Bus(5),
      ADR2 => Addr_Bus(4),
      ADR3 => Addr_Bus(6),
      ADR1 => Addr_Bus(7),
      ADR0 => Addr_Bus(1),
      O => N38
    );
  IntRAM_contents_ram_58_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0728_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_58_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_58_0_IN,
      O => IntRAM_contents_ram_58(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0777_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"000C0000000C0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR4 => N38,
      O => IntRAM_n0777_inv
    );
  RS232_Transmitter_TX7 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"F0F0AAAAFF00CCCC"
    )
    port map (
      ADR4 => RS232_Transmitter_Data_count(1),
      ADR5 => RS232_Transmitter_Data_count(2),
      ADR3 => RS232_Data_FF(3),
      ADR2 => RS232_Data_FF(7),
      ADR0 => RS232_Data_FF(5),
      ADR1 => RS232_Data_FF(1),
      O => RS232_Transmitter_TX6_8496
    );
  RS232_Transmitter_TX8 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"CCCCFF00AAAAF0F0"
    )
    port map (
      ADR4 => RS232_Transmitter_Data_count(1),
      ADR5 => RS232_Transmitter_Data_count(2),
      ADR0 => RS232_Data_FF(2),
      ADR1 => RS232_Data_FF(6),
      ADR3 => RS232_Data_FF(4),
      ADR2 => RS232_Data_FF(0),
      O => RS232_Transmitter_TX7_8495
    );
  IntRAM_mux2_123 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => X"FA0AFA0ACFCFC0C0"
    )
    port map (
      ADR4 => IntRAM_contents_ram_36(2),
      ADR1 => IntRAM_contents_ram_37(2),
      ADR3 => IntRAM_contents_ram_39(2),
      ADR0 => IntRAM_contents_ram_38(2),
      ADR5 => Addr_Bus_1_LogicTrst3_8546,
      ADR2 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux2_123_8563
    );
  IntDMA_Mmux_e_actual_4_PWR_19_o_Mux_41_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => X"FEF2E8E8F9F9F8F8"
    )
    port map (
      ADR0 => IntDMA_e_actual_FSM_FFd4_1_9067,
      ADR2 => IntDMA_e_actual_FSM_FFd1_8590,
      ADR1 => IntDMA_e_actual_FSM_FFd2_7790,
      ADR5 => IntDMA_e_actual_FSM_FFd5_8596,
      ADR4 => IntDMA_e_actual_FSM_FFd3_7789,
      ADR3 => TX_RDY,
      O => IntDMA_e_actual_4_PWR_19_o_Mux_41_o
    );
  IntRAM_mux_11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => X"FFF000F0CCAACCAA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_4(0),
      ADR2 => IntRAM_contents_ram_5(0),
      ADR4 => IntRAM_contents_ram_7(0),
      ADR1 => IntRAM_contents_ram_6(0),
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux_11_8731
    );
  IntDMA_e_actual_FSM_FFd4_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_1_CLK,
      I => NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_1_IN,
      O => IntDMA_e_actual_FSM_FFd4_1_9067,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_0_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => X"FFFFFAF0F3F3F3F3"
    )
    port map (
      ADR3 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR0 => N14,
      ADR2 => Addr_Bus_0_LogicTrst,
      ADR1 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR4 => N477,
      ADR5 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_0_LogicTrst3_8547
    );
  IntRAM_contents_ram_0_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1127_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_0_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_0_7_IN,
      O => IntRAM_contents_ram_0(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_0_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1127_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_0_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_0_6_IN,
      O => IntRAM_contents_ram_0(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_0_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1127_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_0_5_CLK,
      I => Data_Bus_5_LogicTrst32,
      O => IntRAM_contents_ram_0(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => X"FFF7FFF3FFF5FFF0"
    )
    port map (
      ADR4 => IntRAM_RAMpg_n0019_5_0,
      ADR0 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_5_LogicTrst,
      ADR3 => Data_Bus_0_LogicTrst32,
      ADR5 => Data_Bus_5_LogicTrst1_8266,
      O => Data_Bus_5_LogicTrst32
    );
  IntRAM_contents_ram_0_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1127_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_0_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_0_4_IN,
      O => IntRAM_contents_ram_0(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1127_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => X"0003000000030000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR4 => N45,
      O => IntRAM_n1127_inv
    );
  IntRAM_mux_12 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y23",
      INIT => X"E4E4FFAAE4E45500"
    )
    port map (
      ADR3 => IntRAM_contents_ram_12(0),
      ADR5 => IntRAM_contents_ram_13(0),
      ADR2 => IntRAM_contents_ram_15(0),
      ADR1 => IntRAM_contents_ram_14(0),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR0 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux_12_8760
    );
  IntRAM_contents_ram_15_3_IntRAM_contents_ram_15_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_15(7),
      O => IntRAM_contents_ram_15_7_0
    );
  IntRAM_contents_ram_15_3_IntRAM_contents_ram_15_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_15(6),
      O => IntRAM_contents_ram_15_6_0
    );
  IntRAM_contents_ram_15_3_IntRAM_contents_ram_15_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_15(5),
      O => IntRAM_contents_ram_15_5_0
    );
  IntRAM_contents_ram_15_3_IntRAM_contents_ram_15_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_15(4),
      O => IntRAM_contents_ram_15_4_0
    );
  IntRAM_contents_ram_15_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1022_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_15_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_15_3_IN,
      O => IntRAM_contents_ram_15(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_7_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_7_LogicTrst31,
      O => Data_Bus_7_LogicTrst31_rt_5811
    );
  IntRAM_contents_ram_15_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1022_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_15_7_CLK,
      I => Data_Bus_7_LogicTrst31_rt_5811,
      O => IntRAM_contents_ram_15(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_15_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1022_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_15_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_15_2_IN,
      O => IntRAM_contents_ram_15(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst31,
      O => Data_Bus_6_LogicTrst31_rt_5790
    );
  IntRAM_contents_ram_15_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1022_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_15_6_CLK,
      I => Data_Bus_6_LogicTrst31_rt_5790,
      O => IntRAM_contents_ram_15(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_15_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1022_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_15_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_15_1_IN,
      O => IntRAM_contents_ram_15(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1036_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => X"8080000080800000"
    )
    port map (
      ADR3 => '1',
      ADR1 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR0 => N45,
      ADR5 => '1',
      O => IntRAM_n1036_inv
    );
  Data_Bus_5_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => Data_Bus_5_LogicTrst31,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => Data_Bus_5_LogicTrst31_rt_5794
    );
  IntRAM_contents_ram_15_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1022_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_15_5_CLK,
      I => Data_Bus_5_LogicTrst31_rt_5794,
      O => IntRAM_contents_ram_15(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_15_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1022_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_15_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_15_0_IN,
      O => IntRAM_contents_ram_15(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1022_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => X"8000800080008000"
    )
    port map (
      ADR4 => '1',
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR0 => N44,
      ADR5 => '1',
      O => IntRAM_n1022_inv
    );
  Data_Bus_4_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst31,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => Data_Bus_4_LogicTrst31_rt_5802
    );
  IntRAM_contents_ram_15_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1022_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_15_4_CLK,
      I => Data_Bus_4_LogicTrst31_rt_5802,
      O => IntRAM_contents_ram_15(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_6_3_IntRAM_contents_ram_6_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_6(7),
      O => IntRAM_contents_ram_6_7_0
    );
  IntRAM_contents_ram_6_3_IntRAM_contents_ram_6_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_6(6),
      O => IntRAM_contents_ram_6_6_0
    );
  IntRAM_contents_ram_6_3_IntRAM_contents_ram_6_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_6(5),
      O => IntRAM_contents_ram_6_5_0
    );
  IntRAM_contents_ram_6_3_IntRAM_contents_ram_6_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_6(4),
      O => IntRAM_contents_ram_6_4_0
    );
  IntRAM_contents_ram_6_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1085_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_6_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_6_3_IN,
      O => IntRAM_contents_ram_6(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1099_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => X"0022000000220000"
    )
    port map (
      ADR2 => '1',
      ADR1 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR4 => N45,
      ADR5 => '1',
      O => IntRAM_n1099_inv
    );
  IntRAM_contents_ram_6_3_Data_Bus_7_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => Data_Bus_7_LogicTrst32,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_6_3_Data_Bus_7_LogicTrst32_rt_5821
    );
  IntRAM_contents_ram_6_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1085_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_6_7_CLK,
      I => IntRAM_contents_ram_6_3_Data_Bus_7_LogicTrst32_rt_5821,
      O => IntRAM_contents_ram_6(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_6_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1085_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_6_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_6_2_IN,
      O => IntRAM_contents_ram_6(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_6_3_Data_Bus_6_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst32,
      O => IntRAM_contents_ram_6_3_Data_Bus_6_LogicTrst32_rt_5833
    );
  IntRAM_contents_ram_6_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1085_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_6_6_CLK,
      I => IntRAM_contents_ram_6_3_Data_Bus_6_LogicTrst32_rt_5833,
      O => IntRAM_contents_ram_6(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_6_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1085_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_6_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_6_1_IN,
      O => IntRAM_contents_ram_6(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_6_3_Data_Bus_5_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_5_LogicTrst32,
      O => IntRAM_contents_ram_6_3_Data_Bus_5_LogicTrst32_rt_5838
    );
  IntRAM_contents_ram_6_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1085_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_6_5_CLK,
      I => IntRAM_contents_ram_6_3_Data_Bus_5_LogicTrst32_rt_5838,
      O => IntRAM_contents_ram_6(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_6_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1085_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_6_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_6_0_IN,
      O => IntRAM_contents_ram_6(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1085_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => X"0000008800000088"
    )
    port map (
      ADR2 => '1',
      ADR3 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR1 => N44,
      ADR5 => '1',
      O => IntRAM_n1085_inv
    );
  IntRAM_contents_ram_6_3_Data_Bus_4_LogicTrst32_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => Data_Bus_4_LogicTrst32,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_6_3_Data_Bus_4_LogicTrst32_rt_5842
    );
  IntRAM_contents_ram_6_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1085_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_6_4_CLK,
      I => IntRAM_contents_ram_6_3_Data_Bus_4_LogicTrst32_rt_5842,
      O => IntRAM_contents_ram_6(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_18_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1001_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_18_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_18_3_IN,
      O => IntRAM_contents_ram_18(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_18_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1001_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_18_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_18_2_IN,
      O => IntRAM_contents_ram_18(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_18_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1001_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_18_1_CLK,
      I => Data_Bus_1_LogicTrst31,
      O => IntRAM_contents_ram_18(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_1_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"FFFFFFFFAAFAEEFE"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_1_0,
      ADR4 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR3 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_1_LogicTrst,
      ADR5 => Data_Bus_0_LogicTrst32,
      ADR2 => Data_Bus_1_LogicTrst1_7846,
      O => Data_Bus_1_LogicTrst31
    );
  IntRAM_contents_ram_18_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1001_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_18_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_18_0_IN,
      O => IntRAM_contents_ram_18(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_3_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"EAEA00FFC0C000FF"
    )
    port map (
      ADR0 => IntCPU_TMP_reg(3),
      ADR1 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_3_0,
      ADR5 => Addr_Bus_1_LogicTrst,
      ADR2 => N14,
      ADR3 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus(3)
    );
  IntRAM_mux2_13 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"FEAE5E0EF4A45404"
    )
    port map (
      ADR1 => IntRAM_contents_ram_28(2),
      ADR5 => IntRAM_contents_ram_29(2),
      ADR4 => IntRAM_contents_ram_31(2),
      ADR3 => IntRAM_contents_ram_30(2),
      ADR2 => Addr_Bus_1_LogicTrst34,
      ADR0 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux2_13_9070
    );
  IntRAM_mux2_112 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"FA50DDDDFA508888"
    )
    port map (
      ADR5 => IntRAM_contents_ram_16(2),
      ADR2 => IntRAM_contents_ram_17(2),
      ADR3 => IntRAM_contents_ram_19(2),
      ADR1 => IntRAM_contents_ram_18(2),
      ADR0 => Addr_Bus_1_LogicTrst31,
      ADR4 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux2_112_9071
    );
  IntCPU_TMP_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => '0'
    )
    port map (
      CE => IntCPU_n0566_inv,
      CLK => NlwBufferSignal_IntCPU_TMP_reg_3_CLK,
      I => NlwBufferSignal_IntCPU_TMP_reg_3_IN,
      O => IntCPU_TMP_reg(3),
      RST => GND,
      SET => GND
    );
  IntRAM_mux2_7 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"BF8FB383BC8CB080"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR3 => IntRAM_mux2_122_8559,
      ADR0 => IntRAM_mux2_13_9070,
      ADR4 => IntRAM_mux2_121_8560,
      ADR5 => IntRAM_mux2_112_9071,
      O => IntRAM_mux2_7_7863
    );
  IntRAM_mux2_111 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"CFCFFA0AC0C0FA0A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_8(2),
      ADR3 => IntRAM_contents_ram_9(2),
      ADR1 => IntRAM_contents_ram_11(2),
      ADR5 => IntRAM_contents_ram_10(2),
      ADR4 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux2_111_8557
    );
  Addr_Bus_1_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"FFAAFFAAC0AAC0AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR2 => N14,
      ADR0 => N474,
      ADR5 => N475,
      ADR3 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_1_LogicTrst31
    );
  IntRAM_mux1_112 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"F0AAF0AAFFCC00CC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_16(1),
      ADR0 => IntRAM_contents_ram_17(1),
      ADR2 => IntRAM_contents_ram_19(1),
      ADR4 => IntRAM_contents_ram_18(1),
      ADR3 => Addr_Bus_1_LogicTrst31,
      ADR5 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux1_112_9072
    );
  IntRAM_mux1_7 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"EFEA4F4AE5E04540"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR1 => IntRAM_mux1_122_8542,
      ADR4 => IntRAM_mux1_13_8543,
      ADR5 => IntRAM_mux1_121_8544,
      ADR3 => IntRAM_mux1_112_9072,
      O => IntRAM_mux1_7_7847
    );
  IntRAM_n0833_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"0000000000CC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR4 => N42,
      O => IntRAM_n0833_inv
    );
  IntRAM_contents_ram_37_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0868_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_37_7_CLK,
      I => Data_Bus_7_LogicTrst3_7768,
      O => IntRAM_contents_ram_37(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_7_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"FFFFFFFFF3F0FBFA"
    )
    port map (
      ADR0 => IntRAM_RAMpg_n0019_7_0,
      ADR4 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR5 => Data_Bus_7_LogicTrst,
      ADR3 => Data_Bus_7_LogicTrst1_7773,
      ADR2 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_7_LogicTrst3_7768
    );
  IntRAM_contents_ram_37_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0868_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_37_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_37_6_IN,
      O => IntRAM_contents_ram_37(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_123 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"FE5EF454AE0EA404"
    )
    port map (
      ADR1 => IntRAM_contents_ram_36(5),
      ADR5 => IntRAM_contents_ram_37(5),
      ADR3 => IntRAM_contents_ram_39(5),
      ADR4 => IntRAM_contents_ram_38(5),
      ADR0 => Addr_Bus_1_LogicTrst3_8546,
      ADR2 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux5_123_8580
    );
  IntRAM_contents_ram_37_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0868_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_37_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_37_5_IN,
      O => IntRAM_contents_ram_37(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_123 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"AAFFF0CCAA00F0CC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_36(7),
      ADR2 => IntRAM_contents_ram_37(7),
      ADR0 => IntRAM_contents_ram_39(7),
      ADR5 => IntRAM_contents_ram_38(7),
      ADR4 => Addr_Bus_1_LogicTrst3_8546,
      ADR3 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux7_123_8587
    );
  IntRAM_contents_ram_37_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0868_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_37_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_37_4_IN,
      O => IntRAM_contents_ram_37(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_0_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"CC00EC20CC00CC00"
    )
    port map (
      ADR3 => N341,
      ADR1 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR4 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR2 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      O => Data_Bus_0_LogicTrst31
    );
  IntRAM_contents_ram_36_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0875_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_36_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_36_7_IN,
      O => IntRAM_contents_ram_36(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_36_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0875_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_36_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_36_6_IN,
      O => IntRAM_contents_ram_36(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_36_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0875_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_36_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_36_5_IN,
      O => IntRAM_contents_ram_36(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_36_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0875_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_36_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_36_4_IN,
      O => IntRAM_contents_ram_36(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_39_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0854_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_39_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_39_3_IN,
      O => IntRAM_contents_ram_39(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_39_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0854_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_39_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_39_2_IN,
      O => IntRAM_contents_ram_39(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0854_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"00000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Addr_Bus(0),
      ADR5 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR2 => N42,
      O => IntRAM_n0854_inv
    );
  IntRAM_contents_ram_39_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0854_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_39_1_CLK,
      I => Data_Bus_1_LogicTrst3_8002,
      O => IntRAM_contents_ram_39(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_1_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"FFFFFF50FFFFFFDC"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_1_0,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR4 => Data_Bus_1_LogicTrst,
      ADR3 => Data_Bus_0_LogicTrst32,
      ADR2 => Data_Bus_1_LogicTrst1_7846,
      O => Data_Bus_1_LogicTrst3_8002
    );
  IntRAM_contents_ram_39_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0854_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_39_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_39_0_IN,
      O => IntRAM_contents_ram_39(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_0_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"D1C0C0C0C0C0C0C0"
    )
    port map (
      ADR2 => N341,
      ADR1 => IntDMA_e_actual_4_PWR_11_o_Mux_25_o,
      ADR0 => IntCPU_current_state_2_PWR_32_o_Mux_58_o,
      ADR5 => IntALU_PWR_8_o_Alu_op_4_equal_56_o_inv,
      ADR3 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      O => Data_Bus_0_LogicTrst32
    );
  IntRAM_contents_ram_14_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1029_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_14_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_14_3_IN,
      O => IntRAM_contents_ram_14(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1036_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"0000000000000100"
    )
    port map (
      ADR3 => RA_OE_7984,
      ADR5 => Addr_Bus(5),
      ADR0 => Addr_Bus(4),
      ADR4 => Addr_Bus(6),
      ADR1 => Addr_Bus(7),
      ADR2 => Addr_Bus(1),
      O => N45
    );
  IntRAM_contents_ram_14_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1029_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_14_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_14_2_IN,
      O => IntRAM_contents_ram_14(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1120_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"000000000000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR2 => Addr_Bus(0),
      ADR3 => N45,
      O => IntRAM_n1120_inv
    );
  IntRAM_contents_ram_14_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1029_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_14_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_14_1_IN,
      O => IntRAM_contents_ram_14(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_14_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1029_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_14_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_14_0_IN,
      O => IntRAM_contents_ram_14(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1050_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"0000C0000000C000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR1 => N44,
      O => IntRAM_n1050_inv
    );
  IntRAM_contents_ram_14_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1029_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_14_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_14_7_IN,
      O => IntRAM_contents_ram_14(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_14_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1029_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_14_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_14_6_IN,
      O => IntRAM_contents_ram_14(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_14_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1029_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_14_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_14_5_IN,
      O => IntRAM_contents_ram_14(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_14_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1029_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_14_4_CLK,
      I => Data_Bus_4_LogicTrst31,
      O => IntRAM_contents_ram_14(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_4_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => X"FFF5FFFDFFF0FFFC"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_4_0,
      ADR4 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_4_LogicTrst,
      ADR3 => Data_Bus_0_LogicTrst32,
      ADR5 => Data_Bus_4_LogicTrst1_7967,
      O => Data_Bus_4_LogicTrst31
    );
  IntRAM_contents_ram_19_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0994_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_19_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_19_3_IN,
      O => IntRAM_contents_ram_19(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_19_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0994_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_19_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_19_2_IN,
      O => IntRAM_contents_ram_19(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_19_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0994_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_19_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_19_1_IN,
      O => IntRAM_contents_ram_19(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_112 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_16(3),
      ADR4 => IntRAM_contents_ram_17(3),
      ADR2 => IntRAM_contents_ram_19(3),
      ADR1 => IntRAM_contents_ram_18(3),
      ADR3 => Addr_Bus_1_LogicTrst31,
      ADR5 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux3_112_9075
    );
  IntRAM_contents_ram_19_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0994_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_19_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_19_0_IN,
      O => IntRAM_contents_ram_19(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_7 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"CFC0CFC0AFAFA0A0"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR0 => IntRAM_mux3_122_8566,
      ADR1 => IntRAM_mux3_13_8567,
      ADR3 => IntRAM_mux3_121_8568,
      ADR4 => IntRAM_mux3_112_9075,
      O => IntRAM_mux3_7_7883
    );
  IntRAM_mux2_133 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"FFACF0AC0FAC00AC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_56(2),
      ADR4 => IntRAM_contents_ram_57(2),
      ADR5 => IntRAM_contents_ram_59(2),
      ADR0 => IntRAM_contents_ram_58(2),
      ADR2 => Addr_Bus_1_LogicTrst34,
      ADR3 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux2_133_8565
    );
  IntRAM_mux2_122 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"FBF83B38CBC80B08"
    )
    port map (
      ADR3 => IntRAM_contents_ram_24(2),
      ADR5 => IntRAM_contents_ram_25(2),
      ADR4 => IntRAM_contents_ram_27(2),
      ADR0 => IntRAM_contents_ram_26(2),
      ADR1 => Addr_Bus_1_LogicTrst34,
      ADR2 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux2_122_8559
    );
  IntRAM_mux1_122 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"DDDD8888FA50FA50"
    )
    port map (
      ADR2 => IntRAM_contents_ram_24(1),
      ADR3 => IntRAM_contents_ram_25(1),
      ADR1 => IntRAM_contents_ram_27(1),
      ADR4 => IntRAM_contents_ram_26(1),
      ADR5 => Addr_Bus_1_LogicTrst34,
      ADR0 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux1_122_8542
    );
  Addr_Bus_1_LogicTrst3_5 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"FFF0AAAAFF00AAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR5 => N14,
      ADR0 => N474,
      ADR3 => N475,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_1_LogicTrst34
    );
  IntRAM_mux6_123 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"F0F0CCCCAAAAFF00"
    )
    port map (
      ADR3 => IntRAM_contents_ram_36(6),
      ADR1 => IntRAM_contents_ram_37(6),
      ADR2 => IntRAM_contents_ram_39(6),
      ADR0 => IntRAM_contents_ram_38(6),
      ADR4 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux6_123_8584
    );
  IntRAM_contents_ram_38_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0861_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_38_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_38_7_IN,
      O => IntRAM_contents_ram_38(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_38_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0861_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_38_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_38_6_IN,
      O => IntRAM_contents_ram_38(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_38_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0861_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_38_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_38_5_IN,
      O => IntRAM_contents_ram_38(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_38_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0861_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_38_4_CLK,
      I => Data_Bus_4_LogicTrst3_8028,
      O => IntRAM_contents_ram_38(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_4_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"FBFFFAFFFBFBFAFA"
    )
    port map (
      ADR5 => IntRAM_RAMpg_n0019_4_0,
      ADR3 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_4_LogicTrst,
      ADR0 => Data_Bus_0_LogicTrst32,
      ADR4 => Data_Bus_4_LogicTrst1_7967,
      O => Data_Bus_4_LogicTrst3_8028
    );
  IntRAM_n1022_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => X"0000000400000000"
    )
    port map (
      ADR1 => RA_OE_7984,
      ADR3 => Addr_Bus(5),
      ADR4 => Addr_Bus(4),
      ADR0 => Addr_Bus(6),
      ADR2 => Addr_Bus(7),
      ADR5 => Addr_Bus(1),
      O => N44
    );
  IntRAM_n1106_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => X"000C0000000C0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR4 => N44,
      O => IntRAM_n1106_inv
    );
  IntRAM_mux1_12 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y24",
      INIT => X"FAFA0A0ACFC0CFC0"
    )
    port map (
      ADR3 => IntRAM_contents_ram_12(1),
      ADR0 => IntRAM_contents_ram_13(1),
      ADR4 => IntRAM_contents_ram_15(1),
      ADR1 => IntRAM_contents_ram_14(1),
      ADR2 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux1_12_8609
    );
  IntRAM_n1029_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"5000000050000000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR4 => N44,
      O => IntRAM_n1029_inv
    );
  IntRAM_Temp_L_6_IntRAM_Temp_L_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L(2),
      O => IntRAM_Temp_L_2_0
    );
  IntRAM_Temp_L_6_IntRAM_Temp_L_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L(5),
      O => IntRAM_Temp_L_5_0
    );
  IntRAM_Temp_L_6_IntRAM_Temp_L_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L(3),
      O => IntRAM_Temp_L_3_0
    );
  IntRAM_Temp_L_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_L_6_CLK,
      I => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT6,
      O => IntRAM_Temp_L(6),
      SET => IntALU_Reset_inv,
      RST => GND
    );
  IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"FFFFFFFF6666EEEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => IntRAM_contents_ram_49(2),
      ADR4 => IntRAM_contents_ram_49(0),
      ADR1 => IntRAM_contents_ram_49(1),
      ADR5 => IntRAM_contents_ram_49(3),
      O => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT6
    );
  IntRAM_Temp_L_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_L_4_CLK,
      I => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT4,
      O => IntRAM_Temp_L(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"1100115511001155"
    )
    port map (
      ADR2 => '1',
      ADR0 => IntRAM_contents_ram_49(0),
      ADR3 => IntRAM_contents_ram_49(1),
      ADR4 => IntRAM_contents_ram_49(2),
      ADR1 => IntRAM_contents_ram_49(3),
      ADR5 => '1',
      O => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT4
    );
  IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT21 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"333322FF"
    )
    port map (
      ADR2 => '1',
      ADR0 => IntRAM_contents_ram_49(0),
      ADR3 => IntRAM_contents_ram_49(1),
      ADR4 => IntRAM_contents_ram_49(2),
      ADR1 => IntRAM_contents_ram_49(3),
      O => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT2
    );
  IntRAM_Temp_L_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_L_2_CLK,
      I => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT2,
      O => IntRAM_Temp_L(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Temp_L_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_L_1_CLK,
      I => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT1,
      O => IntRAM_Temp_L(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT111 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"0F05555F0F05555F"
    )
    port map (
      ADR1 => '1',
      ADR2 => IntRAM_contents_ram_49(3),
      ADR0 => IntRAM_contents_ram_49(2),
      ADR4 => IntRAM_contents_ram_49(1),
      ADR3 => IntRAM_contents_ram_49(0),
      ADR5 => '1',
      O => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT1
    );
  IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT51 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"000A5A5F"
    )
    port map (
      ADR1 => '1',
      ADR2 => IntRAM_contents_ram_49(3),
      ADR0 => IntRAM_contents_ram_49(2),
      ADR4 => IntRAM_contents_ram_49(1),
      ADR3 => IntRAM_contents_ram_49(0),
      O => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT5
    );
  IntRAM_Temp_L_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_L_5_CLK,
      I => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT5,
      O => IntRAM_Temp_L(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Temp_L_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_L_0_CLK,
      I => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT,
      O => IntRAM_Temp_L(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT12 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"0F0A0FF50F0A0FF5"
    )
    port map (
      ADR1 => '1',
      ADR2 => IntRAM_contents_ram_49(3),
      ADR3 => IntRAM_contents_ram_49(1),
      ADR4 => IntRAM_contents_ram_49(2),
      ADR0 => IntRAM_contents_ram_49(0),
      ADR5 => '1',
      O => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT
    );
  IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"050A0FF5"
    )
    port map (
      ADR1 => '1',
      ADR2 => IntRAM_contents_ram_49(3),
      ADR3 => IntRAM_contents_ram_49(1),
      ADR4 => IntRAM_contents_ram_49(2),
      ADR0 => IntRAM_contents_ram_49(0),
      O => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT3
    );
  IntRAM_Temp_L_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Temp_L_3_CLK,
      I => IntRAM_Mram_contents_ram_49_3_PWR_92_o_wide_mux_195_OUT3,
      O => IntRAM_Temp_L(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_26_3_IntRAM_contents_ram_26_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_26(7),
      O => IntRAM_contents_ram_26_7_0
    );
  IntRAM_contents_ram_26_3_IntRAM_contents_ram_26_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_26(6),
      O => IntRAM_contents_ram_26_6_0
    );
  IntRAM_contents_ram_26_3_IntRAM_contents_ram_26_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_26(5),
      O => IntRAM_contents_ram_26_5_0
    );
  IntRAM_contents_ram_26_3_IntRAM_contents_ram_26_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_26(4),
      O => IntRAM_contents_ram_26_4_0
    );
  IntRAM_contents_ram_26_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0945_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_26_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_26_3_IN,
      O => IntRAM_contents_ram_26(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_26_3_Data_Bus_7_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_7_LogicTrst31,
      O => IntRAM_contents_ram_26_3_Data_Bus_7_LogicTrst31_rt_6193
    );
  IntRAM_contents_ram_26_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0945_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_26_7_CLK,
      I => IntRAM_contents_ram_26_3_Data_Bus_7_LogicTrst31_rt_6193,
      O => IntRAM_contents_ram_26(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_26_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0945_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_26_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_26_2_IN,
      O => IntRAM_contents_ram_26(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_26_3_Data_Bus_6_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst31,
      O => IntRAM_contents_ram_26_3_Data_Bus_6_LogicTrst31_rt_6200
    );
  IntRAM_contents_ram_26_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0945_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_26_6_CLK,
      I => IntRAM_contents_ram_26_3_Data_Bus_6_LogicTrst31_rt_6200,
      O => IntRAM_contents_ram_26(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_26_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0945_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_26_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_26_1_IN,
      O => IntRAM_contents_ram_26(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_26_3_Data_Bus_5_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus_5_LogicTrst31,
      O => IntRAM_contents_ram_26_3_Data_Bus_5_LogicTrst31_rt_6205
    );
  IntRAM_contents_ram_26_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0945_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_26_5_CLK,
      I => IntRAM_contents_ram_26_3_Data_Bus_5_LogicTrst31_rt_6205,
      O => IntRAM_contents_ram_26(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_26_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0945_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_26_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_26_0_IN,
      O => IntRAM_contents_ram_26(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0945_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => X"1000100010001000"
    )
    port map (
      ADR4 => '1',
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR3 => N40,
      ADR5 => '1',
      O => IntRAM_n0945_inv
    );
  IntRAM_contents_ram_26_3_Data_Bus_4_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst31,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_26_3_Data_Bus_4_LogicTrst31_rt_6211
    );
  IntRAM_contents_ram_26_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0945_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_26_4_CLK,
      I => IntRAM_contents_ram_26_3_Data_Bus_4_LogicTrst31_rt_6211,
      O => IntRAM_contents_ram_26(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_16_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1015_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_16_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_16_3_IN,
      O => IntRAM_contents_ram_16(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_133 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"FCAFFCA00CAF0CA0"
    )
    port map (
      ADR4 => IntRAM_contents_ram_56(3),
      ADR0 => IntRAM_contents_ram_57(3),
      ADR5 => IntRAM_contents_ram_59(3),
      ADR1 => IntRAM_contents_ram_58(3),
      ADR3 => Addr_Bus_1_LogicTrst34,
      ADR2 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux3_133_8573
    );
  IntRAM_contents_ram_16_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1015_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_16_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_16_2_IN,
      O => IntRAM_contents_ram_16(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_122 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"DF8FDA8AD585D080"
    )
    port map (
      ADR4 => IntRAM_contents_ram_24(3),
      ADR5 => IntRAM_contents_ram_25(3),
      ADR1 => IntRAM_contents_ram_27(3),
      ADR3 => IntRAM_contents_ram_26(3),
      ADR2 => Addr_Bus_1_LogicTrst34,
      ADR0 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux3_122_8566
    );
  IntRAM_contents_ram_16_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1015_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_16_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_16_1_IN,
      O => IntRAM_contents_ram_16(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_122 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"FFCC3300E2E2E2E2"
    )
    port map (
      ADR0 => IntRAM_contents_ram_24(0),
      ADR3 => IntRAM_contents_ram_25(0),
      ADR4 => IntRAM_contents_ram_27(0),
      ADR2 => IntRAM_contents_ram_26(0),
      ADR1 => Addr_Bus_1_LogicTrst34,
      ADR5 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux_122_8742
    );
  IntRAM_contents_ram_16_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1015_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_16_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_16_0_IN,
      O => IntRAM_contents_ram_16(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_0_LogicTrst3_5 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"FFFCFF55FFF0FF55"
    )
    port map (
      ADR1 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR5 => N14,
      ADR3 => Addr_Bus_0_LogicTrst,
      ADR0 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR2 => N477,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_0_LogicTrst34
    );
  IntRAM_contents_ram_24_3_IntRAM_contents_ram_24_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_24(7),
      O => IntRAM_contents_ram_24_7_0
    );
  IntRAM_contents_ram_24_3_IntRAM_contents_ram_24_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_24(6),
      O => IntRAM_contents_ram_24_6_0
    );
  IntRAM_contents_ram_24_3_IntRAM_contents_ram_24_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_24(5),
      O => IntRAM_contents_ram_24_5_0
    );
  IntRAM_contents_ram_24_3_IntRAM_contents_ram_24_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_24(4),
      O => IntRAM_contents_ram_24_4_0
    );
  IntRAM_contents_ram_24_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0959_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_24_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_24_3_IN,
      O => IntRAM_contents_ram_24(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0987_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"0202000002020000"
    )
    port map (
      ADR3 => '1',
      ADR2 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR0 => N41,
      ADR5 => '1',
      O => IntRAM_n0987_inv
    );
  IntRAM_contents_ram_24_3_Data_Bus_7_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => Data_Bus_7_LogicTrst31,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_24_3_Data_Bus_7_LogicTrst31_rt_6274
    );
  IntRAM_contents_ram_24_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0959_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_24_7_CLK,
      I => IntRAM_contents_ram_24_3_Data_Bus_7_LogicTrst31_rt_6274,
      O => IntRAM_contents_ram_24(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_24_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0959_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_24_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_24_2_IN,
      O => IntRAM_contents_ram_24(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_24_3_Data_Bus_6_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst31,
      O => IntRAM_contents_ram_24_3_Data_Bus_6_LogicTrst31_rt_6279
    );
  IntRAM_contents_ram_24_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0959_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_24_6_CLK,
      I => IntRAM_contents_ram_24_3_Data_Bus_6_LogicTrst31_rt_6279,
      O => IntRAM_contents_ram_24(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_24_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0959_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_24_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_24_1_IN,
      O => IntRAM_contents_ram_24(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_24_3_Data_Bus_5_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus_5_LogicTrst31,
      O => IntRAM_contents_ram_24_3_Data_Bus_5_LogicTrst31_rt_6282
    );
  IntRAM_contents_ram_24_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0959_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_24_5_CLK,
      I => IntRAM_contents_ram_24_3_Data_Bus_5_LogicTrst31_rt_6282,
      O => IntRAM_contents_ram_24(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_24_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0959_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_24_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_24_0_IN,
      O => IntRAM_contents_ram_24(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0959_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"0040004000400040"
    )
    port map (
      ADR4 => '1',
      ADR1 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR2 => N41,
      ADR5 => '1',
      O => IntRAM_n0959_inv
    );
  IntRAM_contents_ram_24_3_Data_Bus_4_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst31,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_24_3_Data_Bus_4_LogicTrst31_rt_6290
    );
  IntRAM_contents_ram_24_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0959_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_24_4_CLK,
      I => IntRAM_contents_ram_24_3_Data_Bus_4_LogicTrst31_rt_6290,
      O => IntRAM_contents_ram_24(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_20_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0987_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_20_7_CLK,
      I => Data_Bus_7_LogicTrst31,
      O => IntRAM_contents_ram_20(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_7_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"FFFFFF5DFFFFFF0C"
    )
    port map (
      ADR1 => IntRAM_RAMpg_n0019_7_0,
      ADR2 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR3 => Data_Bus_7_LogicTrst,
      ADR5 => Data_Bus_7_LogicTrst1_7773,
      ADR4 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_7_LogicTrst31
    );
  IntRAM_contents_ram_20_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0987_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_20_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_20_6_IN,
      O => IntRAM_contents_ram_20(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_20_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0987_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_20_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_20_5_IN,
      O => IntRAM_contents_ram_20(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_121 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"EE22FCFCEE223030"
    )
    port map (
      ADR2 => IntRAM_contents_ram_20(7),
      ADR0 => IntRAM_contents_ram_21_7_0,
      ADR3 => IntRAM_contents_ram_23_7_0,
      ADR5 => IntRAM_contents_ram_22_7_0,
      ADR1 => Addr_Bus_1_LogicTrst33,
      ADR4 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux7_121_8586
    );
  IntRAM_contents_ram_20_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0987_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_20_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_20_4_IN,
      O => IntRAM_contents_ram_20(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_121 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => IntRAM_contents_ram_20(6),
      ADR0 => IntRAM_contents_ram_21_6_0,
      ADR1 => IntRAM_contents_ram_23_6_0,
      ADR5 => IntRAM_contents_ram_22_6_0,
      ADR4 => Addr_Bus_1_LogicTrst33,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux6_121_8583
    );
  IntRAM_contents_ram_21_3_IntRAM_contents_ram_21_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_21(7),
      O => IntRAM_contents_ram_21_7_0
    );
  IntRAM_contents_ram_21_3_IntRAM_contents_ram_21_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_21(6),
      O => IntRAM_contents_ram_21_6_0
    );
  IntRAM_contents_ram_21_3_IntRAM_contents_ram_21_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_21(5),
      O => IntRAM_contents_ram_21_5_0
    );
  IntRAM_contents_ram_21_3_IntRAM_contents_ram_21_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_21(4),
      O => IntRAM_contents_ram_21_4_0
    );
  IntRAM_contents_ram_21_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0980_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_21_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_21_3_IN,
      O => IntRAM_contents_ram_21(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_21_3_Data_Bus_7_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_7_LogicTrst31,
      O => IntRAM_contents_ram_21_3_Data_Bus_7_LogicTrst31_rt_6327
    );
  IntRAM_contents_ram_21_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0980_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_21_7_CLK,
      I => IntRAM_contents_ram_21_3_Data_Bus_7_LogicTrst31_rt_6327,
      O => IntRAM_contents_ram_21(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_21_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0980_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_21_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_21_2_IN,
      O => IntRAM_contents_ram_21(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_21_3_Data_Bus_6_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst31,
      O => IntRAM_contents_ram_21_3_Data_Bus_6_LogicTrst31_rt_6334
    );
  IntRAM_contents_ram_21_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0980_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_21_6_CLK,
      I => IntRAM_contents_ram_21_3_Data_Bus_6_LogicTrst31_rt_6334,
      O => IntRAM_contents_ram_21(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_21_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0980_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_21_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_21_1_IN,
      O => IntRAM_contents_ram_21(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_21_3_Data_Bus_5_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_5_LogicTrst31,
      O => IntRAM_contents_ram_21_3_Data_Bus_5_LogicTrst31_rt_6339
    );
  IntRAM_contents_ram_21_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0980_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_21_5_CLK,
      I => IntRAM_contents_ram_21_3_Data_Bus_5_LogicTrst31_rt_6339,
      O => IntRAM_contents_ram_21(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_21_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0980_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_21_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_21_0_IN,
      O => IntRAM_contents_ram_21(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0980_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"0800080008000800"
    )
    port map (
      ADR4 => '1',
      ADR3 => Addr_Bus(0),
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => N41,
      ADR5 => '1',
      O => IntRAM_n0980_inv
    );
  IntRAM_contents_ram_21_3_Data_Bus_4_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst31,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_21_3_Data_Bus_4_LogicTrst31_rt_6345
    );
  IntRAM_contents_ram_21_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0980_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_21_4_CLK,
      I => IntRAM_contents_ram_21_3_Data_Bus_4_LogicTrst31_rt_6345,
      O => IntRAM_contents_ram_21(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_47_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0798_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_47_3_CLK,
      I => Data_Bus_3_LogicTrst3_8018,
      O => IntRAM_contents_ram_47(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_3_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"FFFFBFAFFFFFBBAA"
    )
    port map (
      ADR5 => IntRAM_RAMpg_n0019_3_0,
      ADR2 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_3_LogicTrst,
      ADR4 => Data_Bus_0_LogicTrst32,
      ADR3 => Data_Bus_3_LogicTrst1_7882,
      O => Data_Bus_3_LogicTrst3_8018
    );
  IntRAM_contents_ram_47_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0798_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_47_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_47_2_IN,
      O => IntRAM_contents_ram_47(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_47_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0798_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_47_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_47_1_IN,
      O => IntRAM_contents_ram_47(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_47_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0798_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_47_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_47_0_IN,
      O => IntRAM_contents_ram_47(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_45_3_IntRAM_contents_ram_45_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_45(7),
      O => IntRAM_contents_ram_45_7_0
    );
  IntRAM_contents_ram_45_3_IntRAM_contents_ram_45_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_45(6),
      O => IntRAM_contents_ram_45_6_0
    );
  IntRAM_contents_ram_45_3_IntRAM_contents_ram_45_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_45(5),
      O => IntRAM_contents_ram_45_5_0
    );
  IntRAM_contents_ram_45_3_IntRAM_contents_ram_45_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_45(4),
      O => IntRAM_contents_ram_45_4_0
    );
  IntRAM_contents_ram_45_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0812_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_45_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_45_3_IN,
      O => IntRAM_contents_ram_45(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_45_3_Data_Bus_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus(7),
      O => IntRAM_contents_ram_45_3_Data_Bus_7_rt_6385
    );
  IntRAM_contents_ram_45_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0812_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_45_7_CLK,
      I => IntRAM_contents_ram_45_3_Data_Bus_7_rt_6385,
      O => IntRAM_contents_ram_45(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_45_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0812_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_45_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_45_2_IN,
      O => IntRAM_contents_ram_45(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_45_3_Data_Bus_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus(6),
      O => IntRAM_contents_ram_45_3_Data_Bus_6_rt_6389
    );
  IntRAM_contents_ram_45_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0812_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_45_6_CLK,
      I => IntRAM_contents_ram_45_3_Data_Bus_6_rt_6389,
      O => IntRAM_contents_ram_45(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_45_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0812_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_45_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_45_1_IN,
      O => IntRAM_contents_ram_45(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0805_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"0800080008000800"
    )
    port map (
      ADR4 => '1',
      ADR3 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR2 => Addr_Bus(0),
      ADR0 => N42,
      ADR5 => '1',
      O => IntRAM_n0805_inv
    );
  IntRAM_contents_ram_45_3_Data_Bus_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus(5),
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_45_3_Data_Bus_5_rt_6393
    );
  IntRAM_contents_ram_45_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0812_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_45_5_CLK,
      I => IntRAM_contents_ram_45_3_Data_Bus_5_rt_6393,
      O => IntRAM_contents_ram_45(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_45_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0812_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_45_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_45_0_IN,
      O => IntRAM_contents_ram_45(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0812_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"8800000088000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR1 => N43,
      ADR5 => '1',
      O => IntRAM_n0812_inv
    );
  IntRAM_contents_ram_45_3_Data_Bus_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => Data_Bus(4),
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_45_3_Data_Bus_4_rt_6373
    );
  IntRAM_contents_ram_45_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0812_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_45_4_CLK,
      I => IntRAM_contents_ram_45_3_Data_Bus_4_rt_6373,
      O => IntRAM_contents_ram_45(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_131 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"AFAFA0A0CFC0CFC0"
    )
    port map (
      ADR3 => IntRAM_contents_ram_44_6_0,
      ADR1 => IntRAM_contents_ram_45_6_0,
      ADR0 => IntRAM_contents_ram_47(6),
      ADR4 => IntRAM_contents_ram_46(6),
      ADR5 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux6_131_9084
    );
  IntRAM_mux6_124 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"F5EEF544A0EEA044"
    )
    port map (
      ADR1 => IntRAM_contents_ram_40_6_0,
      ADR5 => IntRAM_contents_ram_41_6_0,
      ADR2 => IntRAM_contents_ram_43_6_0,
      ADR4 => IntRAM_contents_ram_42(6),
      ADR0 => Addr_Bus_1_LogicTrst33,
      ADR3 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux6_124_9083
    );
  IntRAM_mux6_113 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"AFA0FCFCAFA00C0C"
    )
    port map (
      ADR1 => IntRAM_contents_ram_32(6),
      ADR3 => IntRAM_contents_ram_33(6),
      ADR0 => IntRAM_contents_ram_35(6),
      ADR5 => IntRAM_contents_ram_34(6),
      ADR2 => Addr_Bus_1_LogicTrst3_8546,
      ADR4 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux6_113_9085
    );
  IntRAM_mux6_71 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"EEF322F3EEC022C0"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => IntRAM_mux6_124_9083,
      ADR4 => IntRAM_mux6_131_9084,
      ADR2 => IntRAM_mux6_123_8584,
      ADR5 => IntRAM_mux6_113_9085,
      O => IntRAM_mux6_71_8426
    );
  IntRAM_contents_ram_37_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0868_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_37_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_37_3_IN,
      O => IntRAM_contents_ram_37(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_37_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0868_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_37_2_CLK,
      I => Data_Bus_2_LogicTrst3_8010,
      O => IntRAM_contents_ram_37(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_2_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"EFEFFFEFEEEEFFEE"
    )
    port map (
      ADR3 => IntRAM_RAMpg_n0019_2_0,
      ADR4 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR2 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_2_LogicTrst,
      ADR1 => Data_Bus_0_LogicTrst32,
      ADR5 => Data_Bus_2_LogicTrst1_7862,
      O => Data_Bus_2_LogicTrst3_8010
    );
  IntRAM_contents_ram_37_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0868_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_37_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_37_1_IN,
      O => IntRAM_contents_ram_37(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_37_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0868_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_37_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_37_0_IN,
      O => IntRAM_contents_ram_37(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0868_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"00C000C000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => Addr_Bus(0),
      ADR3 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR1 => N43,
      O => IntRAM_n0868_inv
    );
  IntRAM_contents_ram_27_3_IntRAM_contents_ram_27_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_27(7),
      O => IntRAM_contents_ram_27_7_0
    );
  IntRAM_contents_ram_27_3_IntRAM_contents_ram_27_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_27(6),
      O => IntRAM_contents_ram_27_6_0
    );
  IntRAM_contents_ram_27_3_IntRAM_contents_ram_27_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_27(5),
      O => IntRAM_contents_ram_27_5_0
    );
  IntRAM_contents_ram_27_3_IntRAM_contents_ram_27_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_27(4),
      O => IntRAM_contents_ram_27_4_0
    );
  IntRAM_contents_ram_27_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0938_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_27_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_27_3_IN,
      O => IntRAM_contents_ram_27(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_27_3_Data_Bus_7_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus_7_LogicTrst31,
      O => IntRAM_contents_ram_27_3_Data_Bus_7_LogicTrst31_rt_6458
    );
  IntRAM_contents_ram_27_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0938_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_27_7_CLK,
      I => IntRAM_contents_ram_27_3_Data_Bus_7_LogicTrst31_rt_6458,
      O => IntRAM_contents_ram_27(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_27_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0938_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_27_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_27_2_IN,
      O => IntRAM_contents_ram_27(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_27_3_Data_Bus_6_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst31,
      O => IntRAM_contents_ram_27_3_Data_Bus_6_LogicTrst31_rt_6465
    );
  IntRAM_contents_ram_27_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0938_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_27_6_CLK,
      I => IntRAM_contents_ram_27_3_Data_Bus_6_LogicTrst31_rt_6465,
      O => IntRAM_contents_ram_27(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_27_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0938_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_27_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_27_1_IN,
      O => IntRAM_contents_ram_27(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_27_3_Data_Bus_5_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_5_LogicTrst31,
      O => IntRAM_contents_ram_27_3_Data_Bus_5_LogicTrst31_rt_6470
    );
  IntRAM_contents_ram_27_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0938_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_27_5_CLK,
      I => IntRAM_contents_ram_27_3_Data_Bus_5_LogicTrst31_rt_6470,
      O => IntRAM_contents_ram_27(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_27_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0938_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_27_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_27_0_IN,
      O => IntRAM_contents_ram_27(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0938_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"2020000020200000"
    )
    port map (
      ADR3 => '1',
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR0 => N40,
      ADR5 => '1',
      O => IntRAM_n0938_inv
    );
  IntRAM_contents_ram_27_3_Data_Bus_4_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => Data_Bus_4_LogicTrst31,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_27_3_Data_Bus_4_LogicTrst31_rt_6476
    );
  IntRAM_contents_ram_27_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0938_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_27_4_CLK,
      I => IntRAM_contents_ram_27_3_Data_Bus_4_LogicTrst31_rt_6476,
      O => IntRAM_contents_ram_27(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_17_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1008_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_17_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_17_3_IN,
      O => IntRAM_contents_ram_17(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_17_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1008_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_17_2_CLK,
      I => Data_Bus_2_LogicTrst31,
      O => IntRAM_contents_ram_17(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_2_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => X"EEFEFFFFEEFEEEFE"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_2_0,
      ADR3 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR4 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_2_LogicTrst,
      ADR0 => Data_Bus_0_LogicTrst32,
      ADR5 => Data_Bus_2_LogicTrst1_7862,
      O => Data_Bus_2_LogicTrst31
    );
  IntRAM_contents_ram_17_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1008_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_17_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_17_1_IN,
      O => IntRAM_contents_ram_17(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_112 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => X"CCAAF0FFCCAAF000"
    )
    port map (
      ADR5 => IntRAM_contents_ram_16(0),
      ADR0 => IntRAM_contents_ram_17(0),
      ADR1 => IntRAM_contents_ram_19(0),
      ADR2 => IntRAM_contents_ram_18(0),
      ADR3 => Addr_Bus_1_LogicTrst31,
      ADR4 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux_112_9087
    );
  IntRAM_contents_ram_17_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1008_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_17_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_17_0_IN,
      O => IntRAM_contents_ram_17(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_7 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => X"CFC0CFC0AFAFA0A0"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR0 => IntRAM_mux_122_8742,
      ADR1 => IntRAM_mux_13_8741,
      ADR3 => IntRAM_mux_121_8740,
      ADR4 => IntRAM_mux_112_9087,
      O => IntRAM_mux_7_7827
    );
  IntRAM_mux3_131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"FECEF2C23E0E3202"
    )
    port map (
      ADR0 => IntRAM_contents_ram_44(3),
      ADR3 => IntRAM_contents_ram_45(3),
      ADR5 => IntRAM_contents_ram_47(3),
      ADR4 => IntRAM_contents_ram_46(3),
      ADR1 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux3_131_8570
    );
  IntRAM_mux2_132 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"FFB833B8CCB800B8"
    )
    port map (
      ADR2 => IntRAM_contents_ram_52(2),
      ADR0 => IntRAM_contents_ram_53(2),
      ADR4 => IntRAM_contents_ram_55(2),
      ADR5 => IntRAM_contents_ram_54(2),
      ADR3 => Addr_Bus_1_LogicTrst32,
      ADR1 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux2_132_8564
    );
  IntRAM_mux_121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_20(0),
      ADR3 => IntRAM_contents_ram_21(0),
      ADR2 => IntRAM_contents_ram_23(0),
      ADR1 => IntRAM_contents_ram_22(0),
      ADR4 => Addr_Bus_1_LogicTrst32,
      ADR5 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux_121_8740
    );
  Addr_Bus_0_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"FFFFC8FBFFFFC0F3"
    )
    port map (
      ADR0 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR5 => N14,
      ADR4 => Addr_Bus_0_LogicTrst,
      ADR3 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR2 => N477,
      ADR1 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_0_LogicTrst32
    );
  IntRAM_contents_ram_22_3_IntRAM_contents_ram_22_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_22(7),
      O => IntRAM_contents_ram_22_7_0
    );
  IntRAM_contents_ram_22_3_IntRAM_contents_ram_22_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_22(6),
      O => IntRAM_contents_ram_22_6_0
    );
  IntRAM_contents_ram_22_3_IntRAM_contents_ram_22_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_22(5),
      O => IntRAM_contents_ram_22_5_0
    );
  IntRAM_contents_ram_22_3_IntRAM_contents_ram_22_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_22(4),
      O => IntRAM_contents_ram_22_4_0
    );
  IntRAM_contents_ram_22_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0973_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_22_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_22_3_IN,
      O => IntRAM_contents_ram_22(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_22_3_Data_Bus_7_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_7_LogicTrst31,
      O => IntRAM_contents_ram_22_3_Data_Bus_7_LogicTrst31_rt_6546
    );
  IntRAM_contents_ram_22_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0973_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_22_7_CLK,
      I => IntRAM_contents_ram_22_3_Data_Bus_7_LogicTrst31_rt_6546,
      O => IntRAM_contents_ram_22(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_22_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0973_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_22_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_22_2_IN,
      O => IntRAM_contents_ram_22(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_22_3_Data_Bus_6_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst31,
      O => IntRAM_contents_ram_22_3_Data_Bus_6_LogicTrst31_rt_6553
    );
  IntRAM_contents_ram_22_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0973_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_22_6_CLK,
      I => IntRAM_contents_ram_22_3_Data_Bus_6_LogicTrst31_rt_6553,
      O => IntRAM_contents_ram_22(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_22_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0973_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_22_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_22_1_IN,
      O => IntRAM_contents_ram_22(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_22_3_Data_Bus_5_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_5_LogicTrst31,
      O => IntRAM_contents_ram_22_3_Data_Bus_5_LogicTrst31_rt_6558
    );
  IntRAM_contents_ram_22_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0973_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_22_5_CLK,
      I => IntRAM_contents_ram_22_3_Data_Bus_5_LogicTrst31_rt_6558,
      O => IntRAM_contents_ram_22(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_22_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0973_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_22_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_22_0_IN,
      O => IntRAM_contents_ram_22(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0973_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"0500000005000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR4 => N40,
      ADR5 => '1',
      O => IntRAM_n0973_inv
    );
  IntRAM_contents_ram_22_3_Data_Bus_4_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => Data_Bus_4_LogicTrst31,
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_22_3_Data_Bus_4_LogicTrst31_rt_6564
    );
  IntRAM_contents_ram_22_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0973_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_22_4_CLK,
      I => IntRAM_contents_ram_22_3_Data_Bus_4_LogicTrst31_rt_6564,
      O => IntRAM_contents_ram_22(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"FFF0CACA0F00CACA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_44(2),
      ADR1 => IntRAM_contents_ram_45(2),
      ADR5 => IntRAM_contents_ram_47(2),
      ADR3 => IntRAM_contents_ram_46(2),
      ADR4 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux2_131_8562
    );
  IntRAM_mux1_132 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"BFB38F83BCB08C80"
    )
    port map (
      ADR5 => IntRAM_contents_ram_52(1),
      ADR4 => IntRAM_contents_ram_53(1),
      ADR0 => IntRAM_contents_ram_55(1),
      ADR3 => IntRAM_contents_ram_54(1),
      ADR1 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux1_132_8552
    );
  IntRAM_mux1_121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"E2E2E2E2FF33CC00"
    )
    port map (
      ADR4 => IntRAM_contents_ram_20(1),
      ADR3 => IntRAM_contents_ram_21(1),
      ADR2 => IntRAM_contents_ram_23(1),
      ADR0 => IntRAM_contents_ram_22(1),
      ADR5 => Addr_Bus_1_LogicTrst32,
      ADR1 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux1_121_8544
    );
  Addr_Bus_1_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"FCFFFC00F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR5 => N14,
      ADR4 => N474,
      ADR2 => N475,
      ADR3 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_1_LogicTrst32
    );
  IntRAM_contents_ram_47_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0798_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_47_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_47_7_IN,
      O => IntRAM_contents_ram_47(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_47_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0798_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_47_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_47_6_IN,
      O => IntRAM_contents_ram_47(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_47_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0798_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_47_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_47_5_IN,
      O => IntRAM_contents_ram_47(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_47_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0798_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_47_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_47_4_IN,
      O => IntRAM_contents_ram_47(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_44_3_IntRAM_contents_ram_44_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_44(7),
      O => IntRAM_contents_ram_44_7_0
    );
  IntRAM_contents_ram_44_3_IntRAM_contents_ram_44_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_44(6),
      O => IntRAM_contents_ram_44_6_0
    );
  IntRAM_contents_ram_44_3_IntRAM_contents_ram_44_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_44(5),
      O => IntRAM_contents_ram_44_5_0
    );
  IntRAM_contents_ram_44_3_IntRAM_contents_ram_44_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_44(4),
      O => IntRAM_contents_ram_44_4_0
    );
  IntRAM_contents_ram_44_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0819_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_44_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_44_3_IN,
      O => IntRAM_contents_ram_44(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_7_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_7_LogicTrst3_7768,
      O => Data_Bus_7_LogicTrst3_rt_6613
    );
  IntRAM_contents_ram_44_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0819_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_44_7_CLK,
      I => Data_Bus_7_LogicTrst3_rt_6613,
      O => IntRAM_contents_ram_44(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_44_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0819_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_44_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_44_2_IN,
      O => IntRAM_contents_ram_44(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_6_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst3_8045,
      O => Data_Bus_6_LogicTrst3_rt_6620
    );
  IntRAM_contents_ram_44_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0819_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_44_6_CLK,
      I => Data_Bus_6_LogicTrst3_rt_6620,
      O => IntRAM_contents_ram_44(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_44_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0819_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_44_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_44_1_IN,
      O => IntRAM_contents_ram_44(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_5_LogicTrst3_8037,
      O => Data_Bus_5_LogicTrst3_rt_6625
    );
  IntRAM_contents_ram_44_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0819_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_44_5_CLK,
      I => Data_Bus_5_LogicTrst3_rt_6625,
      O => IntRAM_contents_ram_44(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_44_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0819_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_44_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_44_0_IN,
      O => IntRAM_contents_ram_44(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0819_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"0800080008000800"
    )
    port map (
      ADR4 => '1',
      ADR0 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR2 => Addr_Bus(0),
      ADR3 => N43,
      ADR5 => '1',
      O => IntRAM_n0819_inv
    );
  Data_Bus_4_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst3_8028,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => Data_Bus_4_LogicTrst3_rt_6631
    );
  IntRAM_contents_ram_44_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0819_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_44_4_CLK,
      I => Data_Bus_4_LogicTrst3_rt_6631,
      O => IntRAM_contents_ram_44(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"ACACFF0FACACF000"
    )
    port map (
      ADR5 => IntRAM_contents_ram_44_7_0,
      ADR3 => IntRAM_contents_ram_45_7_0,
      ADR0 => IntRAM_contents_ram_47(7),
      ADR1 => IntRAM_contents_ram_46(7),
      ADR4 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux7_131_9091
    );
  IntRAM_mux7_124 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"CFFAC0FACF0AC00A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_40_7_0,
      ADR4 => IntRAM_contents_ram_41_7_0,
      ADR1 => IntRAM_contents_ram_43_7_0,
      ADR5 => IntRAM_contents_ram_42(7),
      ADR2 => Addr_Bus_1_LogicTrst33,
      ADR3 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux7_124_9090
    );
  IntRAM_mux7_113 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_32(7),
      ADR5 => IntRAM_contents_ram_33(7),
      ADR0 => IntRAM_contents_ram_35(7),
      ADR1 => IntRAM_contents_ram_34(7),
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR4 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux7_113_9092
    );
  IntRAM_mux7_71 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"F5DDF588A0DDA088"
    )
    port map (
      ADR0 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR1 => IntRAM_mux7_124_9090,
      ADR2 => IntRAM_mux7_131_9091,
      ADR5 => IntRAM_mux7_123_8587,
      ADR4 => IntRAM_mux7_113_9092,
      O => IntRAM_mux7_71_8441
    );
  IntRAM_contents_ram_33_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0896_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_33_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_33_7_IN,
      O => IntRAM_contents_ram_33(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_123 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FACF0ACFFAC00AC0"
    )
    port map (
      ADR5 => IntRAM_contents_ram_36(4),
      ADR1 => IntRAM_contents_ram_37(4),
      ADR4 => IntRAM_contents_ram_39(4),
      ADR0 => IntRAM_contents_ram_38(4),
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR2 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux4_123_9094
    );
  IntRAM_contents_ram_33_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0896_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_33_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_33_6_IN,
      O => IntRAM_contents_ram_33(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"CACACACAFFF00F00"
    )
    port map (
      ADR3 => IntRAM_contents_ram_44_4_0,
      ADR4 => IntRAM_contents_ram_45_4_0,
      ADR1 => IntRAM_contents_ram_47(4),
      ADR0 => IntRAM_contents_ram_46(4),
      ADR5 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux4_131_9093
    );
  IntRAM_contents_ram_33_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0896_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_33_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_33_5_IN,
      O => IntRAM_contents_ram_33(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_113 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"F0F0AAAAFF00CCCC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_32(4),
      ADR0 => IntRAM_contents_ram_33(4),
      ADR2 => IntRAM_contents_ram_35(4),
      ADR3 => IntRAM_contents_ram_34(4),
      ADR4 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux4_113_9095
    );
  IntRAM_contents_ram_33_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0896_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_33_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_33_4_IN,
      O => IntRAM_contents_ram_33(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_71 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"D8FFD8AAD855D800"
    )
    port map (
      ADR0 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR5 => IntRAM_mux4_124_8575,
      ADR1 => IntRAM_mux4_131_9093,
      ADR2 => IntRAM_mux4_123_9094,
      ADR4 => IntRAM_mux4_113_9095,
      O => IntRAM_mux4_71_7970
    );
  IntRAM_contents_ram_36_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0875_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_36_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_36_3_IN,
      O => IntRAM_contents_ram_36(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_36_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0875_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_36_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_36_2_IN,
      O => IntRAM_contents_ram_36(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_36_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0875_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_36_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_36_1_IN,
      O => IntRAM_contents_ram_36(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_123 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"AAAAFF00CCCCF0F0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_36(3),
      ADR1 => IntRAM_contents_ram_37(3),
      ADR0 => IntRAM_contents_ram_39(3),
      ADR3 => IntRAM_contents_ram_38(3),
      ADR5 => Addr_Bus_1_LogicTrst3_8546,
      ADR4 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux3_123_8571
    );
  IntRAM_contents_ram_36_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0875_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_36_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_36_0_IN,
      O => IntRAM_contents_ram_36(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0861_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"00000C0000000C00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR1 => N42,
      O => IntRAM_n0861_inv
    );
  IntRAM_contents_ram_18_7 : X_FF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1001_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_18_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_18_7_IN,
      O => IntRAM_contents_ram_18(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_13 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"FFCA0FCAF0CA00CA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_28(4),
      ADR1 => IntRAM_contents_ram_29_4_0,
      ADR4 => IntRAM_contents_ram_31(4),
      ADR5 => IntRAM_contents_ram_30(4),
      ADR3 => Addr_Bus_1_LogicTrst34,
      ADR2 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux4_13_9099
    );
  IntRAM_contents_ram_18_6 : X_FF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1001_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_18_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_18_6_IN,
      O => IntRAM_contents_ram_18(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_122 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"FFE455E4AAE400E4"
    )
    port map (
      ADR1 => IntRAM_contents_ram_24_4_0,
      ADR2 => IntRAM_contents_ram_25(4),
      ADR4 => IntRAM_contents_ram_27_4_0,
      ADR5 => IntRAM_contents_ram_26_4_0,
      ADR3 => Addr_Bus_1_LogicTrst34,
      ADR0 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux4_122_9098
    );
  IntRAM_contents_ram_18_5 : X_FF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1001_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_18_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_18_5_IN,
      O => IntRAM_contents_ram_18(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_112 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"FD5DF858AD0DA808"
    )
    port map (
      ADR4 => IntRAM_contents_ram_16(4),
      ADR5 => IntRAM_contents_ram_17(4),
      ADR3 => IntRAM_contents_ram_19(4),
      ADR1 => IntRAM_contents_ram_18(4),
      ADR0 => Addr_Bus_1_LogicTrst31,
      ADR2 => Addr_Bus_0_LogicTrst31,
      O => IntRAM_mux4_112_9100
    );
  IntRAM_contents_ram_18_4 : X_FF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1001_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_18_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_18_4_IN,
      O => IntRAM_contents_ram_18(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_7 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"F0CCF0CCAAFFAA00"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR0 => IntRAM_mux4_122_9098,
      ADR2 => IntRAM_mux4_13_9099,
      ADR1 => IntRAM_mux4_121_8574,
      ADR4 => IntRAM_mux4_112_9100,
      O => IntRAM_mux4_7_7968
    );
  IntRAM_contents_ram_31_7 : X_FF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0910_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_31_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_31_7_IN,
      O => IntRAM_contents_ram_31(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_124 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"CFFACF0AC0FAC00A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_40(2),
      ADR5 => IntRAM_contents_ram_41(2),
      ADR1 => IntRAM_contents_ram_43(2),
      ADR4 => IntRAM_contents_ram_42(2),
      ADR2 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR3 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux2_124_8561
    );
  IntRAM_contents_ram_31_6 : X_FF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0910_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_31_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_31_6_IN,
      O => IntRAM_contents_ram_31(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_121 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"DFDA8F8AD5D08580"
    )
    port map (
      ADR3 => IntRAM_contents_ram_20(2),
      ADR4 => IntRAM_contents_ram_21(2),
      ADR1 => IntRAM_contents_ram_23(2),
      ADR5 => IntRAM_contents_ram_22(2),
      ADR0 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux2_121_8560
    );
  IntRAM_contents_ram_31_5 : X_FF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0910_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_31_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_31_5_IN,
      O => IntRAM_contents_ram_31(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux1_133 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"BB88BB88F3F3C0C0"
    )
    port map (
      ADR4 => IntRAM_contents_ram_56(1),
      ADR2 => IntRAM_contents_ram_57(1),
      ADR0 => IntRAM_contents_ram_59(1),
      ADR3 => IntRAM_contents_ram_58(1),
      ADR5 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR1 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux1_133_8553
    );
  IntRAM_contents_ram_31_4 : X_FF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0910_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_31_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_31_4_IN,
      O => IntRAM_contents_ram_31(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_1_LogicTrst3_6 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"FFCCF0F0FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR5 => N14,
      ADR2 => N474,
      ADR3 => N475,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_1_LogicTrst3_4_8554
    );
  IntRAM_contents_ram_42_7 : X_FF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0833_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_42_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_42_7_IN,
      O => IntRAM_contents_ram_42(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_121 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FCFCFA0A0C0CFA0A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_20(5),
      ADR3 => IntRAM_contents_ram_21_5_0,
      ADR5 => IntRAM_contents_ram_23_5_0,
      ADR1 => IntRAM_contents_ram_22_5_0,
      ADR4 => Addr_Bus_1_LogicTrst33,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux5_121_8579
    );
  IntRAM_contents_ram_42_6 : X_FF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0833_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_42_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_42_6_IN,
      O => IntRAM_contents_ram_42(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_124 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"DD88DD88F5F5A0A0"
    )
    port map (
      ADR4 => IntRAM_contents_ram_40_4_0,
      ADR3 => IntRAM_contents_ram_41_4_0,
      ADR1 => IntRAM_contents_ram_43_4_0,
      ADR2 => IntRAM_contents_ram_42(4),
      ADR0 => Addr_Bus_1_LogicTrst33,
      ADR5 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux4_124_8575
    );
  IntRAM_contents_ram_42_5 : X_FF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0833_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_42_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_42_5_IN,
      O => IntRAM_contents_ram_42(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux4_121 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"DD88DD88F5F5A0A0"
    )
    port map (
      ADR4 => IntRAM_contents_ram_20(4),
      ADR2 => IntRAM_contents_ram_21_4_0,
      ADR1 => IntRAM_contents_ram_23_4_0,
      ADR3 => IntRAM_contents_ram_22_4_0,
      ADR5 => Addr_Bus_1_LogicTrst33,
      ADR0 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux4_121_8574
    );
  IntRAM_contents_ram_42_4 : X_FF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0833_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_42_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_42_4_IN,
      O => IntRAM_contents_ram_42(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_1_LogicTrst3_4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FAAAFFFFFAAA0000"
    )
    port map (
      ADR1 => '1',
      ADR2 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR3 => N14,
      ADR5 => N474,
      ADR0 => N475,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_1_LogicTrst33
    );
  IntRAM_contents_ram_42_3 : X_FF
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0833_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_42_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_42_3_IN,
      O => IntRAM_contents_ram_42(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux1_131 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"EE22EE22FCFC3030"
    )
    port map (
      ADR2 => IntRAM_contents_ram_44(1),
      ADR0 => IntRAM_contents_ram_45(1),
      ADR3 => IntRAM_contents_ram_47(1),
      ADR4 => IntRAM_contents_ram_46(1),
      ADR1 => Addr_Bus_1_LogicTrst32,
      ADR5 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux1_131_9104
    );
  IntRAM_contents_ram_42_2 : X_FF
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0833_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_42_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_42_2_IN,
      O => IntRAM_contents_ram_42(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux1_124 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"FF33CC00B8B8B8B8"
    )
    port map (
      ADR2 => IntRAM_contents_ram_40(1),
      ADR4 => IntRAM_contents_ram_41(1),
      ADR3 => IntRAM_contents_ram_43(1),
      ADR0 => IntRAM_contents_ram_42(1),
      ADR1 => Addr_Bus_1_LogicTrst32,
      ADR5 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux1_124_9103
    );
  IntRAM_contents_ram_42_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0833_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_42_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_42_1_IN,
      O => IntRAM_contents_ram_42(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux1_113 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"DD88DD88FAFA5050"
    )
    port map (
      ADR2 => IntRAM_contents_ram_32(1),
      ADR3 => IntRAM_contents_ram_33(1),
      ADR1 => IntRAM_contents_ram_35(1),
      ADR4 => IntRAM_contents_ram_34(1),
      ADR0 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux1_113_9105
    );
  IntRAM_contents_ram_42_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0833_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_42_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_42_0_IN,
      O => IntRAM_contents_ram_42(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux1_71 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"E2FFE2CCE233E200"
    )
    port map (
      ADR3 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => IntRAM_mux1_124_9103,
      ADR2 => IntRAM_mux1_131_9104,
      ADR5 => IntRAM_mux1_123_8545,
      ADR4 => IntRAM_mux1_113_9105,
      O => IntRAM_mux1_71_7849
    );
  IntRAM_contents_ram_35_7 : X_FF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0882_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_35_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_35_7_IN,
      O => IntRAM_contents_ram_35(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_131 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FE5EF454AE0EA404"
    )
    port map (
      ADR1 => IntRAM_contents_ram_44_5_0,
      ADR5 => IntRAM_contents_ram_45_5_0,
      ADR3 => IntRAM_contents_ram_47(5),
      ADR4 => IntRAM_contents_ram_46(5),
      ADR0 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux5_131_9108
    );
  IntRAM_contents_ram_35_6 : X_FF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0882_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_35_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_35_6_IN,
      O => IntRAM_contents_ram_35(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_124 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"CACAFF0FCACAF000"
    )
    port map (
      ADR5 => IntRAM_contents_ram_40_5_0,
      ADR3 => IntRAM_contents_ram_41_5_0,
      ADR1 => IntRAM_contents_ram_43_5_0,
      ADR0 => IntRAM_contents_ram_42(5),
      ADR4 => Addr_Bus_1_LogicTrst33,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux5_124_9107
    );
  IntRAM_contents_ram_35_5 : X_FF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0882_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_35_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_35_5_IN,
      O => IntRAM_contents_ram_35(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_113 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FFCC3300B8B8B8B8"
    )
    port map (
      ADR2 => IntRAM_contents_ram_32(5),
      ADR3 => IntRAM_contents_ram_33(5),
      ADR0 => IntRAM_contents_ram_34(5),
      ADR4 => IntRAM_contents_ram_35(5),
      ADR1 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux5_113_9109
    );
  IntRAM_contents_ram_35_4 : X_FF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0882_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_35_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_35_4_IN,
      O => IntRAM_contents_ram_35(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_71 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"EFEC2F2CE3E02320"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => IntRAM_mux5_124_9107,
      ADR4 => IntRAM_mux5_131_9108,
      ADR5 => IntRAM_mux5_123_8580,
      ADR3 => IntRAM_mux5_113_9109,
      O => IntRAM_mux5_71_8269
    );
  IntRAM_contents_ram_38_3 : X_FF
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0861_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_38_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_38_3_IN,
      O => IntRAM_contents_ram_38(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_38_2 : X_FF
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0861_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_38_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_38_2_IN,
      O => IntRAM_contents_ram_38(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_38_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0861_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_38_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_38_1_IN,
      O => IntRAM_contents_ram_38(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_38_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0861_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_38_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_38_0_IN,
      O => IntRAM_contents_ram_38(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_30_7 : X_FF
    generic map(
      LOC => "SLICE_X23Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0917_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_30_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_30_7_IN,
      O => IntRAM_contents_ram_30(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_30_6 : X_FF
    generic map(
      LOC => "SLICE_X23Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0917_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_30_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_30_6_IN,
      O => IntRAM_contents_ram_30(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_30_5 : X_FF
    generic map(
      LOC => "SLICE_X23Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0917_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_30_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_30_5_IN,
      O => IntRAM_contents_ram_30(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_30_4 : X_FF
    generic map(
      LOC => "SLICE_X23Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0917_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_30_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_30_4_IN,
      O => IntRAM_contents_ram_30(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_31_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0910_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_31_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_31_3_IN,
      O => IntRAM_contents_ram_31(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_13 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"EFE3ECE02F232C20"
    )
    port map (
      ADR4 => IntRAM_contents_ram_28(7),
      ADR0 => IntRAM_contents_ram_29_7_0,
      ADR5 => IntRAM_contents_ram_31(7),
      ADR3 => IntRAM_contents_ram_30(7),
      ADR1 => Addr_Bus_1_LogicTrst34,
      ADR2 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux7_13_9112
    );
  IntRAM_contents_ram_31_2 : X_FF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0910_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_31_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_31_2_IN,
      O => IntRAM_contents_ram_31(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_122 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"EFE32F23ECE02C20"
    )
    port map (
      ADR5 => IntRAM_contents_ram_24_7_0,
      ADR0 => IntRAM_contents_ram_25(7),
      ADR4 => IntRAM_contents_ram_27_7_0,
      ADR3 => IntRAM_contents_ram_26_7_0,
      ADR1 => Addr_Bus_1_LogicTrst34,
      ADR2 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux7_122_9111
    );
  IntRAM_contents_ram_31_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0910_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_31_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_31_1_IN,
      O => IntRAM_contents_ram_31(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_112 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"ACACFF0FACACF000"
    )
    port map (
      ADR5 => IntRAM_contents_ram_16(7),
      ADR3 => IntRAM_contents_ram_17(7),
      ADR0 => IntRAM_contents_ram_19(7),
      ADR1 => IntRAM_contents_ram_18(7),
      ADR4 => Addr_Bus_1_LogicTrst32,
      ADR2 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux7_112_9113
    );
  IntRAM_contents_ram_31_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0910_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_31_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_31_0_IN,
      O => IntRAM_contents_ram_31(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux7_7 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"E2FFE2CCE233E200"
    )
    port map (
      ADR1 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR5 => IntRAM_mux7_122_9111,
      ADR2 => IntRAM_mux7_13_9112,
      ADR0 => IntRAM_mux7_121_8586,
      ADR4 => IntRAM_mux7_112_9113,
      O => IntRAM_mux7_7_8439
    );
  IntRAM_mux3_124 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"CFAFC0AFCFA0C0A0"
    )
    port map (
      ADR5 => IntRAM_contents_ram_40(3),
      ADR0 => IntRAM_contents_ram_41(3),
      ADR1 => IntRAM_contents_ram_43(3),
      ADR4 => IntRAM_contents_ram_42(3),
      ADR3 => Addr_Bus_1_LogicTrst33,
      ADR2 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux3_124_8569
    );
  IntRAM_mux3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"F3C0EEEEF3C02222"
    )
    port map (
      ADR0 => IntRAM_contents_ram_20(3),
      ADR5 => IntRAM_contents_ram_21(3),
      ADR2 => IntRAM_contents_ram_23(3),
      ADR3 => IntRAM_contents_ram_22(3),
      ADR4 => Addr_Bus_1_LogicTrst33,
      ADR1 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux3_121_8568
    );
  IntRAM_mux_13 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"EE44EE44F5F5A0A0"
    )
    port map (
      ADR4 => IntRAM_contents_ram_28(0),
      ADR1 => IntRAM_contents_ram_29(0),
      ADR3 => IntRAM_contents_ram_31(0),
      ADR2 => IntRAM_contents_ram_30(0),
      ADR0 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR5 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux_13_8741
    );
  Addr_Bus_0_LogicTrst3_4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"FEFEAAFFFAFAAAFF"
    )
    port map (
      ADR1 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_0_0,
      ADR5 => N14,
      ADR0 => Addr_Bus_0_LogicTrst,
      ADR3 => IntDMA_e_actual_4_PWR_19_o_Mux_41_o,
      ADR2 => N477,
      ADR4 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_0_LogicTrst33
    );
  IntRAM_contents_ram_46_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0805_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_46_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_46_3_IN,
      O => IntRAM_contents_ram_46(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_46_2 : X_FF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0805_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_46_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_46_2_IN,
      O => IntRAM_contents_ram_46(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_46_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0805_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_46_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_46_1_IN,
      O => IntRAM_contents_ram_46(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_46_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0805_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_46_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_46_0_IN,
      O => IntRAM_contents_ram_46(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_113 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"CFC0FAFACFC00A0A"
    )
    port map (
      ADR0 => IntRAM_contents_ram_32(3),
      ADR5 => IntRAM_contents_ram_33(3),
      ADR1 => IntRAM_contents_ram_35(3),
      ADR3 => IntRAM_contents_ram_34(3),
      ADR4 => Addr_Bus_1_LogicTrst3_8546,
      ADR2 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux3_113_9114
    );
  IntRAM_mux3_71 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"F5DDA0DDF588A088"
    )
    port map (
      ADR0 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR1 => IntRAM_mux3_124_8569,
      ADR2 => IntRAM_mux3_131_8570,
      ADR4 => IntRAM_mux3_123_8571,
      ADR5 => IntRAM_mux3_113_9114,
      O => IntRAM_mux3_71_7885
    );
  IntRAM_contents_ram_33_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0896_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_33_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_33_3_IN,
      O => IntRAM_contents_ram_33(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_131 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"F0F0CCCCAAAAFF00"
    )
    port map (
      ADR3 => IntRAM_contents_ram_44(0),
      ADR1 => IntRAM_contents_ram_45(0),
      ADR2 => IntRAM_contents_ram_47(0),
      ADR0 => IntRAM_contents_ram_46(0),
      ADR4 => Addr_Bus_1_LogicTrst32,
      ADR5 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux_131_9116
    );
  IntRAM_contents_ram_33_2 : X_FF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0896_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_33_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_33_2_IN,
      O => IntRAM_contents_ram_33(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_124 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FF00AAAACCCCF0F0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_40(0),
      ADR0 => IntRAM_contents_ram_41(0),
      ADR3 => IntRAM_contents_ram_43(0),
      ADR1 => IntRAM_contents_ram_42(0),
      ADR4 => Addr_Bus_1_LogicTrst33,
      ADR5 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux_124_9115
    );
  IntRAM_contents_ram_33_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0896_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_33_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_33_1_IN,
      O => IntRAM_contents_ram_33(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_113 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FAFA0A0AFC0CFC0C"
    )
    port map (
      ADR1 => IntRAM_contents_ram_32(0),
      ADR0 => IntRAM_contents_ram_33(0),
      ADR4 => IntRAM_contents_ram_35(0),
      ADR3 => IntRAM_contents_ram_34(0),
      ADR2 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux_113_9117
    );
  IntRAM_contents_ram_33_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0896_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_33_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_33_0_IN,
      O => IntRAM_contents_ram_33(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux_71 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"E4E4E4E4FF55AA00"
    )
    port map (
      ADR5 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR1 => IntRAM_mux_124_9115,
      ADR2 => IntRAM_mux_131_9116,
      ADR3 => IntRAM_mux_123_8769,
      ADR4 => IntRAM_mux_113_9117,
      O => IntRAM_mux_71_7829
    );
  IntRAM_contents_ram_34_7 : X_FF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0889_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_34_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_34_7_IN,
      O => IntRAM_contents_ram_34(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux1_123 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"FF0FCACAF000CACA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_36(1),
      ADR1 => IntRAM_contents_ram_37(1),
      ADR3 => IntRAM_contents_ram_39(1),
      ADR5 => IntRAM_contents_ram_38(1),
      ADR4 => Addr_Bus_1_LogicTrst3_8546,
      ADR2 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux1_123_8545
    );
  IntRAM_contents_ram_34_6 : X_FF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0889_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_34_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_34_6_IN,
      O => IntRAM_contents_ram_34(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Addr_Bus_1_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"EEE4EEE4EE44EE44"
    )
    port map (
      ADR4 => '1',
      ADR5 => IntCPU_TMP_reg_7_Index_Reg_7_add_24_OUT_1_0,
      ADR2 => N14,
      ADR1 => N474,
      ADR3 => N475,
      ADR0 => IntCPU_current_state_2_PWR_88_o_Mux_170_o,
      O => Addr_Bus_1_LogicTrst3_8546
    );
  IntRAM_contents_ram_34_5 : X_FF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0889_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_34_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_34_5_IN,
      O => IntRAM_contents_ram_34(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_113 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"F0AAF0AAFFCC00CC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_32(2),
      ADR0 => IntRAM_contents_ram_33(2),
      ADR2 => IntRAM_contents_ram_35(2),
      ADR4 => IntRAM_contents_ram_34(2),
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux2_113_9119
    );
  IntRAM_contents_ram_34_4 : X_FF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0889_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_34_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_34_4_IN,
      O => IntRAM_contents_ram_34(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux2_71 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"CFC0CFC0AFAFA0A0"
    )
    port map (
      ADR2 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR0 => IntRAM_mux2_124_8561,
      ADR1 => IntRAM_mux2_131_8562,
      ADR3 => IntRAM_mux2_123_8563,
      ADR4 => IntRAM_mux2_113_9119,
      O => IntRAM_mux2_71_7865
    );
  IntRAM_mux_123 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y19",
      INIT => X"CCFFCC00AAF0AAF0"
    )
    port map (
      ADR2 => IntRAM_contents_ram_36(0),
      ADR4 => IntRAM_contents_ram_37(0),
      ADR1 => IntRAM_contents_ram_39(0),
      ADR0 => IntRAM_contents_ram_38(0),
      ADR3 => Addr_Bus_1_LogicTrst3_8546,
      ADR5 => Addr_Bus_0_LogicTrst3_8547,
      O => IntRAM_mux_123_8769
    );
  IntRAM_n1015_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y10",
      INIT => X"00000000000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR4 => N41,
      O => IntRAM_n1015_inv
    );
  IntRAM_contents_ram_25_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0952_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_25_3_CLK,
      I => Data_Bus_3_LogicTrst31,
      O => IntRAM_contents_ram_25(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_3_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y11",
      INIT => X"FFFFDDCCFFFFFDFC"
    )
    port map (
      ADR2 => IntRAM_RAMpg_n0019_3_0,
      ADR5 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR1 => Data_Bus_3_LogicTrst,
      ADR4 => Data_Bus_0_LogicTrst32,
      ADR3 => Data_Bus_3_LogicTrst1_7882,
      O => Data_Bus_3_LogicTrst31
    );
  IntRAM_contents_ram_25_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0952_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_25_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_25_2_IN,
      O => IntRAM_contents_ram_25(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_25_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0952_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_25_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_25_1_IN,
      O => IntRAM_contents_ram_25(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_25_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0952_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_25_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_25_0_IN,
      O => IntRAM_contents_ram_25(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0917_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y11",
      INIT => X"00000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR5 => Addr_Bus(0),
      ADR4 => N40,
      O => IntRAM_n0917_inv
    );
  IntRAM_contents_ram_16_7 : X_FF
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1015_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_16_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_16_7_IN,
      O => IntRAM_contents_ram_16(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_13 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"FF00AAAAF0F0CCCC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_28(6),
      ADR0 => IntRAM_contents_ram_29_6_0,
      ADR3 => IntRAM_contents_ram_31(6),
      ADR2 => IntRAM_contents_ram_30(6),
      ADR4 => Addr_Bus_1_LogicTrst34,
      ADR5 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux6_13_9121
    );
  IntRAM_contents_ram_16_6 : X_FF
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1015_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_16_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_16_6_IN,
      O => IntRAM_contents_ram_16(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_122 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"FFCC00CCF0AAF0AA"
    )
    port map (
      ADR0 => IntRAM_contents_ram_24_6_0,
      ADR1 => IntRAM_contents_ram_25(6),
      ADR4 => IntRAM_contents_ram_27_6_0,
      ADR2 => IntRAM_contents_ram_26_6_0,
      ADR3 => Addr_Bus_1_LogicTrst34,
      ADR5 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux6_122_9120
    );
  IntRAM_contents_ram_16_5 : X_FF
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1015_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_16_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_16_5_IN,
      O => IntRAM_contents_ram_16(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_112 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"FF33CC00E2E2E2E2"
    )
    port map (
      ADR0 => IntRAM_contents_ram_16(6),
      ADR4 => IntRAM_contents_ram_17(6),
      ADR3 => IntRAM_contents_ram_19(6),
      ADR2 => IntRAM_contents_ram_18(6),
      ADR1 => Addr_Bus_1_LogicTrst32,
      ADR5 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux6_112_9122
    );
  IntRAM_contents_ram_16_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1015_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_16_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_16_4_IN,
      O => IntRAM_contents_ram_16(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux6_7 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"F3F3BB88C0C0BB88"
    )
    port map (
      ADR1 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR0 => IntRAM_mux6_122_9120,
      ADR2 => IntRAM_mux6_13_9121,
      ADR5 => IntRAM_mux6_121_8583,
      ADR3 => IntRAM_mux6_112_9122,
      O => IntRAM_mux6_7_8424
    );
  IntRAM_contents_ram_23_3_IntRAM_contents_ram_23_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_23(7),
      O => IntRAM_contents_ram_23_7_0
    );
  IntRAM_contents_ram_23_3_IntRAM_contents_ram_23_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_23(6),
      O => IntRAM_contents_ram_23_6_0
    );
  IntRAM_contents_ram_23_3_IntRAM_contents_ram_23_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_23(5),
      O => IntRAM_contents_ram_23_5_0
    );
  IntRAM_contents_ram_23_3_IntRAM_contents_ram_23_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_23(4),
      O => IntRAM_contents_ram_23_4_0
    );
  IntRAM_contents_ram_23_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0966_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_23_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_23_3_IN,
      O => IntRAM_contents_ram_23(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_23_3_Data_Bus_7_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_7_LogicTrst31,
      O => IntRAM_contents_ram_23_3_Data_Bus_7_LogicTrst31_rt_7189
    );
  IntRAM_contents_ram_23_7 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0966_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_23_7_CLK,
      I => IntRAM_contents_ram_23_3_Data_Bus_7_LogicTrst31_rt_7189,
      O => IntRAM_contents_ram_23(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_23_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0966_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_23_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_23_2_IN,
      O => IntRAM_contents_ram_23(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_23_3_Data_Bus_6_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst31,
      O => IntRAM_contents_ram_23_3_Data_Bus_6_LogicTrst31_rt_7196
    );
  IntRAM_contents_ram_23_6 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0966_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_23_6_CLK,
      I => IntRAM_contents_ram_23_3_Data_Bus_6_LogicTrst31_rt_7196,
      O => IntRAM_contents_ram_23(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_23_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0966_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_23_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_23_1_IN,
      O => IntRAM_contents_ram_23(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_23_3_Data_Bus_5_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_5_LogicTrst31,
      O => IntRAM_contents_ram_23_3_Data_Bus_5_LogicTrst31_rt_7201
    );
  IntRAM_contents_ram_23_5 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0966_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_23_5_CLK,
      I => IntRAM_contents_ram_23_3_Data_Bus_5_LogicTrst31_rt_7201,
      O => IntRAM_contents_ram_23(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_23_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0966_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_23_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_23_0_IN,
      O => IntRAM_contents_ram_23(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0966_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"00A0000000A00000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Addr_Bus(0),
      ADR3 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR2 => N40,
      ADR5 => '1',
      O => IntRAM_n0966_inv
    );
  IntRAM_contents_ram_23_3_Data_Bus_4_LogicTrst31_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => Data_Bus_4_LogicTrst31,
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_23_3_Data_Bus_4_LogicTrst31_rt_7207
    );
  IntRAM_contents_ram_23_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0966_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_23_4_CLK,
      I => IntRAM_contents_ram_23_3_Data_Bus_4_LogicTrst31_rt_7207,
      O => IntRAM_contents_ram_23(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_40_3_IntRAM_contents_ram_40_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_40(7),
      O => IntRAM_contents_ram_40_7_0
    );
  IntRAM_contents_ram_40_3_IntRAM_contents_ram_40_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_40(6),
      O => IntRAM_contents_ram_40_6_0
    );
  IntRAM_contents_ram_40_3_IntRAM_contents_ram_40_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_40(5),
      O => IntRAM_contents_ram_40_5_0
    );
  IntRAM_contents_ram_40_3_IntRAM_contents_ram_40_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_40(4),
      O => IntRAM_contents_ram_40_4_0
    );
  IntRAM_contents_ram_40_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0847_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_40_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_40_3_IN,
      O => IntRAM_contents_ram_40(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_40_3_Data_Bus_7_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_7_LogicTrst3_7768,
      O => IntRAM_contents_ram_40_3_Data_Bus_7_LogicTrst3_rt_7218
    );
  IntRAM_contents_ram_40_7 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0847_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_40_7_CLK,
      I => IntRAM_contents_ram_40_3_Data_Bus_7_LogicTrst3_rt_7218,
      O => IntRAM_contents_ram_40(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_40_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0847_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_40_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_40_2_IN,
      O => IntRAM_contents_ram_40(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_40_3_Data_Bus_6_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus_6_LogicTrst3_8045,
      O => IntRAM_contents_ram_40_3_Data_Bus_6_LogicTrst3_rt_7225
    );
  IntRAM_contents_ram_40_6 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0847_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_40_6_CLK,
      I => IntRAM_contents_ram_40_3_Data_Bus_6_LogicTrst3_rt_7225,
      O => IntRAM_contents_ram_40(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_40_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0847_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_40_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_40_1_IN,
      O => IntRAM_contents_ram_40(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_40_3_Data_Bus_5_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus_5_LogicTrst3_8037,
      O => IntRAM_contents_ram_40_3_Data_Bus_5_LogicTrst3_rt_7230
    );
  IntRAM_contents_ram_40_5 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0847_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_40_5_CLK,
      I => IntRAM_contents_ram_40_3_Data_Bus_5_LogicTrst3_rt_7230,
      O => IntRAM_contents_ram_40(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_40_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0847_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_40_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_40_0_IN,
      O => IntRAM_contents_ram_40(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0847_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"0008000800080008"
    )
    port map (
      ADR4 => '1',
      ADR1 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR2 => Addr_Bus(0),
      ADR0 => N43,
      ADR5 => '1',
      O => IntRAM_n0847_inv
    );
  IntRAM_contents_ram_40_3_Data_Bus_4_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst3_8028,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_40_3_Data_Bus_4_LogicTrst3_rt_7236
    );
  IntRAM_contents_ram_40_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0847_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_40_4_CLK,
      I => IntRAM_contents_ram_40_3_Data_Bus_4_LogicTrst3_rt_7236,
      O => IntRAM_contents_ram_40(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_32_7 : X_FF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0903_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_32_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_32_7_IN,
      O => IntRAM_contents_ram_32(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_32_6 : X_FF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0903_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_32_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_32_6_IN,
      O => IntRAM_contents_ram_32(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_32_5 : X_FF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0903_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_32_5_CLK,
      I => Data_Bus_5_LogicTrst3_8037,
      O => IntRAM_contents_ram_32(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"FFFFFFFFBFAFBBAA"
    )
    port map (
      ADR3 => IntRAM_RAMpg_n0019_5_0,
      ADR1 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR2 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_5_LogicTrst,
      ADR4 => Data_Bus_5_LogicTrst1_8266,
      ADR5 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_5_LogicTrst3_8037
    );
  IntRAM_contents_ram_32_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0903_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_32_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_32_4_IN,
      O => IntRAM_contents_ram_32(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0798_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"8080808000000000"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR5 => N42,
      O => IntRAM_n0798_inv
    );
  RS232_Transmitter_e_actual_FSM_FFd2_RS232_Transmitter_e_actual_FSM_FFd2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Transmitter_n0077_inv,
      O => RS232_Transmitter_n0077_inv_0
    );
  RS232_Transmitter_Mmux_Cuenta11 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => X"00EE00EE00EE00EE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR1 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      O => RS232_Transmitter_Cuenta
    );
  RS232_Transmitter_e_actual_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_CLK,
      I => RS232_Transmitter_e_actual_FSM_FFd2_In,
      O => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_e_actual_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => X"0AAAEEEE0AAAEEEE"
    )
    port map (
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR3 => RS232_Transmitter_Mcompar_n0017_cy_6_Q_9126,
      ADR2 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR1 => RS232_StartTX_8744,
      ADR5 => '1',
      O => RS232_Transmitter_e_actual_FSM_FFd2_In
    );
  RS232_Transmitter_n0077_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => X"A0A04444"
    )
    port map (
      ADR4 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR3 => '1',
      ADR2 => RS232_Transmitter_Mcompar_Pulse_width_31_INV_53_o_cy_6_0,
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      ADR1 => RS232_StartTX_8744,
      O => RS232_Transmitter_n0077_inv
    );
  RS232_Transmitter_e_actual_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_CLK,
      I => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_IN,
      O => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      RST => IntALU_Reset_inv,
      SET => GND
    );
  RS232_Transmitter_Mcompar_n0017_cy_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => X"00FF00AA00FF00AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_Transmitter_Data_count(31),
      ADR4 => RS232_Transmitter_Data_count(30),
      ADR0 => RS232_Transmitter_Mcompar_n0017_cy_5_0,
      O => RS232_Transmitter_Mcompar_n0017_cy_6_Q_9126
    );
  IntRAM_Switches_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Switches_3_CLK,
      I => NlwBufferSignal_IntRAM_Switches_3_IN,
      O => IntRAM_Switches(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Switches_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Switches_2_CLK,
      I => NlwBufferSignal_IntRAM_Switches_2_IN,
      O => IntRAM_Switches(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Switches_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Switches_1_CLK,
      I => NlwBufferSignal_IntRAM_Switches_1_IN,
      O => IntRAM_Switches(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Switches_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Switches_0_CLK,
      I => NlwBufferSignal_IntRAM_Switches_0_IN,
      O => IntRAM_Switches(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0910_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => X"0000040000000000"
    )
    port map (
      ADR5 => RA_OE_7984,
      ADR2 => Addr_Bus(5),
      ADR1 => Addr_Bus(4),
      ADR4 => Addr_Bus(6),
      ADR0 => Addr_Bus(7),
      ADR3 => Addr_Bus(1),
      O => N40
    );
  IntRAM_n0994_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => X"0000000033000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR3 => N40,
      O => IntRAM_n0994_inv
    );
  IntRAM_n1001_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => X"0000000000300030"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR2 => N40,
      O => IntRAM_n1001_inv
    );
  IntRAM_contents_ram_17_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1008_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_17_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_17_7_IN,
      O => IntRAM_contents_ram_17(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_17_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1008_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_17_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_17_6_IN,
      O => IntRAM_contents_ram_17(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_17_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1008_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_17_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_17_5_IN,
      O => IntRAM_contents_ram_17(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0910_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => X"C0C0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR5 => Addr_Bus(0),
      ADR4 => N40,
      O => IntRAM_n0910_inv
    );
  IntRAM_contents_ram_17_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n1008_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_17_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_17_4_IN,
      O => IntRAM_contents_ram_17(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux3_13 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => X"FCFC3030BB88BB88"
    )
    port map (
      ADR3 => IntRAM_contents_ram_28(3),
      ADR2 => IntRAM_contents_ram_29(3),
      ADR4 => IntRAM_contents_ram_31(3),
      ADR0 => IntRAM_contents_ram_30(3),
      ADR1 => Addr_Bus_1_LogicTrst34,
      ADR5 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux3_13_8567
    );
  IntRAM_contents_ram_19_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0994_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_19_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_19_7_IN,
      O => IntRAM_contents_ram_19(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_13 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => X"B8B8B8B8FF33CC00"
    )
    port map (
      ADR4 => IntRAM_contents_ram_28(5),
      ADR2 => IntRAM_contents_ram_29_5_0,
      ADR0 => IntRAM_contents_ram_31(5),
      ADR3 => IntRAM_contents_ram_30(5),
      ADR1 => Addr_Bus_1_LogicTrst34,
      ADR5 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux5_13_9128
    );
  IntRAM_contents_ram_19_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0994_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_19_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_19_6_IN,
      O => IntRAM_contents_ram_19(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_122 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => X"F0F0CCCCAAAAFF00"
    )
    port map (
      ADR3 => IntRAM_contents_ram_24_5_0,
      ADR1 => IntRAM_contents_ram_25(5),
      ADR2 => IntRAM_contents_ram_27_5_0,
      ADR0 => IntRAM_contents_ram_26_5_0,
      ADR4 => Addr_Bus_1_LogicTrst34,
      ADR5 => Addr_Bus_0_LogicTrst34,
      O => IntRAM_mux5_122_9127
    );
  IntRAM_contents_ram_19_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0994_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_19_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_19_5_IN,
      O => IntRAM_contents_ram_19(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_112 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => X"FFAA00AAF0CCF0CC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_16(5),
      ADR0 => IntRAM_contents_ram_17(5),
      ADR2 => IntRAM_contents_ram_18(5),
      ADR4 => IntRAM_contents_ram_19(5),
      ADR3 => Addr_Bus_1_LogicTrst32,
      ADR5 => Addr_Bus_0_LogicTrst32,
      O => IntRAM_mux5_112_9129
    );
  IntRAM_contents_ram_19_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0994_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_19_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_19_4_IN,
      O => IntRAM_contents_ram_19(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_mux5_7 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => X"F0CCF0CCAAFFAA00"
    )
    port map (
      ADR5 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR1 => IntRAM_mux5_122_9127,
      ADR2 => IntRAM_mux5_13_9128,
      ADR0 => IntRAM_mux5_121_8579,
      ADR4 => IntRAM_mux5_112_9129,
      O => IntRAM_mux5_7_8267
    );
  IntRAM_contents_ram_28_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0931_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_28_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_28_7_IN,
      O => IntRAM_contents_ram_28(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_28_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0931_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_28_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_28_6_IN,
      O => IntRAM_contents_ram_28(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_28_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0931_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_28_5_CLK,
      I => Data_Bus_5_LogicTrst31,
      O => IntRAM_contents_ram_28(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_5_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => X"FFFFBAFFFFFFBABA"
    )
    port map (
      ADR5 => IntRAM_RAMpg_n0019_5_0,
      ADR3 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR0 => Data_Bus_5_LogicTrst,
      ADR2 => Data_Bus_5_LogicTrst1_8266,
      ADR4 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_5_LogicTrst31
    );
  IntRAM_contents_ram_28_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0931_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_28_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_28_4_IN,
      O => IntRAM_contents_ram_28(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_35_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0882_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_35_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_35_3_IN,
      O => IntRAM_contents_ram_35(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_35_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0882_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_35_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_35_2_IN,
      O => IntRAM_contents_ram_35(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_35_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0882_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_35_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_35_1_IN,
      O => IntRAM_contents_ram_35(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_35_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0882_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_35_0_CLK,
      I => Data_Bus_0_LogicTrst4_7994,
      O => IntRAM_contents_ram_35(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_0_LogicTrst4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => X"FFFFFFFFBFBBAFAA"
    )
    port map (
      ADR3 => IntRAM_RAMpg_n0019_0_0,
      ADR2 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR1 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR5 => Data_Bus_0_LogicTrst,
      ADR4 => Data_Bus_0_LogicTrst1_7823,
      ADR0 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_0_LogicTrst4_7994
    );
  IntRAM_contents_ram_41_3_IntRAM_contents_ram_41_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_41(7),
      O => IntRAM_contents_ram_41_7_0
    );
  IntRAM_contents_ram_41_3_IntRAM_contents_ram_41_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_41(6),
      O => IntRAM_contents_ram_41_6_0
    );
  IntRAM_contents_ram_41_3_IntRAM_contents_ram_41_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_41(5),
      O => IntRAM_contents_ram_41_5_0
    );
  IntRAM_contents_ram_41_3_IntRAM_contents_ram_41_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_41(4),
      O => IntRAM_contents_ram_41_4_0
    );
  IntRAM_contents_ram_41_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0840_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_41_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_41_3_IN,
      O => IntRAM_contents_ram_41(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_41_3_Data_Bus_7_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Data_Bus_7_LogicTrst3_7768,
      O => IntRAM_contents_ram_41_3_Data_Bus_7_LogicTrst3_rt_7413
    );
  IntRAM_contents_ram_41_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0840_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_41_7_CLK,
      I => IntRAM_contents_ram_41_3_Data_Bus_7_LogicTrst3_rt_7413,
      O => IntRAM_contents_ram_41(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_41_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0840_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_41_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_41_2_IN,
      O => IntRAM_contents_ram_41(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_41_3_Data_Bus_6_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus_6_LogicTrst3_8045,
      O => IntRAM_contents_ram_41_3_Data_Bus_6_LogicTrst3_rt_7420
    );
  IntRAM_contents_ram_41_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0840_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_41_6_CLK,
      I => IntRAM_contents_ram_41_3_Data_Bus_6_LogicTrst3_rt_7420,
      O => IntRAM_contents_ram_41(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_41_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0840_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_41_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_41_1_IN,
      O => IntRAM_contents_ram_41(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_41_3_Data_Bus_5_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_5_LogicTrst3_8037,
      O => IntRAM_contents_ram_41_3_Data_Bus_5_LogicTrst3_rt_7425
    );
  IntRAM_contents_ram_41_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0840_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_41_5_CLK,
      I => IntRAM_contents_ram_41_3_Data_Bus_5_LogicTrst3_rt_7425,
      O => IntRAM_contents_ram_41(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_41_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0840_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_41_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_41_0_IN,
      O => IntRAM_contents_ram_41(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0840_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"2000200020002000"
    )
    port map (
      ADR4 => '1',
      ADR2 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR0 => N43,
      ADR5 => '1',
      O => IntRAM_n0840_inv
    );
  IntRAM_contents_ram_41_3_Data_Bus_4_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Data_Bus_4_LogicTrst3_8028,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => IntRAM_contents_ram_41_3_Data_Bus_4_LogicTrst3_rt_7431
    );
  IntRAM_contents_ram_41_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0840_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_41_4_CLK,
      I => IntRAM_contents_ram_41_3_Data_Bus_4_LogicTrst3_rt_7431,
      O => IntRAM_contents_ram_41(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_34_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0889_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_34_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_34_3_IN,
      O => IntRAM_contents_ram_34(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_34_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0889_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_34_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_34_2_IN,
      O => IntRAM_contents_ram_34(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_34_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0889_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_34_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_34_1_IN,
      O => IntRAM_contents_ram_34(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_34_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0889_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_34_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_34_0_IN,
      O => IntRAM_contents_ram_34(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0889_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"0000020200000202"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR0 => N42,
      O => IntRAM_n0889_inv
    );
  IntRAM_contents_ram_46_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0805_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_46_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_46_7_IN,
      O => IntRAM_contents_ram_46(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_46_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0805_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_46_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_46_6_IN,
      O => IntRAM_contents_ram_46(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_46_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0805_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_46_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_46_5_IN,
      O => IntRAM_contents_ram_46(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_46_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0805_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_46_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_46_4_IN,
      O => IntRAM_contents_ram_46(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0875_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => X"000C000C00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => Addr_Bus(3),
      ADR5 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR1 => N43,
      O => IntRAM_n0875_inv
    );
  IntRAM_Switches_7 : X_FF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Switches_7_CLK,
      I => NlwBufferSignal_IntRAM_Switches_7_IN,
      O => IntRAM_Switches(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Switches_6 : X_FF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Switches_6_CLK,
      I => NlwBufferSignal_IntRAM_Switches_6_IN,
      O => IntRAM_Switches(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Switches_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Switches_5_CLK,
      I => NlwBufferSignal_IntRAM_Switches_5_IN,
      O => IntRAM_Switches(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_Switches_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_IntRAM_Switches_4_CLK,
      I => NlwBufferSignal_IntRAM_Switches_4_IN,
      O => IntRAM_Switches(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_28_3 : X_FF
    generic map(
      LOC => "SLICE_X26Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0931_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_28_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_28_3_IN,
      O => IntRAM_contents_ram_28(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_28_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0931_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_28_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_28_2_IN,
      O => IntRAM_contents_ram_28(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_28_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0931_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_28_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_28_1_IN,
      O => IntRAM_contents_ram_28(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_28_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0931_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_28_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_28_0_IN,
      O => IntRAM_contents_ram_28(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_25_7 : X_FF
    generic map(
      LOC => "SLICE_X26Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0952_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_25_7_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_25_7_IN,
      O => IntRAM_contents_ram_25(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_25_6 : X_FF
    generic map(
      LOC => "SLICE_X26Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0952_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_25_6_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_25_6_IN,
      O => IntRAM_contents_ram_25(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_25_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0952_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_25_5_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_25_5_IN,
      O => IntRAM_contents_ram_25(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_25_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0952_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_25_4_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_25_4_IN,
      O => IntRAM_contents_ram_25(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_20_3 : X_FF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0987_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_20_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_20_3_IN,
      O => IntRAM_contents_ram_20(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_20_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0987_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_20_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_20_2_IN,
      O => IntRAM_contents_ram_20(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_20_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0987_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_20_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_20_1_IN,
      O => IntRAM_contents_ram_20(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_20_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0987_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_20_0_CLK,
      I => Data_Bus_0_LogicTrst41,
      O => IntRAM_contents_ram_20(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  Data_Bus_0_LogicTrst4_2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => X"FDFCFFFFFDFCFDFC"
    )
    port map (
      ADR5 => IntRAM_RAMpg_n0019_0_0,
      ADR4 => IntRAM_RAMpg_OE_PG_GND_56_o_AND_32_o_inv,
      ADR0 => IntRAM_OE_Address_7_AND_159_o_inv,
      ADR2 => Data_Bus_0_LogicTrst,
      ADR3 => Data_Bus_0_LogicTrst1_7823,
      ADR1 => Data_Bus_0_LogicTrst31,
      O => Data_Bus_0_LogicTrst41
    );
  IntRAM_contents_ram_43_3_IntRAM_contents_ram_43_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_43(7),
      O => IntRAM_contents_ram_43_7_0
    );
  IntRAM_contents_ram_43_3_IntRAM_contents_ram_43_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_43(6),
      O => IntRAM_contents_ram_43_6_0
    );
  IntRAM_contents_ram_43_3_IntRAM_contents_ram_43_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_43(5),
      O => IntRAM_contents_ram_43_5_0
    );
  IntRAM_contents_ram_43_3_IntRAM_contents_ram_43_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_43(4),
      O => IntRAM_contents_ram_43_4_0
    );
  IntRAM_contents_ram_43_3 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0826_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_43_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_43_3_IN,
      O => IntRAM_contents_ram_43(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_43_3_Data_Bus_7_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_7_LogicTrst3_7768,
      O => IntRAM_contents_ram_43_3_Data_Bus_7_LogicTrst3_rt_7523
    );
  IntRAM_contents_ram_43_7 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0826_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_43_7_CLK,
      I => IntRAM_contents_ram_43_3_Data_Bus_7_LogicTrst3_rt_7523,
      O => IntRAM_contents_ram_43(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_43_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0826_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_43_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_43_2_IN,
      O => IntRAM_contents_ram_43(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_43_3_Data_Bus_6_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Data_Bus_6_LogicTrst3_8045,
      O => IntRAM_contents_ram_43_3_Data_Bus_6_LogicTrst3_rt_7530
    );
  IntRAM_contents_ram_43_6 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0826_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_43_6_CLK,
      I => IntRAM_contents_ram_43_3_Data_Bus_6_LogicTrst3_rt_7530,
      O => IntRAM_contents_ram_43(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_43_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0826_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_43_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_43_1_IN,
      O => IntRAM_contents_ram_43(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_43_3_Data_Bus_5_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_5_LogicTrst3_8037,
      O => IntRAM_contents_ram_43_3_Data_Bus_5_LogicTrst3_rt_7535
    );
  IntRAM_contents_ram_43_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0826_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_43_5_CLK,
      I => IntRAM_contents_ram_43_3_Data_Bus_5_LogicTrst3_rt_7535,
      O => IntRAM_contents_ram_43(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_43_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0826_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_43_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_43_0_IN,
      O => IntRAM_contents_ram_43(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0826_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"2020000020200000"
    )
    port map (
      ADR3 => '1',
      ADR4 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR2 => Addr_Bus(0),
      ADR0 => N42,
      ADR5 => '1',
      O => IntRAM_n0826_inv
    );
  IntRAM_contents_ram_43_3_Data_Bus_4_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => Data_Bus_4_LogicTrst3_8028,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_43_3_Data_Bus_4_LogicTrst3_rt_7541
    );
  IntRAM_contents_ram_43_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0826_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_43_4_CLK,
      I => IntRAM_contents_ram_43_3_Data_Bus_4_LogicTrst3_rt_7541,
      O => IntRAM_contents_ram_43(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_30_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0917_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_30_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_30_3_IN,
      O => IntRAM_contents_ram_30(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_30_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0917_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_30_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_30_2_IN,
      O => IntRAM_contents_ram_30(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_30_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0917_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_30_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_30_1_IN,
      O => IntRAM_contents_ram_30(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0924_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y11",
      INIT => X"0000000400000000"
    )
    port map (
      ADR1 => RA_OE_7984,
      ADR4 => Addr_Bus(5),
      ADR5 => Addr_Bus(4),
      ADR0 => Addr_Bus(6),
      ADR3 => Addr_Bus(7),
      ADR2 => Addr_Bus(1),
      O => N41
    );
  IntRAM_contents_ram_30_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y11",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0917_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_30_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_30_0_IN,
      O => IntRAM_contents_ram_30(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n1008_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y11",
      INIT => X"0000000000CC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR4 => N41,
      O => IntRAM_n1008_inv
    );
  IntRAM_contents_ram_29_3_IntRAM_contents_ram_29_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_29(7),
      O => IntRAM_contents_ram_29_7_0
    );
  IntRAM_contents_ram_29_3_IntRAM_contents_ram_29_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_29(6),
      O => IntRAM_contents_ram_29_6_0
    );
  IntRAM_contents_ram_29_3_IntRAM_contents_ram_29_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_29(5),
      O => IntRAM_contents_ram_29_5_0
    );
  IntRAM_contents_ram_29_3_IntRAM_contents_ram_29_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_29(4),
      O => IntRAM_contents_ram_29_4_0
    );
  IntRAM_contents_ram_29_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0924_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_29_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_29_3_IN,
      O => IntRAM_contents_ram_29(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_29_3_Data_Bus_7_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_Bus_7_LogicTrst3_7768,
      O => IntRAM_contents_ram_29_3_Data_Bus_7_LogicTrst3_rt_7576
    );
  IntRAM_contents_ram_29_7 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0924_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_29_7_CLK,
      I => IntRAM_contents_ram_29_3_Data_Bus_7_LogicTrst3_rt_7576,
      O => IntRAM_contents_ram_29(7),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_29_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0924_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_29_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_29_2_IN,
      O => IntRAM_contents_ram_29(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_29_3_Data_Bus_6_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_6_LogicTrst3_8045,
      O => IntRAM_contents_ram_29_3_Data_Bus_6_LogicTrst3_rt_7583
    );
  IntRAM_contents_ram_29_6 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0924_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_29_6_CLK,
      I => IntRAM_contents_ram_29_3_Data_Bus_6_LogicTrst3_rt_7583,
      O => IntRAM_contents_ram_29(6),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_29_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0924_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_29_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_29_1_IN,
      O => IntRAM_contents_ram_29(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_29_3_Data_Bus_5_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Data_Bus_5_LogicTrst3_8037,
      O => IntRAM_contents_ram_29_3_Data_Bus_5_LogicTrst3_rt_7588
    );
  IntRAM_contents_ram_29_5 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0924_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_29_5_CLK,
      I => IntRAM_contents_ram_29_3_Data_Bus_5_LogicTrst3_rt_7588,
      O => IntRAM_contents_ram_29(5),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_contents_ram_29_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0924_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_29_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_29_0_IN,
      O => IntRAM_contents_ram_29(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0924_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => Addr_Bus(3),
      ADR2 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR4 => N41,
      ADR5 => '1',
      O => IntRAM_n0924_inv
    );
  IntRAM_contents_ram_29_3_Data_Bus_4_LogicTrst3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR0 => Data_Bus_4_LogicTrst3_8028,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => IntRAM_contents_ram_29_3_Data_Bus_4_LogicTrst3_rt_7592
    );
  IntRAM_contents_ram_29_4 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0924_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_29_4_CLK,
      I => IntRAM_contents_ram_29_3_Data_Bus_4_LogicTrst3_rt_7592,
      O => IntRAM_contents_ram_29(4),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0931_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y13",
      INIT => X"4400000044000000"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => Addr_Bus(3),
      ADR3 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR1 => N41,
      O => IntRAM_n0931_inv
    );
  IntRAM_n0952_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y13",
      INIT => X"0000880000008800"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR1 => Addr_Bus(0),
      ADR0 => N41,
      O => IntRAM_n0952_inv
    );
  IntRAM_contents_ram_32_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0903_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_32_3_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_32_3_IN,
      O => IntRAM_contents_ram_32(3),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0798_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => X"0000000000080000"
    )
    port map (
      ADR4 => RA_OE_7984,
      ADR3 => Addr_Bus(4),
      ADR1 => Addr_Bus(5),
      ADR5 => Addr_Bus(6),
      ADR2 => Addr_Bus(7),
      ADR0 => Addr_Bus(1),
      O => N42
    );
  IntRAM_contents_ram_32_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0903_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_32_2_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_32_2_IN,
      O => IntRAM_contents_ram_32(2),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0882_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => X"0000000033000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => Addr_Bus(3),
      ADR1 => Addr_Bus(2),
      ADR4 => Addr_Bus(0),
      ADR3 => N42,
      O => IntRAM_n0882_inv
    );
  IntRAM_contents_ram_32_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0903_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_32_1_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_32_1_IN,
      O => IntRAM_contents_ram_32(1),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0812_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => X"0000000000040000"
    )
    port map (
      ADR4 => RA_OE_7984,
      ADR5 => Addr_Bus(4),
      ADR1 => Addr_Bus(5),
      ADR2 => Addr_Bus(6),
      ADR0 => Addr_Bus(7),
      ADR3 => Addr_Bus(1),
      O => N43
    );
  IntRAM_contents_ram_32_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => '0'
    )
    port map (
      CE => IntRAM_n0903_inv,
      CLK => NlwBufferSignal_IntRAM_contents_ram_32_0_CLK,
      I => NlwBufferSignal_IntRAM_contents_ram_32_0_IN,
      O => IntRAM_contents_ram_32(0),
      RST => IntALU_Reset_inv,
      SET => GND
    );
  IntRAM_n0896_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => X"1100000011000000"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => Addr_Bus(3),
      ADR0 => Addr_Bus(2),
      ADR3 => Addr_Bus(0),
      ADR4 => N43,
      O => IntRAM_n0896_inv
    );
  IntRAM_n0903_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => X"0000000000005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => Addr_Bus(3),
      ADR4 => Addr_Bus(2),
      ADR0 => Addr_Bus(0),
      ADR3 => N43,
      O => IntRAM_n0903_inv
    );
  RS232_Transmitter_TX6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => X"C000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => RS232_Transmitter_TX,
      ADR1 => RS232_Transmitter_TX1_8464,
      ADR4 => RS232_Transmitter_TX2_8471,
      ADR2 => RS232_Transmitter_TX3_8479,
      ADR5 => RS232_Transmitter_TX4_8486,
      O => RS232_Transmitter_TX5_9134
    );
  RS232_Transmitter_TX9 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => X"BFBF0F0F8F8F0F0F"
    )
    port map (
      ADR3 => '1',
      ADR4 => RS232_Transmitter_TX5_9134,
      ADR1 => RS232_Transmitter_Data_count(0),
      ADR5 => RS232_Transmitter_TX7_8495,
      ADR0 => RS232_Transmitter_TX6_8496,
      ADR2 => RS232_Transmitter_e_actual_FSM_FFd2_8497,
      O => RS232_TX_OBUF_8493
    );
  RS232_Transmitter_TX1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y20",
      INIT => X"0000000000000002"
    )
    port map (
      ADR3 => RS232_Transmitter_Data_count(9),
      ADR1 => RS232_Transmitter_Data_count(8),
      ADR5 => RS232_Transmitter_Data_count(7),
      ADR0 => RS232_Transmitter_e_actual_FSM_FFd1_8461,
      ADR4 => RS232_Transmitter_Data_count(6),
      ADR2 => RS232_Transmitter_Data_count(5),
      O => RS232_Transmitter_TX
    );
  RS232_Transmitter_TX3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y21",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => RS232_Transmitter_Data_count(26),
      ADR5 => RS232_Transmitter_Data_count(27),
      ADR1 => RS232_Transmitter_Data_count(25),
      ADR4 => RS232_Transmitter_Data_count(24),
      ADR0 => RS232_Transmitter_Data_count(23),
      ADR3 => RS232_Transmitter_Data_count(22),
      O => RS232_Transmitter_TX2_8471
    );
  RS232_Transmitter_TX2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y21",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => RS232_Transmitter_Data_count(3),
      ADR1 => RS232_Transmitter_Data_count(4),
      ADR2 => RS232_Transmitter_Data_count(31),
      ADR4 => RS232_Transmitter_Data_count(30),
      ADR0 => RS232_Transmitter_Data_count(29),
      ADR5 => RS232_Transmitter_Data_count(28),
      O => RS232_Transmitter_TX1_8464
    );
  RS232_Transmitter_TX4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y22",
      INIT => X"0000000000000001"
    )
    port map (
      ADR5 => RS232_Transmitter_Data_count(20),
      ADR2 => RS232_Transmitter_Data_count(21),
      ADR3 => RS232_Transmitter_Data_count(19),
      ADR1 => RS232_Transmitter_Data_count(18),
      ADR4 => RS232_Transmitter_Data_count(17),
      ADR0 => RS232_Transmitter_Data_count(16),
      O => RS232_Transmitter_TX3_8479
    );
  IntRAM_mux1_13 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y12",
      INIT => X"FF0FF000ACACACAC"
    )
    port map (
      ADR1 => IntRAM_contents_ram_28(1),
      ADR4 => IntRAM_contents_ram_29(1),
      ADR3 => IntRAM_contents_ram_31(1),
      ADR0 => IntRAM_contents_ram_30(1),
      ADR2 => Addr_Bus_1_LogicTrst3_4_8554,
      ADR5 => Addr_Bus_0_LogicTrst33,
      O => IntRAM_mux1_13_8543
    );
  RS232_Transmitter_TX5 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y20",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => RS232_Transmitter_Data_count(14),
      ADR3 => RS232_Transmitter_Data_count(15),
      ADR0 => RS232_Transmitter_Data_count(13),
      ADR5 => RS232_Transmitter_Data_count(12),
      ADR1 => RS232_Transmitter_Data_count(11),
      ADR2 => RS232_Transmitter_Data_count(10),
      O => RS232_Transmitter_TX4_8486
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(7),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_11_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(6),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_10_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(5),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_9_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(4),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_8_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(3),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(2),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(1),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(0),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q

    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1(0),
      O => 
NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q

    );
  NlwBufferBlock_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(0),
      O => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(1),
      O => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(2),
      O => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(3),
      O => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(4),
      O => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_0_Q
    );
  NlwBufferBlock_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(5),
      O => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_1_Q
    );
  NlwBufferBlock_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(6),
      O => NlwBufferSignal_IntALU_Madd_A_7_B_7_add_1_OUT_xor_7_DI_2_Q
    );
  NlwBufferBlock_IntCPU_PC_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_PC_reg_3_CLK
    );
  NlwBufferBlock_IntCPU_PC_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_PC_reg_2_CLK
    );
  NlwBufferBlock_IntCPU_PC_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_PC_reg_1_CLK
    );
  NlwBufferBlock_IntCPU_PC_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_PC_reg_0_CLK
    );
  NlwBufferBlock_IntCPU_PC_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_PC_reg_7_CLK
    );
  NlwBufferBlock_IntCPU_PC_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_PC_reg_6_CLK
    );
  NlwBufferBlock_IntCPU_PC_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_PC_reg_5_CLK
    );
  NlwBufferBlock_IntCPU_PC_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_PC_reg_4_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_3_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_2_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_1_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_0_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_7_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_6_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_5_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_4_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_11_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_11_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_10_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_10_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_9_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_8_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_15_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_15_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_14_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_14_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_13_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_13_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_12_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_12_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_19_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_19_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_18_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_18_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_17_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_17_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_16_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_16_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_23_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_23_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_22_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_22_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_21_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_21_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_20_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_20_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_27_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_27_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_26_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_26_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_25_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_25_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_24_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_24_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_31_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_31_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_30_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_30_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_29_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_29_CLK
    );
  NlwBufferBlock_RS232_Receiver_BitCounter_28_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_BitCounter_28_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_3_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_2_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_1_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_0_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_7_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_6_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_5_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_4_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_11_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_11_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_10_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_10_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_9_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_8_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_15_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_15_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_14_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_14_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_13_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_13_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_12_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_12_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_19_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_19_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_18_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_18_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_17_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_17_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_16_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_16_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_23_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_23_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_22_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_22_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_21_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_21_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_20_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_20_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_27_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_27_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_26_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_26_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_25_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_25_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_24_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_24_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_31_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_31_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_30_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_30_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_29_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_29_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Data_count_28_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Data_count_28_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_3_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_2_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_1_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_0_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_7_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_6_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_5_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_4_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_11_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_11_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_10_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_10_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_9_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_8_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_15_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_15_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_14_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_14_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_13_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_13_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_12_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_12_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_19_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_19_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_18_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_18_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_17_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_17_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_16_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_16_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_23_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_23_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_22_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_22_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_21_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_21_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_20_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_20_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_27_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_27_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_26_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_26_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_25_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_25_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_24_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_24_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_31_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_31_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_30_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_30_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_29_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_29_CLK
    );
  NlwBufferBlock_RS232_Receiver_Data_count_28_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_Data_count_28_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_3_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_2_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_1_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_0_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_7_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_6_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_5_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_4_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_11_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_11_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_10_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_10_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_9_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_8_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_15_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_15_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_14_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_14_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_13_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_13_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_12_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_12_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_19_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_19_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_18_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_18_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_17_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_17_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_16_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_16_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_23_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_23_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_22_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_22_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_21_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_21_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_20_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_20_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_27_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_27_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_26_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_26_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_25_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_25_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_24_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_24_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_31_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_31_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_30_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_30_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_29_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_29_CLK
    );
  NlwBufferBlock_RS232_Transmitter_Pulse_width_28_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_Pulse_width_28_CLK
    );
  NlwBufferBlock_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg(0),
      O => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg(1),
      O => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg(2),
      O => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg(3),
      O => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg(4),
      O => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_0_Q
    );
  NlwBufferBlock_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg(5),
      O => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_1_Q
    );
  NlwBufferBlock_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_TMP_reg(6),
      O => NlwBufferSignal_IntCPU_Madd_TMP_reg_7_Index_Reg_7_add_24_OUT_xor_7_DI_2_Q
    );
  NlwBufferBlock_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(0),
      O => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_0_Q
    );
  NlwBufferBlock_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(1),
      O => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_1_Q
    );
  NlwBufferBlock_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(2),
      O => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_2_Q
    );
  NlwBufferBlock_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(3),
      O => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_cy_3_DI_3_Q
    );
  NlwBufferBlock_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(4),
      O => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_0_Q
    );
  NlwBufferBlock_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(5),
      O => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_1_Q
    );
  NlwBufferBlock_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_A(6),
      O => NlwBufferSignal_IntALU_Msub_GND_8_o_GND_8_o_sub_5_OUT_7_0_xor_7_DI_2_Q
    );
  NlwBufferBlock_Temp_H_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H(0),
      O => NlwBufferSignal_Temp_H_0_OBUF_I
    );
  NlwBufferBlock_Temp_H_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H(1),
      O => NlwBufferSignal_Temp_H_1_OBUF_I
    );
  NlwBufferBlock_Temp_H_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H_2_0,
      O => NlwBufferSignal_Temp_H_2_OBUF_I
    );
  NlwBufferBlock_Temp_H_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H_3_0,
      O => NlwBufferSignal_Temp_H_3_OBUF_I
    );
  NlwBufferBlock_Temp_H_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H(4),
      O => NlwBufferSignal_Temp_H_4_OBUF_I
    );
  NlwBufferBlock_Temp_H_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H_5_0,
      O => NlwBufferSignal_Temp_H_5_OBUF_I
    );
  NlwBufferBlock_Temp_H_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_H(6),
      O => NlwBufferSignal_Temp_H_6_OBUF_I
    );
  NlwBufferBlock_RS232_TX_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_TX_OBUF_8493,
      O => NlwBufferSignal_RS232_TX_OBUF_I
    );
  NlwBufferBlock_Temp_L_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L(0),
      O => NlwBufferSignal_Temp_L_0_OBUF_I
    );
  NlwBufferBlock_Temp_L_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L(1),
      O => NlwBufferSignal_Temp_L_1_OBUF_I
    );
  NlwBufferBlock_Temp_L_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L_2_0,
      O => NlwBufferSignal_Temp_L_2_OBUF_I
    );
  NlwBufferBlock_Temp_L_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L_3_0,
      O => NlwBufferSignal_Temp_L_3_OBUF_I
    );
  NlwBufferBlock_Temp_L_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L(4),
      O => NlwBufferSignal_Temp_L_4_OBUF_I
    );
  NlwBufferBlock_Temp_L_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L_5_0,
      O => NlwBufferSignal_Temp_L_5_OBUF_I
    );
  NlwBufferBlock_Temp_L_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Temp_L(6),
      O => NlwBufferSignal_Temp_L_6_OBUF_I
    );
  NlwBufferBlock_Switches_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Switches(0),
      O => NlwBufferSignal_Switches_0_OBUF_I
    );
  NlwBufferBlock_Switches_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Switches(1),
      O => NlwBufferSignal_Switches_1_OBUF_I
    );
  NlwBufferBlock_Switches_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Switches(2),
      O => NlwBufferSignal_Switches_2_OBUF_I
    );
  NlwBufferBlock_Switches_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Switches(3),
      O => NlwBufferSignal_Switches_3_OBUF_I
    );
  NlwBufferBlock_Switches_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Switches(4),
      O => NlwBufferSignal_Switches_4_OBUF_I
    );
  NlwBufferBlock_Switches_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Switches(5),
      O => NlwBufferSignal_Switches_5_OBUF_I
    );
  NlwBufferBlock_Switches_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Switches(6),
      O => NlwBufferSignal_Switches_6_OBUF_I
    );
  NlwBufferBlock_Switches_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_Switches(7),
      O => NlwBufferSignal_Switches_7_OBUF_I
    );
  NlwBufferBlock_Clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_Clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_31_o_MUX_8_o,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(3),
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(1),
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK
    );
  NlwBufferBlock_IntALU_FlagZ_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_FlagZ_CLK
    );
  NlwBufferBlock_IntCPU_current_state_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_current_state_FSM_FFd3_CLK
    );
  NlwBufferBlock_IntCPU_current_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_current_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_IntCPU_current_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_current_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_IntCPU_current_state_FSM_FFd1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntCPU_current_state_FSM_FFd1_In,
      O => NlwBufferSignal_IntCPU_current_state_FSM_FFd1_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(0),
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK
    );
  NlwBufferBlock_IntALU_ACC_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_ACC_3_CLK
    );
  NlwBufferBlock_IntALU_ACC_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_ACC_2_CLK
    );
  NlwBufferBlock_IntALU_ACC_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_ACC_1_CLK
    );
  NlwBufferBlock_IntALU_ACC_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_ACC_0_CLK
    );
  NlwBufferBlock_IntALU_A_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_A_3_CLK
    );
  NlwBufferBlock_IntALU_A_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_A_2_CLK
    );
  NlwBufferBlock_IntALU_A_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_A_1_CLK
    );
  NlwBufferBlock_IntALU_A_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_A_0_CLK
    );
  NlwBufferBlock_IntALU_ACC_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_ACC_7_CLK
    );
  NlwBufferBlock_IntALU_ACC_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_ACC_6_CLK
    );
  NlwBufferBlock_IntALU_ACC_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_ACC_5_CLK
    );
  NlwBufferBlock_IntALU_ACC_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_ACC_4_CLK
    );
  NlwBufferBlock_IntALU_B_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_B_7_CLK
    );
  NlwBufferBlock_IntALU_B_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_n0167(7),
      O => NlwBufferSignal_IntALU_B_7_IN
    );
  NlwBufferBlock_IntALU_B_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_B_6_CLK
    );
  NlwBufferBlock_IntALU_B_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_n0167(6),
      O => NlwBufferSignal_IntALU_B_6_IN
    );
  NlwBufferBlock_IntALU_B_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_B_5_CLK
    );
  NlwBufferBlock_IntALU_B_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_n0167(5),
      O => NlwBufferSignal_IntALU_B_5_IN
    );
  NlwBufferBlock_IntALU_B_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_B_4_CLK
    );
  NlwBufferBlock_IntCPU_current_state_FSM_FFd1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_current_state_FSM_FFd1_1_CLK
    );
  NlwBufferBlock_IntDMA_e_actual_FSM_FFd4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_CLK
    );
  NlwBufferBlock_IntDMA_e_actual_FSM_FFd4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntDMA_e_actual_FSM_FFd4_In_8456,
      O => NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_IN
    );
  NlwBufferBlock_IntDMA_e_actual_FSM_FFd5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntDMA_e_actual_FSM_FFd5_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_CLK
    );
  NlwBufferBlock_IntALU_B_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_B_3_CLK
    );
  NlwBufferBlock_IntALU_B_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_n0167(3),
      O => NlwBufferSignal_IntALU_B_3_IN
    );
  NlwBufferBlock_IntALU_B_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_B_2_CLK
    );
  NlwBufferBlock_IntALU_B_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_n0167(2),
      O => NlwBufferSignal_IntALU_B_2_IN
    );
  NlwBufferBlock_IntALU_B_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_B_1_CLK
    );
  NlwBufferBlock_IntALU_B_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_n0167(1),
      O => NlwBufferSignal_IntALU_B_1_IN
    );
  NlwBufferBlock_IntALU_B_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_B_0_CLK
    );
  NlwBufferBlock_IntALU_B_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_n0167(0),
      O => NlwBufferSignal_IntALU_B_0_IN
    );
  NlwBufferBlock_IntALU_Index_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_Index_7_CLK
    );
  NlwBufferBlock_IntALU_Index_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_Index_6_CLK
    );
  NlwBufferBlock_IntALU_Index_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_Index_5_CLK
    );
  NlwBufferBlock_IntALU_Index_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_Index_4_CLK
    );
  NlwBufferBlock_IntALU_A_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_A_7_CLK
    );
  NlwBufferBlock_IntALU_A_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_A_6_CLK
    );
  NlwBufferBlock_IntALU_A_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_A_5_CLK
    );
  NlwBufferBlock_IntALU_A_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_A_4_CLK
    );
  NlwBufferBlock_IntALU_A_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntALU_n0167(4),
      O => NlwBufferSignal_IntALU_A_4_IN
    );
  NlwBufferBlock_RS232_Ack_in_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Ack_in_CLK
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Shift_Q_AUX_3_CLK
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(4),
      O => NlwBufferSignal_RS232_Shift_Q_AUX_3_IN
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Shift_Q_AUX_7_CLK
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Shift_Q_AUX_2_CLK
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(3),
      O => NlwBufferSignal_RS232_Shift_Q_AUX_2_IN
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Shift_Q_AUX_6_CLK
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Shift_Q_AUX_1_CLK
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(2),
      O => NlwBufferSignal_RS232_Shift_Q_AUX_1_IN
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Shift_Q_AUX_5_CLK
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Shift_Q_AUX_0_CLK
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Shift_Q_AUX(1),
      O => NlwBufferSignal_RS232_Shift_Q_AUX_0_IN
    );
  NlwBufferBlock_RS232_Shift_Q_AUX_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Shift_Q_AUX_4_CLK
    );
  NlwBufferBlock_RS232_Receiver_e_actual_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_e_actual_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_8654,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d2_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d2_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_CLK
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_8655,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_wr_rst_asreg_d1_IN
    );
  NlwBufferBlock_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Internal_memory_BU2_U0_grf_rf_rstblk_rd_rst_asreg_d1_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_INS_reg_0_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(0),
      O => NlwBufferSignal_IntCPU_INS_reg_0_IN
    );
  NlwBufferBlock_IntCPU_TMP_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_TMP_reg_7_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(7),
      O => NlwBufferSignal_IntCPU_TMP_reg_7_IN
    );
  NlwBufferBlock_IntDMA_e_actual_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntDMA_e_actual_FSM_FFd3_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_TMP_reg_0_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(0),
      O => NlwBufferSignal_IntCPU_TMP_reg_0_IN
    );
  NlwBufferBlock_IntCPU_INS_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_INS_reg_3_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(3),
      O => NlwBufferSignal_IntCPU_INS_reg_3_IN
    );
  NlwBufferBlock_IntCPU_TMP_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_TMP_reg_1_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(1),
      O => NlwBufferSignal_IntCPU_TMP_reg_1_IN
    );
  NlwBufferBlock_IntALU_Index_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_Index_3_CLK
    );
  NlwBufferBlock_IntALU_Index_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_Index_2_CLK
    );
  NlwBufferBlock_IntALU_Index_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_Index_1_CLK
    );
  NlwBufferBlock_IntALU_Index_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntALU_Index_0_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_INS_reg_2_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(2),
      O => NlwBufferSignal_IntCPU_INS_reg_2_IN
    );
  NlwBufferBlock_IntCPU_INS_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_INS_reg_1_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(1),
      O => NlwBufferSignal_IntCPU_INS_reg_1_IN
    );
  NlwBufferBlock_RS232_Receiver_e_actual_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Receiver_e_actual_FSM_FFd2_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_D_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_C_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_B_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram1_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram1_A_WE
    );
  NlwBufferBlock_IntRAM_contents_ram_60_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_60_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_60_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_contents_ram_60_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_60_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_60_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_60_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_contents_ram_60_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_60_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_60_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_60_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_contents_ram_60_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_60_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_60_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_60_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_contents_ram_60_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_48_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_48_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_48_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_48_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_48_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_48_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_48_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_48_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_48_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_48_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_48_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_48_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_48_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_48_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_48_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_48_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_48_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_48_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_48_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_48_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_48_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_48_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_48_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_48_4_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_TMP_reg_2_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(2),
      O => NlwBufferSignal_IntCPU_TMP_reg_2_IN
    );
  NlwBufferBlock_IntCPU_TMP_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_TMP_reg_5_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(5),
      O => NlwBufferSignal_IntCPU_TMP_reg_5_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_D_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_C_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_B_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram6_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram6_A_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_D_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_C_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_B_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram5_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram5_A_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_D_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_C_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_B_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram8_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram8_A_WE
    );
  NlwBufferBlock_IntRAM_contents_ram_50_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_50_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_50_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_contents_ram_50_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_50_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_50_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_50_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_contents_ram_50_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_50_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_50_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_50_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_contents_ram_50_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_55_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_55_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_55_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_55_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_55_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_55_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_55_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_55_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_55_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_55_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_55_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_55_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_55_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_55_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_55_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_55_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_55_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_55_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_55_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_55_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_55_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_55_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_55_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_55_4_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_INS_reg_7_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(7),
      O => NlwBufferSignal_IntCPU_INS_reg_7_IN
    );
  NlwBufferBlock_IntCPU_INS_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_INS_reg_6_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(6),
      O => NlwBufferSignal_IntCPU_INS_reg_6_IN
    );
  NlwBufferBlock_IntCPU_INS_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_INS_reg_5_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(5),
      O => NlwBufferSignal_IntCPU_INS_reg_5_IN
    );
  NlwBufferBlock_IntCPU_INS_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_INS_reg_4_CLK
    );
  NlwBufferBlock_IntCPU_INS_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(4),
      O => NlwBufferSignal_IntCPU_INS_reg_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_54_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_54_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_54_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_54_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_54_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_54_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_54_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_54_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_54_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_54_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_2_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_2_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_2_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_2_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_2_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_2_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_2_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_2_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_2_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_2_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_2_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_2_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_2_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_2_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_2_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_2_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_2_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_2_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_2_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_2_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_2_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_2_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_62_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_62_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_62_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_62_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_62_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_62_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_62_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_62_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_62_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_62_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_62_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_62_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_62_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_62_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_62_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_62_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_62_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_62_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_62_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_62_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_62_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_62_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_62_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_62_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_49_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_49_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_49_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_49_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_49_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_49_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_49_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_49_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_49_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_49_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_49_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_54_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_54_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_54_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_contents_ram_54_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_53_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_53_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_53_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_53_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_53_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_53_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_53_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_53_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_53_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_53_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_53_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_53_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_53_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_53_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_53_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_53_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_53_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_53_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_53_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_53_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_53_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_53_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_53_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_53_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_51_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_51_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_51_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_contents_ram_51_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_51_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_51_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_51_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_contents_ram_51_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_51_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_51_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_51_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_51_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_51_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_contents_ram_51_4_IN
    );
  NlwBufferBlock_IntCPU_TMP_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_TMP_reg_4_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(4),
      O => NlwBufferSignal_IntCPU_TMP_reg_4_IN
    );
  NlwBufferBlock_RS232_LineRD_in_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_LineRD_in_CLK
    );
  NlwBufferBlock_RS232_LineRD_in_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_RX_IBUF_0,
      O => NlwBufferSignal_RS232_LineRD_in_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_8_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_8_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_8_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_8_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_8_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_8_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_8_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_8_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_8_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_8_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_3_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_3_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_3_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_3_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_3_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_3_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_3_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_3_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_3_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_3_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_3_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_3_4_IN
    );
  NlwBufferBlock_IntRAM_Temp_H_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_H_6_CLK
    );
  NlwBufferBlock_IntRAM_Temp_H_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_H_4_CLK
    );
  NlwBufferBlock_IntRAM_Temp_H_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_H_2_CLK
    );
  NlwBufferBlock_IntRAM_Temp_H_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_H_1_CLK
    );
  NlwBufferBlock_IntRAM_Temp_H_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_H_5_CLK
    );
  NlwBufferBlock_IntRAM_Temp_H_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_H_0_CLK
    );
  NlwBufferBlock_IntRAM_Temp_H_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_H_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_61_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_contents_ram_61_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_61_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_61_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_contents_ram_61_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_61_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_61_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_contents_ram_61_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_61_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_61_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_contents_ram_61_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_56_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_56_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_56_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_contents_ram_56_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_56_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_56_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_56_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_contents_ram_56_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_56_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_56_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_56_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_contents_ram_56_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_56_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_56_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_56_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_contents_ram_56_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_57_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_57_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_contents_ram_57_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_57_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_57_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_contents_ram_57_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_57_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_57_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_contents_ram_57_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_57_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_57_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_contents_ram_57_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_54_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_54_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_54_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_contents_ram_54_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_54_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_54_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_54_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_contents_ram_54_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_54_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_54_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_54_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(4),
      O => NlwBufferSignal_IntRAM_contents_ram_54_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_54_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_54_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_11_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_11_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_11_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_11_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_11_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_11_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_11_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_11_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_11_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_11_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_11_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_11_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_11_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_11_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_5_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_5_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_5_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_5_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_5_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_5_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_5_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_5_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_5_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_5_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_5_4_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_D_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_C_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_B_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram3_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram3_A_WE
    );
  NlwBufferBlock_IntRAM_contents_ram_61_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_61_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_61_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_61_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_61_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_61_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_61_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_61_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_61_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_61_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_61_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_61_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_61_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_49_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_49_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_49_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_49_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_49_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_49_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_49_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_49_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_49_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_49_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_49_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_49_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_49_0_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_D_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_C_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_B_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram4_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram4_A_WE
    );
  NlwBufferBlock_IntRAM_contents_ram_51_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_51_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_51_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_51_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_51_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_51_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_51_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_51_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_51_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_51_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_51_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_51_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_51_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_51_0_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_TMP_reg_6_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(6),
      O => NlwBufferSignal_IntCPU_TMP_reg_6_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_D_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_C_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_B_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram2_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram2_A_WE
    );
  NlwBufferBlock_RS232_Data_FF_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Data_FF_3_CLK
    );
  NlwBufferBlock_RS232_Data_FF_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Data_FF_2_CLK
    );
  NlwBufferBlock_RS232_Data_FF_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Data_FF_1_CLK
    );
  NlwBufferBlock_RS232_Data_FF_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Data_FF_0_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_D_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_D_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_C_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_C_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_B_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_B_WE
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_RADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_CLK
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(6),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_IN
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(0),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR0
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(1),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR1
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(2),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR2
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(3),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR3
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(4),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR4
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Addr_Bus(5),
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WADR5
    );
  NlwBufferBlock_IntRAM_RAMpg_Mram_contents_ram7_A_WE : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_W_en_s,
      O => NlwBufferSignal_IntRAM_RAMpg_Mram_contents_ram7_A_WE
    );
  NlwBufferBlock_IntRAM_contents_ram_1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_1_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_1_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_1_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_1_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_1_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_1_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_1_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_1_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_11_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_11_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_11_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_11_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_11_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_11_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_11_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_11_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_11_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_11_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_11_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_11_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_11_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_11_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_11_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_11_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_10_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_10_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_10_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_10_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_10_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_10_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_10_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_10_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_10_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_10_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_10_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_10_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_10_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_10_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_10_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_10_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_10_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_10_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_10_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_10_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_10_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_10_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_10_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_10_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_3_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_3_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_3_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_3_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_3_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_3_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_3_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_3_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_3_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_3_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_3_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_3_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_7_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_7_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_7_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_7_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_7_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_7_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_7_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_7_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_7_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_7_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_7_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_7_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_7_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_7_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_1_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_1_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_1_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_1_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_1_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_1_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_1_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_1_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_1_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_1_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_1_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_1_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_63_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_63_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_63_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_63_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_63_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_63_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_63_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_63_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_63_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_63_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_63_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_63_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_63_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_63_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_63_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_63_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_63_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_63_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_63_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_63_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_63_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_63_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_63_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_63_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_59_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_59_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_59_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_59_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_59_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_59_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_59_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_59_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_59_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_59_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_59_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_59_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_59_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_59_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_59_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_59_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_59_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_59_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_59_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_59_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_59_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_59_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_59_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_59_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_50_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_50_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_50_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_50_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_50_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_50_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_50_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_50_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_50_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_50_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_50_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_50_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_50_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_50_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_58_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_58_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_58_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(7),
      O => NlwBufferSignal_IntRAM_contents_ram_58_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_58_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_58_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_58_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_58_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_58_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(5),
      O => NlwBufferSignal_IntRAM_contents_ram_58_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_58_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_58_4_CLK
    );
  NlwBufferBlock_RS232_Data_FF_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Data_FF_7_CLK
    );
  NlwBufferBlock_RS232_Data_FF_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Data_FF_6_CLK
    );
  NlwBufferBlock_RS232_Data_FF_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Data_FF_5_CLK
    );
  NlwBufferBlock_RS232_Data_FF_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Data_FF_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_8_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_8_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_8_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_8_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_8_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_8_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_8_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_8_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_0_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_0_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_0_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_0_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_0_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_0_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_0_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_0_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_0_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_0_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_0_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_0_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_0_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_9_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_9_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_9_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_9_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_9_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_9_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_9_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_9_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_9_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_9_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_9_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_9_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_9_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_9_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_9_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_9_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_9_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_9_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_9_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_9_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_9_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_9_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_9_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_9_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_12_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_12_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_12_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_12_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_12_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_12_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_12_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_12_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_12_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_12_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_12_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_4_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_4_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_4_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_4_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_4_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_4_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_4_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_4_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_4_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_4_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_4_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_4_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_4_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_4_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_4_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_4_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_4_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_4_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_4_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_4_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_5_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_5_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_5_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_5_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_5_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_5_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_5_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_5_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_5_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_5_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_5_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_5_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_60_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_60_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_60_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_60_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_60_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_60_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_60_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_60_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_60_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_60_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_60_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_60_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_60_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_60_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_60_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_60_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_52_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_52_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_52_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_52_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_52_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_52_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_52_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_52_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_52_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_52_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_52_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_52_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_52_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_52_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_52_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_52_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_52_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_52_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_52_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_52_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_52_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_52_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_52_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_52_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_57_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_57_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_57_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_57_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_57_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_57_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_57_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_57_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_57_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_57_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_57_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_57_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_50_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_50_7_CLK
    );
  NlwBufferBlock_RS232_Transmitter_e_actual_FSM_FFd2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_1_CLK
    );
  NlwBufferBlock_RS232_Transmitter_e_actual_FSM_FFd2_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Transmitter_e_actual_FSM_FFd2_In,
      O => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_39_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_39_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_39_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_39_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_39_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_39_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_39_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_39_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_39_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_39_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_39_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_39_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_39_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_39_4_IN
    );
  NlwBufferBlock_IntDMA_e_actual_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntDMA_e_actual_FSM_FFd2_CLK
    );
  NlwBufferBlock_RS232_Transmitter_e_actual_FSM_FFd1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_1_CLK
    );
  NlwBufferBlock_IntDMA_e_actual_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntDMA_e_actual_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_StartTX_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_StartTX_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_13_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_13_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_13_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_13_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_13_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_13_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_13_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_13_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_13_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_13_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_13_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_13_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_13_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_13_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_13_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_13_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_13_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_13_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_13_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_13_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_13_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_13_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_12_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_12_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_12_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_12_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_12_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_12_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_12_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_12_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_12_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_12_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_12_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_12_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_12_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_7_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_7_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_7_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_7_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_7_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_7_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_7_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_7_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_7_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_7_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_7_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_7_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_7_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_7_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_7_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_7_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_56_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_56_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_56_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_56_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_56_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_56_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_56_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_56_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_56_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_56_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_56_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_56_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_56_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_56_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_56_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_56_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_58_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_58_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_58_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_58_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_58_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_58_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_58_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_58_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_58_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_58_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_58_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_58_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_58_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_58_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_58_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_58_0_IN
    );
  NlwBufferBlock_IntDMA_e_actual_FSM_FFd4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_1_CLK
    );
  NlwBufferBlock_IntDMA_e_actual_FSM_FFd4_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntDMA_e_actual_FSM_FFd4_In_8456,
      O => NlwBufferSignal_IntDMA_e_actual_FSM_FFd4_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_0_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_0_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_0_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_0_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_0_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_0_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_0_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_0_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_0_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_0_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_0_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_0_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_0_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_0_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_15_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_15_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_15_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_15_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_15_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_15_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_15_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_15_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_15_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_15_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_15_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_15_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_15_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_15_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_15_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_15_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_15_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_15_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_15_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_15_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_15_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_15_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_15_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_15_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_6_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_6_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_6_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_6_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_6_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_6_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_6_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_6_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_6_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_6_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_6_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_6_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_6_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_6_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_6_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst32,
      O => NlwBufferSignal_IntRAM_contents_ram_6_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_6_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_6_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_6_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_6_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_6_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst42,
      O => NlwBufferSignal_IntRAM_contents_ram_6_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_6_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_6_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_18_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_18_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_18_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_18_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_18_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_18_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_18_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_18_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_18_0_IN
    );
  NlwBufferBlock_IntCPU_TMP_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntCPU_TMP_reg_3_CLK
    );
  NlwBufferBlock_IntCPU_TMP_reg_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RData_Bus(3),
      O => NlwBufferSignal_IntCPU_TMP_reg_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_37_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_37_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_37_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_37_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_37_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_37_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_37_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_37_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_37_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_37_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_36_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_36_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_36_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_36_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_36_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_36_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_36_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_36_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_36_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_36_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_36_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_36_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_36_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_36_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_36_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_36_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_39_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_39_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_39_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_39_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_39_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_39_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_39_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_39_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_39_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_39_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_39_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_39_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_39_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_39_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_14_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_14_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_14_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_14_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_14_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_14_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_14_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_14_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_14_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_14_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_14_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_14_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_14_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_14_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_14_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_14_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_14_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_14_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_14_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_14_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_14_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_14_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_14_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_14_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_14_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_14_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_14_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_14_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_14_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_14_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_19_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_19_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_19_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_19_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_19_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_19_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_19_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_19_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_19_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_19_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_19_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_38_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_38_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_38_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_38_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_38_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_38_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_38_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_38_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_38_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_38_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_38_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_38_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_38_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_38_4_CLK
    );
  NlwBufferBlock_IntRAM_Temp_L_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_L_6_CLK
    );
  NlwBufferBlock_IntRAM_Temp_L_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_L_4_CLK
    );
  NlwBufferBlock_IntRAM_Temp_L_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_L_2_CLK
    );
  NlwBufferBlock_IntRAM_Temp_L_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_L_1_CLK
    );
  NlwBufferBlock_IntRAM_Temp_L_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_L_5_CLK
    );
  NlwBufferBlock_IntRAM_Temp_L_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_L_0_CLK
    );
  NlwBufferBlock_IntRAM_Temp_L_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Temp_L_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_26_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_26_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_26_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_26_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_26_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_26_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_26_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_26_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_26_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_26_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_26_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_26_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_26_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_26_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_26_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_26_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_26_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_26_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_26_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_26_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_26_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_26_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_26_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_26_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_16_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_16_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_16_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_16_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_16_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_16_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_16_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_16_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_16_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_16_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_16_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_24_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_24_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_24_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_24_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_24_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_24_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_24_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_24_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_24_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_24_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_24_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_24_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_24_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_24_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_24_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_24_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_24_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_24_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_24_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_24_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_24_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_24_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_24_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_24_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_20_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_20_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_20_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_20_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_20_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_20_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_20_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_20_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_20_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_20_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_20_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_20_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_20_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_20_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_21_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_21_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_21_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_21_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_21_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_21_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_21_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_21_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_21_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_21_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_21_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_21_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_21_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_21_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_21_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_21_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_21_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_21_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_21_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_21_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_21_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_21_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_21_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_21_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_47_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_47_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_47_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_47_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_47_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_47_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_47_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_47_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_47_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_45_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_45_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_45_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(3),
      O => NlwBufferSignal_IntRAM_contents_ram_45_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_45_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_45_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_45_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_45_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_45_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(2),
      O => NlwBufferSignal_IntRAM_contents_ram_45_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_45_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_45_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_45_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_45_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_45_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(1),
      O => NlwBufferSignal_IntRAM_contents_ram_45_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_45_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_45_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_45_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_45_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_45_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus(0),
      O => NlwBufferSignal_IntRAM_contents_ram_45_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_45_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_45_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_37_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_37_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_37_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_37_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_37_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_37_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_37_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_37_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_37_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_37_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_27_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_27_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_27_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_27_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_27_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_27_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_27_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_27_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_27_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_27_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_27_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_27_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_27_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_27_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_27_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_27_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_27_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_27_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_27_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_27_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_27_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_27_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_27_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_27_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_17_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_17_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_17_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_17_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_17_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_17_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_17_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_17_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_17_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_22_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_22_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_22_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_22_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_22_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_22_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_22_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_22_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_22_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_22_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_22_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_22_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_22_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_22_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_22_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_22_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_22_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_22_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_22_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_22_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_22_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_22_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_22_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_22_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_47_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_47_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_47_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_47_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_47_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_47_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_47_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_47_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_47_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_47_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_47_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_47_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_44_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_44_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_44_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_44_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_44_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_44_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_44_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_44_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_44_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_44_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_44_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_44_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_44_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_44_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_44_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_44_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_44_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_44_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_44_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_44_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_44_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_44_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_44_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_44_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_33_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_33_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_33_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_33_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_33_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_33_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_33_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_33_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_33_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_33_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_33_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_36_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_36_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_36_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_36_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_36_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_36_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_36_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_36_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_36_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_36_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_36_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_36_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_36_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_36_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_36_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_36_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_18_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_18_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_18_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_18_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_18_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_18_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_18_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_18_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_18_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_18_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_18_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_18_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_18_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_31_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_31_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_31_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_31_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_31_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_31_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_31_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_31_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_31_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_31_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_31_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_31_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_31_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_31_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_31_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_31_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_42_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_42_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_42_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_42_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_42_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_42_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_42_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_42_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_42_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_42_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_42_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_42_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_42_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_42_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_42_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_42_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_42_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_42_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_42_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_42_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_42_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_42_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_42_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_42_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_42_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_42_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_42_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_42_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_42_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_42_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_42_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_42_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_35_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_35_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_35_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_35_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_35_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_35_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_35_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_35_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_35_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_35_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_35_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_35_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_35_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_35_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_35_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_35_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_38_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_38_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_38_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_38_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_38_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_38_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_38_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_38_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_38_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_38_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_38_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_38_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_38_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_38_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_38_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_38_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_30_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_30_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_30_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_30_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_30_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_30_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_30_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_30_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_30_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_30_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_30_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_30_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_31_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_31_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_31_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_31_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_31_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_31_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_31_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_31_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_31_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_31_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_31_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_31_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_31_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_31_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_31_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_31_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_46_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_46_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_46_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_46_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_46_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_46_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_46_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_46_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_46_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_46_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_46_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_46_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_46_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_46_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_46_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_46_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_33_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_33_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_33_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_33_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_33_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_33_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_33_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_33_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_33_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_33_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_33_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_33_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_33_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_34_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_34_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_34_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_34_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_34_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_34_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_34_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_34_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_34_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_34_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_34_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_34_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_25_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_25_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_25_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_25_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_25_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_25_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_25_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_25_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_25_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_25_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_25_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_25_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_25_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_25_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_16_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_16_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_16_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_16_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_16_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_16_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_16_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_16_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_16_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_16_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_16_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_16_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_16_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_23_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_23_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_23_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_23_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_23_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_23_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_23_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_23_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_23_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_23_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_23_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_23_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_23_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_23_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_23_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_23_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_23_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_23_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_23_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_23_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_23_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_23_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_23_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_23_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_40_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_40_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_40_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_40_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_40_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_40_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_40_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_40_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_40_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_40_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_40_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_40_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_40_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_40_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_40_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_40_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_40_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_40_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_40_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_40_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_40_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_40_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_40_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_40_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_32_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_32_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_32_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_32_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_32_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_32_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_32_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_32_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_32_4_IN
    );
  NlwBufferBlock_RS232_Transmitter_e_actual_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd2_CLK
    );
  NlwBufferBlock_RS232_Transmitter_e_actual_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_Transmitter_e_actual_FSM_FFd1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_Transmitter_e_actual_FSM_FFd1_In,
      O => NlwBufferSignal_RS232_Transmitter_e_actual_FSM_FFd1_IN
    );
  NlwBufferBlock_IntRAM_Switches_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Switches_3_CLK
    );
  NlwBufferBlock_IntRAM_Switches_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_19(0),
      O => NlwBufferSignal_IntRAM_Switches_3_IN
    );
  NlwBufferBlock_IntRAM_Switches_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Switches_2_CLK
    );
  NlwBufferBlock_IntRAM_Switches_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_18(0),
      O => NlwBufferSignal_IntRAM_Switches_2_IN
    );
  NlwBufferBlock_IntRAM_Switches_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Switches_1_CLK
    );
  NlwBufferBlock_IntRAM_Switches_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_17(0),
      O => NlwBufferSignal_IntRAM_Switches_1_IN
    );
  NlwBufferBlock_IntRAM_Switches_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Switches_0_CLK
    );
  NlwBufferBlock_IntRAM_Switches_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_16(0),
      O => NlwBufferSignal_IntRAM_Switches_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_17_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_17_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_17_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_17_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_17_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_17_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_17_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_17_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_17_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_17_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_17_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_17_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_17_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_19_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_19_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_19_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_19_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_19_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_19_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_19_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_19_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_19_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_19_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_19_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_19_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_19_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_28_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_28_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_28_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_28_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_28_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_28_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_28_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_28_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_28_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_28_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_28_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_28_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_28_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_28_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_35_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_35_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_35_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_35_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_35_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_35_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_35_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_35_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_35_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_35_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_35_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_35_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_35_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_35_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_41_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_41_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_41_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_41_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_41_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_41_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_41_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_41_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_41_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_41_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_41_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_41_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_41_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_41_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_41_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_41_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_41_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_41_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_41_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_41_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_41_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_41_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_41_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_41_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_34_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_34_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_34_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_34_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_34_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_34_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_34_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_34_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_34_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_34_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_34_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_34_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_46_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_46_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_46_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst3_7768,
      O => NlwBufferSignal_IntRAM_contents_ram_46_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_46_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_46_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_46_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst3_8045,
      O => NlwBufferSignal_IntRAM_contents_ram_46_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_46_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_46_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_46_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst3_8037,
      O => NlwBufferSignal_IntRAM_contents_ram_46_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_46_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_46_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_46_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst3_8028,
      O => NlwBufferSignal_IntRAM_contents_ram_46_4_IN
    );
  NlwBufferBlock_IntRAM_Switches_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Switches_7_CLK
    );
  NlwBufferBlock_IntRAM_Switches_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_23(0),
      O => NlwBufferSignal_IntRAM_Switches_7_IN
    );
  NlwBufferBlock_IntRAM_Switches_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Switches_6_CLK
    );
  NlwBufferBlock_IntRAM_Switches_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_22(0),
      O => NlwBufferSignal_IntRAM_Switches_6_IN
    );
  NlwBufferBlock_IntRAM_Switches_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Switches_5_CLK
    );
  NlwBufferBlock_IntRAM_Switches_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_21(0),
      O => NlwBufferSignal_IntRAM_Switches_5_IN
    );
  NlwBufferBlock_IntRAM_Switches_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_Switches_4_CLK
    );
  NlwBufferBlock_IntRAM_Switches_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => IntRAM_contents_ram_20(0),
      O => NlwBufferSignal_IntRAM_Switches_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_28_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_28_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_28_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_28_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_28_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_28_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_28_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_28_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_28_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_28_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_28_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_28_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_28_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_28_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_28_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_28_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_25_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_25_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_25_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_7_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_25_7_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_25_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_25_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_25_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_6_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_25_6_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_25_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_25_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_25_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_5_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_25_5_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_25_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_25_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_25_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_4_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_25_4_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_20_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_20_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_20_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_20_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_20_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_20_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_20_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_20_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_20_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_20_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_20_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_20_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_20_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_20_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_43_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_43_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_43_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_43_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_43_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_43_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_43_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_43_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_43_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_43_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_43_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_43_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_43_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_43_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_43_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_43_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_43_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_43_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_43_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_43_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_43_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_43_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_43_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_43_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_30_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_30_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_30_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_30_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_30_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_30_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_30_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst31,
      O => NlwBufferSignal_IntRAM_contents_ram_30_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_30_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_30_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_30_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst41,
      O => NlwBufferSignal_IntRAM_contents_ram_30_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_29_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_29_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_29_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_29_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_29_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_29_7_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_29_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_29_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_29_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_29_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_29_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_29_6_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_29_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_29_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_29_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_29_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_29_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_29_5_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_29_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_29_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_29_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_29_0_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_29_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_29_4_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_32_3_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_3_LogicTrst3_8018,
      O => NlwBufferSignal_IntRAM_contents_ram_32_3_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_32_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_32_2_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_2_LogicTrst3_8010,
      O => NlwBufferSignal_IntRAM_contents_ram_32_2_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_32_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_32_1_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_1_LogicTrst3_8002,
      O => NlwBufferSignal_IntRAM_contents_ram_32_1_IN
    );
  NlwBufferBlock_IntRAM_contents_ram_32_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_IntRAM_contents_ram_32_0_CLK
    );
  NlwBufferBlock_IntRAM_contents_ram_32_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_Bus_0_LogicTrst4_7994,
      O => NlwBufferSignal_IntRAM_contents_ram_32_0_IN
    );
  NlwBlock_PICtop_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_PICtop_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

