Class {
	#name : #VCSRAMPortSynthesis,
	#superclass : #Object,
	#instVars : [
		'depth'
	],
	#category : #'VirtualCircuit-Core-Synthesis'
}

{ #category : #accessing }
VCSRAMPortSynthesis >> depth [
	^ depth
]

{ #category : #accessing }
VCSRAMPortSynthesis >> depth: anObject [
	depth := anObject
]
