# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../counterK_2.srcs/sources_1/new/CounterK.vhd" \

vhdl xil_defaultlib  \
"../../../../counterK_2.srcs/sim_1/new/CounterK_TestBench.vhd" \

# Do not sort compile order
nosort
