// Seed: 4119759389
module module_0 (
    output tri id_0,
    output uwire id_1,
    output uwire id_2,
    output wire id_3,
    input wand id_4,
    input wand id_5,
    output uwire id_6,
    output wand id_7,
    input wire id_8,
    output uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output supply0 id_12,
    output wand id_13,
    input tri id_14,
    input wand id_15,
    output tri1 id_16,
    input wire id_17,
    output tri0 id_18,
    output supply1 id_19,
    input wor id_20,
    output tri0 id_21,
    input wand id_22,
    input uwire id_23,
    output uwire id_24
);
  wire id_26;
  wor  id_27 = 1'b0;
  wire id_28;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4
);
  wire id_6;
  module_0(
      id_1,
      id_4,
      id_1,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3,
      id_0,
      id_4,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_0,
      id_0,
      id_1
  );
endmodule
