{
  "module_name": "dcn32_mpc.c",
  "hash_id": "feea0fdd57de933ca72f9770199a0ad29cf772ded4e433309a7c36e18016260d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_mpc.c",
  "human_readable_source": " \n\n#include \"reg_helper.h\"\n#include \"dcn30/dcn30_mpc.h\"\n#include \"dcn30/dcn30_cm_common.h\"\n#include \"dcn32_mpc.h\"\n#include \"basics/conversion.h\"\n#include \"dcn10/dcn10_cm_common.h\"\n#include \"dc.h\"\n\n#define REG(reg)\\\n\tmpc30->mpc_regs->reg\n\n#define CTX \\\n\tmpc30->base.ctx\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\tmpc30->mpc_shift->field_name, mpc30->mpc_mask->field_name\n\n\nvoid mpc32_mpc_init(struct mpc *mpc)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tint mpcc_id;\n\n\tmpc1_mpc_init(mpc);\n\n\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc) {\n\t\tif (mpc30->mpc_mask->MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE && mpc30->mpc_mask->MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE) {\n\t\t\tfor (mpcc_id = 0; mpcc_id < mpc30->num_mpcc; mpcc_id++) {\n\t\t\t\tREG_UPDATE(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE, 3);\n\t\t\t\tREG_UPDATE(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE, 3);\n\t\t\t\tREG_UPDATE(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_1DLUT_MEM_LOW_PWR_MODE, 3);\n\t\t\t}\n\t\t}\n\t\tif (mpc30->mpc_mask->MPCC_OGAM_MEM_LOW_PWR_MODE) {\n\t\t\tfor (mpcc_id = 0; mpcc_id < mpc30->num_mpcc; mpcc_id++)\n\t\t\t\tREG_UPDATE(MPCC_MEM_PWR_CTRL[mpcc_id], MPCC_OGAM_MEM_LOW_PWR_MODE, 3);\n\t\t}\n\t}\n}\n\nvoid mpc32_power_on_blnd_lut(\n\tstruct mpc *mpc,\n\tuint32_t mpcc_id,\n\tbool power_on)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.cm) {\n\t\tif (power_on) {\n\t\t\tREG_UPDATE(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_1DLUT_MEM_PWR_FORCE, 0);\n\t\t\tREG_WAIT(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_1DLUT_MEM_PWR_STATE, 0, 1, 5);\n\t\t} else if (!mpc->ctx->dc->debug.disable_mem_low_power) {\n\t\t\tASSERT(false);\n\t\t\t \n\t\t}\n\t} else {\n\t\tREG_SET(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], 0,\n\t\t\t\tMPCC_MCM_1DLUT_MEM_PWR_FORCE, power_on == true ? 0 : 1);\n\t}\n}\n\nstatic enum dc_lut_mode mpc32_get_post1dlut_current(struct mpc *mpc, uint32_t mpcc_id)\n{\n\tenum dc_lut_mode mode;\n\tuint32_t mode_current = 0;\n\tuint32_t in_use = 0;\n\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_GET(MPCC_MCM_1DLUT_CONTROL[mpcc_id],\n\t\t\tMPCC_MCM_1DLUT_MODE_CURRENT, &mode_current);\n\tREG_GET(MPCC_MCM_1DLUT_CONTROL[mpcc_id],\n\t\t\tMPCC_MCM_1DLUT_SELECT_CURRENT, &in_use);\n\n\tswitch (mode_current) {\n\tcase 0:\n\tcase 1:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\n\tcase 2:\n\t\tif (in_use == 0)\n\t\t\tmode = LUT_RAM_A;\n\t\telse\n\t\t\tmode = LUT_RAM_B;\n\t\tbreak;\n\tdefault:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\t}\n\treturn mode;\n}\n\nvoid mpc32_configure_post1dlut(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tbool is_ram_a)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\t\n\tREG_UPDATE_2(MPCC_MCM_1DLUT_LUT_CONTROL[mpcc_id],\n\t\t\tMPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK, 7,\n\t\t\tMPCC_MCM_1DLUT_LUT_HOST_SEL, is_ram_a == true ? 0 : 1);\n\n\tREG_SET(MPCC_MCM_1DLUT_LUT_INDEX[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_INDEX, 0);\n}\n\nstatic void mpc32_post1dlut_get_reg_field(\n\t\tstruct dcn30_mpc *mpc,\n\t\tstruct dcn3_xfer_func_reg *reg)\n{\n\treg->shifts.exp_region0_lut_offset = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET;\n\treg->masks.exp_region0_lut_offset = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET;\n\treg->shifts.exp_region0_num_segments = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS;\n\treg->masks.exp_region0_num_segments = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS;\n\treg->shifts.exp_region1_lut_offset = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET;\n\treg->masks.exp_region1_lut_offset = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET;\n\treg->shifts.exp_region1_num_segments = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS;\n\treg->masks.exp_region1_num_segments = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS;\n\n\treg->shifts.field_region_end = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B;\n\treg->masks.field_region_end = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B;\n\treg->shifts.field_region_end_slope = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B;\n\treg->masks.field_region_end_slope = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B;\n\treg->shifts.field_region_end_base = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B;\n\treg->masks.field_region_end_base = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B;\n\treg->shifts.field_region_linear_slope = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B;\n\treg->masks.field_region_linear_slope = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B;\n\treg->shifts.exp_region_start = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B;\n\treg->masks.exp_region_start = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B;\n\treg->shifts.exp_resion_start_segment = mpc->mpc_shift->MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B;\n\treg->masks.exp_resion_start_segment = mpc->mpc_mask->MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B;\n}\n\n \nvoid mpc32_program_post1dluta_settings(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tconst struct pwl_params *params)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tstruct dcn3_xfer_func_reg gam_regs;\n\n\tmpc32_post1dlut_get_reg_field(mpc30, &gam_regs);\n\n\tgam_regs.start_cntl_b = REG(MPCC_MCM_1DLUT_RAMA_START_CNTL_B[mpcc_id]);\n\tgam_regs.start_cntl_g = REG(MPCC_MCM_1DLUT_RAMA_START_CNTL_G[mpcc_id]);\n\tgam_regs.start_cntl_r = REG(MPCC_MCM_1DLUT_RAMA_START_CNTL_R[mpcc_id]);\n\tgam_regs.start_slope_cntl_b = REG(MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B[mpcc_id]);\n\tgam_regs.start_slope_cntl_g = REG(MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G[mpcc_id]);\n\tgam_regs.start_slope_cntl_r = REG(MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R[mpcc_id]);\n\tgam_regs.start_end_cntl1_b = REG(MPCC_MCM_1DLUT_RAMA_END_CNTL1_B[mpcc_id]);\n\tgam_regs.start_end_cntl2_b = REG(MPCC_MCM_1DLUT_RAMA_END_CNTL2_B[mpcc_id]);\n\tgam_regs.start_end_cntl1_g = REG(MPCC_MCM_1DLUT_RAMA_END_CNTL1_G[mpcc_id]);\n\tgam_regs.start_end_cntl2_g = REG(MPCC_MCM_1DLUT_RAMA_END_CNTL2_G[mpcc_id]);\n\tgam_regs.start_end_cntl1_r = REG(MPCC_MCM_1DLUT_RAMA_END_CNTL1_R[mpcc_id]);\n\tgam_regs.start_end_cntl2_r = REG(MPCC_MCM_1DLUT_RAMA_END_CNTL2_R[mpcc_id]);\n\tgam_regs.region_start = REG(MPCC_MCM_1DLUT_RAMA_REGION_0_1[mpcc_id]);\n\tgam_regs.region_end = REG(MPCC_MCM_1DLUT_RAMA_REGION_32_33[mpcc_id]);\n\n\tcm_helper_program_gamcor_xfer_func(mpc->ctx, params, &gam_regs);\n}\n\n \nvoid mpc32_program_post1dlutb_settings(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tconst struct pwl_params *params)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tstruct dcn3_xfer_func_reg gam_regs;\n\n\tmpc32_post1dlut_get_reg_field(mpc30, &gam_regs);\n\n\tgam_regs.start_cntl_b = REG(MPCC_MCM_1DLUT_RAMB_START_CNTL_B[mpcc_id]);\n\tgam_regs.start_cntl_g = REG(MPCC_MCM_1DLUT_RAMB_START_CNTL_G[mpcc_id]);\n\tgam_regs.start_cntl_r = REG(MPCC_MCM_1DLUT_RAMB_START_CNTL_R[mpcc_id]);\n\tgam_regs.start_slope_cntl_b = REG(MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B[mpcc_id]);\n\tgam_regs.start_slope_cntl_g = REG(MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G[mpcc_id]);\n\tgam_regs.start_slope_cntl_r = REG(MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R[mpcc_id]);\n\tgam_regs.start_end_cntl1_b = REG(MPCC_MCM_1DLUT_RAMB_END_CNTL1_B[mpcc_id]);\n\tgam_regs.start_end_cntl2_b = REG(MPCC_MCM_1DLUT_RAMB_END_CNTL2_B[mpcc_id]);\n\tgam_regs.start_end_cntl1_g = REG(MPCC_MCM_1DLUT_RAMB_END_CNTL1_G[mpcc_id]);\n\tgam_regs.start_end_cntl2_g = REG(MPCC_MCM_1DLUT_RAMB_END_CNTL2_G[mpcc_id]);\n\tgam_regs.start_end_cntl1_r = REG(MPCC_MCM_1DLUT_RAMB_END_CNTL1_R[mpcc_id]);\n\tgam_regs.start_end_cntl2_r = REG(MPCC_MCM_1DLUT_RAMB_END_CNTL2_R[mpcc_id]);\n\tgam_regs.region_start = REG(MPCC_MCM_1DLUT_RAMB_REGION_0_1[mpcc_id]);\n\tgam_regs.region_end = REG(MPCC_MCM_1DLUT_RAMB_REGION_32_33[mpcc_id]);\n\n\tcm_helper_program_gamcor_xfer_func(mpc->ctx, params, &gam_regs);\n}\n\nvoid mpc32_program_post1dlut_pwl(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num)\n{\n\tuint32_t i;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tuint32_t last_base_value_red = rgb[num-1].red_reg + rgb[num-1].delta_red_reg;\n\tuint32_t last_base_value_green = rgb[num-1].green_reg + rgb[num-1].delta_green_reg;\n\tuint32_t last_base_value_blue = rgb[num-1].blue_reg + rgb[num-1].delta_blue_reg;\n\n\tif (is_rgb_equal(rgb, num)) {\n\t\tfor (i = 0 ; i < num; i++)\n\t\t\tREG_SET(MPCC_MCM_1DLUT_LUT_DATA[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_DATA, rgb[i].red_reg);\n\t\tREG_SET(MPCC_MCM_1DLUT_LUT_DATA[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_DATA, last_base_value_red);\n\t} else {\n\t\tREG_UPDATE(MPCC_MCM_1DLUT_LUT_CONTROL[mpcc_id], MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK, 4);\n\t\tfor (i = 0 ; i < num; i++)\n\t\t\tREG_SET(MPCC_MCM_1DLUT_LUT_DATA[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_DATA, rgb[i].red_reg);\n\t\tREG_SET(MPCC_MCM_1DLUT_LUT_DATA[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_DATA, last_base_value_red);\n\n\t\tREG_UPDATE(MPCC_MCM_1DLUT_LUT_CONTROL[mpcc_id], MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK, 2);\n\t\tfor (i = 0 ; i < num; i++)\n\t\t\tREG_SET(MPCC_MCM_1DLUT_LUT_DATA[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_DATA, rgb[i].green_reg);\n\t\tREG_SET(MPCC_MCM_1DLUT_LUT_DATA[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_DATA, last_base_value_green);\n\n\t\tREG_UPDATE(MPCC_MCM_1DLUT_LUT_CONTROL[mpcc_id], MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK, 1);\n\t\tfor (i = 0 ; i < num; i++)\n\t\t\tREG_SET(MPCC_MCM_1DLUT_LUT_DATA[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_DATA, rgb[i].blue_reg);\n\t\tREG_SET(MPCC_MCM_1DLUT_LUT_DATA[mpcc_id], 0, MPCC_MCM_1DLUT_LUT_DATA, last_base_value_blue);\n\t}\n}\n\nbool mpc32_program_post1dlut(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t mpcc_id)\n{\n\tenum dc_lut_mode current_mode;\n\tenum dc_lut_mode next_mode;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tif (params == NULL) {\n\t\tREG_SET(MPCC_MCM_1DLUT_CONTROL[mpcc_id], 0, MPCC_MCM_1DLUT_MODE, 0);\n\t\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.cm)\n\t\t\tmpc32_power_on_blnd_lut(mpc, mpcc_id, false);\n\t\treturn false;\n\t}\n\n\tcurrent_mode = mpc32_get_post1dlut_current(mpc, mpcc_id);\n\tif (current_mode == LUT_BYPASS || current_mode == LUT_RAM_B)\n\t\tnext_mode = LUT_RAM_A;\n\telse\n\t\tnext_mode = LUT_RAM_B;\n\n\tmpc32_power_on_blnd_lut(mpc, mpcc_id, true);\n\tmpc32_configure_post1dlut(mpc, mpcc_id, next_mode == LUT_RAM_A);\n\n\tif (next_mode == LUT_RAM_A)\n\t\tmpc32_program_post1dluta_settings(mpc, mpcc_id, params);\n\telse\n\t\tmpc32_program_post1dlutb_settings(mpc, mpcc_id, params);\n\n\tmpc32_program_post1dlut_pwl(\n\t\t\tmpc, mpcc_id, params->rgb_resulted, params->hw_points_num);\n\n\tREG_UPDATE_2(MPCC_MCM_1DLUT_CONTROL[mpcc_id],\n\t\t\tMPCC_MCM_1DLUT_MODE, 2,\n\t\t\tMPCC_MCM_1DLUT_SELECT, next_mode == LUT_RAM_A ? 0 : 1);\n\n\treturn true;\n}\n\nstatic enum dc_lut_mode mpc32_get_shaper_current(struct mpc *mpc, uint32_t mpcc_id)\n{\n\tenum dc_lut_mode mode;\n\tuint32_t state_mode;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_GET(MPCC_MCM_SHAPER_CONTROL[mpcc_id], MPCC_MCM_SHAPER_MODE_CURRENT, &state_mode);\n\n\tswitch (state_mode) {\n\tcase 0:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\tcase 1:\n\t\tmode = LUT_RAM_A;\n\t\tbreak;\n\tcase 2:\n\t\tmode = LUT_RAM_B;\n\t\tbreak;\n\tdefault:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\t}\n\n\treturn mode;\n}\n\n\nvoid mpc32_configure_shaper_lut(\n\t\tstruct mpc *mpc,\n\t\tbool is_ram_a,\n\t\tuint32_t mpcc_id)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_UPDATE(MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK[mpcc_id],\n\t\t\tMPCC_MCM_SHAPER_LUT_WRITE_EN_MASK, 7);\n\tREG_UPDATE(MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK[mpcc_id],\n\t\t\tMPCC_MCM_SHAPER_LUT_WRITE_SEL, is_ram_a == true ? 0:1);\n\tREG_SET(MPCC_MCM_SHAPER_LUT_INDEX[mpcc_id], 0, MPCC_MCM_SHAPER_LUT_INDEX, 0);\n}\n\n\nvoid mpc32_program_shaper_luta_settings(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t mpcc_id)\n{\n\tconst struct gamma_curve *curve;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMA_START_CNTL_B[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].blue.custom_float_x,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMA_START_CNTL_G[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].green.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMA_START_CNTL_R[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].red.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMA_END_CNTL_B[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].blue.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].blue.custom_float_y);\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMA_END_CNTL_G[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].green.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].green.custom_float_y);\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMA_END_CNTL_R[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].red.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].red.custom_float_y);\n\n\tcurve = params->arr_curve_points;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_0_1[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_2_3[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_4_5[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_6_7[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_8_9[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_10_11[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_12_13[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_14_15[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_16_17[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_18_19[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_20_21[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_22_23[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_24_25[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_26_27[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_28_29[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_30_31[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMA_REGION_32_33[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n}\n\n\nvoid mpc32_program_shaper_lutb_settings(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t mpcc_id)\n{\n\tconst struct gamma_curve *curve;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMB_START_CNTL_B[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].blue.custom_float_x,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMB_START_CNTL_G[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].green.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMB_START_CNTL_R[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B, params->corner_points[0].red.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, 0);\n\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMB_END_CNTL_B[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].blue.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].blue.custom_float_y);\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMB_END_CNTL_G[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].green.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].green.custom_float_y);\n\tREG_SET_2(MPCC_MCM_SHAPER_RAMB_END_CNTL_R[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B, params->corner_points[1].red.custom_float_x,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B, params->corner_points[1].red.custom_float_y);\n\n\tcurve = params->arr_curve_points;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_0_1[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_2_3[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_4_5[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_6_7[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_8_9[mpcc_id], 0,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_10_11[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_12_13[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_14_15[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_16_17[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_18_19[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_20_21[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_22_23[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_24_25[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_26_27[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_28_29[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_30_31[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n\n\tcurve += 2;\n\tREG_SET_4(MPCC_MCM_SHAPER_RAMB_REGION_32_33[mpcc_id], 0,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, curve[0].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, curve[0].segments_num,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, curve[1].offset,\n\t\t\tMPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, curve[1].segments_num);\n}\n\n\nvoid mpc32_program_shaper_lut(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num,\n\t\tuint32_t mpcc_id)\n{\n\tuint32_t i, red, green, blue;\n\tuint32_t  red_delta, green_delta, blue_delta;\n\tuint32_t  red_value, green_value, blue_value;\n\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tfor (i = 0 ; i < num; i++) {\n\n\t\tred   = rgb[i].red_reg;\n\t\tgreen = rgb[i].green_reg;\n\t\tblue  = rgb[i].blue_reg;\n\n\t\tred_delta   = rgb[i].delta_red_reg;\n\t\tgreen_delta = rgb[i].delta_green_reg;\n\t\tblue_delta  = rgb[i].delta_blue_reg;\n\n\t\tred_value   = ((red_delta   & 0x3ff) << 14) | (red   & 0x3fff);\n\t\tgreen_value = ((green_delta & 0x3ff) << 14) | (green & 0x3fff);\n\t\tblue_value  = ((blue_delta  & 0x3ff) << 14) | (blue  & 0x3fff);\n\n\t\tREG_SET(MPCC_MCM_SHAPER_LUT_DATA[mpcc_id], 0, MPCC_MCM_SHAPER_LUT_DATA, red_value);\n\t\tREG_SET(MPCC_MCM_SHAPER_LUT_DATA[mpcc_id], 0, MPCC_MCM_SHAPER_LUT_DATA, green_value);\n\t\tREG_SET(MPCC_MCM_SHAPER_LUT_DATA[mpcc_id], 0, MPCC_MCM_SHAPER_LUT_DATA, blue_value);\n\t}\n\n}\n\n\nvoid mpc32_power_on_shaper_3dlut(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tbool power_on)\n{\n\tuint32_t power_status_shaper = 2;\n\tuint32_t power_status_3dlut  = 2;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\tint max_retries = 10;\n\n\tREG_SET(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], 0,\n\tMPCC_MCM_3DLUT_MEM_PWR_DIS, power_on == true ? 1:0);\n\t \n\tif (power_on && mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc) {\n\t\tREG_WAIT(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_SHAPER_MEM_PWR_STATE, 0, 1, max_retries);\n\t\tREG_WAIT(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_3DLUT_MEM_PWR_STATE, 0, 1, max_retries);\n\t}\n\n\t \n\tREG_GET(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_SHAPER_MEM_PWR_STATE, &power_status_shaper);\n\tREG_GET(MPCC_MCM_MEM_PWR_CTRL[mpcc_id], MPCC_MCM_3DLUT_MEM_PWR_STATE, &power_status_3dlut);\n\n\tif (power_status_shaper != 0 && power_on == true)\n\t\tBREAK_TO_DEBUGGER();\n\n\tif (power_status_3dlut != 0 && power_on == true)\n\t\tBREAK_TO_DEBUGGER();\n}\n\n\nbool mpc32_program_shaper(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t mpcc_id)\n{\n\tenum dc_lut_mode current_mode;\n\tenum dc_lut_mode next_mode;\n\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tif (params == NULL) {\n\t\tREG_SET(MPCC_MCM_SHAPER_CONTROL[mpcc_id], 0, MPCC_MCM_SHAPER_LUT_MODE, 0);\n\t\treturn false;\n\t}\n\n\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc)\n\t\tmpc32_power_on_shaper_3dlut(mpc, mpcc_id, true);\n\n\tcurrent_mode = mpc32_get_shaper_current(mpc, mpcc_id);\n\n\tif (current_mode == LUT_BYPASS || current_mode == LUT_RAM_A)\n\t\tnext_mode = LUT_RAM_B;\n\telse\n\t\tnext_mode = LUT_RAM_A;\n\n\tmpc32_configure_shaper_lut(mpc, next_mode == LUT_RAM_A, mpcc_id);\n\n\tif (next_mode == LUT_RAM_A)\n\t\tmpc32_program_shaper_luta_settings(mpc, params, mpcc_id);\n\telse\n\t\tmpc32_program_shaper_lutb_settings(mpc, params, mpcc_id);\n\n\tmpc32_program_shaper_lut(\n\t\t\tmpc, params->rgb_resulted, params->hw_points_num, mpcc_id);\n\n\tREG_SET(MPCC_MCM_SHAPER_CONTROL[mpcc_id], 0, MPCC_MCM_SHAPER_LUT_MODE, next_mode == LUT_RAM_A ? 1:2);\n\tmpc32_power_on_shaper_3dlut(mpc, mpcc_id, false);\n\n\treturn true;\n}\n\n\nstatic enum dc_lut_mode get3dlut_config(\n\t\t\tstruct mpc *mpc,\n\t\t\tbool *is_17x17x17,\n\t\t\tbool *is_12bits_color_channel,\n\t\t\tint mpcc_id)\n{\n\tuint32_t i_mode, i_enable_10bits, lut_size;\n\tenum dc_lut_mode mode;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_GET(MPCC_MCM_3DLUT_MODE[mpcc_id],\n\t\t\tMPCC_MCM_3DLUT_MODE_CURRENT,  &i_mode);\n\n\tREG_GET(MPCC_MCM_3DLUT_READ_WRITE_CONTROL[mpcc_id],\n\t\t\tMPCC_MCM_3DLUT_30BIT_EN, &i_enable_10bits);\n\n\tswitch (i_mode) {\n\tcase 0:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\tcase 1:\n\t\tmode = LUT_RAM_A;\n\t\tbreak;\n\tcase 2:\n\t\tmode = LUT_RAM_B;\n\t\tbreak;\n\tdefault:\n\t\tmode = LUT_BYPASS;\n\t\tbreak;\n\t}\n\tif (i_enable_10bits > 0)\n\t\t*is_12bits_color_channel = false;\n\telse\n\t\t*is_12bits_color_channel = true;\n\n\tREG_GET(MPCC_MCM_3DLUT_MODE[mpcc_id], MPCC_MCM_3DLUT_SIZE, &lut_size);\n\n\tif (lut_size == 0)\n\t\t*is_17x17x17 = true;\n\telse\n\t\t*is_17x17x17 = false;\n\n\treturn mode;\n}\n\n\nvoid mpc32_select_3dlut_ram(\n\t\tstruct mpc *mpc,\n\t\tenum dc_lut_mode mode,\n\t\tbool is_color_channel_12bits,\n\t\tuint32_t mpcc_id)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_UPDATE_2(MPCC_MCM_3DLUT_READ_WRITE_CONTROL[mpcc_id],\n\t\tMPCC_MCM_3DLUT_RAM_SEL, mode == LUT_RAM_A ? 0 : 1,\n\t\tMPCC_MCM_3DLUT_30BIT_EN, is_color_channel_12bits == true ? 0:1);\n}\n\n\nvoid mpc32_select_3dlut_ram_mask(\n\t\tstruct mpc *mpc,\n\t\tuint32_t ram_selection_mask,\n\t\tuint32_t mpcc_id)\n{\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tREG_UPDATE(MPCC_MCM_3DLUT_READ_WRITE_CONTROL[mpcc_id], MPCC_MCM_3DLUT_WRITE_EN_MASK,\n\t\t\tram_selection_mask);\n\tREG_SET(MPCC_MCM_3DLUT_INDEX[mpcc_id], 0, MPCC_MCM_3DLUT_INDEX, 0);\n}\n\n\nvoid mpc32_set3dlut_ram12(\n\t\tstruct mpc *mpc,\n\t\tconst struct dc_rgb *lut,\n\t\tuint32_t entries,\n\t\tuint32_t mpcc_id)\n{\n\tuint32_t i, red, green, blue, red1, green1, blue1;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tfor (i = 0 ; i < entries; i += 2) {\n\t\tred   = lut[i].red<<4;\n\t\tgreen = lut[i].green<<4;\n\t\tblue  = lut[i].blue<<4;\n\t\tred1   = lut[i+1].red<<4;\n\t\tgreen1 = lut[i+1].green<<4;\n\t\tblue1  = lut[i+1].blue<<4;\n\n\t\tREG_SET_2(MPCC_MCM_3DLUT_DATA[mpcc_id], 0,\n\t\t\t\tMPCC_MCM_3DLUT_DATA0, red,\n\t\t\t\tMPCC_MCM_3DLUT_DATA1, red1);\n\n\t\tREG_SET_2(MPCC_MCM_3DLUT_DATA[mpcc_id], 0,\n\t\t\t\tMPCC_MCM_3DLUT_DATA0, green,\n\t\t\t\tMPCC_MCM_3DLUT_DATA1, green1);\n\n\t\tREG_SET_2(MPCC_MCM_3DLUT_DATA[mpcc_id], 0,\n\t\t\t\tMPCC_MCM_3DLUT_DATA0, blue,\n\t\t\t\tMPCC_MCM_3DLUT_DATA1, blue1);\n\t}\n}\n\n\nvoid mpc32_set3dlut_ram10(\n\t\tstruct mpc *mpc,\n\t\tconst struct dc_rgb *lut,\n\t\tuint32_t entries,\n\t\tuint32_t mpcc_id)\n{\n\tuint32_t i, red, green, blue, value;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\tfor (i = 0; i < entries; i++) {\n\t\tred   = lut[i].red;\n\t\tgreen = lut[i].green;\n\t\tblue  = lut[i].blue;\n\t\t\n\t\tvalue = (red<<20) | (green<<10) | blue;\n\n\t\tREG_SET(MPCC_MCM_3DLUT_DATA_30BIT[mpcc_id], 0, MPCC_MCM_3DLUT_DATA_30BIT, value);\n\t}\n\n}\n\n\nstatic void mpc32_set_3dlut_mode(\n\t\tstruct mpc *mpc,\n\t\tenum dc_lut_mode mode,\n\t\tbool is_color_channel_12bits,\n\t\tbool is_lut_size17x17x17,\n\t\tuint32_t mpcc_id)\n{\n\tuint32_t lut_mode;\n\tstruct dcn30_mpc *mpc30 = TO_DCN30_MPC(mpc);\n\n\t\n\t\n\tREG_UPDATE(MPCC_MOVABLE_CM_LOCATION_CONTROL[mpcc_id], MPCC_MOVABLE_CM_LOCATION_CNTL, 0);\n\n\tif (mode == LUT_BYPASS)\n\t\tlut_mode = 0;\n\telse if (mode == LUT_RAM_A)\n\t\tlut_mode = 1;\n\telse\n\t\tlut_mode = 2;\n\n\tREG_UPDATE_2(MPCC_MCM_3DLUT_MODE[mpcc_id],\n\t\t\tMPCC_MCM_3DLUT_MODE, lut_mode,\n\t\t\tMPCC_MCM_3DLUT_SIZE, is_lut_size17x17x17 == true ? 0 : 1);\n}\n\n\nbool mpc32_program_3dlut(\n\t\tstruct mpc *mpc,\n\t\tconst struct tetrahedral_params *params,\n\t\tint mpcc_id)\n{\n\tenum dc_lut_mode mode;\n\tbool is_17x17x17;\n\tbool is_12bits_color_channel;\n\tconst struct dc_rgb *lut0;\n\tconst struct dc_rgb *lut1;\n\tconst struct dc_rgb *lut2;\n\tconst struct dc_rgb *lut3;\n\tint lut_size0;\n\tint lut_size;\n\n\tif (params == NULL) {\n\t\tmpc32_set_3dlut_mode(mpc, LUT_BYPASS, false, false, mpcc_id);\n\t\treturn false;\n\t}\n\tmpc32_power_on_shaper_3dlut(mpc, mpcc_id, true);\n\n\tmode = get3dlut_config(mpc, &is_17x17x17, &is_12bits_color_channel, mpcc_id);\n\n\tif (mode == LUT_BYPASS || mode == LUT_RAM_B)\n\t\tmode = LUT_RAM_A;\n\telse\n\t\tmode = LUT_RAM_B;\n\n\tis_17x17x17 = !params->use_tetrahedral_9;\n\tis_12bits_color_channel = params->use_12bits;\n\tif (is_17x17x17) {\n\t\tlut0 = params->tetrahedral_17.lut0;\n\t\tlut1 = params->tetrahedral_17.lut1;\n\t\tlut2 = params->tetrahedral_17.lut2;\n\t\tlut3 = params->tetrahedral_17.lut3;\n\t\tlut_size0 = sizeof(params->tetrahedral_17.lut0)/\n\t\t\t\t\tsizeof(params->tetrahedral_17.lut0[0]);\n\t\tlut_size  = sizeof(params->tetrahedral_17.lut1)/\n\t\t\t\t\tsizeof(params->tetrahedral_17.lut1[0]);\n\t} else {\n\t\tlut0 = params->tetrahedral_9.lut0;\n\t\tlut1 = params->tetrahedral_9.lut1;\n\t\tlut2 = params->tetrahedral_9.lut2;\n\t\tlut3 = params->tetrahedral_9.lut3;\n\t\tlut_size0 = sizeof(params->tetrahedral_9.lut0)/\n\t\t\t\tsizeof(params->tetrahedral_9.lut0[0]);\n\t\tlut_size  = sizeof(params->tetrahedral_9.lut1)/\n\t\t\t\tsizeof(params->tetrahedral_9.lut1[0]);\n\t\t}\n\n\tmpc32_select_3dlut_ram(mpc, mode,\n\t\t\t\tis_12bits_color_channel, mpcc_id);\n\tmpc32_select_3dlut_ram_mask(mpc, 0x1, mpcc_id);\n\tif (is_12bits_color_channel)\n\t\tmpc32_set3dlut_ram12(mpc, lut0, lut_size0, mpcc_id);\n\telse\n\t\tmpc32_set3dlut_ram10(mpc, lut0, lut_size0, mpcc_id);\n\n\tmpc32_select_3dlut_ram_mask(mpc, 0x2, mpcc_id);\n\tif (is_12bits_color_channel)\n\t\tmpc32_set3dlut_ram12(mpc, lut1, lut_size, mpcc_id);\n\telse\n\t\tmpc32_set3dlut_ram10(mpc, lut1, lut_size, mpcc_id);\n\n\tmpc32_select_3dlut_ram_mask(mpc, 0x4, mpcc_id);\n\tif (is_12bits_color_channel)\n\t\tmpc32_set3dlut_ram12(mpc, lut2, lut_size, mpcc_id);\n\telse\n\t\tmpc32_set3dlut_ram10(mpc, lut2, lut_size, mpcc_id);\n\n\tmpc32_select_3dlut_ram_mask(mpc, 0x8, mpcc_id);\n\tif (is_12bits_color_channel)\n\t\tmpc32_set3dlut_ram12(mpc, lut3, lut_size, mpcc_id);\n\telse\n\t\tmpc32_set3dlut_ram10(mpc, lut3, lut_size, mpcc_id);\n\n\tmpc32_set_3dlut_mode(mpc, mode, is_12bits_color_channel,\n\t\t\t\t\tis_17x17x17, mpcc_id);\n\n\tif (mpc->ctx->dc->debug.enable_mem_low_power.bits.mpc)\n\t\tmpc32_power_on_shaper_3dlut(mpc, mpcc_id, false);\n\n\treturn true;\n}\n\nstatic const struct mpc_funcs dcn32_mpc_funcs = {\n\t.read_mpcc_state = mpc1_read_mpcc_state,\n\t.insert_plane = mpc1_insert_plane,\n\t.remove_mpcc = mpc1_remove_mpcc,\n\t.mpc_init = mpc32_mpc_init,\n\t.mpc_init_single_inst = mpc1_mpc_init_single_inst,\n\t.update_blending = mpc2_update_blending,\n\t.cursor_lock = mpc1_cursor_lock,\n\t.get_mpcc_for_dpp = mpc1_get_mpcc_for_dpp,\n\t.wait_for_idle = mpc2_assert_idle_mpcc,\n\t.assert_mpcc_idle_before_connect = mpc2_assert_mpcc_idle_before_connect,\n\t.init_mpcc_list_from_hw = mpc1_init_mpcc_list_from_hw,\n\t.set_denorm =  mpc3_set_denorm,\n\t.set_denorm_clamp = mpc3_set_denorm_clamp,\n\t.set_output_csc = mpc3_set_output_csc,\n\t.set_ocsc_default = mpc3_set_ocsc_default,\n\t.set_output_gamma = mpc3_set_output_gamma,\n\t.insert_plane_to_secondary = NULL,\n\t.remove_mpcc_from_secondary =  NULL,\n\t.set_dwb_mux = mpc3_set_dwb_mux,\n\t.disable_dwb_mux = mpc3_disable_dwb_mux,\n\t.is_dwb_idle = mpc3_is_dwb_idle,\n\t.set_out_rate_control = mpc3_set_out_rate_control,\n\t.set_gamut_remap = mpc3_set_gamut_remap,\n\t.program_shaper = mpc32_program_shaper,\n\t.program_3dlut = mpc32_program_3dlut,\n\t.program_1dlut = mpc32_program_post1dlut,\n\t.acquire_rmu = NULL,\n\t.release_rmu = NULL,\n\t.power_on_mpc_mem_pwr = mpc3_power_on_ogam_lut,\n\t.get_mpc_out_mux = mpc1_get_mpc_out_mux,\n\t.set_bg_color = mpc1_set_bg_color,\n};\n\n\nvoid dcn32_mpc_construct(struct dcn30_mpc *mpc30,\n\tstruct dc_context *ctx,\n\tconst struct dcn30_mpc_registers *mpc_regs,\n\tconst struct dcn30_mpc_shift *mpc_shift,\n\tconst struct dcn30_mpc_mask *mpc_mask,\n\tint num_mpcc,\n\tint num_rmu)\n{\n\tint i;\n\n\tmpc30->base.ctx = ctx;\n\n\tmpc30->base.funcs = &dcn32_mpc_funcs;\n\n\tmpc30->mpc_regs = mpc_regs;\n\tmpc30->mpc_shift = mpc_shift;\n\tmpc30->mpc_mask = mpc_mask;\n\n\tmpc30->mpcc_in_use_mask = 0;\n\tmpc30->num_mpcc = num_mpcc;\n\tmpc30->num_rmu = num_rmu;\n\n\tfor (i = 0; i < MAX_MPCC; i++)\n\t\tmpc3_init_mpcc(&mpc30->base.mpcc_array[i], i);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}