#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 11 08:43:44 2023
# Process ID: 12892
# Current directory: D:/sem 2/Computer Organization and Degital Design/Nano_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11140 D:\sem 2\Computer Organization and Degital Design\Nano_processor\Nano_processor.xpr
# Log file: D:/sem 2/Computer Organization and Degital Design/Nano_processor/vivado.log
# Journal file: D:/sem 2/Computer Organization and Degital Design/Nano_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 819.078 ; gain = 109.781
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 864.195 ; gain = 10.121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 864.195 ; gain = 10.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.srcs/sources_1/imports/new/I_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ins_Dec
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PROM [prom_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Dec [ins_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3_2 [mux_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/sem -notrace
couldn't read file "D:/sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 10:28:46 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 877.820 ; gain = 0.000
current_wave_config {NanoProcessor_TB_behav.wcfg}
NanoProcessor_TB_behav.wcfg
add_wave {{/NanoProcessor_TB/DUT/Ins_Dec0}} 
save_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 883.840 ; gain = 0.000
save_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.srcs/sim_1/new/NanoProcessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PROM [prom_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Dec [ins_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3_2 [mux_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 885.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 885.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.srcs/sim_1/new/NanoProcessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PROM [prom_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Dec [ins_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3_2 [mux_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 885.848 ; gain = 0.000
save_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.srcs/sim_1/new/NanoProcessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PROM [prom_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Dec [ins_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3_2 [mux_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 885.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.srcs/sim_1/new/NanoProcessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PROM [prom_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Dec [ins_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3_2 [mux_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 885.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.srcs/sources_1/imports/new/PROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PROM [prom_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Dec [ins_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3_2 [mux_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_4 [mux_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4 [mux_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 889.316 ; gain = 0.000
current_wave_config {NanoProcessor_TB_behav.wcfg}
NanoProcessor_TB_behav.wcfg
add_wave {{/NanoProcessor_TB/DUT/Reg_bank_0}} 
save_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 280d31de23d64c81b847593d1cb9e228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/sem 2/Computer Organization and Degital Design/Nano_processor/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/sem 2/Computer Organization and Degital Design/Nano_processor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 890.105 ; gain = 0.637
current_wave_config {NanoProcessor_TB_behav.wcfg}
NanoProcessor_TB_behav.wcfg
add_wave {{/NanoProcessor_TB/DUT/Reg_bank_0}} 
The simulator has terminated in an unexpected manner with exit code 1.  Please review the simulation log (xsim.log) for details.
