<profile>

<section name = "Vitis HLS Report for 'PE_89_Pipeline_PE_LOOP'" level="0">
<item name = "Date">Mon Sep  4 10:26:19 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.844 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3080, 3080, 30.800 us, 30.800 us, 3080, 3080, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_LOOP">3078, 3078, 11, 4, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 142, -</column>
<column name="Register">-, -, 149, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U1659">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1660">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_20_fu_124_p2">+, 0, 0, 13, 10, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln8_fu_118_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_fifo_7_5_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_7_6_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_5_7_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_5_8_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_p_load">9, 2, 32, 64</column>
<column name="empty_fu_52">9, 2, 32, 64</column>
<column name="k_04_fu_48">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_fifo_7_5_read_reg_175">32, 0, 32, 0</column>
<column name="B_fifo_5_7_read_reg_180">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_fu_52">32, 0, 32, 0</column>
<column name="icmp_ln8_reg_171">1, 0, 1, 0</column>
<column name="icmp_ln8_reg_171_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="k_04_fu_48">10, 0, 10, 0</column>
<column name="mul_reg_195">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE.89_Pipeline_PE_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE.89_Pipeline_PE_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE.89_Pipeline_PE_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE.89_Pipeline_PE_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE.89_Pipeline_PE_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE.89_Pipeline_PE_LOOP, return value</column>
<column name="C_out_in_load">in, 32, ap_none, C_out_in_load, scalar</column>
<column name="A_fifo_7_5_dout">in, 32, ap_fifo, A_fifo_7_5, pointer</column>
<column name="A_fifo_7_5_num_data_valid">in, 2, ap_fifo, A_fifo_7_5, pointer</column>
<column name="A_fifo_7_5_fifo_cap">in, 2, ap_fifo, A_fifo_7_5, pointer</column>
<column name="A_fifo_7_5_empty_n">in, 1, ap_fifo, A_fifo_7_5, pointer</column>
<column name="A_fifo_7_5_read">out, 1, ap_fifo, A_fifo_7_5, pointer</column>
<column name="B_fifo_5_7_dout">in, 32, ap_fifo, B_fifo_5_7, pointer</column>
<column name="B_fifo_5_7_num_data_valid">in, 2, ap_fifo, B_fifo_5_7, pointer</column>
<column name="B_fifo_5_7_fifo_cap">in, 2, ap_fifo, B_fifo_5_7, pointer</column>
<column name="B_fifo_5_7_empty_n">in, 1, ap_fifo, B_fifo_5_7, pointer</column>
<column name="B_fifo_5_7_read">out, 1, ap_fifo, B_fifo_5_7, pointer</column>
<column name="A_fifo_7_6_din">out, 32, ap_fifo, A_fifo_7_6, pointer</column>
<column name="A_fifo_7_6_num_data_valid">in, 2, ap_fifo, A_fifo_7_6, pointer</column>
<column name="A_fifo_7_6_fifo_cap">in, 2, ap_fifo, A_fifo_7_6, pointer</column>
<column name="A_fifo_7_6_full_n">in, 1, ap_fifo, A_fifo_7_6, pointer</column>
<column name="A_fifo_7_6_write">out, 1, ap_fifo, A_fifo_7_6, pointer</column>
<column name="B_fifo_5_8_din">out, 32, ap_fifo, B_fifo_5_8, pointer</column>
<column name="B_fifo_5_8_num_data_valid">in, 2, ap_fifo, B_fifo_5_8, pointer</column>
<column name="B_fifo_5_8_fifo_cap">in, 2, ap_fifo, B_fifo_5_8, pointer</column>
<column name="B_fifo_5_8_full_n">in, 1, ap_fifo, B_fifo_5_8, pointer</column>
<column name="B_fifo_5_8_write">out, 1, ap_fifo, B_fifo_5_8, pointer</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
