
WS2812.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007300  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  080074d8  080074d8  000084d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078e8  080078e8  0000900c  2**0
                  CONTENTS
  4 .ARM          00000008  080078e8  080078e8  000088e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078f0  080078f0  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078f0  080078f0  000088f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078f4  080078f4  000088f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080078f8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000440  2000000c  08007904  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  08007904  0000944c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017313  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c1c  00000000  00000000  0002034f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b8  00000000  00000000  00022f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000102d  00000000  00000000  00024428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fe02  00000000  00000000  00025455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c72  00000000  00000000  00045257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db4f3  00000000  00000000  0005bec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001373bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c60  00000000  00000000  00137400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  0013d060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080074c0 	.word	0x080074c0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080074c0 	.word	0x080074c0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_uldivmod>:
 8000a94:	b953      	cbnz	r3, 8000aac <__aeabi_uldivmod+0x18>
 8000a96:	b94a      	cbnz	r2, 8000aac <__aeabi_uldivmod+0x18>
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	2800      	cmpeq	r0, #0
 8000a9e:	bf1c      	itt	ne
 8000aa0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000aa4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000aa8:	f000 b96a 	b.w	8000d80 <__aeabi_idiv0>
 8000aac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab4:	f000 f806 	bl	8000ac4 <__udivmoddi4>
 8000ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac0:	b004      	add	sp, #16
 8000ac2:	4770      	bx	lr

08000ac4 <__udivmoddi4>:
 8000ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac8:	9d08      	ldr	r5, [sp, #32]
 8000aca:	460c      	mov	r4, r1
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d14e      	bne.n	8000b6e <__udivmoddi4+0xaa>
 8000ad0:	4694      	mov	ip, r2
 8000ad2:	458c      	cmp	ip, r1
 8000ad4:	4686      	mov	lr, r0
 8000ad6:	fab2 f282 	clz	r2, r2
 8000ada:	d962      	bls.n	8000ba2 <__udivmoddi4+0xde>
 8000adc:	b14a      	cbz	r2, 8000af2 <__udivmoddi4+0x2e>
 8000ade:	f1c2 0320 	rsb	r3, r2, #32
 8000ae2:	4091      	lsls	r1, r2
 8000ae4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ae8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aec:	4319      	orrs	r1, r3
 8000aee:	fa00 fe02 	lsl.w	lr, r0, r2
 8000af2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000af6:	fa1f f68c 	uxth.w	r6, ip
 8000afa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000afe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b02:	fb07 1114 	mls	r1, r7, r4, r1
 8000b06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b0a:	fb04 f106 	mul.w	r1, r4, r6
 8000b0e:	4299      	cmp	r1, r3
 8000b10:	d90a      	bls.n	8000b28 <__udivmoddi4+0x64>
 8000b12:	eb1c 0303 	adds.w	r3, ip, r3
 8000b16:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b1a:	f080 8112 	bcs.w	8000d42 <__udivmoddi4+0x27e>
 8000b1e:	4299      	cmp	r1, r3
 8000b20:	f240 810f 	bls.w	8000d42 <__udivmoddi4+0x27e>
 8000b24:	3c02      	subs	r4, #2
 8000b26:	4463      	add	r3, ip
 8000b28:	1a59      	subs	r1, r3, r1
 8000b2a:	fa1f f38e 	uxth.w	r3, lr
 8000b2e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b32:	fb07 1110 	mls	r1, r7, r0, r1
 8000b36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b3a:	fb00 f606 	mul.w	r6, r0, r6
 8000b3e:	429e      	cmp	r6, r3
 8000b40:	d90a      	bls.n	8000b58 <__udivmoddi4+0x94>
 8000b42:	eb1c 0303 	adds.w	r3, ip, r3
 8000b46:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b4a:	f080 80fc 	bcs.w	8000d46 <__udivmoddi4+0x282>
 8000b4e:	429e      	cmp	r6, r3
 8000b50:	f240 80f9 	bls.w	8000d46 <__udivmoddi4+0x282>
 8000b54:	4463      	add	r3, ip
 8000b56:	3802      	subs	r0, #2
 8000b58:	1b9b      	subs	r3, r3, r6
 8000b5a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b5e:	2100      	movs	r1, #0
 8000b60:	b11d      	cbz	r5, 8000b6a <__udivmoddi4+0xa6>
 8000b62:	40d3      	lsrs	r3, r2
 8000b64:	2200      	movs	r2, #0
 8000b66:	e9c5 3200 	strd	r3, r2, [r5]
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	428b      	cmp	r3, r1
 8000b70:	d905      	bls.n	8000b7e <__udivmoddi4+0xba>
 8000b72:	b10d      	cbz	r5, 8000b78 <__udivmoddi4+0xb4>
 8000b74:	e9c5 0100 	strd	r0, r1, [r5]
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4608      	mov	r0, r1
 8000b7c:	e7f5      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000b7e:	fab3 f183 	clz	r1, r3
 8000b82:	2900      	cmp	r1, #0
 8000b84:	d146      	bne.n	8000c14 <__udivmoddi4+0x150>
 8000b86:	42a3      	cmp	r3, r4
 8000b88:	d302      	bcc.n	8000b90 <__udivmoddi4+0xcc>
 8000b8a:	4290      	cmp	r0, r2
 8000b8c:	f0c0 80f0 	bcc.w	8000d70 <__udivmoddi4+0x2ac>
 8000b90:	1a86      	subs	r6, r0, r2
 8000b92:	eb64 0303 	sbc.w	r3, r4, r3
 8000b96:	2001      	movs	r0, #1
 8000b98:	2d00      	cmp	r5, #0
 8000b9a:	d0e6      	beq.n	8000b6a <__udivmoddi4+0xa6>
 8000b9c:	e9c5 6300 	strd	r6, r3, [r5]
 8000ba0:	e7e3      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000ba2:	2a00      	cmp	r2, #0
 8000ba4:	f040 8090 	bne.w	8000cc8 <__udivmoddi4+0x204>
 8000ba8:	eba1 040c 	sub.w	r4, r1, ip
 8000bac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bb0:	fa1f f78c 	uxth.w	r7, ip
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bbe:	fb08 4416 	mls	r4, r8, r6, r4
 8000bc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bc6:	fb07 f006 	mul.w	r0, r7, r6
 8000bca:	4298      	cmp	r0, r3
 8000bcc:	d908      	bls.n	8000be0 <__udivmoddi4+0x11c>
 8000bce:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x11a>
 8000bd8:	4298      	cmp	r0, r3
 8000bda:	f200 80cd 	bhi.w	8000d78 <__udivmoddi4+0x2b4>
 8000bde:	4626      	mov	r6, r4
 8000be0:	1a1c      	subs	r4, r3, r0
 8000be2:	fa1f f38e 	uxth.w	r3, lr
 8000be6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bea:	fb08 4410 	mls	r4, r8, r0, r4
 8000bee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bf2:	fb00 f707 	mul.w	r7, r0, r7
 8000bf6:	429f      	cmp	r7, r3
 8000bf8:	d908      	bls.n	8000c0c <__udivmoddi4+0x148>
 8000bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfe:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000c02:	d202      	bcs.n	8000c0a <__udivmoddi4+0x146>
 8000c04:	429f      	cmp	r7, r3
 8000c06:	f200 80b0 	bhi.w	8000d6a <__udivmoddi4+0x2a6>
 8000c0a:	4620      	mov	r0, r4
 8000c0c:	1bdb      	subs	r3, r3, r7
 8000c0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c12:	e7a5      	b.n	8000b60 <__udivmoddi4+0x9c>
 8000c14:	f1c1 0620 	rsb	r6, r1, #32
 8000c18:	408b      	lsls	r3, r1
 8000c1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c1e:	431f      	orrs	r7, r3
 8000c20:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c24:	fa04 f301 	lsl.w	r3, r4, r1
 8000c28:	ea43 030c 	orr.w	r3, r3, ip
 8000c2c:	40f4      	lsrs	r4, r6
 8000c2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c32:	0c38      	lsrs	r0, r7, #16
 8000c34:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c38:	fbb4 fef0 	udiv	lr, r4, r0
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fb00 441e 	mls	r4, r0, lr, r4
 8000c44:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c48:	fb0e f90c 	mul.w	r9, lr, ip
 8000c4c:	45a1      	cmp	r9, r4
 8000c4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x1a6>
 8000c54:	193c      	adds	r4, r7, r4
 8000c56:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000c5a:	f080 8084 	bcs.w	8000d66 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8081 	bls.w	8000d66 <__udivmoddi4+0x2a2>
 8000c64:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c68:	443c      	add	r4, r7
 8000c6a:	eba4 0409 	sub.w	r4, r4, r9
 8000c6e:	fa1f f983 	uxth.w	r9, r3
 8000c72:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c76:	fb00 4413 	mls	r4, r0, r3, r4
 8000c7a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c7e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c82:	45a4      	cmp	ip, r4
 8000c84:	d907      	bls.n	8000c96 <__udivmoddi4+0x1d2>
 8000c86:	193c      	adds	r4, r7, r4
 8000c88:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000c8c:	d267      	bcs.n	8000d5e <__udivmoddi4+0x29a>
 8000c8e:	45a4      	cmp	ip, r4
 8000c90:	d965      	bls.n	8000d5e <__udivmoddi4+0x29a>
 8000c92:	3b02      	subs	r3, #2
 8000c94:	443c      	add	r4, r7
 8000c96:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c9a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ca2:	429c      	cmp	r4, r3
 8000ca4:	46ce      	mov	lr, r9
 8000ca6:	469c      	mov	ip, r3
 8000ca8:	d351      	bcc.n	8000d4e <__udivmoddi4+0x28a>
 8000caa:	d04e      	beq.n	8000d4a <__udivmoddi4+0x286>
 8000cac:	b155      	cbz	r5, 8000cc4 <__udivmoddi4+0x200>
 8000cae:	ebb8 030e 	subs.w	r3, r8, lr
 8000cb2:	eb64 040c 	sbc.w	r4, r4, ip
 8000cb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cba:	40cb      	lsrs	r3, r1
 8000cbc:	431e      	orrs	r6, r3
 8000cbe:	40cc      	lsrs	r4, r1
 8000cc0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	e750      	b.n	8000b6a <__udivmoddi4+0xa6>
 8000cc8:	f1c2 0320 	rsb	r3, r2, #32
 8000ccc:	fa20 f103 	lsr.w	r1, r0, r3
 8000cd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd4:	fa24 f303 	lsr.w	r3, r4, r3
 8000cd8:	4094      	lsls	r4, r2
 8000cda:	430c      	orrs	r4, r1
 8000cdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cec:	fb08 3110 	mls	r1, r8, r0, r3
 8000cf0:	0c23      	lsrs	r3, r4, #16
 8000cf2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf6:	fb00 f107 	mul.w	r1, r0, r7
 8000cfa:	4299      	cmp	r1, r3
 8000cfc:	d908      	bls.n	8000d10 <__udivmoddi4+0x24c>
 8000cfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000d02:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000d06:	d22c      	bcs.n	8000d62 <__udivmoddi4+0x29e>
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	d92a      	bls.n	8000d62 <__udivmoddi4+0x29e>
 8000d0c:	3802      	subs	r0, #2
 8000d0e:	4463      	add	r3, ip
 8000d10:	1a5b      	subs	r3, r3, r1
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d18:	fb08 3311 	mls	r3, r8, r1, r3
 8000d1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d20:	fb01 f307 	mul.w	r3, r1, r7
 8000d24:	42a3      	cmp	r3, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x276>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d30:	d213      	bcs.n	8000d5a <__udivmoddi4+0x296>
 8000d32:	42a3      	cmp	r3, r4
 8000d34:	d911      	bls.n	8000d5a <__udivmoddi4+0x296>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4464      	add	r4, ip
 8000d3a:	1ae4      	subs	r4, r4, r3
 8000d3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d40:	e739      	b.n	8000bb6 <__udivmoddi4+0xf2>
 8000d42:	4604      	mov	r4, r0
 8000d44:	e6f0      	b.n	8000b28 <__udivmoddi4+0x64>
 8000d46:	4608      	mov	r0, r1
 8000d48:	e706      	b.n	8000b58 <__udivmoddi4+0x94>
 8000d4a:	45c8      	cmp	r8, r9
 8000d4c:	d2ae      	bcs.n	8000cac <__udivmoddi4+0x1e8>
 8000d4e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d52:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d56:	3801      	subs	r0, #1
 8000d58:	e7a8      	b.n	8000cac <__udivmoddi4+0x1e8>
 8000d5a:	4631      	mov	r1, r6
 8000d5c:	e7ed      	b.n	8000d3a <__udivmoddi4+0x276>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	e799      	b.n	8000c96 <__udivmoddi4+0x1d2>
 8000d62:	4630      	mov	r0, r6
 8000d64:	e7d4      	b.n	8000d10 <__udivmoddi4+0x24c>
 8000d66:	46d6      	mov	lr, sl
 8000d68:	e77f      	b.n	8000c6a <__udivmoddi4+0x1a6>
 8000d6a:	4463      	add	r3, ip
 8000d6c:	3802      	subs	r0, #2
 8000d6e:	e74d      	b.n	8000c0c <__udivmoddi4+0x148>
 8000d70:	4606      	mov	r6, r0
 8000d72:	4623      	mov	r3, r4
 8000d74:	4608      	mov	r0, r1
 8000d76:	e70f      	b.n	8000b98 <__udivmoddi4+0xd4>
 8000d78:	3e02      	subs	r6, #2
 8000d7a:	4463      	add	r3, ip
 8000d7c:	e730      	b.n	8000be0 <__udivmoddi4+0x11c>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <HAL_TIM_PWM_PulseFinishedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	WS2812_SendFinishedCallback(&ws2812);
 8000d8c:	4803      	ldr	r0, [pc, #12]	@ (8000d9c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8000d8e:	f000 fff8 	bl	8001d82 <WS2812_SendFinishedCallback>
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000234 	.word	0x20000234

08000da0 <Rainbow_Effect>:

uint8_t EffectStep = 0;

void Rainbow_Effect() {
 8000da0:	b5b0      	push	{r4, r5, r7, lr}
 8000da2:	b088      	sub	sp, #32
 8000da4:	af02      	add	r7, sp, #8
  float factor1, factor2;
  uint16_t ind;

  for(uint16_t j=0;j<8;j++) {
 8000da6:	2300      	movs	r3, #0
 8000da8:	82fb      	strh	r3, [r7, #22]
 8000daa:	e1d4      	b.n	8001156 <Rainbow_Effect+0x3b6>
    ind = EffectStep + j * 1.625;
 8000dac:	4b9d      	ldr	r3, [pc, #628]	@ (8001024 <Rainbow_Effect+0x284>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff fb83 	bl	80004bc <__aeabi_i2d>
 8000db6:	4604      	mov	r4, r0
 8000db8:	460d      	mov	r5, r1
 8000dba:	8afb      	ldrh	r3, [r7, #22]
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff fb7d 	bl	80004bc <__aeabi_i2d>
 8000dc2:	f04f 0200 	mov.w	r2, #0
 8000dc6:	4b98      	ldr	r3, [pc, #608]	@ (8001028 <Rainbow_Effect+0x288>)
 8000dc8:	f7ff fbe2 	bl	8000590 <__aeabi_dmul>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	460b      	mov	r3, r1
 8000dd0:	4620      	mov	r0, r4
 8000dd2:	4629      	mov	r1, r5
 8000dd4:	f7ff fa26 	bl	8000224 <__adddf3>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4610      	mov	r0, r2
 8000dde:	4619      	mov	r1, r3
 8000de0:	f7ff fde8 	bl	80009b4 <__aeabi_d2uiz>
 8000de4:	4603      	mov	r3, r0
 8000de6:	82bb      	strh	r3, [r7, #20]
    switch((int)((ind % 13) / 4.33f)) {
 8000de8:	8ab9      	ldrh	r1, [r7, #20]
 8000dea:	4b90      	ldr	r3, [pc, #576]	@ (800102c <Rainbow_Effect+0x28c>)
 8000dec:	fba3 2301 	umull	r2, r3, r3, r1
 8000df0:	089a      	lsrs	r2, r3, #2
 8000df2:	4613      	mov	r3, r2
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	4413      	add	r3, r2
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	4413      	add	r3, r2
 8000dfc:	1acb      	subs	r3, r1, r3
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	ee07 3a90 	vmov	s15, r3
 8000e04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e08:	eddf 6a89 	vldr	s13, [pc, #548]	@ 8001030 <Rainbow_Effect+0x290>
 8000e0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e14:	ee17 3a90 	vmov	r3, s15
 8000e18:	2b02      	cmp	r3, #2
 8000e1a:	f000 8111 	beq.w	8001040 <Rainbow_Effect+0x2a0>
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	f300 8193 	bgt.w	800114a <Rainbow_Effect+0x3aa>
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d002      	beq.n	8000e2e <Rainbow_Effect+0x8e>
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d075      	beq.n	8000f18 <Rainbow_Effect+0x178>
 8000e2c:	e18d      	b.n	800114a <Rainbow_Effect+0x3aa>
      case 0: factor1 = 1.0 - ((float)(ind % 13 - 0 * 4.33f) / 4.33f);
 8000e2e:	8ab9      	ldrh	r1, [r7, #20]
 8000e30:	4b7e      	ldr	r3, [pc, #504]	@ (800102c <Rainbow_Effect+0x28c>)
 8000e32:	fba3 2301 	umull	r2, r3, r3, r1
 8000e36:	089a      	lsrs	r2, r3, #2
 8000e38:	4613      	mov	r3, r2
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	4413      	add	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	4413      	add	r3, r2
 8000e42:	1acb      	subs	r3, r1, r3
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	ee07 3a90 	vmov	s15, r3
 8000e4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e4e:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8001030 <Rainbow_Effect+0x290>
 8000e52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e5e:	edc7 7a04 	vstr	s15, [r7, #16]
              factor2 = (float)((int)(ind - 0) % 13) / 4.33f;
 8000e62:	8aba      	ldrh	r2, [r7, #20]
 8000e64:	4b71      	ldr	r3, [pc, #452]	@ (800102c <Rainbow_Effect+0x28c>)
 8000e66:	fb83 1302 	smull	r1, r3, r3, r2
 8000e6a:	1099      	asrs	r1, r3, #2
 8000e6c:	17d3      	asrs	r3, r2, #31
 8000e6e:	1ac9      	subs	r1, r1, r3
 8000e70:	460b      	mov	r3, r1
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	440b      	add	r3, r1
 8000e76:	009b      	lsls	r3, r3, #2
 8000e78:	440b      	add	r3, r1
 8000e7a:	1ad1      	subs	r1, r2, r3
 8000e7c:	ee07 1a90 	vmov	s15, r1
 8000e80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e84:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8001030 <Rainbow_Effect+0x290>
 8000e88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e8c:	edc7 7a03 	vstr	s15, [r7, #12]
              WS2812_SetLED(&ws2812, j, 255 * factor1 + 0 * factor2, 0 * factor1 + 255 * factor2, 0 * factor1 + 0 * factor2);
 8000e90:	8afb      	ldrh	r3, [r7, #22]
 8000e92:	b2d9      	uxtb	r1, r3
 8000e94:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e98:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001034 <Rainbow_Effect+0x294>
 8000e9c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ea0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ea4:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8001038 <Rainbow_Effect+0x298>
 8000ea8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000eac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000eb4:	edc7 7a01 	vstr	s15, [r7, #4]
 8000eb8:	793b      	ldrb	r3, [r7, #4]
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ec0:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001038 <Rainbow_Effect+0x298>
 8000ec4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ec8:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ecc:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8001034 <Rainbow_Effect+0x294>
 8000ed0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ed8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000edc:	edc7 7a01 	vstr	s15, [r7, #4]
 8000ee0:	793b      	ldrb	r3, [r7, #4]
 8000ee2:	b2d8      	uxtb	r0, r3
 8000ee4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee8:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001038 <Rainbow_Effect+0x298>
 8000eec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ef0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ef4:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8001038 <Rainbow_Effect+0x298>
 8000ef8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f04:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f08:	793b      	ldrb	r3, [r7, #4]
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	4603      	mov	r3, r0
 8000f10:	484a      	ldr	r0, [pc, #296]	@ (800103c <Rainbow_Effect+0x29c>)
 8000f12:	f000 fe51 	bl	8001bb8 <WS2812_SetLED>
              break;
 8000f16:	e118      	b.n	800114a <Rainbow_Effect+0x3aa>
      case 1: factor1 = 1.0 - ((float)(ind % 13 - 1 * 4.33f) / 4.33f);
 8000f18:	8ab9      	ldrh	r1, [r7, #20]
 8000f1a:	4b44      	ldr	r3, [pc, #272]	@ (800102c <Rainbow_Effect+0x28c>)
 8000f1c:	fba3 2301 	umull	r2, r3, r3, r1
 8000f20:	089a      	lsrs	r2, r3, #2
 8000f22:	4613      	mov	r3, r2
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	4413      	add	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	1acb      	subs	r3, r1, r3
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	ee07 3a90 	vmov	s15, r3
 8000f34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f38:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001030 <Rainbow_Effect+0x290>
 8000f3c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f40:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001030 <Rainbow_Effect+0x290>
 8000f44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f50:	edc7 7a04 	vstr	s15, [r7, #16]
              factor2 = (float)((int)(ind - 4.33f) % 13) / 4.33f;
 8000f54:	8abb      	ldrh	r3, [r7, #20]
 8000f56:	ee07 3a90 	vmov	s15, r3
 8000f5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f5e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001030 <Rainbow_Effect+0x290>
 8000f62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f6a:	ee17 1a90 	vmov	r1, s15
 8000f6e:	4b2f      	ldr	r3, [pc, #188]	@ (800102c <Rainbow_Effect+0x28c>)
 8000f70:	fb83 2301 	smull	r2, r3, r3, r1
 8000f74:	109a      	asrs	r2, r3, #2
 8000f76:	17cb      	asrs	r3, r1, #31
 8000f78:	1ad2      	subs	r2, r2, r3
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	4413      	add	r3, r2
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	4413      	add	r3, r2
 8000f84:	1aca      	subs	r2, r1, r3
 8000f86:	ee07 2a90 	vmov	s15, r2
 8000f8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f8e:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8001030 <Rainbow_Effect+0x290>
 8000f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f96:	edc7 7a03 	vstr	s15, [r7, #12]
              WS2812_SetLED(&ws2812, j, 0 * factor1 + 0 * factor2, 255 * factor1 + 0 * factor2, 0 * factor1 + 255 * factor2);
 8000f9a:	8afb      	ldrh	r3, [r7, #22]
 8000f9c:	b2d9      	uxtb	r1, r3
 8000f9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fa2:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001038 <Rainbow_Effect+0x298>
 8000fa6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000faa:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fae:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001038 <Rainbow_Effect+0x298>
 8000fb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fbe:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fc2:	793b      	ldrb	r3, [r7, #4]
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fca:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001034 <Rainbow_Effect+0x294>
 8000fce:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fd2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fd6:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001038 <Rainbow_Effect+0x298>
 8000fda:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fe2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fe6:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fea:	793b      	ldrb	r3, [r7, #4]
 8000fec:	b2d8      	uxtb	r0, r3
 8000fee:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ff2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001038 <Rainbow_Effect+0x298>
 8000ff6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ffa:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ffe:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001034 <Rainbow_Effect+0x294>
 8001002:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800100a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800100e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001012:	793b      	ldrb	r3, [r7, #4]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	4603      	mov	r3, r0
 800101a:	4808      	ldr	r0, [pc, #32]	@ (800103c <Rainbow_Effect+0x29c>)
 800101c:	f000 fdcc 	bl	8001bb8 <WS2812_SetLED>
              break;
 8001020:	e093      	b.n	800114a <Rainbow_Effect+0x3aa>
 8001022:	bf00      	nop
 8001024:	20000444 	.word	0x20000444
 8001028:	3ffa0000 	.word	0x3ffa0000
 800102c:	4ec4ec4f 	.word	0x4ec4ec4f
 8001030:	408a8f5c 	.word	0x408a8f5c
 8001034:	437f0000 	.word	0x437f0000
 8001038:	00000000 	.word	0x00000000
 800103c:	20000234 	.word	0x20000234
      case 2: factor1 = 1.0 - ((float)(ind % 13 - 2 * 4.33f) / 4.33f);
 8001040:	8ab9      	ldrh	r1, [r7, #20]
 8001042:	4b50      	ldr	r3, [pc, #320]	@ (8001184 <Rainbow_Effect+0x3e4>)
 8001044:	fba3 2301 	umull	r2, r3, r3, r1
 8001048:	089a      	lsrs	r2, r3, #2
 800104a:	4613      	mov	r3, r2
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	4413      	add	r3, r2
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	4413      	add	r3, r2
 8001054:	1acb      	subs	r3, r1, r3
 8001056:	b29b      	uxth	r3, r3
 8001058:	ee07 3a90 	vmov	s15, r3
 800105c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001060:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001188 <Rainbow_Effect+0x3e8>
 8001064:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001068:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800118c <Rainbow_Effect+0x3ec>
 800106c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001070:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001074:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001078:	edc7 7a04 	vstr	s15, [r7, #16]
              factor2 = (float)((int)(ind - 8.66f) % 13) / 4.33f;
 800107c:	8abb      	ldrh	r3, [r7, #20]
 800107e:	ee07 3a90 	vmov	s15, r3
 8001082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001086:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001188 <Rainbow_Effect+0x3e8>
 800108a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800108e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001092:	ee17 1a90 	vmov	r1, s15
 8001096:	4b3b      	ldr	r3, [pc, #236]	@ (8001184 <Rainbow_Effect+0x3e4>)
 8001098:	fb83 2301 	smull	r2, r3, r3, r1
 800109c:	109a      	asrs	r2, r3, #2
 800109e:	17cb      	asrs	r3, r1, #31
 80010a0:	1ad2      	subs	r2, r2, r3
 80010a2:	4613      	mov	r3, r2
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	4413      	add	r3, r2
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	4413      	add	r3, r2
 80010ac:	1aca      	subs	r2, r1, r3
 80010ae:	ee07 2a90 	vmov	s15, r2
 80010b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b6:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800118c <Rainbow_Effect+0x3ec>
 80010ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010be:	edc7 7a03 	vstr	s15, [r7, #12]
              WS2812_SetLED(&ws2812, j, 0 * factor1 + 255 * factor2, 0 * factor1 + 0 * factor2, 255 * factor1 + 0 * factor2);
 80010c2:	8afb      	ldrh	r3, [r7, #22]
 80010c4:	b2d9      	uxtb	r1, r3
 80010c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80010ca:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001190 <Rainbow_Effect+0x3f0>
 80010ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d6:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8001194 <Rainbow_Effect+0x3f4>
 80010da:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80010de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010e6:	edc7 7a01 	vstr	s15, [r7, #4]
 80010ea:	793b      	ldrb	r3, [r7, #4]
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80010f2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001190 <Rainbow_Effect+0x3f0>
 80010f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80010fe:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8001190 <Rainbow_Effect+0x3f0>
 8001102:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001106:	ee77 7a27 	vadd.f32	s15, s14, s15
 800110a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800110e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001112:	793b      	ldrb	r3, [r7, #4]
 8001114:	b2d8      	uxtb	r0, r3
 8001116:	edd7 7a04 	vldr	s15, [r7, #16]
 800111a:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001194 <Rainbow_Effect+0x3f4>
 800111e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001122:	edd7 7a03 	vldr	s15, [r7, #12]
 8001126:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001190 <Rainbow_Effect+0x3f0>
 800112a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800112e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001136:	edc7 7a01 	vstr	s15, [r7, #4]
 800113a:	793b      	ldrb	r3, [r7, #4]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	4603      	mov	r3, r0
 8001142:	4815      	ldr	r0, [pc, #84]	@ (8001198 <Rainbow_Effect+0x3f8>)
 8001144:	f000 fd38 	bl	8001bb8 <WS2812_SetLED>
              break;
 8001148:	bf00      	nop
    }

    WS2812_Send(&ws2812);
 800114a:	4813      	ldr	r0, [pc, #76]	@ (8001198 <Rainbow_Effect+0x3f8>)
 800114c:	f000 fd62 	bl	8001c14 <WS2812_Send>
  for(uint16_t j=0;j<8;j++) {
 8001150:	8afb      	ldrh	r3, [r7, #22]
 8001152:	3301      	adds	r3, #1
 8001154:	82fb      	strh	r3, [r7, #22]
 8001156:	8afb      	ldrh	r3, [r7, #22]
 8001158:	2b07      	cmp	r3, #7
 800115a:	f67f ae27 	bls.w	8000dac <Rainbow_Effect+0xc>
  }

  if(EffectStep >= 13) {
 800115e:	4b0f      	ldr	r3, [pc, #60]	@ (800119c <Rainbow_Effect+0x3fc>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b0c      	cmp	r3, #12
 8001164:	d903      	bls.n	800116e <Rainbow_Effect+0x3ce>
	  EffectStep=0;
 8001166:	4b0d      	ldr	r3, [pc, #52]	@ (800119c <Rainbow_Effect+0x3fc>)
 8001168:	2200      	movs	r2, #0
 800116a:	701a      	strb	r2, [r3, #0]
  } else {
	  EffectStep++;
  }
}
 800116c:	e005      	b.n	800117a <Rainbow_Effect+0x3da>
	  EffectStep++;
 800116e:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <Rainbow_Effect+0x3fc>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	3301      	adds	r3, #1
 8001174:	b2da      	uxtb	r2, r3
 8001176:	4b09      	ldr	r3, [pc, #36]	@ (800119c <Rainbow_Effect+0x3fc>)
 8001178:	701a      	strb	r2, [r3, #0]
}
 800117a:	bf00      	nop
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bdb0      	pop	{r4, r5, r7, pc}
 8001182:	bf00      	nop
 8001184:	4ec4ec4f 	.word	0x4ec4ec4f
 8001188:	410a8f5c 	.word	0x410a8f5c
 800118c:	408a8f5c 	.word	0x408a8f5c
 8001190:	00000000 	.word	0x00000000
 8001194:	437f0000 	.word	0x437f0000
 8001198:	20000234 	.word	0x20000234
 800119c:	20000444 	.word	0x20000444

080011a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011a6:	f000 fe28 	bl	8001dfa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011aa:	f000 f881 	bl	80012b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ae:	f000 fa1b 	bl	80015e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80011b2:	f000 f9e7 	bl	8001584 <MX_DMA_Init>
  MX_ADC1_Init();
 80011b6:	f000 f8c5 	bl	8001344 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80011ba:	f000 f997 	bl	80014ec <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80011be:	f000 f93b 	bl	8001438 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay (500);
 80011c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011c6:	f000 fe89 	bl	8001edc <HAL_Delay>

  WS2812_Init(&ws2812, &htim3, TIM_CHANNEL_1);
 80011ca:	2200      	movs	r2, #0
 80011cc:	4936      	ldr	r1, [pc, #216]	@ (80012a8 <main+0x108>)
 80011ce:	4837      	ldr	r0, [pc, #220]	@ (80012ac <main+0x10c>)
 80011d0:	f000 fc68 	bl	8001aa4 <WS2812_Init>
  WS2812_SetBrightness(&ws2812, 1); // 1...100
 80011d4:	2101      	movs	r1, #1
 80011d6:	4835      	ldr	r0, [pc, #212]	@ (80012ac <main+0x10c>)
 80011d8:	f000 fc9a 	bl	8001b10 <WS2812_SetBrightness>

  WS2812_SetLED(&ws2812, 0, 255, 0, 0);
 80011dc:	2300      	movs	r3, #0
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	2300      	movs	r3, #0
 80011e2:	22ff      	movs	r2, #255	@ 0xff
 80011e4:	2100      	movs	r1, #0
 80011e6:	4831      	ldr	r0, [pc, #196]	@ (80012ac <main+0x10c>)
 80011e8:	f000 fce6 	bl	8001bb8 <WS2812_SetLED>
  WS2812_SetLED(&ws2812, 1, 0, 255, 0);
 80011ec:	2300      	movs	r3, #0
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	23ff      	movs	r3, #255	@ 0xff
 80011f2:	2200      	movs	r2, #0
 80011f4:	2101      	movs	r1, #1
 80011f6:	482d      	ldr	r0, [pc, #180]	@ (80012ac <main+0x10c>)
 80011f8:	f000 fcde 	bl	8001bb8 <WS2812_SetLED>
  WS2812_SetLED(&ws2812, 2, 0, 0, 255);
 80011fc:	23ff      	movs	r3, #255	@ 0xff
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	2300      	movs	r3, #0
 8001202:	2200      	movs	r2, #0
 8001204:	2102      	movs	r1, #2
 8001206:	4829      	ldr	r0, [pc, #164]	@ (80012ac <main+0x10c>)
 8001208:	f000 fcd6 	bl	8001bb8 <WS2812_SetLED>
  WS2812_SetLED(&ws2812, 3, 255, 255, 0);
 800120c:	2300      	movs	r3, #0
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	23ff      	movs	r3, #255	@ 0xff
 8001212:	22ff      	movs	r2, #255	@ 0xff
 8001214:	2103      	movs	r1, #3
 8001216:	4825      	ldr	r0, [pc, #148]	@ (80012ac <main+0x10c>)
 8001218:	f000 fcce 	bl	8001bb8 <WS2812_SetLED>
  WS2812_SetLED(&ws2812, 4, 0, 255, 255);
 800121c:	23ff      	movs	r3, #255	@ 0xff
 800121e:	9300      	str	r3, [sp, #0]
 8001220:	23ff      	movs	r3, #255	@ 0xff
 8001222:	2200      	movs	r2, #0
 8001224:	2104      	movs	r1, #4
 8001226:	4821      	ldr	r0, [pc, #132]	@ (80012ac <main+0x10c>)
 8001228:	f000 fcc6 	bl	8001bb8 <WS2812_SetLED>
  WS2812_SetLED(&ws2812, 5, 255, 0, 255);
 800122c:	23ff      	movs	r3, #255	@ 0xff
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	2300      	movs	r3, #0
 8001232:	22ff      	movs	r2, #255	@ 0xff
 8001234:	2105      	movs	r1, #5
 8001236:	481d      	ldr	r0, [pc, #116]	@ (80012ac <main+0x10c>)
 8001238:	f000 fcbe 	bl	8001bb8 <WS2812_SetLED>
  WS2812_SetLED(&ws2812, 6, 127, 127, 127);
 800123c:	237f      	movs	r3, #127	@ 0x7f
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	237f      	movs	r3, #127	@ 0x7f
 8001242:	227f      	movs	r2, #127	@ 0x7f
 8001244:	2106      	movs	r1, #6
 8001246:	4819      	ldr	r0, [pc, #100]	@ (80012ac <main+0x10c>)
 8001248:	f000 fcb6 	bl	8001bb8 <WS2812_SetLED>
  WS2812_SetLED(&ws2812, 7, 100, 200, 255);
 800124c:	23ff      	movs	r3, #255	@ 0xff
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	23c8      	movs	r3, #200	@ 0xc8
 8001252:	2264      	movs	r2, #100	@ 0x64
 8001254:	2107      	movs	r1, #7
 8001256:	4815      	ldr	r0, [pc, #84]	@ (80012ac <main+0x10c>)
 8001258:	f000 fcae 	bl	8001bb8 <WS2812_SetLED>

  WS2812_Send(&ws2812);
 800125c:	4813      	ldr	r0, [pc, #76]	@ (80012ac <main+0x10c>)
 800125e:	f000 fcd9 	bl	8001c14 <WS2812_Send>

  HAL_Delay (1000);
 8001262:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001266:	f000 fe39 	bl	8001edc <HAL_Delay>

  for (uint8_t i=0 ; i<8; i++) {
 800126a:	2300      	movs	r3, #0
 800126c:	71fb      	strb	r3, [r7, #7]
 800126e:	e00a      	b.n	8001286 <main+0xe6>
	  WS2812_SetLED(&ws2812, i, 0, 0, 0);
 8001270:	79f9      	ldrb	r1, [r7, #7]
 8001272:	2300      	movs	r3, #0
 8001274:	9300      	str	r3, [sp, #0]
 8001276:	2300      	movs	r3, #0
 8001278:	2200      	movs	r2, #0
 800127a:	480c      	ldr	r0, [pc, #48]	@ (80012ac <main+0x10c>)
 800127c:	f000 fc9c 	bl	8001bb8 <WS2812_SetLED>
  for (uint8_t i=0 ; i<8; i++) {
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	3301      	adds	r3, #1
 8001284:	71fb      	strb	r3, [r7, #7]
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	2b07      	cmp	r3, #7
 800128a:	d9f1      	bls.n	8001270 <main+0xd0>
  }
  WS2812_Send(&ws2812);
 800128c:	4807      	ldr	r0, [pc, #28]	@ (80012ac <main+0x10c>)
 800128e:	f000 fcc1 	bl	8001c14 <WS2812_Send>
  HAL_Delay (500);
 8001292:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001296:	f000 fe21 	bl	8001edc <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Rainbow_Effect();
 800129a:	f7ff fd81 	bl	8000da0 <Rainbow_Effect>
	  HAL_Delay (50);
 800129e:	2032      	movs	r0, #50	@ 0x32
 80012a0:	f000 fe1c 	bl	8001edc <HAL_Delay>
	  Rainbow_Effect();
 80012a4:	bf00      	nop
 80012a6:	e7f8      	b.n	800129a <main+0xfa>
 80012a8:	200000f4 	.word	0x200000f4
 80012ac:	20000234 	.word	0x20000234

080012b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b094      	sub	sp, #80	@ 0x50
 80012b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012b6:	f107 0318 	add.w	r3, r7, #24
 80012ba:	2238      	movs	r2, #56	@ 0x38
 80012bc:	2100      	movs	r1, #0
 80012be:	4618      	mov	r0, r3
 80012c0:	f005 fb72 	bl	80069a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
 80012d0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012d2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012d6:	f002 fbbb 	bl	8003a50 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012da:	2301      	movs	r3, #1
 80012dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012e4:	2302      	movs	r3, #2
 80012e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012e8:	2303      	movs	r3, #3
 80012ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80012ec:	2301      	movs	r3, #1
 80012ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 25;
 80012f0:	2319      	movs	r3, #25
 80012f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012f4:	2302      	movs	r3, #2
 80012f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012f8:	2302      	movs	r3, #2
 80012fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012fc:	2302      	movs	r3, #2
 80012fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001300:	f107 0318 	add.w	r3, r7, #24
 8001304:	4618      	mov	r0, r3
 8001306:	f002 fc57 	bl	8003bb8 <HAL_RCC_OscConfig>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001310:	f000 f9ce 	bl	80016b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001314:	230f      	movs	r3, #15
 8001316:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001318:	2303      	movs	r3, #3
 800131a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001320:	2300      	movs	r3, #0
 8001322:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	2103      	movs	r1, #3
 800132c:	4618      	mov	r0, r3
 800132e:	f002 ff55 	bl	80041dc <HAL_RCC_ClockConfig>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001338:	f000 f9ba 	bl	80016b0 <Error_Handler>
  }
}
 800133c:	bf00      	nop
 800133e:	3750      	adds	r7, #80	@ 0x50
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08c      	sub	sp, #48	@ 0x30
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800134a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	2220      	movs	r2, #32
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f005 fb23 	bl	80069a8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001362:	4b33      	ldr	r3, [pc, #204]	@ (8001430 <MX_ADC1_Init+0xec>)
 8001364:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001368:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV12;
 800136a:	4b31      	ldr	r3, [pc, #196]	@ (8001430 <MX_ADC1_Init+0xec>)
 800136c:	f44f 12c0 	mov.w	r2, #1572864	@ 0x180000
 8001370:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001372:	4b2f      	ldr	r3, [pc, #188]	@ (8001430 <MX_ADC1_Init+0xec>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001378:	4b2d      	ldr	r3, [pc, #180]	@ (8001430 <MX_ADC1_Init+0xec>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800137e:	4b2c      	ldr	r3, [pc, #176]	@ (8001430 <MX_ADC1_Init+0xec>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001384:	4b2a      	ldr	r3, [pc, #168]	@ (8001430 <MX_ADC1_Init+0xec>)
 8001386:	2200      	movs	r2, #0
 8001388:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800138a:	4b29      	ldr	r3, [pc, #164]	@ (8001430 <MX_ADC1_Init+0xec>)
 800138c:	2204      	movs	r2, #4
 800138e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001390:	4b27      	ldr	r3, [pc, #156]	@ (8001430 <MX_ADC1_Init+0xec>)
 8001392:	2200      	movs	r2, #0
 8001394:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001396:	4b26      	ldr	r3, [pc, #152]	@ (8001430 <MX_ADC1_Init+0xec>)
 8001398:	2200      	movs	r2, #0
 800139a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800139c:	4b24      	ldr	r3, [pc, #144]	@ (8001430 <MX_ADC1_Init+0xec>)
 800139e:	2201      	movs	r2, #1
 80013a0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013a2:	4b23      	ldr	r3, [pc, #140]	@ (8001430 <MX_ADC1_Init+0xec>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80013aa:	4b21      	ldr	r3, [pc, #132]	@ (8001430 <MX_ADC1_Init+0xec>)
 80013ac:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80013b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001430 <MX_ADC1_Init+0xec>)
 80013b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001430 <MX_ADC1_Init+0xec>)
 80013bc:	2201      	movs	r2, #1
 80013be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001430 <MX_ADC1_Init+0xec>)
 80013c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80013ca:	4b19      	ldr	r3, [pc, #100]	@ (8001430 <MX_ADC1_Init+0xec>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013d2:	4817      	ldr	r0, [pc, #92]	@ (8001430 <MX_ADC1_Init+0xec>)
 80013d4:	f000 ff7a 	bl	80022cc <HAL_ADC_Init>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80013de:	f000 f967 	bl	80016b0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013e2:	2300      	movs	r3, #0
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80013e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ea:	4619      	mov	r1, r3
 80013ec:	4810      	ldr	r0, [pc, #64]	@ (8001430 <MX_ADC1_Init+0xec>)
 80013ee:	f001 fd07 	bl	8002e00 <HAL_ADCEx_MultiModeConfigChannel>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80013f8:	f000 f95a 	bl	80016b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001434 <MX_ADC1_Init+0xf0>)
 80013fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001400:	2306      	movs	r3, #6
 8001402:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001404:	2300      	movs	r3, #0
 8001406:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001408:	237f      	movs	r3, #127	@ 0x7f
 800140a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800140c:	2304      	movs	r3, #4
 800140e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	4619      	mov	r1, r3
 8001418:	4805      	ldr	r0, [pc, #20]	@ (8001430 <MX_ADC1_Init+0xec>)
 800141a:	f001 f8db 	bl	80025d4 <HAL_ADC_ConfigChannel>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001424:	f000 f944 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	3730      	adds	r7, #48	@ 0x30
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000028 	.word	0x20000028
 8001434:	04300002 	.word	0x04300002

08001438 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	@ 0x28
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800143e:	f107 031c 	add.w	r3, r7, #28
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800144a:	463b      	mov	r3, r7
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
 8001458:	615a      	str	r2, [r3, #20]
 800145a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800145c:	4b21      	ldr	r3, [pc, #132]	@ (80014e4 <MX_TIM3_Init+0xac>)
 800145e:	4a22      	ldr	r2, [pc, #136]	@ (80014e8 <MX_TIM3_Init+0xb0>)
 8001460:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001462:	4b20      	ldr	r3, [pc, #128]	@ (80014e4 <MX_TIM3_Init+0xac>)
 8001464:	2200      	movs	r2, #0
 8001466:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001468:	4b1e      	ldr	r3, [pc, #120]	@ (80014e4 <MX_TIM3_Init+0xac>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 124;
 800146e:	4b1d      	ldr	r3, [pc, #116]	@ (80014e4 <MX_TIM3_Init+0xac>)
 8001470:	227c      	movs	r2, #124	@ 0x7c
 8001472:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001474:	4b1b      	ldr	r3, [pc, #108]	@ (80014e4 <MX_TIM3_Init+0xac>)
 8001476:	2200      	movs	r2, #0
 8001478:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147a:	4b1a      	ldr	r3, [pc, #104]	@ (80014e4 <MX_TIM3_Init+0xac>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001480:	4818      	ldr	r0, [pc, #96]	@ (80014e4 <MX_TIM3_Init+0xac>)
 8001482:	f003 fab7 	bl	80049f4 <HAL_TIM_PWM_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800148c:	f000 f910 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001494:	2300      	movs	r3, #0
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001498:	f107 031c 	add.w	r3, r7, #28
 800149c:	4619      	mov	r1, r3
 800149e:	4811      	ldr	r0, [pc, #68]	@ (80014e4 <MX_TIM3_Init+0xac>)
 80014a0:	f004 fbc2 	bl	8005c28 <HAL_TIMEx_MasterConfigSynchronization>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80014aa:	f000 f901 	bl	80016b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ae:	2360      	movs	r3, #96	@ 0x60
 80014b0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014be:	463b      	mov	r3, r7
 80014c0:	2200      	movs	r2, #0
 80014c2:	4619      	mov	r1, r3
 80014c4:	4807      	ldr	r0, [pc, #28]	@ (80014e4 <MX_TIM3_Init+0xac>)
 80014c6:	f003 fdfd 	bl	80050c4 <HAL_TIM_PWM_ConfigChannel>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80014d0:	f000 f8ee 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014d4:	4803      	ldr	r0, [pc, #12]	@ (80014e4 <MX_TIM3_Init+0xac>)
 80014d6:	f000 f9e3 	bl	80018a0 <HAL_TIM_MspPostInit>

}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	@ 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200000f4 	.word	0x200000f4
 80014e8:	40000400 	.word	0x40000400

080014ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014f0:	4b22      	ldr	r3, [pc, #136]	@ (800157c <MX_USART1_UART_Init+0x90>)
 80014f2:	4a23      	ldr	r2, [pc, #140]	@ (8001580 <MX_USART1_UART_Init+0x94>)
 80014f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014f6:	4b21      	ldr	r3, [pc, #132]	@ (800157c <MX_USART1_UART_Init+0x90>)
 80014f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014fe:	4b1f      	ldr	r3, [pc, #124]	@ (800157c <MX_USART1_UART_Init+0x90>)
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001504:	4b1d      	ldr	r3, [pc, #116]	@ (800157c <MX_USART1_UART_Init+0x90>)
 8001506:	2200      	movs	r2, #0
 8001508:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800150a:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <MX_USART1_UART_Init+0x90>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001510:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <MX_USART1_UART_Init+0x90>)
 8001512:	220c      	movs	r2, #12
 8001514:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001516:	4b19      	ldr	r3, [pc, #100]	@ (800157c <MX_USART1_UART_Init+0x90>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800151c:	4b17      	ldr	r3, [pc, #92]	@ (800157c <MX_USART1_UART_Init+0x90>)
 800151e:	2200      	movs	r2, #0
 8001520:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001522:	4b16      	ldr	r3, [pc, #88]	@ (800157c <MX_USART1_UART_Init+0x90>)
 8001524:	2200      	movs	r2, #0
 8001526:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001528:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_USART1_UART_Init+0x90>)
 800152a:	2200      	movs	r2, #0
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800152e:	4b13      	ldr	r3, [pc, #76]	@ (800157c <MX_USART1_UART_Init+0x90>)
 8001530:	2200      	movs	r2, #0
 8001532:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001534:	4811      	ldr	r0, [pc, #68]	@ (800157c <MX_USART1_UART_Init+0x90>)
 8001536:	f004 fbf9 	bl	8005d2c <HAL_UART_Init>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001540:	f000 f8b6 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001544:	2100      	movs	r1, #0
 8001546:	480d      	ldr	r0, [pc, #52]	@ (800157c <MX_USART1_UART_Init+0x90>)
 8001548:	f005 f964 	bl	8006814 <HAL_UARTEx_SetTxFifoThreshold>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001552:	f000 f8ad 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001556:	2100      	movs	r1, #0
 8001558:	4808      	ldr	r0, [pc, #32]	@ (800157c <MX_USART1_UART_Init+0x90>)
 800155a:	f005 f999 	bl	8006890 <HAL_UARTEx_SetRxFifoThreshold>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001564:	f000 f8a4 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001568:	4804      	ldr	r0, [pc, #16]	@ (800157c <MX_USART1_UART_Init+0x90>)
 800156a:	f005 f91a 	bl	80067a2 <HAL_UARTEx_DisableFifoMode>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001574:	f000 f89c 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	200001a0 	.word	0x200001a0
 8001580:	40013800 	.word	0x40013800

08001584 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800158a:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <MX_DMA_Init+0x60>)
 800158c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800158e:	4a15      	ldr	r2, [pc, #84]	@ (80015e4 <MX_DMA_Init+0x60>)
 8001590:	f043 0304 	orr.w	r3, r3, #4
 8001594:	6493      	str	r3, [r2, #72]	@ 0x48
 8001596:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <MX_DMA_Init+0x60>)
 8001598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800159a:	f003 0304 	and.w	r3, r3, #4
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015a2:	4b10      	ldr	r3, [pc, #64]	@ (80015e4 <MX_DMA_Init+0x60>)
 80015a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015a6:	4a0f      	ldr	r2, [pc, #60]	@ (80015e4 <MX_DMA_Init+0x60>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80015ae:	4b0d      	ldr	r3, [pc, #52]	@ (80015e4 <MX_DMA_Init+0x60>)
 80015b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	200b      	movs	r0, #11
 80015c0:	f001 fd9d 	bl	80030fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015c4:	200b      	movs	r0, #11
 80015c6:	f001 fdb4 	bl	8003132 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	200c      	movs	r0, #12
 80015d0:	f001 fd95 	bl	80030fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80015d4:	200c      	movs	r0, #12
 80015d6:	f001 fdac 	bl	8003132 <HAL_NVIC_EnableIRQ>

}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40021000 	.word	0x40021000

080015e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	@ 0x28
 80015ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fe:	4b2a      	ldr	r3, [pc, #168]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	4a29      	ldr	r2, [pc, #164]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001604:	f043 0304 	orr.w	r3, r3, #4
 8001608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160a:	4b27      	ldr	r3, [pc, #156]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	613b      	str	r3, [r7, #16]
 8001614:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001616:	4b24      	ldr	r3, [pc, #144]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	4a23      	ldr	r2, [pc, #140]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 800161c:	f043 0320 	orr.w	r3, r3, #32
 8001620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001622:	4b21      	ldr	r3, [pc, #132]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001626:	f003 0320 	and.w	r3, r3, #32
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	4b1e      	ldr	r3, [pc, #120]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001632:	4a1d      	ldr	r2, [pc, #116]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163a:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 800163c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001646:	4b18      	ldr	r3, [pc, #96]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164a:	4a17      	ldr	r2, [pc, #92]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 800164c:	f043 0302 	orr.w	r3, r3, #2
 8001650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001652:	4b15      	ldr	r3, [pc, #84]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800165e:	2200      	movs	r2, #0
 8001660:	2140      	movs	r1, #64	@ 0x40
 8001662:	4812      	ldr	r0, [pc, #72]	@ (80016ac <MX_GPIO_Init+0xc4>)
 8001664:	f002 f9dc 	bl	8003a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8001668:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800166c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166e:	2300      	movs	r3, #0
 8001670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001672:	2302      	movs	r3, #2
 8001674:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8001676:	f107 0314 	add.w	r3, r7, #20
 800167a:	4619      	mov	r1, r3
 800167c:	480b      	ldr	r0, [pc, #44]	@ (80016ac <MX_GPIO_Init+0xc4>)
 800167e:	f002 f84d 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001682:	2340      	movs	r3, #64	@ 0x40
 8001684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001686:	2301      	movs	r3, #1
 8001688:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168e:	2300      	movs	r3, #0
 8001690:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	4804      	ldr	r0, [pc, #16]	@ (80016ac <MX_GPIO_Init+0xc4>)
 800169a:	f002 f83f 	bl	800371c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800169e:	bf00      	nop
 80016a0:	3728      	adds	r7, #40	@ 0x28
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40021000 	.word	0x40021000
 80016ac:	48000800 	.word	0x48000800

080016b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b4:	b672      	cpsid	i
}
 80016b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <Error_Handler+0x8>

080016bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <HAL_MspInit+0x44>)
 80016c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001700 <HAL_MspInit+0x44>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80016ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <HAL_MspInit+0x44>)
 80016d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <HAL_MspInit+0x44>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016de:	4a08      	ldr	r2, [pc, #32]	@ (8001700 <HAL_MspInit+0x44>)
 80016e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_MspInit+0x44>)
 80016e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80016f2:	f002 fa51 	bl	8003b98 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000

08001704 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b09a      	sub	sp, #104	@ 0x68
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	2244      	movs	r2, #68	@ 0x44
 8001722:	2100      	movs	r1, #0
 8001724:	4618      	mov	r0, r3
 8001726:	f005 f93f 	bl	80069a8 <memset>
  if(hadc->Instance==ADC1)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001732:	d15f      	bne.n	80017f4 <HAL_ADC_MspInit+0xf0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001734:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001738:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800173a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800173e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001740:	f107 0310 	add.w	r3, r7, #16
 8001744:	4618      	mov	r0, r3
 8001746:	f002 ff65 	bl	8004614 <HAL_RCCEx_PeriphCLKConfig>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001750:	f7ff ffae 	bl	80016b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001754:	4b29      	ldr	r3, [pc, #164]	@ (80017fc <HAL_ADC_MspInit+0xf8>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	4a28      	ldr	r2, [pc, #160]	@ (80017fc <HAL_ADC_MspInit+0xf8>)
 800175a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800175e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001760:	4b26      	ldr	r3, [pc, #152]	@ (80017fc <HAL_ADC_MspInit+0xf8>)
 8001762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001764:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176c:	4b23      	ldr	r3, [pc, #140]	@ (80017fc <HAL_ADC_MspInit+0xf8>)
 800176e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001770:	4a22      	ldr	r2, [pc, #136]	@ (80017fc <HAL_ADC_MspInit+0xf8>)
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001778:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <HAL_ADC_MspInit+0xf8>)
 800177a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001784:	2301      	movs	r3, #1
 8001786:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001788:	2303      	movs	r3, #3
 800178a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001790:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001794:	4619      	mov	r1, r3
 8001796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800179a:	f001 ffbf 	bl	800371c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800179e:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017a0:	4a18      	ldr	r2, [pc, #96]	@ (8001804 <HAL_ADC_MspInit+0x100>)
 80017a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017a6:	2205      	movs	r2, #5
 80017a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017aa:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b0:	4b13      	ldr	r3, [pc, #76]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017b6:	4b12      	ldr	r3, [pc, #72]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017b8:	2280      	movs	r2, #128	@ 0x80
 80017ba:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017bc:	4b10      	ldr	r3, [pc, #64]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017c2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017ca:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017ce:	2220      	movs	r2, #32
 80017d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017d8:	4809      	ldr	r0, [pc, #36]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017da:	f001 fcc5 	bl	8003168 <HAL_DMA_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80017e4:	f7ff ff64 	bl	80016b0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a05      	ldr	r2, [pc, #20]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017ec:	655a      	str	r2, [r3, #84]	@ 0x54
 80017ee:	4a04      	ldr	r2, [pc, #16]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017f4:	bf00      	nop
 80017f6:	3768      	adds	r7, #104	@ 0x68
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40021000 	.word	0x40021000
 8001800:	20000094 	.word	0x20000094
 8001804:	40020008 	.word	0x40020008

08001808 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a1e      	ldr	r2, [pc, #120]	@ (8001890 <HAL_TIM_PWM_MspInit+0x88>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d136      	bne.n	8001888 <HAL_TIM_PWM_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800181a:	4b1e      	ldr	r3, [pc, #120]	@ (8001894 <HAL_TIM_PWM_MspInit+0x8c>)
 800181c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181e:	4a1d      	ldr	r2, [pc, #116]	@ (8001894 <HAL_TIM_PWM_MspInit+0x8c>)
 8001820:	f043 0302 	orr.w	r3, r3, #2
 8001824:	6593      	str	r3, [r2, #88]	@ 0x58
 8001826:	4b1b      	ldr	r3, [pc, #108]	@ (8001894 <HAL_TIM_PWM_MspInit+0x8c>)
 8001828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1 Init */
    hdma_tim3_ch1.Instance = DMA1_Channel2;
 8001832:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 8001834:	4a19      	ldr	r2, [pc, #100]	@ (800189c <HAL_TIM_PWM_MspInit+0x94>)
 8001836:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8001838:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 800183a:	223d      	movs	r2, #61	@ 0x3d
 800183c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800183e:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 8001840:	2210      	movs	r2, #16
 8001842:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001844:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 8001846:	2200      	movs	r2, #0
 8001848:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800184a:	4b13      	ldr	r3, [pc, #76]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 800184c:	2280      	movs	r2, #128	@ 0x80
 800184e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001850:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 8001852:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001856:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001858:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 800185a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800185e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 8001860:	4b0d      	ldr	r3, [pc, #52]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001866:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 800186c:	480a      	ldr	r0, [pc, #40]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 800186e:	f001 fc7b 	bl	8003168 <HAL_DMA_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <HAL_TIM_PWM_MspInit+0x74>
    {
      Error_Handler();
 8001878:	f7ff ff1a 	bl	80016b0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a06      	ldr	r2, [pc, #24]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 8001880:	625a      	str	r2, [r3, #36]	@ 0x24
 8001882:	4a05      	ldr	r2, [pc, #20]	@ (8001898 <HAL_TIM_PWM_MspInit+0x90>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001888:	bf00      	nop
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40000400 	.word	0x40000400
 8001894:	40021000 	.word	0x40021000
 8001898:	20000140 	.word	0x20000140
 800189c:	4002001c 	.word	0x4002001c

080018a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b088      	sub	sp, #32
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a8:	f107 030c 	add.w	r3, r7, #12
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a11      	ldr	r2, [pc, #68]	@ (8001904 <HAL_TIM_MspPostInit+0x64>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d11c      	bne.n	80018fc <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <HAL_TIM_MspPostInit+0x68>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c6:	4a10      	ldr	r2, [pc, #64]	@ (8001908 <HAL_TIM_MspPostInit+0x68>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <HAL_TIM_MspPostInit+0x68>)
 80018d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018da:	2340      	movs	r3, #64	@ 0x40
 80018dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018de:	2302      	movs	r3, #2
 80018e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018ea:	2302      	movs	r3, #2
 80018ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ee:	f107 030c 	add.w	r3, r7, #12
 80018f2:	4619      	mov	r1, r3
 80018f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018f8:	f001 ff10 	bl	800371c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80018fc:	bf00      	nop
 80018fe:	3720      	adds	r7, #32
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40000400 	.word	0x40000400
 8001908:	40021000 	.word	0x40021000

0800190c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b09c      	sub	sp, #112	@ 0x70
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001924:	f107 0318 	add.w	r3, r7, #24
 8001928:	2244      	movs	r2, #68	@ 0x44
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f005 f83b 	bl	80069a8 <memset>
  if(huart->Instance==USART1)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a2d      	ldr	r2, [pc, #180]	@ (80019ec <HAL_UART_MspInit+0xe0>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d153      	bne.n	80019e4 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800193c:	2301      	movs	r3, #1
 800193e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001940:	2300      	movs	r3, #0
 8001942:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001944:	f107 0318 	add.w	r3, r7, #24
 8001948:	4618      	mov	r0, r3
 800194a:	f002 fe63 	bl	8004614 <HAL_RCCEx_PeriphCLKConfig>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001954:	f7ff feac 	bl	80016b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001958:	4b25      	ldr	r3, [pc, #148]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 800195a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195c:	4a24      	ldr	r2, [pc, #144]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 800195e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001962:	6613      	str	r3, [r2, #96]	@ 0x60
 8001964:	4b22      	ldr	r3, [pc, #136]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 8001966:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001968:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001970:	4b1f      	ldr	r3, [pc, #124]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 8001972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001974:	4a1e      	ldr	r2, [pc, #120]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 8001976:	f043 0304 	orr.w	r3, r3, #4
 800197a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800197c:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 800197e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001980:	f003 0304 	and.w	r3, r3, #4
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 800198a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198c:	4a18      	ldr	r2, [pc, #96]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001994:	4b16      	ldr	r3, [pc, #88]	@ (80019f0 <HAL_UART_MspInit+0xe4>)
 8001996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019a0:	2310      	movs	r3, #16
 80019a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a4:	2302      	movs	r3, #2
 80019a6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019b0:	2307      	movs	r3, #7
 80019b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019b4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019b8:	4619      	mov	r1, r3
 80019ba:	480e      	ldr	r0, [pc, #56]	@ (80019f4 <HAL_UART_MspInit+0xe8>)
 80019bc:	f001 feae 	bl	800371c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c6:	2302      	movs	r3, #2
 80019c8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ce:	2300      	movs	r3, #0
 80019d0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019d2:	2307      	movs	r3, #7
 80019d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019da:	4619      	mov	r1, r3
 80019dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e0:	f001 fe9c 	bl	800371c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80019e4:	bf00      	nop
 80019e6:	3770      	adds	r7, #112	@ 0x70
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40013800 	.word	0x40013800
 80019f0:	40021000 	.word	0x40021000
 80019f4:	48000800 	.word	0x48000800

080019f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <NMI_Handler+0x4>

08001a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <HardFault_Handler+0x4>

08001a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <MemManage_Handler+0x4>

08001a10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <BusFault_Handler+0x4>

08001a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <UsageFault_Handler+0x4>

08001a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a4e:	f000 fa27 	bl	8001ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a5c:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <DMA1_Channel1_IRQHandler+0x10>)
 8001a5e:	f001 fd0d 	bl	800347c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000094 	.word	0x20000094

08001a6c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8001a70:	4802      	ldr	r0, [pc, #8]	@ (8001a7c <DMA1_Channel2_IRQHandler+0x10>)
 8001a72:	f001 fd03 	bl	800347c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000140 	.word	0x20000140

08001a80 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <SystemInit+0x20>)
 8001a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a8a:	4a05      	ldr	r2, [pc, #20]	@ (8001aa0 <SystemInit+0x20>)
 8001a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	e000ed00 	.word	0xe000ed00

08001aa4 <WS2812_Init>:

#include "main.h"
#include "ws2812.h"
#include "math.h"

void WS2812_Init(WS2812Struct *hWS2812, TIM_HandleTypeDef *htim, uint32_t Channel) {
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
	hWS2812->htim = htim;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	601a      	str	r2, [r3, #0]
	hWS2812->Channel = Channel;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	605a      	str	r2, [r3, #4]
	hWS2812->SendingFlag = 0;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	749a      	strb	r2, [r3, #18]
	hWS2812->Brightness = 45;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	222d      	movs	r2, #45	@ 0x2d
 8001ac6:	721a      	strb	r2, [r3, #8]
	hWS2812->BrightnessK = 1.0f;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001ace:	60da      	str	r2, [r3, #12]

	hWS2812->pwm0 = (htim->Init.Period+1) / 3;
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8001b08 <WS2812_Init+0x64>)
 8001ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8001adc:	085b      	lsrs	r3, r3, #1
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	741a      	strb	r2, [r3, #16]
	hWS2812->pwm1 = ((htim->Init.Period+1) * 2) / 3;
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	4a06      	ldr	r2, [pc, #24]	@ (8001b08 <WS2812_Init+0x64>)
 8001aee:	fba2 2303 	umull	r2, r3, r2, r3
 8001af2:	085b      	lsrs	r3, r3, #1
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	745a      	strb	r2, [r3, #17]
}
 8001afa:	bf00      	nop
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	aaaaaaab 	.word	0xaaaaaaab
 8001b0c:	00000000 	.word	0x00000000

08001b10 <WS2812_SetBrightness>:


void WS2812_SetBrightness(WS2812Struct *hWS2812, uint8_t Brightness) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	460b      	mov	r3, r1
 8001b1a:	70fb      	strb	r3, [r7, #3]
	hWS2812->Brightness = Brightness;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	78fa      	ldrb	r2, [r7, #3]
 8001b20:	721a      	strb	r2, [r3, #8]

	Brightness = ((uint16_t)Brightness * 45) / 100;
 8001b22:	78fa      	ldrb	r2, [r7, #3]
 8001b24:	4613      	mov	r3, r2
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	4413      	add	r3, r2
 8001b2a:	011a      	lsls	r2, r3, #4
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	4a20      	ldr	r2, [pc, #128]	@ (8001bb0 <WS2812_SetBrightness+0xa0>)
 8001b30:	fb82 1203 	smull	r1, r2, r2, r3
 8001b34:	1152      	asrs	r2, r2, #5
 8001b36:	17db      	asrs	r3, r3, #31
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	70fb      	strb	r3, [r7, #3]

	if (Brightness > 45) {
 8001b3c:	78fb      	ldrb	r3, [r7, #3]
 8001b3e:	2b2d      	cmp	r3, #45	@ 0x2d
 8001b40:	d901      	bls.n	8001b46 <WS2812_SetBrightness+0x36>
		Brightness = 45;
 8001b42:	232d      	movs	r3, #45	@ 0x2d
 8001b44:	70fb      	strb	r3, [r7, #3]
	}

	float angle = 90-hWS2812->Brightness; // degrees
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	7a1b      	ldrb	r3, [r3, #8]
 8001b4a:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b56:	edc7 7a03 	vstr	s15, [r7, #12]
	angle = angle*M_PI / 180;  // rad
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f7fe fcc0 	bl	80004e0 <__aeabi_f2d>
 8001b60:	a311      	add	r3, pc, #68	@ (adr r3, 8001ba8 <WS2812_SetBrightness+0x98>)
 8001b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b66:	f7fe fd13 	bl	8000590 <__aeabi_dmul>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	4610      	mov	r0, r2
 8001b70:	4619      	mov	r1, r3
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb4 <WS2812_SetBrightness+0xa4>)
 8001b78:	f7fe fe34 	bl	80007e4 <__aeabi_ddiv>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4610      	mov	r0, r2
 8001b82:	4619      	mov	r1, r3
 8001b84:	f7fe ff36 	bl	80009f4 <__aeabi_d2f>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	60fb      	str	r3, [r7, #12]
	hWS2812->BrightnessK = tanf(angle);
 8001b8c:	ed97 0a03 	vldr	s0, [r7, #12]
 8001b90:	f004 ff36 	bl	8006a00 <tanf>
 8001b94:	eef0 7a40 	vmov.f32	s15, s0
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001b9e:	bf00      	nop
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	54442d18 	.word	0x54442d18
 8001bac:	400921fb 	.word	0x400921fb
 8001bb0:	51eb851f 	.word	0x51eb851f
 8001bb4:	40668000 	.word	0x40668000

08001bb8 <WS2812_SetLED>:


void WS2812_SetLED (WS2812Struct *hWS2812, uint8_t LED, uint8_t Red, uint8_t Green, uint8_t Blue) {
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	4608      	mov	r0, r1
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	70fb      	strb	r3, [r7, #3]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	70bb      	strb	r3, [r7, #2]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	707b      	strb	r3, [r7, #1]
	hWS2812->LEDData[LED][0] = Green;
 8001bd2:	78fa      	ldrb	r2, [r7, #3]
 8001bd4:	6879      	ldr	r1, [r7, #4]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	4413      	add	r3, r2
 8001bdc:	440b      	add	r3, r1
 8001bde:	3313      	adds	r3, #19
 8001be0:	787a      	ldrb	r2, [r7, #1]
 8001be2:	701a      	strb	r2, [r3, #0]
	hWS2812->LEDData[LED][1] = Red;
 8001be4:	78fa      	ldrb	r2, [r7, #3]
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	4613      	mov	r3, r2
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	4413      	add	r3, r2
 8001bee:	440b      	add	r3, r1
 8001bf0:	3314      	adds	r3, #20
 8001bf2:	78ba      	ldrb	r2, [r7, #2]
 8001bf4:	701a      	strb	r2, [r3, #0]
	hWS2812->LEDData[LED][2] = Blue;
 8001bf6:	78fa      	ldrb	r2, [r7, #3]
 8001bf8:	6879      	ldr	r1, [r7, #4]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	4413      	add	r3, r2
 8001c00:	440b      	add	r3, r1
 8001c02:	3315      	adds	r3, #21
 8001c04:	7c3a      	ldrb	r2, [r7, #16]
 8001c06:	701a      	strb	r2, [r3, #0]
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <WS2812_Send>:

void WS2812_Send(WS2812Struct *hWS2812) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
	uint32_t indx=0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	61fb      	str	r3, [r7, #28]
	uint32_t color;
	uint8_t Green, Red, Blue;

	// Waiting for finish of previous sending
	while (hWS2812->SendingFlag != 0)
 8001c20:	e000      	b.n	8001c24 <WS2812_Send+0x10>
	{
		__NOP();
 8001c22:	bf00      	nop
	while (hWS2812->SendingFlag != 0)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	7c9b      	ldrb	r3, [r3, #18]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1fa      	bne.n	8001c22 <WS2812_Send+0xe>
	}
	hWS2812->SendingFlag = 1;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	749a      	strb	r2, [r3, #18]

	// Make a PWM Data
	for (uint8_t i= 0; i < WS2812_LEDS; i++)
 8001c32:	2300      	movs	r3, #0
 8001c34:	76fb      	strb	r3, [r7, #27]
 8001c36:	e07e      	b.n	8001d36 <WS2812_Send+0x122>
	{
		Green = hWS2812->LEDData[i][0]/hWS2812->BrightnessK;
 8001c38:	7efa      	ldrb	r2, [r7, #27]
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	440b      	add	r3, r1
 8001c44:	3313      	adds	r3, #19
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5e:	edc7 7a00 	vstr	s15, [r7]
 8001c62:	783b      	ldrb	r3, [r7, #0]
 8001c64:	74fb      	strb	r3, [r7, #19]
		Red = hWS2812->LEDData[i][1]/hWS2812->BrightnessK;
 8001c66:	7efa      	ldrb	r2, [r7, #27]
 8001c68:	6879      	ldr	r1, [r7, #4]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	4413      	add	r3, r2
 8001c70:	440b      	add	r3, r1
 8001c72:	3314      	adds	r3, #20
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	ee07 3a90 	vmov	s15, r3
 8001c7a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c8c:	edc7 7a00 	vstr	s15, [r7]
 8001c90:	783b      	ldrb	r3, [r7, #0]
 8001c92:	74bb      	strb	r3, [r7, #18]
		Blue = hWS2812->LEDData[i][2]/hWS2812->BrightnessK;
 8001c94:	7efa      	ldrb	r2, [r7, #27]
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	440b      	add	r3, r1
 8001ca0:	3315      	adds	r3, #21
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	ee07 3a90 	vmov	s15, r3
 8001ca8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	ed93 7a03 	vldr	s14, [r3, #12]
 8001cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cba:	edc7 7a00 	vstr	s15, [r7]
 8001cbe:	783b      	ldrb	r3, [r7, #0]
 8001cc0:	747b      	strb	r3, [r7, #17]

		color = ((Green<<16) | (Red<<8) | (Blue));
 8001cc2:	7cfb      	ldrb	r3, [r7, #19]
 8001cc4:	041a      	lsls	r2, r3, #16
 8001cc6:	7cbb      	ldrb	r3, [r7, #18]
 8001cc8:	021b      	lsls	r3, r3, #8
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	7c7b      	ldrb	r3, [r7, #17]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	60fb      	str	r3, [r7, #12]
		for (int8_t i=23; i>=0; i--)
 8001cd2:	2317      	movs	r3, #23
 8001cd4:	76bb      	strb	r3, [r7, #26]
 8001cd6:	e027      	b.n	8001d28 <WS2812_Send+0x114>
		{
			if ((color&(1<<i)) != 0x0)
 8001cd8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00a      	beq.n	8001d02 <WS2812_Send+0xee>
			{
				hWS2812->PWMData[indx] = hWS2812->pwm1;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	7c5b      	ldrb	r3, [r3, #17]
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	3314      	adds	r3, #20
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	460a      	mov	r2, r1
 8001cfe:	809a      	strh	r2, [r3, #4]
 8001d00:	e009      	b.n	8001d16 <WS2812_Send+0x102>
			} else {
				hWS2812->PWMData[indx] = hWS2812->pwm0;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	7c1b      	ldrb	r3, [r3, #16]
 8001d06:	4619      	mov	r1, r3
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3314      	adds	r3, #20
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	460a      	mov	r2, r1
 8001d14:	809a      	strh	r2, [r3, #4]
			}
			indx++;
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	61fb      	str	r3, [r7, #28]
		for (int8_t i=23; i>=0; i--)
 8001d1c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	3b01      	subs	r3, #1
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	76bb      	strb	r3, [r7, #26]
 8001d28:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	dad3      	bge.n	8001cd8 <WS2812_Send+0xc4>
	for (uint8_t i= 0; i < WS2812_LEDS; i++)
 8001d30:	7efb      	ldrb	r3, [r7, #27]
 8001d32:	3301      	adds	r3, #1
 8001d34:	76fb      	strb	r3, [r7, #27]
 8001d36:	7efb      	ldrb	r3, [r7, #27]
 8001d38:	2b07      	cmp	r3, #7
 8001d3a:	f67f af7d 	bls.w	8001c38 <WS2812_Send+0x24>
		}
	}

	// Add Pause
	for (int i=0; i<50; i++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	e00c      	b.n	8001d5e <WS2812_Send+0x14a>
	{
		hWS2812->PWMData[indx] = 0;
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	3314      	adds	r3, #20
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	4413      	add	r3, r2
 8001d4e:	2200      	movs	r2, #0
 8001d50:	809a      	strh	r2, [r3, #4]
		indx++;
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	3301      	adds	r3, #1
 8001d56:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<50; i++)
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	2b31      	cmp	r3, #49	@ 0x31
 8001d62:	ddef      	ble.n	8001d44 <WS2812_Send+0x130>
	}

	// Start Sending
	HAL_TIM_PWM_Start_DMA(hWS2812->htim, hWS2812->Channel, (uint32_t *)hWS2812->PWMData, indx);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6859      	ldr	r1, [r3, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	f002 fe95 	bl	8004aa4 <HAL_TIM_PWM_Start_DMA>
}
 8001d7a:	bf00      	nop
 8001d7c:	3720      	adds	r7, #32
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <WS2812_SendFinishedCallback>:


void WS2812_SendFinishedCallback(WS2812Struct *hWS2812) {
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(hWS2812->htim, hWS2812->Channel);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	4619      	mov	r1, r3
 8001d94:	4610      	mov	r0, r2
 8001d96:	f003 f89d 	bl	8004ed4 <HAL_TIM_PWM_Stop_DMA>
	hWS2812->SendingFlag = 0;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	749a      	strb	r2, [r3, #18]
}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001da8:	480d      	ldr	r0, [pc, #52]	@ (8001de0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001daa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001dac:	f7ff fe68 	bl	8001a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001db0:	480c      	ldr	r0, [pc, #48]	@ (8001de4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001db2:	490d      	ldr	r1, [pc, #52]	@ (8001de8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001db4:	4a0d      	ldr	r2, [pc, #52]	@ (8001dec <LoopForever+0xe>)
  movs r3, #0
 8001db6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001db8:	e002      	b.n	8001dc0 <LoopCopyDataInit>

08001dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dbe:	3304      	adds	r3, #4

08001dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc4:	d3f9      	bcc.n	8001dba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8001df4 <LoopForever+0x16>)
  movs r3, #0
 8001dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dcc:	e001      	b.n	8001dd2 <LoopFillZerobss>

08001dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd0:	3204      	adds	r2, #4

08001dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd4:	d3fb      	bcc.n	8001dce <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001dd6:	f004 fdef 	bl	80069b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dda:	f7ff f9e1 	bl	80011a0 <main>

08001dde <LoopForever>:

LoopForever:
    b LoopForever
 8001dde:	e7fe      	b.n	8001dde <LoopForever>
  ldr   r0, =_estack
 8001de0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001de4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001dec:	080078f8 	.word	0x080078f8
  ldr r2, =_sbss
 8001df0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001df4:	2000044c 	.word	0x2000044c

08001df8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001df8:	e7fe      	b.n	8001df8 <ADC1_2_IRQHandler>

08001dfa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e04:	2003      	movs	r0, #3
 8001e06:	f001 f96f 	bl	80030e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e0a:	200f      	movs	r0, #15
 8001e0c:	f000 f80e 	bl	8001e2c <HAL_InitTick>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d002      	beq.n	8001e1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	71fb      	strb	r3, [r7, #7]
 8001e1a:	e001      	b.n	8001e20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e1c:	f7ff fc4e 	bl	80016bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e20:	79fb      	ldrb	r3, [r7, #7]

}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001e38:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <HAL_InitTick+0x68>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d022      	beq.n	8001e86 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <HAL_InitTick+0x6c>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4b13      	ldr	r3, [pc, #76]	@ (8001e94 <HAL_InitTick+0x68>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001e4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e54:	4618      	mov	r0, r3
 8001e56:	f001 f97a 	bl	800314e <HAL_SYSTICK_Config>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d10f      	bne.n	8001e80 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2b0f      	cmp	r3, #15
 8001e64:	d809      	bhi.n	8001e7a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e66:	2200      	movs	r2, #0
 8001e68:	6879      	ldr	r1, [r7, #4]
 8001e6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e6e:	f001 f946 	bl	80030fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e72:	4a0a      	ldr	r2, [pc, #40]	@ (8001e9c <HAL_InitTick+0x70>)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6013      	str	r3, [r2, #0]
 8001e78:	e007      	b.n	8001e8a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	73fb      	strb	r3, [r7, #15]
 8001e7e:	e004      	b.n	8001e8a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
 8001e84:	e001      	b.n	8001e8a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000008 	.word	0x20000008
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	20000004 	.word	0x20000004

08001ea0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea4:	4b05      	ldr	r3, [pc, #20]	@ (8001ebc <HAL_IncTick+0x1c>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4b05      	ldr	r3, [pc, #20]	@ (8001ec0 <HAL_IncTick+0x20>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4413      	add	r3, r2
 8001eae:	4a03      	ldr	r2, [pc, #12]	@ (8001ebc <HAL_IncTick+0x1c>)
 8001eb0:	6013      	str	r3, [r2, #0]
}
 8001eb2:	bf00      	nop
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	20000448 	.word	0x20000448
 8001ec0:	20000008 	.word	0x20000008

08001ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec8:	4b03      	ldr	r3, [pc, #12]	@ (8001ed8 <HAL_GetTick+0x14>)
 8001eca:	681b      	ldr	r3, [r3, #0]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	20000448 	.word	0x20000448

08001edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee4:	f7ff ffee 	bl	8001ec4 <HAL_GetTick>
 8001ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ef4:	d004      	beq.n	8001f00 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ef6:	4b09      	ldr	r3, [pc, #36]	@ (8001f1c <HAL_Delay+0x40>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	4413      	add	r3, r2
 8001efe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f00:	bf00      	nop
 8001f02:	f7ff ffdf 	bl	8001ec4 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	68fa      	ldr	r2, [r7, #12]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d8f7      	bhi.n	8001f02 <HAL_Delay+0x26>
  {
  }
}
 8001f12:	bf00      	nop
 8001f14:	bf00      	nop
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20000008 	.word	0x20000008

08001f20 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	431a      	orrs	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	609a      	str	r2, [r3, #8]
}
 8001f3a:	bf00      	nop
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b087      	sub	sp, #28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
 8001f94:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	3360      	adds	r3, #96	@ 0x60
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <LL_ADC_SetOffset+0x44>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001fc0:	bf00      	nop
 8001fc2:	371c      	adds	r7, #28
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	03fff000 	.word	0x03fff000

08001fd0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	3360      	adds	r3, #96	@ 0x60
 8001fde:	461a      	mov	r2, r3
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b087      	sub	sp, #28
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	3360      	adds	r3, #96	@ 0x60
 800200c:	461a      	mov	r2, r3
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	431a      	orrs	r2, r3
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002026:	bf00      	nop
 8002028:	371c      	adds	r7, #28
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002032:	b480      	push	{r7}
 8002034:	b087      	sub	sp, #28
 8002036:	af00      	add	r7, sp, #0
 8002038:	60f8      	str	r0, [r7, #12]
 800203a:	60b9      	str	r1, [r7, #8]
 800203c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	3360      	adds	r3, #96	@ 0x60
 8002042:	461a      	mov	r2, r3
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	431a      	orrs	r2, r3
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800205c:	bf00      	nop
 800205e:	371c      	adds	r7, #28
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002068:	b480      	push	{r7}
 800206a:	b087      	sub	sp, #28
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	3360      	adds	r3, #96	@ 0x60
 8002078:	461a      	mov	r2, r3
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	431a      	orrs	r2, r3
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002092:	bf00      	nop
 8002094:	371c      	adds	r7, #28
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
 80020a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	695b      	ldr	r3, [r3, #20]
 80020ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	431a      	orrs	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	615a      	str	r2, [r3, #20]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	3330      	adds	r3, #48	@ 0x30
 80020d4:	461a      	mov	r2, r3
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	f003 030c 	and.w	r3, r3, #12
 80020e0:	4413      	add	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	f003 031f 	and.w	r3, r3, #31
 80020ee:	211f      	movs	r1, #31
 80020f0:	fa01 f303 	lsl.w	r3, r1, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	401a      	ands	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	0e9b      	lsrs	r3, r3, #26
 80020fc:	f003 011f 	and.w	r1, r3, #31
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	f003 031f 	and.w	r3, r3, #31
 8002106:	fa01 f303 	lsl.w	r3, r1, r3
 800210a:	431a      	orrs	r2, r3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002110:	bf00      	nop
 8002112:	371c      	adds	r7, #28
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800211c:	b480      	push	{r7}
 800211e:	b087      	sub	sp, #28
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	3314      	adds	r3, #20
 800212c:	461a      	mov	r2, r3
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	0e5b      	lsrs	r3, r3, #25
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	f003 0304 	and.w	r3, r3, #4
 8002138:	4413      	add	r3, r2
 800213a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	0d1b      	lsrs	r3, r3, #20
 8002144:	f003 031f 	and.w	r3, r3, #31
 8002148:	2107      	movs	r1, #7
 800214a:	fa01 f303 	lsl.w	r3, r1, r3
 800214e:	43db      	mvns	r3, r3
 8002150:	401a      	ands	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	0d1b      	lsrs	r3, r3, #20
 8002156:	f003 031f 	and.w	r3, r3, #31
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	fa01 f303 	lsl.w	r3, r1, r3
 8002160:	431a      	orrs	r2, r3
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002166:	bf00      	nop
 8002168:	371c      	adds	r7, #28
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
	...

08002174 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800218c:	43db      	mvns	r3, r3
 800218e:	401a      	ands	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f003 0318 	and.w	r3, r3, #24
 8002196:	4908      	ldr	r1, [pc, #32]	@ (80021b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002198:	40d9      	lsrs	r1, r3
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	400b      	ands	r3, r1
 800219e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021a2:	431a      	orrs	r2, r3
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021aa:	bf00      	nop
 80021ac:	3714      	adds	r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	0007ffff 	.word	0x0007ffff

080021bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80021cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	6093      	str	r3, [r2, #8]
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80021f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80021f4:	d101      	bne.n	80021fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002218:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800221c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002224:	bf00      	nop
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002240:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002244:	d101      	bne.n	800224a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	2b01      	cmp	r3, #1
 800226a:	d101      	bne.n	8002270 <LL_ADC_IsEnabled+0x18>
 800226c:	2301      	movs	r3, #1
 800226e:	e000      	b.n	8002272 <LL_ADC_IsEnabled+0x1a>
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 0304 	and.w	r3, r3, #4
 800228e:	2b04      	cmp	r3, #4
 8002290:	d101      	bne.n	8002296 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 0308 	and.w	r3, r3, #8
 80022b4:	2b08      	cmp	r3, #8
 80022b6:	d101      	bne.n	80022bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80022b8:	2301      	movs	r3, #1
 80022ba:	e000      	b.n	80022be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80022bc:	2300      	movs	r3, #0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
	...

080022cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022cc:	b590      	push	{r4, r7, lr}
 80022ce:	b089      	sub	sp, #36	@ 0x24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022d4:	2300      	movs	r3, #0
 80022d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80022d8:	2300      	movs	r3, #0
 80022da:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e167      	b.n	80025b6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d109      	bne.n	8002308 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff fa05 	bl	8001704 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff ff67 	bl	80021e0 <LL_ADC_IsDeepPowerDownEnabled>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d004      	beq.n	8002322 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff ff4d 	bl	80021bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff ff82 	bl	8002230 <LL_ADC_IsInternalRegulatorEnabled>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d115      	bne.n	800235e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff ff66 	bl	8002208 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800233c:	4ba0      	ldr	r3, [pc, #640]	@ (80025c0 <HAL_ADC_Init+0x2f4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	099b      	lsrs	r3, r3, #6
 8002342:	4aa0      	ldr	r2, [pc, #640]	@ (80025c4 <HAL_ADC_Init+0x2f8>)
 8002344:	fba2 2303 	umull	r2, r3, r2, r3
 8002348:	099b      	lsrs	r3, r3, #6
 800234a:	3301      	adds	r3, #1
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002350:	e002      	b.n	8002358 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	3b01      	subs	r3, #1
 8002356:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1f9      	bne.n	8002352 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff ff64 	bl	8002230 <LL_ADC_IsInternalRegulatorEnabled>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10d      	bne.n	800238a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002372:	f043 0210 	orr.w	r2, r3, #16
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800237e:	f043 0201 	orr.w	r2, r3, #1
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff ff75 	bl	800227e <LL_ADC_REG_IsConversionOngoing>
 8002394:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800239a:	f003 0310 	and.w	r3, r3, #16
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f040 8100 	bne.w	80025a4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f040 80fc 	bne.w	80025a4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80023b4:	f043 0202 	orr.w	r2, r3, #2
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff ff49 	bl	8002258 <LL_ADC_IsEnabled>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d111      	bne.n	80023f0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80023d0:	f7ff ff42 	bl	8002258 <LL_ADC_IsEnabled>
 80023d4:	4604      	mov	r4, r0
 80023d6:	487c      	ldr	r0, [pc, #496]	@ (80025c8 <HAL_ADC_Init+0x2fc>)
 80023d8:	f7ff ff3e 	bl	8002258 <LL_ADC_IsEnabled>
 80023dc:	4603      	mov	r3, r0
 80023de:	4323      	orrs	r3, r4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d105      	bne.n	80023f0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	4619      	mov	r1, r3
 80023ea:	4878      	ldr	r0, [pc, #480]	@ (80025cc <HAL_ADC_Init+0x300>)
 80023ec:	f7ff fd98 	bl	8001f20 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	7f5b      	ldrb	r3, [r3, #29]
 80023f4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023fa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002400:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002406:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800240e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800241a:	2b01      	cmp	r3, #1
 800241c:	d106      	bne.n	800242c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002422:	3b01      	subs	r3, #1
 8002424:	045b      	lsls	r3, r3, #17
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4313      	orrs	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002430:	2b00      	cmp	r3, #0
 8002432:	d009      	beq.n	8002448 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002438:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002440:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4313      	orrs	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	4b60      	ldr	r3, [pc, #384]	@ (80025d0 <HAL_ADC_Init+0x304>)
 8002450:	4013      	ands	r3, r2
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	69b9      	ldr	r1, [r7, #24]
 8002458:	430b      	orrs	r3, r1
 800245a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff ff14 	bl	80022a4 <LL_ADC_INJ_IsConversionOngoing>
 800247c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d16d      	bne.n	8002560 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d16a      	bne.n	8002560 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800248e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002496:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002498:	4313      	orrs	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80024a6:	f023 0302 	bic.w	r3, r3, #2
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	6812      	ldr	r2, [r2, #0]
 80024ae:	69b9      	ldr	r1, [r7, #24]
 80024b0:	430b      	orrs	r3, r1
 80024b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d017      	beq.n	80024ec <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	691a      	ldr	r2, [r3, #16]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80024ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80024d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80024d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	6911      	ldr	r1, [r2, #16]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	430b      	orrs	r3, r1
 80024e6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80024ea:	e013      	b.n	8002514 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	691a      	ldr	r2, [r3, #16]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80024fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6812      	ldr	r2, [r2, #0]
 8002508:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800250c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002510:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800251a:	2b01      	cmp	r3, #1
 800251c:	d118      	bne.n	8002550 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002528:	f023 0304 	bic.w	r3, r3, #4
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002534:	4311      	orrs	r1, r2
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800253a:	4311      	orrs	r1, r2
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002540:	430a      	orrs	r2, r1
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f042 0201 	orr.w	r2, r2, #1
 800254c:	611a      	str	r2, [r3, #16]
 800254e:	e007      	b.n	8002560 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	691a      	ldr	r2, [r3, #16]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 0201 	bic.w	r2, r2, #1
 800255e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d10c      	bne.n	8002582 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	f023 010f 	bic.w	r1, r3, #15
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	1e5a      	subs	r2, r3, #1
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	430a      	orrs	r2, r1
 800257e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002580:	e007      	b.n	8002592 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f022 020f 	bic.w	r2, r2, #15
 8002590:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002596:	f023 0303 	bic.w	r3, r3, #3
 800259a:	f043 0201 	orr.w	r2, r3, #1
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80025a2:	e007      	b.n	80025b4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a8:	f043 0210 	orr.w	r2, r3, #16
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80025b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3724      	adds	r7, #36	@ 0x24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd90      	pop	{r4, r7, pc}
 80025be:	bf00      	nop
 80025c0:	20000000 	.word	0x20000000
 80025c4:	053e2d63 	.word	0x053e2d63
 80025c8:	50000100 	.word	0x50000100
 80025cc:	50000300 	.word	0x50000300
 80025d0:	fff04007 	.word	0xfff04007

080025d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b0b6      	sub	sp, #216	@ 0xd8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80025e4:	2300      	movs	r3, #0
 80025e6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d101      	bne.n	80025f6 <HAL_ADC_ConfigChannel+0x22>
 80025f2:	2302      	movs	r3, #2
 80025f4:	e3c8      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x7b4>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2201      	movs	r2, #1
 80025fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff fe3b 	bl	800227e <LL_ADC_REG_IsConversionOngoing>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	f040 83ad 	bne.w	8002d6a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	6859      	ldr	r1, [r3, #4]
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	461a      	mov	r2, r3
 800261e:	f7ff fd51 	bl	80020c4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff fe29 	bl	800227e <LL_ADC_REG_IsConversionOngoing>
 800262c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff fe35 	bl	80022a4 <LL_ADC_INJ_IsConversionOngoing>
 800263a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800263e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002642:	2b00      	cmp	r3, #0
 8002644:	f040 81d9 	bne.w	80029fa <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002648:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800264c:	2b00      	cmp	r3, #0
 800264e:	f040 81d4 	bne.w	80029fa <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800265a:	d10f      	bne.n	800267c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6818      	ldr	r0, [r3, #0]
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2200      	movs	r2, #0
 8002666:	4619      	mov	r1, r3
 8002668:	f7ff fd58 	bl	800211c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff fd12 	bl	800209e <LL_ADC_SetSamplingTimeCommonConfig>
 800267a:	e00e      	b.n	800269a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6818      	ldr	r0, [r3, #0]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	6819      	ldr	r1, [r3, #0]
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	461a      	mov	r2, r3
 800268a:	f7ff fd47 	bl	800211c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2100      	movs	r1, #0
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff fd02 	bl	800209e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	695a      	ldr	r2, [r3, #20]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	08db      	lsrs	r3, r3, #3
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	d022      	beq.n	8002702 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6818      	ldr	r0, [r3, #0]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	6919      	ldr	r1, [r3, #16]
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80026cc:	f7ff fc5c 	bl	8001f88 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6818      	ldr	r0, [r3, #0]
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	6919      	ldr	r1, [r3, #16]
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	461a      	mov	r2, r3
 80026de:	f7ff fca8 	bl	8002032 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6818      	ldr	r0, [r3, #0]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d102      	bne.n	80026f8 <HAL_ADC_ConfigChannel+0x124>
 80026f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026f6:	e000      	b.n	80026fa <HAL_ADC_ConfigChannel+0x126>
 80026f8:	2300      	movs	r3, #0
 80026fa:	461a      	mov	r2, r3
 80026fc:	f7ff fcb4 	bl	8002068 <LL_ADC_SetOffsetSaturation>
 8002700:	e17b      	b.n	80029fa <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2100      	movs	r1, #0
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff fc61 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 800270e:	4603      	mov	r3, r0
 8002710:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002714:	2b00      	cmp	r3, #0
 8002716:	d10a      	bne.n	800272e <HAL_ADC_ConfigChannel+0x15a>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2100      	movs	r1, #0
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff fc56 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 8002724:	4603      	mov	r3, r0
 8002726:	0e9b      	lsrs	r3, r3, #26
 8002728:	f003 021f 	and.w	r2, r3, #31
 800272c:	e01e      	b.n	800276c <HAL_ADC_ConfigChannel+0x198>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2100      	movs	r1, #0
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff fc4b 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 800273a:	4603      	mov	r3, r0
 800273c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002740:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002744:	fa93 f3a3 	rbit	r3, r3
 8002748:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800274c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002750:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002754:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d101      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800275c:	2320      	movs	r3, #32
 800275e:	e004      	b.n	800276a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002760:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002764:	fab3 f383 	clz	r3, r3
 8002768:	b2db      	uxtb	r3, r3
 800276a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002774:	2b00      	cmp	r3, #0
 8002776:	d105      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x1b0>
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	0e9b      	lsrs	r3, r3, #26
 800277e:	f003 031f 	and.w	r3, r3, #31
 8002782:	e018      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x1e2>
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002790:	fa93 f3a3 	rbit	r3, r3
 8002794:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800279c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80027a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d101      	bne.n	80027ac <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80027a8:	2320      	movs	r3, #32
 80027aa:	e004      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80027ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80027b0:	fab3 f383 	clz	r3, r3
 80027b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d106      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2200      	movs	r2, #0
 80027c0:	2100      	movs	r1, #0
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff fc1a 	bl	8001ffc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2101      	movs	r1, #1
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff fbfe 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 80027d4:	4603      	mov	r3, r0
 80027d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10a      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x220>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2101      	movs	r1, #1
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff fbf3 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 80027ea:	4603      	mov	r3, r0
 80027ec:	0e9b      	lsrs	r3, r3, #26
 80027ee:	f003 021f 	and.w	r2, r3, #31
 80027f2:	e01e      	b.n	8002832 <HAL_ADC_ConfigChannel+0x25e>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2101      	movs	r1, #1
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fbe8 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 8002800:	4603      	mov	r3, r0
 8002802:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002806:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800280a:	fa93 f3a3 	rbit	r3, r3
 800280e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002812:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002816:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800281a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002822:	2320      	movs	r3, #32
 8002824:	e004      	b.n	8002830 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002826:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800282a:	fab3 f383 	clz	r3, r3
 800282e:	b2db      	uxtb	r3, r3
 8002830:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800283a:	2b00      	cmp	r3, #0
 800283c:	d105      	bne.n	800284a <HAL_ADC_ConfigChannel+0x276>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	0e9b      	lsrs	r3, r3, #26
 8002844:	f003 031f 	and.w	r3, r3, #31
 8002848:	e018      	b.n	800287c <HAL_ADC_ConfigChannel+0x2a8>
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002852:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002856:	fa93 f3a3 	rbit	r3, r3
 800285a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800285e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002862:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002866:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800286a:	2b00      	cmp	r3, #0
 800286c:	d101      	bne.n	8002872 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800286e:	2320      	movs	r3, #32
 8002870:	e004      	b.n	800287c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002872:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002876:	fab3 f383 	clz	r3, r3
 800287a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800287c:	429a      	cmp	r2, r3
 800287e:	d106      	bne.n	800288e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2200      	movs	r2, #0
 8002886:	2101      	movs	r1, #1
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fbb7 	bl	8001ffc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2102      	movs	r1, #2
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff fb9b 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 800289a:	4603      	mov	r3, r0
 800289c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10a      	bne.n	80028ba <HAL_ADC_ConfigChannel+0x2e6>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2102      	movs	r1, #2
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff fb90 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 80028b0:	4603      	mov	r3, r0
 80028b2:	0e9b      	lsrs	r3, r3, #26
 80028b4:	f003 021f 	and.w	r2, r3, #31
 80028b8:	e01e      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x324>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2102      	movs	r1, #2
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff fb85 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 80028c6:	4603      	mov	r3, r0
 80028c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028d0:	fa93 f3a3 	rbit	r3, r3
 80028d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80028d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80028e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80028e8:	2320      	movs	r3, #32
 80028ea:	e004      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80028ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80028f0:	fab3 f383 	clz	r3, r3
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002900:	2b00      	cmp	r3, #0
 8002902:	d105      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x33c>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	0e9b      	lsrs	r3, r3, #26
 800290a:	f003 031f 	and.w	r3, r3, #31
 800290e:	e016      	b.n	800293e <HAL_ADC_ConfigChannel+0x36a>
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002918:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800291c:	fa93 f3a3 	rbit	r3, r3
 8002920:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002922:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002924:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002928:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002930:	2320      	movs	r3, #32
 8002932:	e004      	b.n	800293e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002934:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002938:	fab3 f383 	clz	r3, r3
 800293c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800293e:	429a      	cmp	r2, r3
 8002940:	d106      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2200      	movs	r2, #0
 8002948:	2102      	movs	r1, #2
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff fb56 	bl	8001ffc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2103      	movs	r1, #3
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fb3a 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 800295c:	4603      	mov	r3, r0
 800295e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10a      	bne.n	800297c <HAL_ADC_ConfigChannel+0x3a8>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2103      	movs	r1, #3
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff fb2f 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 8002972:	4603      	mov	r3, r0
 8002974:	0e9b      	lsrs	r3, r3, #26
 8002976:	f003 021f 	and.w	r2, r3, #31
 800297a:	e017      	b.n	80029ac <HAL_ADC_ConfigChannel+0x3d8>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2103      	movs	r1, #3
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff fb24 	bl	8001fd0 <LL_ADC_GetOffsetChannel>
 8002988:	4603      	mov	r3, r0
 800298a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800298e:	fa93 f3a3 	rbit	r3, r3
 8002992:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002994:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002996:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002998:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800299e:	2320      	movs	r3, #32
 80029a0:	e003      	b.n	80029aa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80029a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029a4:	fab3 f383 	clz	r3, r3
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d105      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x3f0>
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	0e9b      	lsrs	r3, r3, #26
 80029be:	f003 031f 	and.w	r3, r3, #31
 80029c2:	e011      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x414>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029cc:	fa93 f3a3 	rbit	r3, r3
 80029d0:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80029d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80029d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80029dc:	2320      	movs	r3, #32
 80029de:	e003      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80029e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d106      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2200      	movs	r2, #0
 80029f2:	2103      	movs	r1, #3
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff fb01 	bl	8001ffc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fc2a 	bl	8002258 <LL_ADC_IsEnabled>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f040 8140 	bne.w	8002c8c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6818      	ldr	r0, [r3, #0]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	6819      	ldr	r1, [r3, #0]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	f7ff fbab 	bl	8002174 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	4a8f      	ldr	r2, [pc, #572]	@ (8002c60 <HAL_ADC_ConfigChannel+0x68c>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	f040 8131 	bne.w	8002c8c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10b      	bne.n	8002a52 <HAL_ADC_ConfigChannel+0x47e>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	0e9b      	lsrs	r3, r3, #26
 8002a40:	3301      	adds	r3, #1
 8002a42:	f003 031f 	and.w	r3, r3, #31
 8002a46:	2b09      	cmp	r3, #9
 8002a48:	bf94      	ite	ls
 8002a4a:	2301      	movls	r3, #1
 8002a4c:	2300      	movhi	r3, #0
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	e019      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x4b2>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a5a:	fa93 f3a3 	rbit	r3, r3
 8002a5e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002a60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a62:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002a64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002a6a:	2320      	movs	r3, #32
 8002a6c:	e003      	b.n	8002a76 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002a6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a70:	fab3 f383 	clz	r3, r3
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	3301      	adds	r3, #1
 8002a78:	f003 031f 	and.w	r3, r3, #31
 8002a7c:	2b09      	cmp	r3, #9
 8002a7e:	bf94      	ite	ls
 8002a80:	2301      	movls	r3, #1
 8002a82:	2300      	movhi	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d079      	beq.n	8002b7e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d107      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x4d2>
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	0e9b      	lsrs	r3, r3, #26
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	069b      	lsls	r3, r3, #26
 8002aa0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002aa4:	e015      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x4fe>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002aae:	fa93 f3a3 	rbit	r3, r3
 8002ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002ab4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ab6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002ab8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002abe:	2320      	movs	r3, #32
 8002ac0:	e003      	b.n	8002aca <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002ac2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ac4:	fab3 f383 	clz	r3, r3
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	3301      	adds	r3, #1
 8002acc:	069b      	lsls	r3, r3, #26
 8002ace:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d109      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x51e>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	0e9b      	lsrs	r3, r3, #26
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	f003 031f 	and.w	r3, r3, #31
 8002aea:	2101      	movs	r1, #1
 8002aec:	fa01 f303 	lsl.w	r3, r1, r3
 8002af0:	e017      	b.n	8002b22 <HAL_ADC_ConfigChannel+0x54e>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002afa:	fa93 f3a3 	rbit	r3, r3
 8002afe:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002b00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b02:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002b04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002b0a:	2320      	movs	r3, #32
 8002b0c:	e003      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002b0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b10:	fab3 f383 	clz	r3, r3
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	3301      	adds	r3, #1
 8002b18:	f003 031f 	and.w	r3, r3, #31
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b22:	ea42 0103 	orr.w	r1, r2, r3
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10a      	bne.n	8002b48 <HAL_ADC_ConfigChannel+0x574>
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	0e9b      	lsrs	r3, r3, #26
 8002b38:	3301      	adds	r3, #1
 8002b3a:	f003 021f 	and.w	r2, r3, #31
 8002b3e:	4613      	mov	r3, r2
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	051b      	lsls	r3, r3, #20
 8002b46:	e018      	b.n	8002b7a <HAL_ADC_ConfigChannel+0x5a6>
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b50:	fa93 f3a3 	rbit	r3, r3
 8002b54:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002b60:	2320      	movs	r3, #32
 8002b62:	e003      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002b64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b66:	fab3 f383 	clz	r3, r3
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	f003 021f 	and.w	r2, r3, #31
 8002b72:	4613      	mov	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b7a:	430b      	orrs	r3, r1
 8002b7c:	e081      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d107      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x5c6>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	0e9b      	lsrs	r3, r3, #26
 8002b90:	3301      	adds	r3, #1
 8002b92:	069b      	lsls	r3, r3, #26
 8002b94:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b98:	e015      	b.n	8002bc6 <HAL_ADC_ConfigChannel+0x5f2>
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ba2:	fa93 f3a3 	rbit	r3, r3
 8002ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002baa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002bb2:	2320      	movs	r3, #32
 8002bb4:	e003      	b.n	8002bbe <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb8:	fab3 f383 	clz	r3, r3
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	069b      	lsls	r3, r3, #26
 8002bc2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d109      	bne.n	8002be6 <HAL_ADC_ConfigChannel+0x612>
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	0e9b      	lsrs	r3, r3, #26
 8002bd8:	3301      	adds	r3, #1
 8002bda:	f003 031f 	and.w	r3, r3, #31
 8002bde:	2101      	movs	r1, #1
 8002be0:	fa01 f303 	lsl.w	r3, r1, r3
 8002be4:	e017      	b.n	8002c16 <HAL_ADC_ConfigChannel+0x642>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bec:	6a3b      	ldr	r3, [r7, #32]
 8002bee:	fa93 f3a3 	rbit	r3, r3
 8002bf2:	61fb      	str	r3, [r7, #28]
  return result;
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002bfe:	2320      	movs	r3, #32
 8002c00:	e003      	b.n	8002c0a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c04:	fab3 f383 	clz	r3, r3
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	f003 031f 	and.w	r3, r3, #31
 8002c10:	2101      	movs	r1, #1
 8002c12:	fa01 f303 	lsl.w	r3, r1, r3
 8002c16:	ea42 0103 	orr.w	r1, r2, r3
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d10d      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x66e>
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	0e9b      	lsrs	r3, r3, #26
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	f003 021f 	and.w	r2, r3, #31
 8002c32:	4613      	mov	r3, r2
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	4413      	add	r3, r2
 8002c38:	3b1e      	subs	r3, #30
 8002c3a:	051b      	lsls	r3, r3, #20
 8002c3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c40:	e01e      	b.n	8002c80 <HAL_ADC_ConfigChannel+0x6ac>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	fa93 f3a3 	rbit	r3, r3
 8002c4e:	613b      	str	r3, [r7, #16]
  return result;
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d104      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	e006      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x698>
 8002c5e:	bf00      	nop
 8002c60:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	fab3 f383 	clz	r3, r3
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	f003 021f 	and.w	r2, r3, #31
 8002c72:	4613      	mov	r3, r2
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	4413      	add	r3, r2
 8002c78:	3b1e      	subs	r3, #30
 8002c7a:	051b      	lsls	r3, r3, #20
 8002c7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c80:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c86:	4619      	mov	r1, r3
 8002c88:	f7ff fa48 	bl	800211c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	4b3f      	ldr	r3, [pc, #252]	@ (8002d90 <HAL_ADC_ConfigChannel+0x7bc>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d071      	beq.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c98:	483e      	ldr	r0, [pc, #248]	@ (8002d94 <HAL_ADC_ConfigChannel+0x7c0>)
 8002c9a:	f7ff f967 	bl	8001f6c <LL_ADC_GetCommonPathInternalCh>
 8002c9e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a3c      	ldr	r2, [pc, #240]	@ (8002d98 <HAL_ADC_ConfigChannel+0x7c4>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d004      	beq.n	8002cb6 <HAL_ADC_ConfigChannel+0x6e2>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a3a      	ldr	r2, [pc, #232]	@ (8002d9c <HAL_ADC_ConfigChannel+0x7c8>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d127      	bne.n	8002d06 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002cb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d121      	bne.n	8002d06 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002cca:	d157      	bne.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ccc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cd0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	482f      	ldr	r0, [pc, #188]	@ (8002d94 <HAL_ADC_ConfigChannel+0x7c0>)
 8002cd8:	f7ff f935 	bl	8001f46 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cdc:	4b30      	ldr	r3, [pc, #192]	@ (8002da0 <HAL_ADC_ConfigChannel+0x7cc>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	099b      	lsrs	r3, r3, #6
 8002ce2:	4a30      	ldr	r2, [pc, #192]	@ (8002da4 <HAL_ADC_ConfigChannel+0x7d0>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	099b      	lsrs	r3, r3, #6
 8002cea:	1c5a      	adds	r2, r3, #1
 8002cec:	4613      	mov	r3, r2
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	4413      	add	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002cf6:	e002      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1f9      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d04:	e03a      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a27      	ldr	r2, [pc, #156]	@ (8002da8 <HAL_ADC_ConfigChannel+0x7d4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d113      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d10d      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a22      	ldr	r2, [pc, #136]	@ (8002dac <HAL_ADC_ConfigChannel+0x7d8>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d02a      	beq.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4818      	ldr	r0, [pc, #96]	@ (8002d94 <HAL_ADC_ConfigChannel+0x7c0>)
 8002d32:	f7ff f908 	bl	8001f46 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d36:	e021      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a1c      	ldr	r2, [pc, #112]	@ (8002db0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d11c      	bne.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d116      	bne.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a16      	ldr	r2, [pc, #88]	@ (8002dac <HAL_ADC_ConfigChannel+0x7d8>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d011      	beq.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d5c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d60:	4619      	mov	r1, r3
 8002d62:	480c      	ldr	r0, [pc, #48]	@ (8002d94 <HAL_ADC_ConfigChannel+0x7c0>)
 8002d64:	f7ff f8ef 	bl	8001f46 <LL_ADC_SetCommonPathInternalCh>
 8002d68:	e008      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6e:	f043 0220 	orr.w	r2, r3, #32
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002d84:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	37d8      	adds	r7, #216	@ 0xd8
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	80080000 	.word	0x80080000
 8002d94:	50000300 	.word	0x50000300
 8002d98:	c3210000 	.word	0xc3210000
 8002d9c:	90c00010 	.word	0x90c00010
 8002da0:	20000000 	.word	0x20000000
 8002da4:	053e2d63 	.word	0x053e2d63
 8002da8:	c7520000 	.word	0xc7520000
 8002dac:	50000100 	.word	0x50000100
 8002db0:	cb840000 	.word	0xcb840000

08002db4 <LL_ADC_IsEnabled>:
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d101      	bne.n	8002dcc <LL_ADC_IsEnabled+0x18>
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e000      	b.n	8002dce <LL_ADC_IsEnabled+0x1a>
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <LL_ADC_REG_IsConversionOngoing>:
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d101      	bne.n	8002df2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002dee:	2301      	movs	r3, #1
 8002df0:	e000      	b.n	8002df4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002e00:	b590      	push	{r4, r7, lr}
 8002e02:	b0a1      	sub	sp, #132	@ 0x84
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d101      	bne.n	8002e1e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	e08b      	b.n	8002f36 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002e26:	2300      	movs	r3, #0
 8002e28:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e36:	d102      	bne.n	8002e3e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e38:	4b41      	ldr	r3, [pc, #260]	@ (8002f40 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	e001      	b.n	8002e42 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002e3e:	2300      	movs	r3, #0
 8002e40:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10b      	bne.n	8002e60 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4c:	f043 0220 	orr.w	r2, r3, #32
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e06a      	b.n	8002f36 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7ff ffb9 	bl	8002dda <LL_ADC_REG_IsConversionOngoing>
 8002e68:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff ffb3 	bl	8002dda <LL_ADC_REG_IsConversionOngoing>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d14c      	bne.n	8002f14 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002e7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d149      	bne.n	8002f14 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002e80:	4b30      	ldr	r3, [pc, #192]	@ (8002f44 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002e82:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d028      	beq.n	8002ede <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	6859      	ldr	r1, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e9e:	035b      	lsls	r3, r3, #13
 8002ea0:	430b      	orrs	r3, r1
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ea6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ea8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002eac:	f7ff ff82 	bl	8002db4 <LL_ADC_IsEnabled>
 8002eb0:	4604      	mov	r4, r0
 8002eb2:	4823      	ldr	r0, [pc, #140]	@ (8002f40 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002eb4:	f7ff ff7e 	bl	8002db4 <LL_ADC_IsEnabled>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	4323      	orrs	r3, r4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d133      	bne.n	8002f28 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002ec0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002ec8:	f023 030f 	bic.w	r3, r3, #15
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	6811      	ldr	r1, [r2, #0]
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	6892      	ldr	r2, [r2, #8]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eda:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002edc:	e024      	b.n	8002f28 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002ede:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ee6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ee8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002eea:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002eee:	f7ff ff61 	bl	8002db4 <LL_ADC_IsEnabled>
 8002ef2:	4604      	mov	r4, r0
 8002ef4:	4812      	ldr	r0, [pc, #72]	@ (8002f40 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002ef6:	f7ff ff5d 	bl	8002db4 <LL_ADC_IsEnabled>
 8002efa:	4603      	mov	r3, r0
 8002efc:	4323      	orrs	r3, r4
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d112      	bne.n	8002f28 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f0a:	f023 030f 	bic.w	r3, r3, #15
 8002f0e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002f10:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f12:	e009      	b.n	8002f28 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f18:	f043 0220 	orr.w	r2, r3, #32
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002f26:	e000      	b.n	8002f2a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f28:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002f32:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3784      	adds	r7, #132	@ 0x84
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd90      	pop	{r4, r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	50000100 	.word	0x50000100
 8002f44:	50000300 	.word	0x50000300

08002f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f58:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <__NVIC_SetPriorityGrouping+0x44>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f64:	4013      	ands	r3, r2
 8002f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f7a:	4a04      	ldr	r2, [pc, #16]	@ (8002f8c <__NVIC_SetPriorityGrouping+0x44>)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	60d3      	str	r3, [r2, #12]
}
 8002f80:	bf00      	nop
 8002f82:	3714      	adds	r7, #20
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr
 8002f8c:	e000ed00 	.word	0xe000ed00

08002f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f94:	4b04      	ldr	r3, [pc, #16]	@ (8002fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	f003 0307 	and.w	r3, r3, #7
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	e000ed00 	.word	0xe000ed00

08002fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	db0b      	blt.n	8002fd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	f003 021f 	and.w	r2, r3, #31
 8002fc4:	4907      	ldr	r1, [pc, #28]	@ (8002fe4 <__NVIC_EnableIRQ+0x38>)
 8002fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fca:	095b      	lsrs	r3, r3, #5
 8002fcc:	2001      	movs	r0, #1
 8002fce:	fa00 f202 	lsl.w	r2, r0, r2
 8002fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	e000e100 	.word	0xe000e100

08002fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	6039      	str	r1, [r7, #0]
 8002ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	db0a      	blt.n	8003012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	490c      	ldr	r1, [pc, #48]	@ (8003034 <__NVIC_SetPriority+0x4c>)
 8003002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003006:	0112      	lsls	r2, r2, #4
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	440b      	add	r3, r1
 800300c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003010:	e00a      	b.n	8003028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	b2da      	uxtb	r2, r3
 8003016:	4908      	ldr	r1, [pc, #32]	@ (8003038 <__NVIC_SetPriority+0x50>)
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	3b04      	subs	r3, #4
 8003020:	0112      	lsls	r2, r2, #4
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	440b      	add	r3, r1
 8003026:	761a      	strb	r2, [r3, #24]
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	e000e100 	.word	0xe000e100
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800303c:	b480      	push	{r7}
 800303e:	b089      	sub	sp, #36	@ 0x24
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f1c3 0307 	rsb	r3, r3, #7
 8003056:	2b04      	cmp	r3, #4
 8003058:	bf28      	it	cs
 800305a:	2304      	movcs	r3, #4
 800305c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3304      	adds	r3, #4
 8003062:	2b06      	cmp	r3, #6
 8003064:	d902      	bls.n	800306c <NVIC_EncodePriority+0x30>
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	3b03      	subs	r3, #3
 800306a:	e000      	b.n	800306e <NVIC_EncodePriority+0x32>
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003070:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43da      	mvns	r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	401a      	ands	r2, r3
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003084:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	fa01 f303 	lsl.w	r3, r1, r3
 800308e:	43d9      	mvns	r1, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003094:	4313      	orrs	r3, r2
         );
}
 8003096:	4618      	mov	r0, r3
 8003098:	3724      	adds	r7, #36	@ 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030b4:	d301      	bcc.n	80030ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030b6:	2301      	movs	r3, #1
 80030b8:	e00f      	b.n	80030da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ba:	4a0a      	ldr	r2, [pc, #40]	@ (80030e4 <SysTick_Config+0x40>)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3b01      	subs	r3, #1
 80030c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030c2:	210f      	movs	r1, #15
 80030c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030c8:	f7ff ff8e 	bl	8002fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030cc:	4b05      	ldr	r3, [pc, #20]	@ (80030e4 <SysTick_Config+0x40>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030d2:	4b04      	ldr	r3, [pc, #16]	@ (80030e4 <SysTick_Config+0x40>)
 80030d4:	2207      	movs	r2, #7
 80030d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	e000e010 	.word	0xe000e010

080030e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff ff29 	bl	8002f48 <__NVIC_SetPriorityGrouping>
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b086      	sub	sp, #24
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
 800310a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800310c:	f7ff ff40 	bl	8002f90 <__NVIC_GetPriorityGrouping>
 8003110:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	6978      	ldr	r0, [r7, #20]
 8003118:	f7ff ff90 	bl	800303c <NVIC_EncodePriority>
 800311c:	4602      	mov	r2, r0
 800311e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003122:	4611      	mov	r1, r2
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff ff5f 	bl	8002fe8 <__NVIC_SetPriority>
}
 800312a:	bf00      	nop
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	4603      	mov	r3, r0
 800313a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800313c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff33 	bl	8002fac <__NVIC_EnableIRQ>
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff ffa4 	bl	80030a4 <SysTick_Config>
 800315c:	4603      	mov	r3, r0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e08d      	b.n	8003296 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	461a      	mov	r2, r3
 8003180:	4b47      	ldr	r3, [pc, #284]	@ (80032a0 <HAL_DMA_Init+0x138>)
 8003182:	429a      	cmp	r2, r3
 8003184:	d80f      	bhi.n	80031a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	461a      	mov	r2, r3
 800318c:	4b45      	ldr	r3, [pc, #276]	@ (80032a4 <HAL_DMA_Init+0x13c>)
 800318e:	4413      	add	r3, r2
 8003190:	4a45      	ldr	r2, [pc, #276]	@ (80032a8 <HAL_DMA_Init+0x140>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	091b      	lsrs	r3, r3, #4
 8003198:	009a      	lsls	r2, r3, #2
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a42      	ldr	r2, [pc, #264]	@ (80032ac <HAL_DMA_Init+0x144>)
 80031a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80031a4:	e00e      	b.n	80031c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	461a      	mov	r2, r3
 80031ac:	4b40      	ldr	r3, [pc, #256]	@ (80032b0 <HAL_DMA_Init+0x148>)
 80031ae:	4413      	add	r3, r2
 80031b0:	4a3d      	ldr	r2, [pc, #244]	@ (80032a8 <HAL_DMA_Init+0x140>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	009a      	lsls	r2, r3, #2
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a3c      	ldr	r2, [pc, #240]	@ (80032b4 <HAL_DMA_Init+0x14c>)
 80031c2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2202      	movs	r2, #2
 80031c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80031da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80031e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003200:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	4313      	orrs	r3, r2
 800320c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fa1e 	bl	8003658 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003224:	d102      	bne.n	800322c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003234:	b2d2      	uxtb	r2, r2
 8003236:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003240:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d010      	beq.n	800326c <HAL_DMA_Init+0x104>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b04      	cmp	r3, #4
 8003250:	d80c      	bhi.n	800326c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fa3e 	bl	80036d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	e008      	b.n	800327e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	40020407 	.word	0x40020407
 80032a4:	bffdfff8 	.word	0xbffdfff8
 80032a8:	cccccccd 	.word	0xcccccccd
 80032ac:	40020000 	.word	0x40020000
 80032b0:	bffdfbf8 	.word	0xbffdfbf8
 80032b4:	40020400 	.word	0x40020400

080032b8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
 80032c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032c6:	2300      	movs	r3, #0
 80032c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_DMA_Start_IT+0x20>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e066      	b.n	80033a6 <HAL_DMA_Start_IT+0xee>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d155      	bne.n	8003398 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2202      	movs	r2, #2
 80032f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	68b9      	ldr	r1, [r7, #8]
 8003310:	68f8      	ldr	r0, [r7, #12]
 8003312:	f000 f962 	bl	80035da <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	2b00      	cmp	r3, #0
 800331c:	d008      	beq.n	8003330 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 020e 	orr.w	r2, r2, #14
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	e00f      	b.n	8003350 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f022 0204 	bic.w	r2, r2, #4
 800333e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 020a 	orr.w	r2, r2, #10
 800334e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d007      	beq.n	800336e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003368:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800336c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003372:	2b00      	cmp	r3, #0
 8003374:	d007      	beq.n	8003386 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003380:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003384:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f042 0201 	orr.w	r2, r2, #1
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	e005      	b.n	80033a4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80033a0:	2302      	movs	r3, #2
 80033a2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80033a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b084      	sub	sp, #16
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033b6:	2300      	movs	r3, #0
 80033b8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d00d      	beq.n	80033e2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2204      	movs	r2, #4
 80033ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
 80033e0:	e047      	b.n	8003472 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 020e 	bic.w	r2, r2, #14
 80033f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0201 	bic.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003410:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003416:	f003 021f 	and.w	r2, r3, #31
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341e:	2101      	movs	r1, #1
 8003420:	fa01 f202 	lsl.w	r2, r1, r2
 8003424:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800342e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	2b00      	cmp	r3, #0
 8003436:	d00c      	beq.n	8003452 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003442:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003446:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003450:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	4798      	blx	r3
    }
  }
  return status;
 8003472:	7bfb      	ldrb	r3, [r7, #15]
}
 8003474:	4618      	mov	r0, r3
 8003476:	3710      	adds	r7, #16
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003498:	f003 031f 	and.w	r3, r3, #31
 800349c:	2204      	movs	r2, #4
 800349e:	409a      	lsls	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4013      	ands	r3, r2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d026      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x7a>
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d021      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0320 	and.w	r3, r3, #32
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0204 	bic.w	r2, r2, #4
 80034ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d4:	f003 021f 	and.w	r2, r3, #31
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034dc:	2104      	movs	r1, #4
 80034de:	fa01 f202 	lsl.w	r2, r1, r2
 80034e2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d071      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80034f4:	e06c      	b.n	80035d0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034fa:	f003 031f 	and.w	r3, r3, #31
 80034fe:	2202      	movs	r2, #2
 8003500:	409a      	lsls	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4013      	ands	r3, r2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d02e      	beq.n	8003568 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d029      	beq.n	8003568 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0320 	and.w	r3, r3, #32
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10b      	bne.n	800353a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 020a 	bic.w	r2, r2, #10
 8003530:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353e:	f003 021f 	and.w	r2, r3, #31
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	2102      	movs	r1, #2
 8003548:	fa01 f202 	lsl.w	r2, r1, r2
 800354c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355a:	2b00      	cmp	r3, #0
 800355c:	d038      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003566:	e033      	b.n	80035d0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356c:	f003 031f 	and.w	r3, r3, #31
 8003570:	2208      	movs	r2, #8
 8003572:	409a      	lsls	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	4013      	ands	r3, r2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d02a      	beq.n	80035d2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	f003 0308 	and.w	r3, r3, #8
 8003582:	2b00      	cmp	r3, #0
 8003584:	d025      	beq.n	80035d2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 020e 	bic.w	r2, r2, #14
 8003594:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359a:	f003 021f 	and.w	r2, r3, #31
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	2101      	movs	r1, #1
 80035a4:	fa01 f202 	lsl.w	r2, r1, r2
 80035a8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d004      	beq.n	80035d2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80035d0:	bf00      	nop
 80035d2:	bf00      	nop
}
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035da:	b480      	push	{r7}
 80035dc:	b085      	sub	sp, #20
 80035de:	af00      	add	r7, sp, #0
 80035e0:	60f8      	str	r0, [r7, #12]
 80035e2:	60b9      	str	r1, [r7, #8]
 80035e4:	607a      	str	r2, [r7, #4]
 80035e6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80035f0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d004      	beq.n	8003604 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003602:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003608:	f003 021f 	and.w	r2, r3, #31
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003610:	2101      	movs	r1, #1
 8003612:	fa01 f202 	lsl.w	r2, r1, r2
 8003616:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	2b10      	cmp	r3, #16
 8003626:	d108      	bne.n	800363a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003638:	e007      	b.n	800364a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	60da      	str	r2, [r3, #12]
}
 800364a:	bf00      	nop
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
	...

08003658 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	461a      	mov	r2, r3
 8003666:	4b16      	ldr	r3, [pc, #88]	@ (80036c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003668:	429a      	cmp	r2, r3
 800366a:	d802      	bhi.n	8003672 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800366c:	4b15      	ldr	r3, [pc, #84]	@ (80036c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800366e:	617b      	str	r3, [r7, #20]
 8003670:	e001      	b.n	8003676 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003672:	4b15      	ldr	r3, [pc, #84]	@ (80036c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003674:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	b2db      	uxtb	r3, r3
 8003680:	3b08      	subs	r3, #8
 8003682:	4a12      	ldr	r2, [pc, #72]	@ (80036cc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003684:	fba2 2303 	umull	r2, r3, r2, r3
 8003688:	091b      	lsrs	r3, r3, #4
 800368a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003690:	089b      	lsrs	r3, r3, #2
 8003692:	009a      	lsls	r2, r3, #2
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	4413      	add	r3, r2
 8003698:	461a      	mov	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a0b      	ldr	r2, [pc, #44]	@ (80036d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80036a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f003 031f 	and.w	r3, r3, #31
 80036aa:	2201      	movs	r2, #1
 80036ac:	409a      	lsls	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80036b2:	bf00      	nop
 80036b4:	371c      	adds	r7, #28
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	40020407 	.word	0x40020407
 80036c4:	40020800 	.word	0x40020800
 80036c8:	40020820 	.word	0x40020820
 80036cc:	cccccccd 	.word	0xcccccccd
 80036d0:	40020880 	.word	0x40020880

080036d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80036e8:	4413      	add	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	461a      	mov	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a08      	ldr	r2, [pc, #32]	@ (8003718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80036f6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	3b01      	subs	r3, #1
 80036fc:	f003 031f 	and.w	r3, r3, #31
 8003700:	2201      	movs	r2, #1
 8003702:	409a      	lsls	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003708:	bf00      	nop
 800370a:	3714      	adds	r7, #20
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	1000823f 	.word	0x1000823f
 8003718:	40020940 	.word	0x40020940

0800371c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800371c:	b480      	push	{r7}
 800371e:	b087      	sub	sp, #28
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003726:	2300      	movs	r3, #0
 8003728:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800372a:	e15a      	b.n	80039e2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	2101      	movs	r1, #1
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	fa01 f303 	lsl.w	r3, r1, r3
 8003738:	4013      	ands	r3, r2
 800373a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 814c 	beq.w	80039dc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f003 0303 	and.w	r3, r3, #3
 800374c:	2b01      	cmp	r3, #1
 800374e:	d005      	beq.n	800375c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003758:	2b02      	cmp	r3, #2
 800375a:	d130      	bne.n	80037be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	2203      	movs	r2, #3
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	43db      	mvns	r3, r3
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4013      	ands	r3, r2
 8003772:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	68da      	ldr	r2, [r3, #12]
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	4313      	orrs	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003792:	2201      	movs	r2, #1
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	4013      	ands	r3, r2
 80037a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	091b      	lsrs	r3, r3, #4
 80037a8:	f003 0201 	and.w	r2, r3, #1
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f003 0303 	and.w	r3, r3, #3
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d017      	beq.n	80037fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	2203      	movs	r2, #3
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	4013      	ands	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f003 0303 	and.w	r3, r3, #3
 8003802:	2b02      	cmp	r3, #2
 8003804:	d123      	bne.n	800384e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	08da      	lsrs	r2, r3, #3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	3208      	adds	r2, #8
 800380e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003812:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f003 0307 	and.w	r3, r3, #7
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	220f      	movs	r2, #15
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	43db      	mvns	r3, r3
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	4013      	ands	r3, r2
 8003828:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	691a      	ldr	r2, [r3, #16]
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	fa02 f303 	lsl.w	r3, r2, r3
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	08da      	lsrs	r2, r3, #3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	3208      	adds	r2, #8
 8003848:	6939      	ldr	r1, [r7, #16]
 800384a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	2203      	movs	r2, #3
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	43db      	mvns	r3, r3
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	4013      	ands	r3, r2
 8003864:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f003 0203 	and.w	r2, r3, #3
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	fa02 f303 	lsl.w	r3, r2, r3
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	4313      	orrs	r3, r2
 800387a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 80a6 	beq.w	80039dc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003890:	4b5b      	ldr	r3, [pc, #364]	@ (8003a00 <HAL_GPIO_Init+0x2e4>)
 8003892:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003894:	4a5a      	ldr	r2, [pc, #360]	@ (8003a00 <HAL_GPIO_Init+0x2e4>)
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	6613      	str	r3, [r2, #96]	@ 0x60
 800389c:	4b58      	ldr	r3, [pc, #352]	@ (8003a00 <HAL_GPIO_Init+0x2e4>)
 800389e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	60bb      	str	r3, [r7, #8]
 80038a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038a8:	4a56      	ldr	r2, [pc, #344]	@ (8003a04 <HAL_GPIO_Init+0x2e8>)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	089b      	lsrs	r3, r3, #2
 80038ae:	3302      	adds	r3, #2
 80038b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	f003 0303 	and.w	r3, r3, #3
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	220f      	movs	r2, #15
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	4013      	ands	r3, r2
 80038ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80038d2:	d01f      	beq.n	8003914 <HAL_GPIO_Init+0x1f8>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a4c      	ldr	r2, [pc, #304]	@ (8003a08 <HAL_GPIO_Init+0x2ec>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d019      	beq.n	8003910 <HAL_GPIO_Init+0x1f4>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a4b      	ldr	r2, [pc, #300]	@ (8003a0c <HAL_GPIO_Init+0x2f0>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d013      	beq.n	800390c <HAL_GPIO_Init+0x1f0>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a4a      	ldr	r2, [pc, #296]	@ (8003a10 <HAL_GPIO_Init+0x2f4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d00d      	beq.n	8003908 <HAL_GPIO_Init+0x1ec>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a49      	ldr	r2, [pc, #292]	@ (8003a14 <HAL_GPIO_Init+0x2f8>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d007      	beq.n	8003904 <HAL_GPIO_Init+0x1e8>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a48      	ldr	r2, [pc, #288]	@ (8003a18 <HAL_GPIO_Init+0x2fc>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d101      	bne.n	8003900 <HAL_GPIO_Init+0x1e4>
 80038fc:	2305      	movs	r3, #5
 80038fe:	e00a      	b.n	8003916 <HAL_GPIO_Init+0x1fa>
 8003900:	2306      	movs	r3, #6
 8003902:	e008      	b.n	8003916 <HAL_GPIO_Init+0x1fa>
 8003904:	2304      	movs	r3, #4
 8003906:	e006      	b.n	8003916 <HAL_GPIO_Init+0x1fa>
 8003908:	2303      	movs	r3, #3
 800390a:	e004      	b.n	8003916 <HAL_GPIO_Init+0x1fa>
 800390c:	2302      	movs	r3, #2
 800390e:	e002      	b.n	8003916 <HAL_GPIO_Init+0x1fa>
 8003910:	2301      	movs	r3, #1
 8003912:	e000      	b.n	8003916 <HAL_GPIO_Init+0x1fa>
 8003914:	2300      	movs	r3, #0
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	f002 0203 	and.w	r2, r2, #3
 800391c:	0092      	lsls	r2, r2, #2
 800391e:	4093      	lsls	r3, r2
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4313      	orrs	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003926:	4937      	ldr	r1, [pc, #220]	@ (8003a04 <HAL_GPIO_Init+0x2e8>)
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	089b      	lsrs	r3, r3, #2
 800392c:	3302      	adds	r3, #2
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003934:	4b39      	ldr	r3, [pc, #228]	@ (8003a1c <HAL_GPIO_Init+0x300>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	43db      	mvns	r3, r3
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4013      	ands	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d003      	beq.n	8003958 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003958:	4a30      	ldr	r2, [pc, #192]	@ (8003a1c <HAL_GPIO_Init+0x300>)
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800395e:	4b2f      	ldr	r3, [pc, #188]	@ (8003a1c <HAL_GPIO_Init+0x300>)
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	43db      	mvns	r3, r3
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4013      	ands	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	4313      	orrs	r3, r2
 8003980:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003982:	4a26      	ldr	r2, [pc, #152]	@ (8003a1c <HAL_GPIO_Init+0x300>)
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003988:	4b24      	ldr	r3, [pc, #144]	@ (8003a1c <HAL_GPIO_Init+0x300>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	43db      	mvns	r3, r3
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	4013      	ands	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039ac:	4a1b      	ldr	r2, [pc, #108]	@ (8003a1c <HAL_GPIO_Init+0x300>)
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80039b2:	4b1a      	ldr	r3, [pc, #104]	@ (8003a1c <HAL_GPIO_Init+0x300>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	4013      	ands	r3, r2
 80039c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039d6:	4a11      	ldr	r2, [pc, #68]	@ (8003a1c <HAL_GPIO_Init+0x300>)
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	3301      	adds	r3, #1
 80039e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	fa22 f303 	lsr.w	r3, r2, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f47f ae9d 	bne.w	800372c <HAL_GPIO_Init+0x10>
  }
}
 80039f2:	bf00      	nop
 80039f4:	bf00      	nop
 80039f6:	371c      	adds	r7, #28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	40021000 	.word	0x40021000
 8003a04:	40010000 	.word	0x40010000
 8003a08:	48000400 	.word	0x48000400
 8003a0c:	48000800 	.word	0x48000800
 8003a10:	48000c00 	.word	0x48000c00
 8003a14:	48001000 	.word	0x48001000
 8003a18:	48001400 	.word	0x48001400
 8003a1c:	40010400 	.word	0x40010400

08003a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	807b      	strh	r3, [r7, #2]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a30:	787b      	ldrb	r3, [r7, #1]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a36:	887a      	ldrh	r2, [r7, #2]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a3c:	e002      	b.n	8003a44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a3e:	887a      	ldrh	r2, [r7, #2]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a44:	bf00      	nop
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d141      	bne.n	8003ae2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a5e:	4b4b      	ldr	r3, [pc, #300]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a6a:	d131      	bne.n	8003ad0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a6c:	4b47      	ldr	r3, [pc, #284]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a72:	4a46      	ldr	r2, [pc, #280]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a7c:	4b43      	ldr	r3, [pc, #268]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a84:	4a41      	ldr	r2, [pc, #260]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a8c:	4b40      	ldr	r3, [pc, #256]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2232      	movs	r2, #50	@ 0x32
 8003a92:	fb02 f303 	mul.w	r3, r2, r3
 8003a96:	4a3f      	ldr	r2, [pc, #252]	@ (8003b94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a98:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9c:	0c9b      	lsrs	r3, r3, #18
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003aa2:	e002      	b.n	8003aaa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003aaa:	4b38      	ldr	r3, [pc, #224]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ab6:	d102      	bne.n	8003abe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1f2      	bne.n	8003aa4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003abe:	4b33      	ldr	r3, [pc, #204]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aca:	d158      	bne.n	8003b7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e057      	b.n	8003b80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ad0:	4b2e      	ldr	r3, [pc, #184]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ad6:	4a2d      	ldr	r2, [pc, #180]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003adc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003ae0:	e04d      	b.n	8003b7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ae8:	d141      	bne.n	8003b6e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003aea:	4b28      	ldr	r3, [pc, #160]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003af6:	d131      	bne.n	8003b5c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003af8:	4b24      	ldr	r3, [pc, #144]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003afe:	4a23      	ldr	r2, [pc, #140]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b08:	4b20      	ldr	r3, [pc, #128]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b10:	4a1e      	ldr	r2, [pc, #120]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b18:	4b1d      	ldr	r3, [pc, #116]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2232      	movs	r2, #50	@ 0x32
 8003b1e:	fb02 f303 	mul.w	r3, r2, r3
 8003b22:	4a1c      	ldr	r2, [pc, #112]	@ (8003b94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b24:	fba2 2303 	umull	r2, r3, r2, r3
 8003b28:	0c9b      	lsrs	r3, r3, #18
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b2e:	e002      	b.n	8003b36 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	3b01      	subs	r3, #1
 8003b34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b36:	4b15      	ldr	r3, [pc, #84]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b42:	d102      	bne.n	8003b4a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f2      	bne.n	8003b30 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b4a:	4b10      	ldr	r3, [pc, #64]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b56:	d112      	bne.n	8003b7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e011      	b.n	8003b80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b62:	4a0a      	ldr	r2, [pc, #40]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003b6c:	e007      	b.n	8003b7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b6e:	4b07      	ldr	r3, [pc, #28]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b76:	4a05      	ldr	r2, [pc, #20]	@ (8003b8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b7c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3714      	adds	r7, #20
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	40007000 	.word	0x40007000
 8003b90:	20000000 	.word	0x20000000
 8003b94:	431bde83 	.word	0x431bde83

08003b98 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003b9c:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	4a04      	ldr	r2, [pc, #16]	@ (8003bb4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003ba2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ba6:	6093      	str	r3, [r2, #8]
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	40007000 	.word	0x40007000

08003bb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e2fe      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d075      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bd6:	4b97      	ldr	r3, [pc, #604]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f003 030c 	and.w	r3, r3, #12
 8003bde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003be0:	4b94      	ldr	r3, [pc, #592]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	2b0c      	cmp	r3, #12
 8003bee:	d102      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x3e>
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d002      	beq.n	8003bfc <HAL_RCC_OscConfig+0x44>
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d10b      	bne.n	8003c14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bfc:	4b8d      	ldr	r3, [pc, #564]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d05b      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x108>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d157      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e2d9      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c1c:	d106      	bne.n	8003c2c <HAL_RCC_OscConfig+0x74>
 8003c1e:	4b85      	ldr	r3, [pc, #532]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a84      	ldr	r2, [pc, #528]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	e01d      	b.n	8003c68 <HAL_RCC_OscConfig+0xb0>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c34:	d10c      	bne.n	8003c50 <HAL_RCC_OscConfig+0x98>
 8003c36:	4b7f      	ldr	r3, [pc, #508]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	4b7c      	ldr	r3, [pc, #496]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a7b      	ldr	r2, [pc, #492]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	e00b      	b.n	8003c68 <HAL_RCC_OscConfig+0xb0>
 8003c50:	4b78      	ldr	r3, [pc, #480]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a77      	ldr	r2, [pc, #476]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c5a:	6013      	str	r3, [r2, #0]
 8003c5c:	4b75      	ldr	r3, [pc, #468]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a74      	ldr	r2, [pc, #464]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d013      	beq.n	8003c98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fe f928 	bl	8001ec4 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c78:	f7fe f924 	bl	8001ec4 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b64      	cmp	r3, #100	@ 0x64
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e29e      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c8a:	4b6a      	ldr	r3, [pc, #424]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0f0      	beq.n	8003c78 <HAL_RCC_OscConfig+0xc0>
 8003c96:	e014      	b.n	8003cc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c98:	f7fe f914 	bl	8001ec4 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ca0:	f7fe f910 	bl	8001ec4 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b64      	cmp	r3, #100	@ 0x64
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e28a      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cb2:	4b60      	ldr	r3, [pc, #384]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1f0      	bne.n	8003ca0 <HAL_RCC_OscConfig+0xe8>
 8003cbe:	e000      	b.n	8003cc2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d075      	beq.n	8003dba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cce:	4b59      	ldr	r3, [pc, #356]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 030c 	and.w	r3, r3, #12
 8003cd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cd8:	4b56      	ldr	r3, [pc, #344]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	f003 0303 	and.w	r3, r3, #3
 8003ce0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	2b0c      	cmp	r3, #12
 8003ce6:	d102      	bne.n	8003cee <HAL_RCC_OscConfig+0x136>
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d002      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x13c>
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d11f      	bne.n	8003d34 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cf4:	4b4f      	ldr	r3, [pc, #316]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d005      	beq.n	8003d0c <HAL_RCC_OscConfig+0x154>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e25d      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d0c:	4b49      	ldr	r3, [pc, #292]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	061b      	lsls	r3, r3, #24
 8003d1a:	4946      	ldr	r1, [pc, #280]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d20:	4b45      	ldr	r3, [pc, #276]	@ (8003e38 <HAL_RCC_OscConfig+0x280>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fe f881 	bl	8001e2c <HAL_InitTick>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d043      	beq.n	8003db8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e249      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d023      	beq.n	8003d84 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d3c:	4b3d      	ldr	r3, [pc, #244]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a3c      	ldr	r2, [pc, #240]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d48:	f7fe f8bc 	bl	8001ec4 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d50:	f7fe f8b8 	bl	8001ec4 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e232      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d62:	4b34      	ldr	r3, [pc, #208]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0f0      	beq.n	8003d50 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d6e:	4b31      	ldr	r3, [pc, #196]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	061b      	lsls	r3, r3, #24
 8003d7c:	492d      	ldr	r1, [pc, #180]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	604b      	str	r3, [r1, #4]
 8003d82:	e01a      	b.n	8003dba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d84:	4b2b      	ldr	r3, [pc, #172]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a2a      	ldr	r2, [pc, #168]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003d8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d90:	f7fe f898 	bl	8001ec4 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d98:	f7fe f894 	bl	8001ec4 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e20e      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003daa:	4b22      	ldr	r3, [pc, #136]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f0      	bne.n	8003d98 <HAL_RCC_OscConfig+0x1e0>
 8003db6:	e000      	b.n	8003dba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003db8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d041      	beq.n	8003e4a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d01c      	beq.n	8003e08 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dce:	4b19      	ldr	r3, [pc, #100]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dd4:	4a17      	ldr	r2, [pc, #92]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003dd6:	f043 0301 	orr.w	r3, r3, #1
 8003dda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dde:	f7fe f871 	bl	8001ec4 <HAL_GetTick>
 8003de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003de4:	e008      	b.n	8003df8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003de6:	f7fe f86d 	bl	8001ec4 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e1e7      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003df8:	4b0e      	ldr	r3, [pc, #56]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dfe:	f003 0302 	and.w	r3, r3, #2
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d0ef      	beq.n	8003de6 <HAL_RCC_OscConfig+0x22e>
 8003e06:	e020      	b.n	8003e4a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e08:	4b0a      	ldr	r3, [pc, #40]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e0e:	4a09      	ldr	r2, [pc, #36]	@ (8003e34 <HAL_RCC_OscConfig+0x27c>)
 8003e10:	f023 0301 	bic.w	r3, r3, #1
 8003e14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e18:	f7fe f854 	bl	8001ec4 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e1e:	e00d      	b.n	8003e3c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e20:	f7fe f850 	bl	8001ec4 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d906      	bls.n	8003e3c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e1ca      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
 8003e32:	bf00      	nop
 8003e34:	40021000 	.word	0x40021000
 8003e38:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e3c:	4b8c      	ldr	r3, [pc, #560]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003e3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1ea      	bne.n	8003e20 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0304 	and.w	r3, r3, #4
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f000 80a6 	beq.w	8003fa4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e5c:	4b84      	ldr	r3, [pc, #528]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_RCC_OscConfig+0x2b4>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <HAL_RCC_OscConfig+0x2b6>
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00d      	beq.n	8003e8e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	4b7f      	ldr	r3, [pc, #508]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e76:	4a7e      	ldr	r2, [pc, #504]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e7e:	4b7c      	ldr	r3, [pc, #496]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e8e:	4b79      	ldr	r3, [pc, #484]	@ (8004074 <HAL_RCC_OscConfig+0x4bc>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d118      	bne.n	8003ecc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e9a:	4b76      	ldr	r3, [pc, #472]	@ (8004074 <HAL_RCC_OscConfig+0x4bc>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a75      	ldr	r2, [pc, #468]	@ (8004074 <HAL_RCC_OscConfig+0x4bc>)
 8003ea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ea4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea6:	f7fe f80d 	bl	8001ec4 <HAL_GetTick>
 8003eaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eae:	f7fe f809 	bl	8001ec4 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e183      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ec0:	4b6c      	ldr	r3, [pc, #432]	@ (8004074 <HAL_RCC_OscConfig+0x4bc>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0f0      	beq.n	8003eae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d108      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x32e>
 8003ed4:	4b66      	ldr	r3, [pc, #408]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eda:	4a65      	ldr	r2, [pc, #404]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ee4:	e024      	b.n	8003f30 <HAL_RCC_OscConfig+0x378>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	2b05      	cmp	r3, #5
 8003eec:	d110      	bne.n	8003f10 <HAL_RCC_OscConfig+0x358>
 8003eee:	4b60      	ldr	r3, [pc, #384]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef4:	4a5e      	ldr	r2, [pc, #376]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003ef6:	f043 0304 	orr.w	r3, r3, #4
 8003efa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003efe:	4b5c      	ldr	r3, [pc, #368]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f04:	4a5a      	ldr	r2, [pc, #360]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f0e:	e00f      	b.n	8003f30 <HAL_RCC_OscConfig+0x378>
 8003f10:	4b57      	ldr	r3, [pc, #348]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f16:	4a56      	ldr	r2, [pc, #344]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f18:	f023 0301 	bic.w	r3, r3, #1
 8003f1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f20:	4b53      	ldr	r3, [pc, #332]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f26:	4a52      	ldr	r2, [pc, #328]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f28:	f023 0304 	bic.w	r3, r3, #4
 8003f2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d016      	beq.n	8003f66 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f38:	f7fd ffc4 	bl	8001ec4 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f3e:	e00a      	b.n	8003f56 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f40:	f7fd ffc0 	bl	8001ec4 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e138      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f56:	4b46      	ldr	r3, [pc, #280]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0ed      	beq.n	8003f40 <HAL_RCC_OscConfig+0x388>
 8003f64:	e015      	b.n	8003f92 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f66:	f7fd ffad 	bl	8001ec4 <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f6c:	e00a      	b.n	8003f84 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f6e:	f7fd ffa9 	bl	8001ec4 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d901      	bls.n	8003f84 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e121      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f84:	4b3a      	ldr	r3, [pc, #232]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1ed      	bne.n	8003f6e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f92:	7ffb      	ldrb	r3, [r7, #31]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d105      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f98:	4b35      	ldr	r3, [pc, #212]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f9c:	4a34      	ldr	r2, [pc, #208]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003f9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fa2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0320 	and.w	r3, r3, #32
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d03c      	beq.n	800402a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d01c      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fb8:	4b2d      	ldr	r3, [pc, #180]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003fba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc8:	f7fd ff7c 	bl	8001ec4 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fd0:	f7fd ff78 	bl	8001ec4 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e0f2      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fe2:	4b23      	ldr	r3, [pc, #140]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003fe4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d0ef      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x418>
 8003ff0:	e01b      	b.n	800402a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003ff4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8003ffa:	f023 0301 	bic.w	r3, r3, #1
 8003ffe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004002:	f7fd ff5f 	bl	8001ec4 <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004008:	e008      	b.n	800401c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800400a:	f7fd ff5b 	bl	8001ec4 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e0d5      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800401c:	4b14      	ldr	r3, [pc, #80]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 800401e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1ef      	bne.n	800400a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 80c9 	beq.w	80041c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004034:	4b0e      	ldr	r3, [pc, #56]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f003 030c 	and.w	r3, r3, #12
 800403c:	2b0c      	cmp	r3, #12
 800403e:	f000 8083 	beq.w	8004148 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	2b02      	cmp	r3, #2
 8004048:	d15e      	bne.n	8004108 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800404a:	4b09      	ldr	r3, [pc, #36]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a08      	ldr	r2, [pc, #32]	@ (8004070 <HAL_RCC_OscConfig+0x4b8>)
 8004050:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004056:	f7fd ff35 	bl	8001ec4 <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800405c:	e00c      	b.n	8004078 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800405e:	f7fd ff31 	bl	8001ec4 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d905      	bls.n	8004078 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e0ab      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
 8004070:	40021000 	.word	0x40021000
 8004074:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004078:	4b55      	ldr	r3, [pc, #340]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1ec      	bne.n	800405e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004084:	4b52      	ldr	r3, [pc, #328]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 8004086:	68da      	ldr	r2, [r3, #12]
 8004088:	4b52      	ldr	r3, [pc, #328]	@ (80041d4 <HAL_RCC_OscConfig+0x61c>)
 800408a:	4013      	ands	r3, r2
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6a11      	ldr	r1, [r2, #32]
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004094:	3a01      	subs	r2, #1
 8004096:	0112      	lsls	r2, r2, #4
 8004098:	4311      	orrs	r1, r2
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800409e:	0212      	lsls	r2, r2, #8
 80040a0:	4311      	orrs	r1, r2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80040a6:	0852      	lsrs	r2, r2, #1
 80040a8:	3a01      	subs	r2, #1
 80040aa:	0552      	lsls	r2, r2, #21
 80040ac:	4311      	orrs	r1, r2
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80040b2:	0852      	lsrs	r2, r2, #1
 80040b4:	3a01      	subs	r2, #1
 80040b6:	0652      	lsls	r2, r2, #25
 80040b8:	4311      	orrs	r1, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80040be:	06d2      	lsls	r2, r2, #27
 80040c0:	430a      	orrs	r2, r1
 80040c2:	4943      	ldr	r1, [pc, #268]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040c8:	4b41      	ldr	r3, [pc, #260]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a40      	ldr	r2, [pc, #256]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 80040ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040d4:	4b3e      	ldr	r3, [pc, #248]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	4a3d      	ldr	r2, [pc, #244]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 80040da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e0:	f7fd fef0 	bl	8001ec4 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040e6:	e008      	b.n	80040fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040e8:	f7fd feec 	bl	8001ec4 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e066      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040fa:	4b35      	ldr	r3, [pc, #212]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0f0      	beq.n	80040e8 <HAL_RCC_OscConfig+0x530>
 8004106:	e05e      	b.n	80041c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004108:	4b31      	ldr	r3, [pc, #196]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a30      	ldr	r2, [pc, #192]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 800410e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004112:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004114:	f7fd fed6 	bl	8001ec4 <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800411c:	f7fd fed2 	bl	8001ec4 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e04c      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800412e:	4b28      	ldr	r3, [pc, #160]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f0      	bne.n	800411c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800413a:	4b25      	ldr	r3, [pc, #148]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 800413c:	68da      	ldr	r2, [r3, #12]
 800413e:	4924      	ldr	r1, [pc, #144]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 8004140:	4b25      	ldr	r3, [pc, #148]	@ (80041d8 <HAL_RCC_OscConfig+0x620>)
 8004142:	4013      	ands	r3, r2
 8004144:	60cb      	str	r3, [r1, #12]
 8004146:	e03e      	b.n	80041c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d101      	bne.n	8004154 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e039      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004154:	4b1e      	ldr	r3, [pc, #120]	@ (80041d0 <HAL_RCC_OscConfig+0x618>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f003 0203 	and.w	r2, r3, #3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	429a      	cmp	r2, r3
 8004166:	d12c      	bne.n	80041c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004172:	3b01      	subs	r3, #1
 8004174:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004176:	429a      	cmp	r2, r3
 8004178:	d123      	bne.n	80041c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004184:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004186:	429a      	cmp	r2, r3
 8004188:	d11b      	bne.n	80041c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004194:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004196:	429a      	cmp	r2, r3
 8004198:	d113      	bne.n	80041c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a4:	085b      	lsrs	r3, r3, #1
 80041a6:	3b01      	subs	r3, #1
 80041a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d109      	bne.n	80041c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b8:	085b      	lsrs	r3, r3, #1
 80041ba:	3b01      	subs	r3, #1
 80041bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041be:	429a      	cmp	r2, r3
 80041c0:	d001      	beq.n	80041c6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e000      	b.n	80041c8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3720      	adds	r7, #32
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	40021000 	.word	0x40021000
 80041d4:	019f800c 	.word	0x019f800c
 80041d8:	feeefffc 	.word	0xfeeefffc

080041dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80041e6:	2300      	movs	r3, #0
 80041e8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e11e      	b.n	8004432 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041f4:	4b91      	ldr	r3, [pc, #580]	@ (800443c <HAL_RCC_ClockConfig+0x260>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 030f 	and.w	r3, r3, #15
 80041fc:	683a      	ldr	r2, [r7, #0]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d910      	bls.n	8004224 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004202:	4b8e      	ldr	r3, [pc, #568]	@ (800443c <HAL_RCC_ClockConfig+0x260>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f023 020f 	bic.w	r2, r3, #15
 800420a:	498c      	ldr	r1, [pc, #560]	@ (800443c <HAL_RCC_ClockConfig+0x260>)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	4313      	orrs	r3, r2
 8004210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004212:	4b8a      	ldr	r3, [pc, #552]	@ (800443c <HAL_RCC_ClockConfig+0x260>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 030f 	and.w	r3, r3, #15
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	429a      	cmp	r2, r3
 800421e:	d001      	beq.n	8004224 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e106      	b.n	8004432 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0301 	and.w	r3, r3, #1
 800422c:	2b00      	cmp	r3, #0
 800422e:	d073      	beq.n	8004318 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	2b03      	cmp	r3, #3
 8004236:	d129      	bne.n	800428c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004238:	4b81      	ldr	r3, [pc, #516]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d101      	bne.n	8004248 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e0f4      	b.n	8004432 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004248:	f000 f99e 	bl	8004588 <RCC_GetSysClockFreqFromPLLSource>
 800424c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	4a7c      	ldr	r2, [pc, #496]	@ (8004444 <HAL_RCC_ClockConfig+0x268>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d93f      	bls.n	80042d6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004256:	4b7a      	ldr	r3, [pc, #488]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d009      	beq.n	8004276 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800426a:	2b00      	cmp	r3, #0
 800426c:	d033      	beq.n	80042d6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004272:	2b00      	cmp	r3, #0
 8004274:	d12f      	bne.n	80042d6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004276:	4b72      	ldr	r3, [pc, #456]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800427e:	4a70      	ldr	r2, [pc, #448]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004284:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004286:	2380      	movs	r3, #128	@ 0x80
 8004288:	617b      	str	r3, [r7, #20]
 800428a:	e024      	b.n	80042d6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	2b02      	cmp	r3, #2
 8004292:	d107      	bne.n	80042a4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004294:	4b6a      	ldr	r3, [pc, #424]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d109      	bne.n	80042b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e0c6      	b.n	8004432 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042a4:	4b66      	ldr	r3, [pc, #408]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d101      	bne.n	80042b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e0be      	b.n	8004432 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80042b4:	f000 f8ce 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 80042b8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	4a61      	ldr	r2, [pc, #388]	@ (8004444 <HAL_RCC_ClockConfig+0x268>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d909      	bls.n	80042d6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042c2:	4b5f      	ldr	r3, [pc, #380]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042ca:	4a5d      	ldr	r2, [pc, #372]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 80042cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042d0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80042d2:	2380      	movs	r3, #128	@ 0x80
 80042d4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042d6:	4b5a      	ldr	r3, [pc, #360]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f023 0203 	bic.w	r2, r3, #3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	4957      	ldr	r1, [pc, #348]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042e8:	f7fd fdec 	bl	8001ec4 <HAL_GetTick>
 80042ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ee:	e00a      	b.n	8004306 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042f0:	f7fd fde8 	bl	8001ec4 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042fe:	4293      	cmp	r3, r2
 8004300:	d901      	bls.n	8004306 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e095      	b.n	8004432 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004306:	4b4e      	ldr	r3, [pc, #312]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 020c 	and.w	r2, r3, #12
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	429a      	cmp	r2, r3
 8004316:	d1eb      	bne.n	80042f0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d023      	beq.n	800436c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004330:	4b43      	ldr	r3, [pc, #268]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4a42      	ldr	r2, [pc, #264]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004336:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800433a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0308 	and.w	r3, r3, #8
 8004344:	2b00      	cmp	r3, #0
 8004346:	d007      	beq.n	8004358 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004348:	4b3d      	ldr	r3, [pc, #244]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004350:	4a3b      	ldr	r2, [pc, #236]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004352:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004356:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004358:	4b39      	ldr	r3, [pc, #228]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	4936      	ldr	r1, [pc, #216]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004366:	4313      	orrs	r3, r2
 8004368:	608b      	str	r3, [r1, #8]
 800436a:	e008      	b.n	800437e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	2b80      	cmp	r3, #128	@ 0x80
 8004370:	d105      	bne.n	800437e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004372:	4b33      	ldr	r3, [pc, #204]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	4a32      	ldr	r2, [pc, #200]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004378:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800437c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800437e:	4b2f      	ldr	r3, [pc, #188]	@ (800443c <HAL_RCC_ClockConfig+0x260>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	683a      	ldr	r2, [r7, #0]
 8004388:	429a      	cmp	r2, r3
 800438a:	d21d      	bcs.n	80043c8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438c:	4b2b      	ldr	r3, [pc, #172]	@ (800443c <HAL_RCC_ClockConfig+0x260>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f023 020f 	bic.w	r2, r3, #15
 8004394:	4929      	ldr	r1, [pc, #164]	@ (800443c <HAL_RCC_ClockConfig+0x260>)
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	4313      	orrs	r3, r2
 800439a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800439c:	f7fd fd92 	bl	8001ec4 <HAL_GetTick>
 80043a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043a2:	e00a      	b.n	80043ba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043a4:	f7fd fd8e 	bl	8001ec4 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e03b      	b.n	8004432 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ba:	4b20      	ldr	r3, [pc, #128]	@ (800443c <HAL_RCC_ClockConfig+0x260>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 030f 	and.w	r3, r3, #15
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d1ed      	bne.n	80043a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0304 	and.w	r3, r3, #4
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d008      	beq.n	80043e6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	4917      	ldr	r1, [pc, #92]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0308 	and.w	r3, r3, #8
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d009      	beq.n	8004406 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043f2:	4b13      	ldr	r3, [pc, #76]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	490f      	ldr	r1, [pc, #60]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 8004402:	4313      	orrs	r3, r2
 8004404:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004406:	f000 f825 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 800440a:	4602      	mov	r2, r0
 800440c:	4b0c      	ldr	r3, [pc, #48]	@ (8004440 <HAL_RCC_ClockConfig+0x264>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	091b      	lsrs	r3, r3, #4
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	490c      	ldr	r1, [pc, #48]	@ (8004448 <HAL_RCC_ClockConfig+0x26c>)
 8004418:	5ccb      	ldrb	r3, [r1, r3]
 800441a:	f003 031f 	and.w	r3, r3, #31
 800441e:	fa22 f303 	lsr.w	r3, r2, r3
 8004422:	4a0a      	ldr	r2, [pc, #40]	@ (800444c <HAL_RCC_ClockConfig+0x270>)
 8004424:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004426:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <HAL_RCC_ClockConfig+0x274>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4618      	mov	r0, r3
 800442c:	f7fd fcfe 	bl	8001e2c <HAL_InitTick>
 8004430:	4603      	mov	r3, r0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3718      	adds	r7, #24
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	40022000 	.word	0x40022000
 8004440:	40021000 	.word	0x40021000
 8004444:	04c4b400 	.word	0x04c4b400
 8004448:	080074d8 	.word	0x080074d8
 800444c:	20000000 	.word	0x20000000
 8004450:	20000004 	.word	0x20000004

08004454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800445a:	4b2c      	ldr	r3, [pc, #176]	@ (800450c <HAL_RCC_GetSysClockFreq+0xb8>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f003 030c 	and.w	r3, r3, #12
 8004462:	2b04      	cmp	r3, #4
 8004464:	d102      	bne.n	800446c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004466:	4b2a      	ldr	r3, [pc, #168]	@ (8004510 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004468:	613b      	str	r3, [r7, #16]
 800446a:	e047      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800446c:	4b27      	ldr	r3, [pc, #156]	@ (800450c <HAL_RCC_GetSysClockFreq+0xb8>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 030c 	and.w	r3, r3, #12
 8004474:	2b08      	cmp	r3, #8
 8004476:	d102      	bne.n	800447e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004478:	4b26      	ldr	r3, [pc, #152]	@ (8004514 <HAL_RCC_GetSysClockFreq+0xc0>)
 800447a:	613b      	str	r3, [r7, #16]
 800447c:	e03e      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800447e:	4b23      	ldr	r3, [pc, #140]	@ (800450c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f003 030c 	and.w	r3, r3, #12
 8004486:	2b0c      	cmp	r3, #12
 8004488:	d136      	bne.n	80044f8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800448a:	4b20      	ldr	r3, [pc, #128]	@ (800450c <HAL_RCC_GetSysClockFreq+0xb8>)
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f003 0303 	and.w	r3, r3, #3
 8004492:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004494:	4b1d      	ldr	r3, [pc, #116]	@ (800450c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	3301      	adds	r3, #1
 80044a0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b03      	cmp	r3, #3
 80044a6:	d10c      	bne.n	80044c2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044a8:	4a1a      	ldr	r2, [pc, #104]	@ (8004514 <HAL_RCC_GetSysClockFreq+0xc0>)
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b0:	4a16      	ldr	r2, [pc, #88]	@ (800450c <HAL_RCC_GetSysClockFreq+0xb8>)
 80044b2:	68d2      	ldr	r2, [r2, #12]
 80044b4:	0a12      	lsrs	r2, r2, #8
 80044b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80044ba:	fb02 f303 	mul.w	r3, r2, r3
 80044be:	617b      	str	r3, [r7, #20]
      break;
 80044c0:	e00c      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044c2:	4a13      	ldr	r2, [pc, #76]	@ (8004510 <HAL_RCC_GetSysClockFreq+0xbc>)
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ca:	4a10      	ldr	r2, [pc, #64]	@ (800450c <HAL_RCC_GetSysClockFreq+0xb8>)
 80044cc:	68d2      	ldr	r2, [r2, #12]
 80044ce:	0a12      	lsrs	r2, r2, #8
 80044d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80044d4:	fb02 f303 	mul.w	r3, r2, r3
 80044d8:	617b      	str	r3, [r7, #20]
      break;
 80044da:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044dc:	4b0b      	ldr	r3, [pc, #44]	@ (800450c <HAL_RCC_GetSysClockFreq+0xb8>)
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	0e5b      	lsrs	r3, r3, #25
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	3301      	adds	r3, #1
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80044ec:	697a      	ldr	r2, [r7, #20]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f4:	613b      	str	r3, [r7, #16]
 80044f6:	e001      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80044fc:	693b      	ldr	r3, [r7, #16]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	371c      	adds	r7, #28
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40021000 	.word	0x40021000
 8004510:	00f42400 	.word	0x00f42400
 8004514:	007a1200 	.word	0x007a1200

08004518 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004518:	b480      	push	{r7}
 800451a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800451c:	4b03      	ldr	r3, [pc, #12]	@ (800452c <HAL_RCC_GetHCLKFreq+0x14>)
 800451e:	681b      	ldr	r3, [r3, #0]
}
 8004520:	4618      	mov	r0, r3
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	20000000 	.word	0x20000000

08004530 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004534:	f7ff fff0 	bl	8004518 <HAL_RCC_GetHCLKFreq>
 8004538:	4602      	mov	r2, r0
 800453a:	4b06      	ldr	r3, [pc, #24]	@ (8004554 <HAL_RCC_GetPCLK1Freq+0x24>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	0a1b      	lsrs	r3, r3, #8
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	4904      	ldr	r1, [pc, #16]	@ (8004558 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004546:	5ccb      	ldrb	r3, [r1, r3]
 8004548:	f003 031f 	and.w	r3, r3, #31
 800454c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004550:	4618      	mov	r0, r3
 8004552:	bd80      	pop	{r7, pc}
 8004554:	40021000 	.word	0x40021000
 8004558:	080074e8 	.word	0x080074e8

0800455c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004560:	f7ff ffda 	bl	8004518 <HAL_RCC_GetHCLKFreq>
 8004564:	4602      	mov	r2, r0
 8004566:	4b06      	ldr	r3, [pc, #24]	@ (8004580 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	0adb      	lsrs	r3, r3, #11
 800456c:	f003 0307 	and.w	r3, r3, #7
 8004570:	4904      	ldr	r1, [pc, #16]	@ (8004584 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004572:	5ccb      	ldrb	r3, [r1, r3]
 8004574:	f003 031f 	and.w	r3, r3, #31
 8004578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800457c:	4618      	mov	r0, r3
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40021000 	.word	0x40021000
 8004584:	080074e8 	.word	0x080074e8

08004588 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004588:	b480      	push	{r7}
 800458a:	b087      	sub	sp, #28
 800458c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800458e:	4b1e      	ldr	r3, [pc, #120]	@ (8004608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	f003 0303 	and.w	r3, r3, #3
 8004596:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004598:	4b1b      	ldr	r3, [pc, #108]	@ (8004608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	091b      	lsrs	r3, r3, #4
 800459e:	f003 030f 	and.w	r3, r3, #15
 80045a2:	3301      	adds	r3, #1
 80045a4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	d10c      	bne.n	80045c6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045ac:	4a17      	ldr	r2, [pc, #92]	@ (800460c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b4:	4a14      	ldr	r2, [pc, #80]	@ (8004608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045b6:	68d2      	ldr	r2, [r2, #12]
 80045b8:	0a12      	lsrs	r2, r2, #8
 80045ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80045be:	fb02 f303 	mul.w	r3, r2, r3
 80045c2:	617b      	str	r3, [r7, #20]
    break;
 80045c4:	e00c      	b.n	80045e0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045c6:	4a12      	ldr	r2, [pc, #72]	@ (8004610 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ce:	4a0e      	ldr	r2, [pc, #56]	@ (8004608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045d0:	68d2      	ldr	r2, [r2, #12]
 80045d2:	0a12      	lsrs	r2, r2, #8
 80045d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80045d8:	fb02 f303 	mul.w	r3, r2, r3
 80045dc:	617b      	str	r3, [r7, #20]
    break;
 80045de:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045e0:	4b09      	ldr	r3, [pc, #36]	@ (8004608 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	0e5b      	lsrs	r3, r3, #25
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	3301      	adds	r3, #1
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80045fa:	687b      	ldr	r3, [r7, #4]
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	371c      	adds	r7, #28
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr
 8004608:	40021000 	.word	0x40021000
 800460c:	007a1200 	.word	0x007a1200
 8004610:	00f42400 	.word	0x00f42400

08004614 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800461c:	2300      	movs	r3, #0
 800461e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004620:	2300      	movs	r3, #0
 8004622:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800462c:	2b00      	cmp	r3, #0
 800462e:	f000 8098 	beq.w	8004762 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004632:	2300      	movs	r3, #0
 8004634:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004636:	4b43      	ldr	r3, [pc, #268]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800463a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10d      	bne.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004642:	4b40      	ldr	r3, [pc, #256]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004646:	4a3f      	ldr	r2, [pc, #252]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800464c:	6593      	str	r3, [r2, #88]	@ 0x58
 800464e:	4b3d      	ldr	r3, [pc, #244]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004656:	60bb      	str	r3, [r7, #8]
 8004658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800465a:	2301      	movs	r3, #1
 800465c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800465e:	4b3a      	ldr	r3, [pc, #232]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a39      	ldr	r2, [pc, #228]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004668:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800466a:	f7fd fc2b 	bl	8001ec4 <HAL_GetTick>
 800466e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004670:	e009      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004672:	f7fd fc27 	bl	8001ec4 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d902      	bls.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	74fb      	strb	r3, [r7, #19]
        break;
 8004684:	e005      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004686:	4b30      	ldr	r3, [pc, #192]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0ef      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004692:	7cfb      	ldrb	r3, [r7, #19]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d159      	bne.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004698:	4b2a      	ldr	r3, [pc, #168]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800469a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046a2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d01e      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d019      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046b4:	4b23      	ldr	r3, [pc, #140]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046c0:	4b20      	ldr	r3, [pc, #128]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80046e0:	4a18      	ldr	r2, [pc, #96]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d016      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f2:	f7fd fbe7 	bl	8001ec4 <HAL_GetTick>
 80046f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046f8:	e00b      	b.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046fa:	f7fd fbe3 	bl	8001ec4 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004708:	4293      	cmp	r3, r2
 800470a:	d902      	bls.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	74fb      	strb	r3, [r7, #19]
            break;
 8004710:	e006      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004712:	4b0c      	ldr	r3, [pc, #48]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0ec      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004720:	7cfb      	ldrb	r3, [r7, #19]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10b      	bne.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004726:	4b07      	ldr	r3, [pc, #28]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004728:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800472c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004734:	4903      	ldr	r1, [pc, #12]	@ (8004744 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004736:	4313      	orrs	r3, r2
 8004738:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800473c:	e008      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800473e:	7cfb      	ldrb	r3, [r7, #19]
 8004740:	74bb      	strb	r3, [r7, #18]
 8004742:	e005      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004744:	40021000 	.word	0x40021000
 8004748:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800474c:	7cfb      	ldrb	r3, [r7, #19]
 800474e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004750:	7c7b      	ldrb	r3, [r7, #17]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d105      	bne.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004756:	4ba6      	ldr	r3, [pc, #664]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800475a:	4aa5      	ldr	r2, [pc, #660]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800475c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004760:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00a      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800476e:	4ba0      	ldr	r3, [pc, #640]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004774:	f023 0203 	bic.w	r2, r3, #3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	499c      	ldr	r1, [pc, #624]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800477e:	4313      	orrs	r3, r2
 8004780:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d00a      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004790:	4b97      	ldr	r3, [pc, #604]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004796:	f023 020c 	bic.w	r2, r3, #12
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	4994      	ldr	r1, [pc, #592]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0304 	and.w	r3, r3, #4
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00a      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047b2:	4b8f      	ldr	r3, [pc, #572]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	498b      	ldr	r1, [pc, #556]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0308 	and.w	r3, r3, #8
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00a      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047d4:	4b86      	ldr	r3, [pc, #536]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	4983      	ldr	r1, [pc, #524]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0320 	and.w	r3, r3, #32
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00a      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047f6:	4b7e      	ldr	r3, [pc, #504]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047fc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	497a      	ldr	r1, [pc, #488]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00a      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004818:	4b75      	ldr	r3, [pc, #468]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800481a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800481e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	4972      	ldr	r1, [pc, #456]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004828:	4313      	orrs	r3, r2
 800482a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00a      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800483a:	4b6d      	ldr	r3, [pc, #436]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800483c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004840:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	69db      	ldr	r3, [r3, #28]
 8004848:	4969      	ldr	r1, [pc, #420]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800484a:	4313      	orrs	r3, r2
 800484c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00a      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800485c:	4b64      	ldr	r3, [pc, #400]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800485e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004862:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	4961      	ldr	r1, [pc, #388]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800486c:	4313      	orrs	r3, r2
 800486e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00a      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800487e:	4b5c      	ldr	r3, [pc, #368]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004884:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	4958      	ldr	r1, [pc, #352]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800488e:	4313      	orrs	r3, r2
 8004890:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800489c:	2b00      	cmp	r3, #0
 800489e:	d015      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048a0:	4b53      	ldr	r3, [pc, #332]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ae:	4950      	ldr	r1, [pc, #320]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048be:	d105      	bne.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048c0:	4b4b      	ldr	r3, [pc, #300]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4a4a      	ldr	r2, [pc, #296]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048ca:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d015      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048d8:	4b45      	ldr	r3, [pc, #276]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048de:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e6:	4942      	ldr	r1, [pc, #264]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048f6:	d105      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048f8:	4b3d      	ldr	r3, [pc, #244]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	4a3c      	ldr	r2, [pc, #240]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004902:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d015      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004910:	4b37      	ldr	r3, [pc, #220]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004916:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800491e:	4934      	ldr	r1, [pc, #208]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004920:	4313      	orrs	r3, r2
 8004922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800492e:	d105      	bne.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004930:	4b2f      	ldr	r3, [pc, #188]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	4a2e      	ldr	r2, [pc, #184]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004936:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800493a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d015      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004948:	4b29      	ldr	r3, [pc, #164]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800494a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004956:	4926      	ldr	r1, [pc, #152]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004958:	4313      	orrs	r3, r2
 800495a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004962:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004966:	d105      	bne.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004968:	4b21      	ldr	r3, [pc, #132]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	4a20      	ldr	r2, [pc, #128]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800496e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004972:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d015      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004980:	4b1b      	ldr	r3, [pc, #108]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004986:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800498e:	4918      	ldr	r1, [pc, #96]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800499e:	d105      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049a0:	4b13      	ldr	r3, [pc, #76]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	4a12      	ldr	r2, [pc, #72]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049aa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d015      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80049b8:	4b0d      	ldr	r3, [pc, #52]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c6:	490a      	ldr	r1, [pc, #40]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049d6:	d105      	bne.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80049d8:	4b05      	ldr	r3, [pc, #20]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	4a04      	ldr	r2, [pc, #16]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049e2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80049e4:	7cbb      	ldrb	r3, [r7, #18]
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3718      	adds	r7, #24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	40021000 	.word	0x40021000

080049f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e049      	b.n	8004a9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d106      	bne.n	8004a20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f7fc fef4 	bl	8001808 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3304      	adds	r3, #4
 8004a30:	4619      	mov	r1, r3
 8004a32:	4610      	mov	r0, r2
 8004a34:	f000 fd40 	bl	80054b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
	...

08004aa4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
 8004ab0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d109      	bne.n	8004ad0 <HAL_TIM_PWM_Start_DMA+0x2c>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	bf0c      	ite	eq
 8004ac8:	2301      	moveq	r3, #1
 8004aca:	2300      	movne	r3, #0
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	e03c      	b.n	8004b4a <HAL_TIM_PWM_Start_DMA+0xa6>
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	2b04      	cmp	r3, #4
 8004ad4:	d109      	bne.n	8004aea <HAL_TIM_PWM_Start_DMA+0x46>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	bf0c      	ite	eq
 8004ae2:	2301      	moveq	r3, #1
 8004ae4:	2300      	movne	r3, #0
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	e02f      	b.n	8004b4a <HAL_TIM_PWM_Start_DMA+0xa6>
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	d109      	bne.n	8004b04 <HAL_TIM_PWM_Start_DMA+0x60>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	bf0c      	ite	eq
 8004afc:	2301      	moveq	r3, #1
 8004afe:	2300      	movne	r3, #0
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	e022      	b.n	8004b4a <HAL_TIM_PWM_Start_DMA+0xa6>
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b0c      	cmp	r3, #12
 8004b08:	d109      	bne.n	8004b1e <HAL_TIM_PWM_Start_DMA+0x7a>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	bf0c      	ite	eq
 8004b16:	2301      	moveq	r3, #1
 8004b18:	2300      	movne	r3, #0
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	e015      	b.n	8004b4a <HAL_TIM_PWM_Start_DMA+0xa6>
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	2b10      	cmp	r3, #16
 8004b22:	d109      	bne.n	8004b38 <HAL_TIM_PWM_Start_DMA+0x94>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	bf0c      	ite	eq
 8004b30:	2301      	moveq	r3, #1
 8004b32:	2300      	movne	r3, #0
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	e008      	b.n	8004b4a <HAL_TIM_PWM_Start_DMA+0xa6>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	bf0c      	ite	eq
 8004b44:	2301      	moveq	r3, #1
 8004b46:	2300      	movne	r3, #0
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d001      	beq.n	8004b52 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8004b4e:	2302      	movs	r3, #2
 8004b50:	e1a6      	b.n	8004ea0 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d109      	bne.n	8004b6c <HAL_TIM_PWM_Start_DMA+0xc8>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	bf0c      	ite	eq
 8004b64:	2301      	moveq	r3, #1
 8004b66:	2300      	movne	r3, #0
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	e03c      	b.n	8004be6 <HAL_TIM_PWM_Start_DMA+0x142>
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d109      	bne.n	8004b86 <HAL_TIM_PWM_Start_DMA+0xe2>
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	bf0c      	ite	eq
 8004b7e:	2301      	moveq	r3, #1
 8004b80:	2300      	movne	r3, #0
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	e02f      	b.n	8004be6 <HAL_TIM_PWM_Start_DMA+0x142>
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	2b08      	cmp	r3, #8
 8004b8a:	d109      	bne.n	8004ba0 <HAL_TIM_PWM_Start_DMA+0xfc>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	bf0c      	ite	eq
 8004b98:	2301      	moveq	r3, #1
 8004b9a:	2300      	movne	r3, #0
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	e022      	b.n	8004be6 <HAL_TIM_PWM_Start_DMA+0x142>
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	2b0c      	cmp	r3, #12
 8004ba4:	d109      	bne.n	8004bba <HAL_TIM_PWM_Start_DMA+0x116>
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	bf0c      	ite	eq
 8004bb2:	2301      	moveq	r3, #1
 8004bb4:	2300      	movne	r3, #0
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	e015      	b.n	8004be6 <HAL_TIM_PWM_Start_DMA+0x142>
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2b10      	cmp	r3, #16
 8004bbe:	d109      	bne.n	8004bd4 <HAL_TIM_PWM_Start_DMA+0x130>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	bf0c      	ite	eq
 8004bcc:	2301      	moveq	r3, #1
 8004bce:	2300      	movne	r3, #0
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	e008      	b.n	8004be6 <HAL_TIM_PWM_Start_DMA+0x142>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	bf0c      	ite	eq
 8004be0:	2301      	moveq	r3, #1
 8004be2:	2300      	movne	r3, #0
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d034      	beq.n	8004c54 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d002      	beq.n	8004bf6 <HAL_TIM_PWM_Start_DMA+0x152>
 8004bf0:	887b      	ldrh	r3, [r7, #2]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d101      	bne.n	8004bfa <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e152      	b.n	8004ea0 <HAL_TIM_PWM_Start_DMA+0x3fc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d104      	bne.n	8004c0a <HAL_TIM_PWM_Start_DMA+0x166>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c08:	e026      	b.n	8004c58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	d104      	bne.n	8004c1a <HAL_TIM_PWM_Start_DMA+0x176>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2202      	movs	r2, #2
 8004c14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c18:	e01e      	b.n	8004c58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2b08      	cmp	r3, #8
 8004c1e:	d104      	bne.n	8004c2a <HAL_TIM_PWM_Start_DMA+0x186>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2202      	movs	r2, #2
 8004c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c28:	e016      	b.n	8004c58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2b0c      	cmp	r3, #12
 8004c2e:	d104      	bne.n	8004c3a <HAL_TIM_PWM_Start_DMA+0x196>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2202      	movs	r2, #2
 8004c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c38:	e00e      	b.n	8004c58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2b10      	cmp	r3, #16
 8004c3e:	d104      	bne.n	8004c4a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2202      	movs	r2, #2
 8004c44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c48:	e006      	b.n	8004c58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2202      	movs	r2, #2
 8004c4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c52:	e001      	b.n	8004c58 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e123      	b.n	8004ea0 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }

  switch (Channel)
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2b0c      	cmp	r3, #12
 8004c5c:	f200 80ae 	bhi.w	8004dbc <HAL_TIM_PWM_Start_DMA+0x318>
 8004c60:	a201      	add	r2, pc, #4	@ (adr r2, 8004c68 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8004c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c66:	bf00      	nop
 8004c68:	08004c9d 	.word	0x08004c9d
 8004c6c:	08004dbd 	.word	0x08004dbd
 8004c70:	08004dbd 	.word	0x08004dbd
 8004c74:	08004dbd 	.word	0x08004dbd
 8004c78:	08004ce5 	.word	0x08004ce5
 8004c7c:	08004dbd 	.word	0x08004dbd
 8004c80:	08004dbd 	.word	0x08004dbd
 8004c84:	08004dbd 	.word	0x08004dbd
 8004c88:	08004d2d 	.word	0x08004d2d
 8004c8c:	08004dbd 	.word	0x08004dbd
 8004c90:	08004dbd 	.word	0x08004dbd
 8004c94:	08004dbd 	.word	0x08004dbd
 8004c98:	08004d75 	.word	0x08004d75
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca0:	4a81      	ldr	r2, [pc, #516]	@ (8004ea8 <HAL_TIM_PWM_Start_DMA+0x404>)
 8004ca2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca8:	4a80      	ldr	r2, [pc, #512]	@ (8004eac <HAL_TIM_PWM_Start_DMA+0x408>)
 8004caa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb0:	4a7f      	ldr	r2, [pc, #508]	@ (8004eb0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8004cb2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	3334      	adds	r3, #52	@ 0x34
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	887b      	ldrh	r3, [r7, #2]
 8004cc4:	f7fe faf8 	bl	80032b8 <HAL_DMA_Start_IT>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e0e6      	b.n	8004ea0 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68da      	ldr	r2, [r3, #12]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ce0:	60da      	str	r2, [r3, #12]
      break;
 8004ce2:	e06e      	b.n	8004dc2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce8:	4a6f      	ldr	r2, [pc, #444]	@ (8004ea8 <HAL_TIM_PWM_Start_DMA+0x404>)
 8004cea:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf0:	4a6e      	ldr	r2, [pc, #440]	@ (8004eac <HAL_TIM_PWM_Start_DMA+0x408>)
 8004cf2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf8:	4a6d      	ldr	r2, [pc, #436]	@ (8004eb0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8004cfa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	3338      	adds	r3, #56	@ 0x38
 8004d08:	461a      	mov	r2, r3
 8004d0a:	887b      	ldrh	r3, [r7, #2]
 8004d0c:	f7fe fad4 	bl	80032b8 <HAL_DMA_Start_IT>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e0c2      	b.n	8004ea0 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68da      	ldr	r2, [r3, #12]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d28:	60da      	str	r2, [r3, #12]
      break;
 8004d2a:	e04a      	b.n	8004dc2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d30:	4a5d      	ldr	r2, [pc, #372]	@ (8004ea8 <HAL_TIM_PWM_Start_DMA+0x404>)
 8004d32:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d38:	4a5c      	ldr	r2, [pc, #368]	@ (8004eac <HAL_TIM_PWM_Start_DMA+0x408>)
 8004d3a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d40:	4a5b      	ldr	r2, [pc, #364]	@ (8004eb0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8004d42:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004d48:	6879      	ldr	r1, [r7, #4]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	333c      	adds	r3, #60	@ 0x3c
 8004d50:	461a      	mov	r2, r3
 8004d52:	887b      	ldrh	r3, [r7, #2]
 8004d54:	f7fe fab0 	bl	80032b8 <HAL_DMA_Start_IT>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e09e      	b.n	8004ea0 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d70:	60da      	str	r2, [r3, #12]
      break;
 8004d72:	e026      	b.n	8004dc2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d78:	4a4b      	ldr	r2, [pc, #300]	@ (8004ea8 <HAL_TIM_PWM_Start_DMA+0x404>)
 8004d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d80:	4a4a      	ldr	r2, [pc, #296]	@ (8004eac <HAL_TIM_PWM_Start_DMA+0x408>)
 8004d82:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d88:	4a49      	ldr	r2, [pc, #292]	@ (8004eb0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8004d8a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004d90:	6879      	ldr	r1, [r7, #4]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	3340      	adds	r3, #64	@ 0x40
 8004d98:	461a      	mov	r2, r3
 8004d9a:	887b      	ldrh	r3, [r7, #2]
 8004d9c:	f7fe fa8c 	bl	80032b8 <HAL_DMA_Start_IT>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e07a      	b.n	8004ea0 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68da      	ldr	r2, [r3, #12]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004db8:	60da      	str	r2, [r3, #12]
      break;
 8004dba:	e002      	b.n	8004dc2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	75fb      	strb	r3, [r7, #23]
      break;
 8004dc0:	bf00      	nop
  }

  if (status == HAL_OK)
 8004dc2:	7dfb      	ldrb	r3, [r7, #23]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d16a      	bne.n	8004e9e <HAL_TIM_PWM_Start_DMA+0x3fa>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	68b9      	ldr	r1, [r7, #8]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f000 ff03 	bl	8005bdc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a36      	ldr	r2, [pc, #216]	@ (8004eb4 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d013      	beq.n	8004e08 <HAL_TIM_PWM_Start_DMA+0x364>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a34      	ldr	r2, [pc, #208]	@ (8004eb8 <HAL_TIM_PWM_Start_DMA+0x414>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d00e      	beq.n	8004e08 <HAL_TIM_PWM_Start_DMA+0x364>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a33      	ldr	r2, [pc, #204]	@ (8004ebc <HAL_TIM_PWM_Start_DMA+0x418>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d009      	beq.n	8004e08 <HAL_TIM_PWM_Start_DMA+0x364>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a31      	ldr	r2, [pc, #196]	@ (8004ec0 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d004      	beq.n	8004e08 <HAL_TIM_PWM_Start_DMA+0x364>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a30      	ldr	r2, [pc, #192]	@ (8004ec4 <HAL_TIM_PWM_Start_DMA+0x420>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d101      	bne.n	8004e0c <HAL_TIM_PWM_Start_DMA+0x368>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e000      	b.n	8004e0e <HAL_TIM_PWM_Start_DMA+0x36a>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d007      	beq.n	8004e22 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a23      	ldr	r2, [pc, #140]	@ (8004eb4 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d018      	beq.n	8004e5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e34:	d013      	beq.n	8004e5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a23      	ldr	r2, [pc, #140]	@ (8004ec8 <HAL_TIM_PWM_Start_DMA+0x424>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d00e      	beq.n	8004e5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a21      	ldr	r2, [pc, #132]	@ (8004ecc <HAL_TIM_PWM_Start_DMA+0x428>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d009      	beq.n	8004e5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a1a      	ldr	r2, [pc, #104]	@ (8004eb8 <HAL_TIM_PWM_Start_DMA+0x414>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d004      	beq.n	8004e5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a18      	ldr	r2, [pc, #96]	@ (8004ebc <HAL_TIM_PWM_Start_DMA+0x418>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d115      	bne.n	8004e8a <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	689a      	ldr	r2, [r3, #8]
 8004e64:	4b1a      	ldr	r3, [pc, #104]	@ (8004ed0 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8004e66:	4013      	ands	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b06      	cmp	r3, #6
 8004e6e:	d015      	beq.n	8004e9c <HAL_TIM_PWM_Start_DMA+0x3f8>
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e76:	d011      	beq.n	8004e9c <HAL_TIM_PWM_Start_DMA+0x3f8>
      {
        __HAL_TIM_ENABLE(htim);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f042 0201 	orr.w	r2, r2, #1
 8004e86:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e88:	e008      	b.n	8004e9c <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f042 0201 	orr.w	r2, r2, #1
 8004e98:	601a      	str	r2, [r3, #0]
 8004e9a:	e000      	b.n	8004e9e <HAL_TIM_PWM_Start_DMA+0x3fa>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3718      	adds	r7, #24
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	080053a7 	.word	0x080053a7
 8004eac:	0800544f 	.word	0x0800544f
 8004eb0:	08005315 	.word	0x08005315
 8004eb4:	40012c00 	.word	0x40012c00
 8004eb8:	40013400 	.word	0x40013400
 8004ebc:	40014000 	.word	0x40014000
 8004ec0:	40014400 	.word	0x40014400
 8004ec4:	40014800 	.word	0x40014800
 8004ec8:	40000400 	.word	0x40000400
 8004ecc:	40000800 	.word	0x40000800
 8004ed0:	00010007 	.word	0x00010007

08004ed4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	2b0c      	cmp	r3, #12
 8004ee6:	d855      	bhi.n	8004f94 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ef0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eee:	bf00      	nop
 8004ef0:	08004f25 	.word	0x08004f25
 8004ef4:	08004f95 	.word	0x08004f95
 8004ef8:	08004f95 	.word	0x08004f95
 8004efc:	08004f95 	.word	0x08004f95
 8004f00:	08004f41 	.word	0x08004f41
 8004f04:	08004f95 	.word	0x08004f95
 8004f08:	08004f95 	.word	0x08004f95
 8004f0c:	08004f95 	.word	0x08004f95
 8004f10:	08004f5d 	.word	0x08004f5d
 8004f14:	08004f95 	.word	0x08004f95
 8004f18:	08004f95 	.word	0x08004f95
 8004f1c:	08004f95 	.word	0x08004f95
 8004f20:	08004f79 	.word	0x08004f79
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68da      	ldr	r2, [r3, #12]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004f32:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7fe fa38 	bl	80033ae <HAL_DMA_Abort_IT>
      break;
 8004f3e:	e02c      	b.n	8004f9a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f4e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7fe fa2a 	bl	80033ae <HAL_DMA_Abort_IT>
      break;
 8004f5a:	e01e      	b.n	8004f9a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68da      	ldr	r2, [r3, #12]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f6a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7fe fa1c 	bl	80033ae <HAL_DMA_Abort_IT>
      break;
 8004f76:	e010      	b.n	8004f9a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f86:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7fe fa0e 	bl	80033ae <HAL_DMA_Abort_IT>
      break;
 8004f92:	e002      	b.n	8004f9a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	73fb      	strb	r3, [r7, #15]
      break;
 8004f98:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f9a:	7bfb      	ldrb	r3, [r7, #15]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f040 8081 	bne.w	80050a4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	6839      	ldr	r1, [r7, #0]
 8004faa:	4618      	mov	r0, r3
 8004fac:	f000 fe16 	bl	8005bdc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a3e      	ldr	r2, [pc, #248]	@ (80050b0 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d013      	beq.n	8004fe2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a3d      	ldr	r2, [pc, #244]	@ (80050b4 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d00e      	beq.n	8004fe2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a3b      	ldr	r2, [pc, #236]	@ (80050b8 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d009      	beq.n	8004fe2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a3a      	ldr	r2, [pc, #232]	@ (80050bc <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d004      	beq.n	8004fe2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a38      	ldr	r2, [pc, #224]	@ (80050c0 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d101      	bne.n	8004fe6 <HAL_TIM_PWM_Stop_DMA+0x112>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e000      	b.n	8004fe8 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d017      	beq.n	800501c <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6a1a      	ldr	r2, [r3, #32]
 8004ff2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d10f      	bne.n	800501c <HAL_TIM_PWM_Stop_DMA+0x148>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	6a1a      	ldr	r2, [r3, #32]
 8005002:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005006:	4013      	ands	r3, r2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d107      	bne.n	800501c <HAL_TIM_PWM_Stop_DMA+0x148>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800501a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6a1a      	ldr	r2, [r3, #32]
 8005022:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d10f      	bne.n	800504c <HAL_TIM_PWM_Stop_DMA+0x178>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6a1a      	ldr	r2, [r3, #32]
 8005032:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005036:	4013      	ands	r3, r2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d107      	bne.n	800504c <HAL_TIM_PWM_Stop_DMA+0x178>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f022 0201 	bic.w	r2, r2, #1
 800504a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d104      	bne.n	800505c <HAL_TIM_PWM_Stop_DMA+0x188>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800505a:	e023      	b.n	80050a4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	2b04      	cmp	r3, #4
 8005060:	d104      	bne.n	800506c <HAL_TIM_PWM_Stop_DMA+0x198>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800506a:	e01b      	b.n	80050a4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	2b08      	cmp	r3, #8
 8005070:	d104      	bne.n	800507c <HAL_TIM_PWM_Stop_DMA+0x1a8>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800507a:	e013      	b.n	80050a4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	2b0c      	cmp	r3, #12
 8005080:	d104      	bne.n	800508c <HAL_TIM_PWM_Stop_DMA+0x1b8>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800508a:	e00b      	b.n	80050a4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	2b10      	cmp	r3, #16
 8005090:	d104      	bne.n	800509c <HAL_TIM_PWM_Stop_DMA+0x1c8>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800509a:	e003      	b.n	80050a4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80050a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40012c00 	.word	0x40012c00
 80050b4:	40013400 	.word	0x40013400
 80050b8:	40014000 	.word	0x40014000
 80050bc:	40014400 	.word	0x40014400
 80050c0:	40014800 	.word	0x40014800

080050c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050d0:	2300      	movs	r3, #0
 80050d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d101      	bne.n	80050e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050de:	2302      	movs	r3, #2
 80050e0:	e0ff      	b.n	80052e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b14      	cmp	r3, #20
 80050ee:	f200 80f0 	bhi.w	80052d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80050f2:	a201      	add	r2, pc, #4	@ (adr r2, 80050f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80050f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f8:	0800514d 	.word	0x0800514d
 80050fc:	080052d3 	.word	0x080052d3
 8005100:	080052d3 	.word	0x080052d3
 8005104:	080052d3 	.word	0x080052d3
 8005108:	0800518d 	.word	0x0800518d
 800510c:	080052d3 	.word	0x080052d3
 8005110:	080052d3 	.word	0x080052d3
 8005114:	080052d3 	.word	0x080052d3
 8005118:	080051cf 	.word	0x080051cf
 800511c:	080052d3 	.word	0x080052d3
 8005120:	080052d3 	.word	0x080052d3
 8005124:	080052d3 	.word	0x080052d3
 8005128:	0800520f 	.word	0x0800520f
 800512c:	080052d3 	.word	0x080052d3
 8005130:	080052d3 	.word	0x080052d3
 8005134:	080052d3 	.word	0x080052d3
 8005138:	08005251 	.word	0x08005251
 800513c:	080052d3 	.word	0x080052d3
 8005140:	080052d3 	.word	0x080052d3
 8005144:	080052d3 	.word	0x080052d3
 8005148:	08005291 	.word	0x08005291
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68b9      	ldr	r1, [r7, #8]
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fa4c 	bl	80055f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699a      	ldr	r2, [r3, #24]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f042 0208 	orr.w	r2, r2, #8
 8005166:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699a      	ldr	r2, [r3, #24]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f022 0204 	bic.w	r2, r2, #4
 8005176:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6999      	ldr	r1, [r3, #24]
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	691a      	ldr	r2, [r3, #16]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	619a      	str	r2, [r3, #24]
      break;
 800518a:	e0a5      	b.n	80052d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68b9      	ldr	r1, [r7, #8]
 8005192:	4618      	mov	r0, r3
 8005194:	f000 fabc 	bl	8005710 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	699a      	ldr	r2, [r3, #24]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	699a      	ldr	r2, [r3, #24]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6999      	ldr	r1, [r3, #24]
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	021a      	lsls	r2, r3, #8
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	619a      	str	r2, [r3, #24]
      break;
 80051cc:	e084      	b.n	80052d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68b9      	ldr	r1, [r7, #8]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 fb25 	bl	8005824 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	69da      	ldr	r2, [r3, #28]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f042 0208 	orr.w	r2, r2, #8
 80051e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	69da      	ldr	r2, [r3, #28]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 0204 	bic.w	r2, r2, #4
 80051f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69d9      	ldr	r1, [r3, #28]
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	691a      	ldr	r2, [r3, #16]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	430a      	orrs	r2, r1
 800520a:	61da      	str	r2, [r3, #28]
      break;
 800520c:	e064      	b.n	80052d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68b9      	ldr	r1, [r7, #8]
 8005214:	4618      	mov	r0, r3
 8005216:	f000 fb8d 	bl	8005934 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	69da      	ldr	r2, [r3, #28]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005228:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	69da      	ldr	r2, [r3, #28]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	69d9      	ldr	r1, [r3, #28]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	021a      	lsls	r2, r3, #8
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	430a      	orrs	r2, r1
 800524c:	61da      	str	r2, [r3, #28]
      break;
 800524e:	e043      	b.n	80052d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68b9      	ldr	r1, [r7, #8]
 8005256:	4618      	mov	r0, r3
 8005258:	f000 fbf6 	bl	8005a48 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0208 	orr.w	r2, r2, #8
 800526a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0204 	bic.w	r2, r2, #4
 800527a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	430a      	orrs	r2, r1
 800528c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800528e:	e023      	b.n	80052d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fc3a 	bl	8005b10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ba:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	021a      	lsls	r2, r3, #8
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80052d0:	e002      	b.n	80052d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	75fb      	strb	r3, [r7, #23]
      break;
 80052d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3718      	adds	r7, #24
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop

080052ec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005320:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	429a      	cmp	r2, r3
 800532a:	d107      	bne.n	800533c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2201      	movs	r2, #1
 8005330:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800533a:	e02a      	b.n	8005392 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	429a      	cmp	r2, r3
 8005344:	d107      	bne.n	8005356 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2202      	movs	r2, #2
 800534a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005354:	e01d      	b.n	8005392 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	429a      	cmp	r2, r3
 800535e:	d107      	bne.n	8005370 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2204      	movs	r2, #4
 8005364:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800536e:	e010      	b.n	8005392 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	429a      	cmp	r2, r3
 8005378:	d107      	bne.n	800538a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2208      	movs	r2, #8
 800537e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005388:	e003      	b.n	8005392 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f7ff ffb4 	bl	8005300 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	771a      	strb	r2, [r3, #28]
}
 800539e:	bf00      	nop
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b084      	sub	sp, #16
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d10b      	bne.n	80053d6 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2201      	movs	r2, #1
 80053c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	69db      	ldr	r3, [r3, #28]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d136      	bne.n	800543a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053d4:	e031      	b.n	800543a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d10b      	bne.n	80053f8 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2202      	movs	r2, #2
 80053e4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d125      	bne.n	800543a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053f6:	e020      	b.n	800543a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d10b      	bne.n	800541a <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2204      	movs	r2, #4
 8005406:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d114      	bne.n	800543a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005418:	e00f      	b.n	800543a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	429a      	cmp	r2, r3
 8005422:	d10a      	bne.n	800543a <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2208      	movs	r2, #8
 8005428:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d103      	bne.n	800543a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2201      	movs	r2, #1
 8005436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f7fb fca2 	bl	8000d84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	771a      	strb	r2, [r3, #28]
}
 8005446:	bf00      	nop
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800544e:	b580      	push	{r7, lr}
 8005450:	b084      	sub	sp, #16
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	429a      	cmp	r2, r3
 8005464:	d103      	bne.n	800546e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2201      	movs	r2, #1
 800546a:	771a      	strb	r2, [r3, #28]
 800546c:	e019      	b.n	80054a2 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	429a      	cmp	r2, r3
 8005476:	d103      	bne.n	8005480 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2202      	movs	r2, #2
 800547c:	771a      	strb	r2, [r3, #28]
 800547e:	e010      	b.n	80054a2 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	429a      	cmp	r2, r3
 8005488:	d103      	bne.n	8005492 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2204      	movs	r2, #4
 800548e:	771a      	strb	r2, [r3, #28]
 8005490:	e007      	b.n	80054a2 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	429a      	cmp	r2, r3
 800549a:	d102      	bne.n	80054a2 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2208      	movs	r2, #8
 80054a0:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f7ff ff22 	bl	80052ec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	771a      	strb	r2, [r3, #28]
}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a42      	ldr	r2, [pc, #264]	@ (80055d4 <TIM_Base_SetConfig+0x11c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d00f      	beq.n	80054f0 <TIM_Base_SetConfig+0x38>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054d6:	d00b      	beq.n	80054f0 <TIM_Base_SetConfig+0x38>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a3f      	ldr	r2, [pc, #252]	@ (80055d8 <TIM_Base_SetConfig+0x120>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d007      	beq.n	80054f0 <TIM_Base_SetConfig+0x38>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a3e      	ldr	r2, [pc, #248]	@ (80055dc <TIM_Base_SetConfig+0x124>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d003      	beq.n	80054f0 <TIM_Base_SetConfig+0x38>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a3d      	ldr	r2, [pc, #244]	@ (80055e0 <TIM_Base_SetConfig+0x128>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d108      	bne.n	8005502 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a33      	ldr	r2, [pc, #204]	@ (80055d4 <TIM_Base_SetConfig+0x11c>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d01b      	beq.n	8005542 <TIM_Base_SetConfig+0x8a>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005510:	d017      	beq.n	8005542 <TIM_Base_SetConfig+0x8a>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a30      	ldr	r2, [pc, #192]	@ (80055d8 <TIM_Base_SetConfig+0x120>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d013      	beq.n	8005542 <TIM_Base_SetConfig+0x8a>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a2f      	ldr	r2, [pc, #188]	@ (80055dc <TIM_Base_SetConfig+0x124>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d00f      	beq.n	8005542 <TIM_Base_SetConfig+0x8a>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a2e      	ldr	r2, [pc, #184]	@ (80055e0 <TIM_Base_SetConfig+0x128>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00b      	beq.n	8005542 <TIM_Base_SetConfig+0x8a>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a2d      	ldr	r2, [pc, #180]	@ (80055e4 <TIM_Base_SetConfig+0x12c>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d007      	beq.n	8005542 <TIM_Base_SetConfig+0x8a>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a2c      	ldr	r2, [pc, #176]	@ (80055e8 <TIM_Base_SetConfig+0x130>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d003      	beq.n	8005542 <TIM_Base_SetConfig+0x8a>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a2b      	ldr	r2, [pc, #172]	@ (80055ec <TIM_Base_SetConfig+0x134>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d108      	bne.n	8005554 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	4313      	orrs	r3, r2
 8005552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a16      	ldr	r2, [pc, #88]	@ (80055d4 <TIM_Base_SetConfig+0x11c>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d00f      	beq.n	80055a0 <TIM_Base_SetConfig+0xe8>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a17      	ldr	r2, [pc, #92]	@ (80055e0 <TIM_Base_SetConfig+0x128>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d00b      	beq.n	80055a0 <TIM_Base_SetConfig+0xe8>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a16      	ldr	r2, [pc, #88]	@ (80055e4 <TIM_Base_SetConfig+0x12c>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d007      	beq.n	80055a0 <TIM_Base_SetConfig+0xe8>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a15      	ldr	r2, [pc, #84]	@ (80055e8 <TIM_Base_SetConfig+0x130>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d003      	beq.n	80055a0 <TIM_Base_SetConfig+0xe8>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a14      	ldr	r2, [pc, #80]	@ (80055ec <TIM_Base_SetConfig+0x134>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d103      	bne.n	80055a8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	691a      	ldr	r2, [r3, #16]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	f003 0301 	and.w	r3, r3, #1
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d105      	bne.n	80055c6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	f023 0201 	bic.w	r2, r3, #1
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	611a      	str	r2, [r3, #16]
  }
}
 80055c6:	bf00      	nop
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	40012c00 	.word	0x40012c00
 80055d8:	40000400 	.word	0x40000400
 80055dc:	40000800 	.word	0x40000800
 80055e0:	40013400 	.word	0x40013400
 80055e4:	40014000 	.word	0x40014000
 80055e8:	40014400 	.word	0x40014400
 80055ec:	40014800 	.word	0x40014800

080055f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a1b      	ldr	r3, [r3, #32]
 8005604:	f023 0201 	bic.w	r2, r3, #1
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800561e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f023 0303 	bic.w	r3, r3, #3
 800562a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	4313      	orrs	r3, r2
 8005634:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	f023 0302 	bic.w	r3, r3, #2
 800563c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	4313      	orrs	r3, r2
 8005646:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a2c      	ldr	r2, [pc, #176]	@ (80056fc <TIM_OC1_SetConfig+0x10c>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00f      	beq.n	8005670 <TIM_OC1_SetConfig+0x80>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a2b      	ldr	r2, [pc, #172]	@ (8005700 <TIM_OC1_SetConfig+0x110>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d00b      	beq.n	8005670 <TIM_OC1_SetConfig+0x80>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a2a      	ldr	r2, [pc, #168]	@ (8005704 <TIM_OC1_SetConfig+0x114>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d007      	beq.n	8005670 <TIM_OC1_SetConfig+0x80>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a29      	ldr	r2, [pc, #164]	@ (8005708 <TIM_OC1_SetConfig+0x118>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d003      	beq.n	8005670 <TIM_OC1_SetConfig+0x80>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a28      	ldr	r2, [pc, #160]	@ (800570c <TIM_OC1_SetConfig+0x11c>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d10c      	bne.n	800568a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	f023 0308 	bic.w	r3, r3, #8
 8005676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	4313      	orrs	r3, r2
 8005680:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	f023 0304 	bic.w	r3, r3, #4
 8005688:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a1b      	ldr	r2, [pc, #108]	@ (80056fc <TIM_OC1_SetConfig+0x10c>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d00f      	beq.n	80056b2 <TIM_OC1_SetConfig+0xc2>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a1a      	ldr	r2, [pc, #104]	@ (8005700 <TIM_OC1_SetConfig+0x110>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d00b      	beq.n	80056b2 <TIM_OC1_SetConfig+0xc2>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a19      	ldr	r2, [pc, #100]	@ (8005704 <TIM_OC1_SetConfig+0x114>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d007      	beq.n	80056b2 <TIM_OC1_SetConfig+0xc2>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a18      	ldr	r2, [pc, #96]	@ (8005708 <TIM_OC1_SetConfig+0x118>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d003      	beq.n	80056b2 <TIM_OC1_SetConfig+0xc2>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a17      	ldr	r2, [pc, #92]	@ (800570c <TIM_OC1_SetConfig+0x11c>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d111      	bne.n	80056d6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	695b      	ldr	r3, [r3, #20]
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	693a      	ldr	r2, [r7, #16]
 80056da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	621a      	str	r2, [r3, #32]
}
 80056f0:	bf00      	nop
 80056f2:	371c      	adds	r7, #28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr
 80056fc:	40012c00 	.word	0x40012c00
 8005700:	40013400 	.word	0x40013400
 8005704:	40014000 	.word	0x40014000
 8005708:	40014400 	.word	0x40014400
 800570c:	40014800 	.word	0x40014800

08005710 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005710:	b480      	push	{r7}
 8005712:	b087      	sub	sp, #28
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	f023 0210 	bic.w	r2, r3, #16
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800573e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800574a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	021b      	lsls	r3, r3, #8
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f023 0320 	bic.w	r3, r3, #32
 800575e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	011b      	lsls	r3, r3, #4
 8005766:	697a      	ldr	r2, [r7, #20]
 8005768:	4313      	orrs	r3, r2
 800576a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a28      	ldr	r2, [pc, #160]	@ (8005810 <TIM_OC2_SetConfig+0x100>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d003      	beq.n	800577c <TIM_OC2_SetConfig+0x6c>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a27      	ldr	r2, [pc, #156]	@ (8005814 <TIM_OC2_SetConfig+0x104>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d10d      	bne.n	8005798 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005782:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	011b      	lsls	r3, r3, #4
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	4313      	orrs	r3, r2
 800578e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005796:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a1d      	ldr	r2, [pc, #116]	@ (8005810 <TIM_OC2_SetConfig+0x100>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d00f      	beq.n	80057c0 <TIM_OC2_SetConfig+0xb0>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005814 <TIM_OC2_SetConfig+0x104>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d00b      	beq.n	80057c0 <TIM_OC2_SetConfig+0xb0>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005818 <TIM_OC2_SetConfig+0x108>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d007      	beq.n	80057c0 <TIM_OC2_SetConfig+0xb0>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a1a      	ldr	r2, [pc, #104]	@ (800581c <TIM_OC2_SetConfig+0x10c>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d003      	beq.n	80057c0 <TIM_OC2_SetConfig+0xb0>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a19      	ldr	r2, [pc, #100]	@ (8005820 <TIM_OC2_SetConfig+0x110>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d113      	bne.n	80057e8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	695b      	ldr	r3, [r3, #20]
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	4313      	orrs	r3, r2
 80057da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	693a      	ldr	r2, [r7, #16]
 80057ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	697a      	ldr	r2, [r7, #20]
 8005800:	621a      	str	r2, [r3, #32]
}
 8005802:	bf00      	nop
 8005804:	371c      	adds	r7, #28
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	40012c00 	.word	0x40012c00
 8005814:	40013400 	.word	0x40013400
 8005818:	40014000 	.word	0x40014000
 800581c:	40014400 	.word	0x40014400
 8005820:	40014800 	.word	0x40014800

08005824 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005824:	b480      	push	{r7}
 8005826:	b087      	sub	sp, #28
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a1b      	ldr	r3, [r3, #32]
 8005838:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f023 0303 	bic.w	r3, r3, #3
 800585e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	4313      	orrs	r3, r2
 8005868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	021b      	lsls	r3, r3, #8
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	4313      	orrs	r3, r2
 800587c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a27      	ldr	r2, [pc, #156]	@ (8005920 <TIM_OC3_SetConfig+0xfc>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d003      	beq.n	800588e <TIM_OC3_SetConfig+0x6a>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a26      	ldr	r2, [pc, #152]	@ (8005924 <TIM_OC3_SetConfig+0x100>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d10d      	bne.n	80058aa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	021b      	lsls	r3, r3, #8
 800589c:	697a      	ldr	r2, [r7, #20]
 800589e:	4313      	orrs	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005920 <TIM_OC3_SetConfig+0xfc>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00f      	beq.n	80058d2 <TIM_OC3_SetConfig+0xae>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005924 <TIM_OC3_SetConfig+0x100>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d00b      	beq.n	80058d2 <TIM_OC3_SetConfig+0xae>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005928 <TIM_OC3_SetConfig+0x104>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d007      	beq.n	80058d2 <TIM_OC3_SetConfig+0xae>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a19      	ldr	r2, [pc, #100]	@ (800592c <TIM_OC3_SetConfig+0x108>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d003      	beq.n	80058d2 <TIM_OC3_SetConfig+0xae>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a18      	ldr	r2, [pc, #96]	@ (8005930 <TIM_OC3_SetConfig+0x10c>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d113      	bne.n	80058fa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	011b      	lsls	r3, r3, #4
 80058e8:	693a      	ldr	r2, [r7, #16]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	011b      	lsls	r3, r3, #4
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	685a      	ldr	r2, [r3, #4]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	621a      	str	r2, [r3, #32]
}
 8005914:	bf00      	nop
 8005916:	371c      	adds	r7, #28
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	40012c00 	.word	0x40012c00
 8005924:	40013400 	.word	0x40013400
 8005928:	40014000 	.word	0x40014000
 800592c:	40014400 	.word	0x40014400
 8005930:	40014800 	.word	0x40014800

08005934 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005934:	b480      	push	{r7}
 8005936:	b087      	sub	sp, #28
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800596e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	021b      	lsls	r3, r3, #8
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	4313      	orrs	r3, r2
 800597a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005982:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	031b      	lsls	r3, r3, #12
 800598a:	697a      	ldr	r2, [r7, #20]
 800598c:	4313      	orrs	r3, r2
 800598e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4a28      	ldr	r2, [pc, #160]	@ (8005a34 <TIM_OC4_SetConfig+0x100>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d003      	beq.n	80059a0 <TIM_OC4_SetConfig+0x6c>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a27      	ldr	r2, [pc, #156]	@ (8005a38 <TIM_OC4_SetConfig+0x104>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d10d      	bne.n	80059bc <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80059a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	031b      	lsls	r3, r3, #12
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a1d      	ldr	r2, [pc, #116]	@ (8005a34 <TIM_OC4_SetConfig+0x100>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d00f      	beq.n	80059e4 <TIM_OC4_SetConfig+0xb0>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005a38 <TIM_OC4_SetConfig+0x104>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d00b      	beq.n	80059e4 <TIM_OC4_SetConfig+0xb0>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a1b      	ldr	r2, [pc, #108]	@ (8005a3c <TIM_OC4_SetConfig+0x108>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d007      	beq.n	80059e4 <TIM_OC4_SetConfig+0xb0>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005a40 <TIM_OC4_SetConfig+0x10c>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d003      	beq.n	80059e4 <TIM_OC4_SetConfig+0xb0>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a19      	ldr	r2, [pc, #100]	@ (8005a44 <TIM_OC4_SetConfig+0x110>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d113      	bne.n	8005a0c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059ea:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80059f2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	019b      	lsls	r3, r3, #6
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	019b      	lsls	r3, r3, #6
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	621a      	str	r2, [r3, #32]
}
 8005a26:	bf00      	nop
 8005a28:	371c      	adds	r7, #28
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40012c00 	.word	0x40012c00
 8005a38:	40013400 	.word	0x40013400
 8005a3c:	40014000 	.word	0x40014000
 8005a40:	40014400 	.word	0x40014400
 8005a44:	40014800 	.word	0x40014800

08005a48 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b087      	sub	sp, #28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a1b      	ldr	r3, [r3, #32]
 8005a5c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005a8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	041b      	lsls	r3, r3, #16
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a17      	ldr	r2, [pc, #92]	@ (8005afc <TIM_OC5_SetConfig+0xb4>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d00f      	beq.n	8005ac2 <TIM_OC5_SetConfig+0x7a>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a16      	ldr	r2, [pc, #88]	@ (8005b00 <TIM_OC5_SetConfig+0xb8>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d00b      	beq.n	8005ac2 <TIM_OC5_SetConfig+0x7a>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a15      	ldr	r2, [pc, #84]	@ (8005b04 <TIM_OC5_SetConfig+0xbc>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d007      	beq.n	8005ac2 <TIM_OC5_SetConfig+0x7a>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a14      	ldr	r2, [pc, #80]	@ (8005b08 <TIM_OC5_SetConfig+0xc0>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d003      	beq.n	8005ac2 <TIM_OC5_SetConfig+0x7a>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a13      	ldr	r2, [pc, #76]	@ (8005b0c <TIM_OC5_SetConfig+0xc4>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d109      	bne.n	8005ad6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ac8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	021b      	lsls	r3, r3, #8
 8005ad0:	697a      	ldr	r2, [r7, #20]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	693a      	ldr	r2, [r7, #16]
 8005aee:	621a      	str	r2, [r3, #32]
}
 8005af0:	bf00      	nop
 8005af2:	371c      	adds	r7, #28
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	40012c00 	.word	0x40012c00
 8005b00:	40013400 	.word	0x40013400
 8005b04:	40014000 	.word	0x40014000
 8005b08:	40014400 	.word	0x40014400
 8005b0c:	40014800 	.word	0x40014800

08005b10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a1b      	ldr	r3, [r3, #32]
 8005b24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	021b      	lsls	r3, r3, #8
 8005b4a:	68fa      	ldr	r2, [r7, #12]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	051b      	lsls	r3, r3, #20
 8005b5e:	693a      	ldr	r2, [r7, #16]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a18      	ldr	r2, [pc, #96]	@ (8005bc8 <TIM_OC6_SetConfig+0xb8>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d00f      	beq.n	8005b8c <TIM_OC6_SetConfig+0x7c>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a17      	ldr	r2, [pc, #92]	@ (8005bcc <TIM_OC6_SetConfig+0xbc>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d00b      	beq.n	8005b8c <TIM_OC6_SetConfig+0x7c>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a16      	ldr	r2, [pc, #88]	@ (8005bd0 <TIM_OC6_SetConfig+0xc0>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d007      	beq.n	8005b8c <TIM_OC6_SetConfig+0x7c>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a15      	ldr	r2, [pc, #84]	@ (8005bd4 <TIM_OC6_SetConfig+0xc4>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d003      	beq.n	8005b8c <TIM_OC6_SetConfig+0x7c>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a14      	ldr	r2, [pc, #80]	@ (8005bd8 <TIM_OC6_SetConfig+0xc8>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d109      	bne.n	8005ba0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b92:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	029b      	lsls	r3, r3, #10
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	697a      	ldr	r2, [r7, #20]
 8005ba4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	621a      	str	r2, [r3, #32]
}
 8005bba:	bf00      	nop
 8005bbc:	371c      	adds	r7, #28
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	40012c00 	.word	0x40012c00
 8005bcc:	40013400 	.word	0x40013400
 8005bd0:	40014000 	.word	0x40014000
 8005bd4:	40014400 	.word	0x40014400
 8005bd8:	40014800 	.word	0x40014800

08005bdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b087      	sub	sp, #28
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f003 031f 	and.w	r3, r3, #31
 8005bee:	2201      	movs	r2, #1
 8005bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6a1a      	ldr	r2, [r3, #32]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	43db      	mvns	r3, r3
 8005bfe:	401a      	ands	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6a1a      	ldr	r2, [r3, #32]
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	f003 031f 	and.w	r3, r3, #31
 8005c0e:	6879      	ldr	r1, [r7, #4]
 8005c10:	fa01 f303 	lsl.w	r3, r1, r3
 8005c14:	431a      	orrs	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	621a      	str	r2, [r3, #32]
}
 8005c1a:	bf00      	nop
 8005c1c:	371c      	adds	r7, #28
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
	...

08005c28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	e065      	b.n	8005d0c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a2c      	ldr	r2, [pc, #176]	@ (8005d18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d004      	beq.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a2b      	ldr	r2, [pc, #172]	@ (8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d108      	bne.n	8005c86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005c7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005c8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a1b      	ldr	r2, [pc, #108]	@ (8005d18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d018      	beq.n	8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cb6:	d013      	beq.n	8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a18      	ldr	r2, [pc, #96]	@ (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d00e      	beq.n	8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a17      	ldr	r2, [pc, #92]	@ (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d009      	beq.n	8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a12      	ldr	r2, [pc, #72]	@ (8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d004      	beq.n	8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a13      	ldr	r2, [pc, #76]	@ (8005d28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d10c      	bne.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ce6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3714      	adds	r7, #20
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr
 8005d18:	40012c00 	.word	0x40012c00
 8005d1c:	40013400 	.word	0x40013400
 8005d20:	40000400 	.word	0x40000400
 8005d24:	40000800 	.word	0x40000800
 8005d28:	40014000 	.word	0x40014000

08005d2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e042      	b.n	8005dc4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d106      	bne.n	8005d56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f7fb fddb 	bl	800190c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2224      	movs	r2, #36	@ 0x24
 8005d5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0201 	bic.w	r2, r2, #1
 8005d6c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d002      	beq.n	8005d7c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 faf4 	bl	8006364 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 f825 	bl	8005dcc <UART_SetConfig>
 8005d82:	4603      	mov	r3, r0
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d101      	bne.n	8005d8c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e01b      	b.n	8005dc4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689a      	ldr	r2, [r3, #8]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005daa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f042 0201 	orr.w	r2, r2, #1
 8005dba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 fb73 	bl	80064a8 <UART_CheckIdleState>
 8005dc2:	4603      	mov	r3, r0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3708      	adds	r7, #8
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dd0:	b08c      	sub	sp, #48	@ 0x30
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	689a      	ldr	r2, [r3, #8]
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	431a      	orrs	r2, r3
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	695b      	ldr	r3, [r3, #20]
 8005dea:	431a      	orrs	r2, r3
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	4bab      	ldr	r3, [pc, #684]	@ (80060a8 <UART_SetConfig+0x2dc>)
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	6812      	ldr	r2, [r2, #0]
 8005e02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e04:	430b      	orrs	r3, r1
 8005e06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	68da      	ldr	r2, [r3, #12]
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	430a      	orrs	r2, r1
 8005e1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4aa0      	ldr	r2, [pc, #640]	@ (80060ac <UART_SetConfig+0x2e0>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d004      	beq.n	8005e38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e34:	4313      	orrs	r3, r2
 8005e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005e42:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	6812      	ldr	r2, [r2, #0]
 8005e4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e4c:	430b      	orrs	r3, r1
 8005e4e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e56:	f023 010f 	bic.w	r1, r3, #15
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a91      	ldr	r2, [pc, #580]	@ (80060b0 <UART_SetConfig+0x2e4>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d125      	bne.n	8005ebc <UART_SetConfig+0xf0>
 8005e70:	4b90      	ldr	r3, [pc, #576]	@ (80060b4 <UART_SetConfig+0x2e8>)
 8005e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e76:	f003 0303 	and.w	r3, r3, #3
 8005e7a:	2b03      	cmp	r3, #3
 8005e7c:	d81a      	bhi.n	8005eb4 <UART_SetConfig+0xe8>
 8005e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8005e84 <UART_SetConfig+0xb8>)
 8005e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e84:	08005e95 	.word	0x08005e95
 8005e88:	08005ea5 	.word	0x08005ea5
 8005e8c:	08005e9d 	.word	0x08005e9d
 8005e90:	08005ead 	.word	0x08005ead
 8005e94:	2301      	movs	r3, #1
 8005e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e9a:	e0d6      	b.n	800604a <UART_SetConfig+0x27e>
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ea2:	e0d2      	b.n	800604a <UART_SetConfig+0x27e>
 8005ea4:	2304      	movs	r3, #4
 8005ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eaa:	e0ce      	b.n	800604a <UART_SetConfig+0x27e>
 8005eac:	2308      	movs	r3, #8
 8005eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eb2:	e0ca      	b.n	800604a <UART_SetConfig+0x27e>
 8005eb4:	2310      	movs	r3, #16
 8005eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eba:	e0c6      	b.n	800604a <UART_SetConfig+0x27e>
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a7d      	ldr	r2, [pc, #500]	@ (80060b8 <UART_SetConfig+0x2ec>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d138      	bne.n	8005f38 <UART_SetConfig+0x16c>
 8005ec6:	4b7b      	ldr	r3, [pc, #492]	@ (80060b4 <UART_SetConfig+0x2e8>)
 8005ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ecc:	f003 030c 	and.w	r3, r3, #12
 8005ed0:	2b0c      	cmp	r3, #12
 8005ed2:	d82d      	bhi.n	8005f30 <UART_SetConfig+0x164>
 8005ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <UART_SetConfig+0x110>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005f11 	.word	0x08005f11
 8005ee0:	08005f31 	.word	0x08005f31
 8005ee4:	08005f31 	.word	0x08005f31
 8005ee8:	08005f31 	.word	0x08005f31
 8005eec:	08005f21 	.word	0x08005f21
 8005ef0:	08005f31 	.word	0x08005f31
 8005ef4:	08005f31 	.word	0x08005f31
 8005ef8:	08005f31 	.word	0x08005f31
 8005efc:	08005f19 	.word	0x08005f19
 8005f00:	08005f31 	.word	0x08005f31
 8005f04:	08005f31 	.word	0x08005f31
 8005f08:	08005f31 	.word	0x08005f31
 8005f0c:	08005f29 	.word	0x08005f29
 8005f10:	2300      	movs	r3, #0
 8005f12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f16:	e098      	b.n	800604a <UART_SetConfig+0x27e>
 8005f18:	2302      	movs	r3, #2
 8005f1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f1e:	e094      	b.n	800604a <UART_SetConfig+0x27e>
 8005f20:	2304      	movs	r3, #4
 8005f22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f26:	e090      	b.n	800604a <UART_SetConfig+0x27e>
 8005f28:	2308      	movs	r3, #8
 8005f2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f2e:	e08c      	b.n	800604a <UART_SetConfig+0x27e>
 8005f30:	2310      	movs	r3, #16
 8005f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f36:	e088      	b.n	800604a <UART_SetConfig+0x27e>
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a5f      	ldr	r2, [pc, #380]	@ (80060bc <UART_SetConfig+0x2f0>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d125      	bne.n	8005f8e <UART_SetConfig+0x1c2>
 8005f42:	4b5c      	ldr	r3, [pc, #368]	@ (80060b4 <UART_SetConfig+0x2e8>)
 8005f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f48:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005f4c:	2b30      	cmp	r3, #48	@ 0x30
 8005f4e:	d016      	beq.n	8005f7e <UART_SetConfig+0x1b2>
 8005f50:	2b30      	cmp	r3, #48	@ 0x30
 8005f52:	d818      	bhi.n	8005f86 <UART_SetConfig+0x1ba>
 8005f54:	2b20      	cmp	r3, #32
 8005f56:	d00a      	beq.n	8005f6e <UART_SetConfig+0x1a2>
 8005f58:	2b20      	cmp	r3, #32
 8005f5a:	d814      	bhi.n	8005f86 <UART_SetConfig+0x1ba>
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <UART_SetConfig+0x19a>
 8005f60:	2b10      	cmp	r3, #16
 8005f62:	d008      	beq.n	8005f76 <UART_SetConfig+0x1aa>
 8005f64:	e00f      	b.n	8005f86 <UART_SetConfig+0x1ba>
 8005f66:	2300      	movs	r3, #0
 8005f68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f6c:	e06d      	b.n	800604a <UART_SetConfig+0x27e>
 8005f6e:	2302      	movs	r3, #2
 8005f70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f74:	e069      	b.n	800604a <UART_SetConfig+0x27e>
 8005f76:	2304      	movs	r3, #4
 8005f78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f7c:	e065      	b.n	800604a <UART_SetConfig+0x27e>
 8005f7e:	2308      	movs	r3, #8
 8005f80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f84:	e061      	b.n	800604a <UART_SetConfig+0x27e>
 8005f86:	2310      	movs	r3, #16
 8005f88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f8c:	e05d      	b.n	800604a <UART_SetConfig+0x27e>
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a4b      	ldr	r2, [pc, #300]	@ (80060c0 <UART_SetConfig+0x2f4>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d125      	bne.n	8005fe4 <UART_SetConfig+0x218>
 8005f98:	4b46      	ldr	r3, [pc, #280]	@ (80060b4 <UART_SetConfig+0x2e8>)
 8005f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005fa2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fa4:	d016      	beq.n	8005fd4 <UART_SetConfig+0x208>
 8005fa6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fa8:	d818      	bhi.n	8005fdc <UART_SetConfig+0x210>
 8005faa:	2b80      	cmp	r3, #128	@ 0x80
 8005fac:	d00a      	beq.n	8005fc4 <UART_SetConfig+0x1f8>
 8005fae:	2b80      	cmp	r3, #128	@ 0x80
 8005fb0:	d814      	bhi.n	8005fdc <UART_SetConfig+0x210>
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <UART_SetConfig+0x1f0>
 8005fb6:	2b40      	cmp	r3, #64	@ 0x40
 8005fb8:	d008      	beq.n	8005fcc <UART_SetConfig+0x200>
 8005fba:	e00f      	b.n	8005fdc <UART_SetConfig+0x210>
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fc2:	e042      	b.n	800604a <UART_SetConfig+0x27e>
 8005fc4:	2302      	movs	r3, #2
 8005fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fca:	e03e      	b.n	800604a <UART_SetConfig+0x27e>
 8005fcc:	2304      	movs	r3, #4
 8005fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fd2:	e03a      	b.n	800604a <UART_SetConfig+0x27e>
 8005fd4:	2308      	movs	r3, #8
 8005fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fda:	e036      	b.n	800604a <UART_SetConfig+0x27e>
 8005fdc:	2310      	movs	r3, #16
 8005fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fe2:	e032      	b.n	800604a <UART_SetConfig+0x27e>
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a30      	ldr	r2, [pc, #192]	@ (80060ac <UART_SetConfig+0x2e0>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d12a      	bne.n	8006044 <UART_SetConfig+0x278>
 8005fee:	4b31      	ldr	r3, [pc, #196]	@ (80060b4 <UART_SetConfig+0x2e8>)
 8005ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005ff8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ffc:	d01a      	beq.n	8006034 <UART_SetConfig+0x268>
 8005ffe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006002:	d81b      	bhi.n	800603c <UART_SetConfig+0x270>
 8006004:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006008:	d00c      	beq.n	8006024 <UART_SetConfig+0x258>
 800600a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800600e:	d815      	bhi.n	800603c <UART_SetConfig+0x270>
 8006010:	2b00      	cmp	r3, #0
 8006012:	d003      	beq.n	800601c <UART_SetConfig+0x250>
 8006014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006018:	d008      	beq.n	800602c <UART_SetConfig+0x260>
 800601a:	e00f      	b.n	800603c <UART_SetConfig+0x270>
 800601c:	2300      	movs	r3, #0
 800601e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006022:	e012      	b.n	800604a <UART_SetConfig+0x27e>
 8006024:	2302      	movs	r3, #2
 8006026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800602a:	e00e      	b.n	800604a <UART_SetConfig+0x27e>
 800602c:	2304      	movs	r3, #4
 800602e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006032:	e00a      	b.n	800604a <UART_SetConfig+0x27e>
 8006034:	2308      	movs	r3, #8
 8006036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800603a:	e006      	b.n	800604a <UART_SetConfig+0x27e>
 800603c:	2310      	movs	r3, #16
 800603e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006042:	e002      	b.n	800604a <UART_SetConfig+0x27e>
 8006044:	2310      	movs	r3, #16
 8006046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a17      	ldr	r2, [pc, #92]	@ (80060ac <UART_SetConfig+0x2e0>)
 8006050:	4293      	cmp	r3, r2
 8006052:	f040 80a8 	bne.w	80061a6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006056:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800605a:	2b08      	cmp	r3, #8
 800605c:	d834      	bhi.n	80060c8 <UART_SetConfig+0x2fc>
 800605e:	a201      	add	r2, pc, #4	@ (adr r2, 8006064 <UART_SetConfig+0x298>)
 8006060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006064:	08006089 	.word	0x08006089
 8006068:	080060c9 	.word	0x080060c9
 800606c:	08006091 	.word	0x08006091
 8006070:	080060c9 	.word	0x080060c9
 8006074:	08006097 	.word	0x08006097
 8006078:	080060c9 	.word	0x080060c9
 800607c:	080060c9 	.word	0x080060c9
 8006080:	080060c9 	.word	0x080060c9
 8006084:	0800609f 	.word	0x0800609f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006088:	f7fe fa52 	bl	8004530 <HAL_RCC_GetPCLK1Freq>
 800608c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800608e:	e021      	b.n	80060d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006090:	4b0c      	ldr	r3, [pc, #48]	@ (80060c4 <UART_SetConfig+0x2f8>)
 8006092:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006094:	e01e      	b.n	80060d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006096:	f7fe f9dd 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 800609a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800609c:	e01a      	b.n	80060d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800609e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060a4:	e016      	b.n	80060d4 <UART_SetConfig+0x308>
 80060a6:	bf00      	nop
 80060a8:	cfff69f3 	.word	0xcfff69f3
 80060ac:	40008000 	.word	0x40008000
 80060b0:	40013800 	.word	0x40013800
 80060b4:	40021000 	.word	0x40021000
 80060b8:	40004400 	.word	0x40004400
 80060bc:	40004800 	.word	0x40004800
 80060c0:	40004c00 	.word	0x40004c00
 80060c4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80060d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f000 812a 	beq.w	8006330 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e0:	4a9e      	ldr	r2, [pc, #632]	@ (800635c <UART_SetConfig+0x590>)
 80060e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060e6:	461a      	mov	r2, r3
 80060e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80060ee:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	685a      	ldr	r2, [r3, #4]
 80060f4:	4613      	mov	r3, r2
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	4413      	add	r3, r2
 80060fa:	69ba      	ldr	r2, [r7, #24]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d305      	bcc.n	800610c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	429a      	cmp	r2, r3
 800610a:	d903      	bls.n	8006114 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006112:	e10d      	b.n	8006330 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006116:	2200      	movs	r2, #0
 8006118:	60bb      	str	r3, [r7, #8]
 800611a:	60fa      	str	r2, [r7, #12]
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006120:	4a8e      	ldr	r2, [pc, #568]	@ (800635c <UART_SetConfig+0x590>)
 8006122:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006126:	b29b      	uxth	r3, r3
 8006128:	2200      	movs	r2, #0
 800612a:	603b      	str	r3, [r7, #0]
 800612c:	607a      	str	r2, [r7, #4]
 800612e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006132:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006136:	f7fa fcad 	bl	8000a94 <__aeabi_uldivmod>
 800613a:	4602      	mov	r2, r0
 800613c:	460b      	mov	r3, r1
 800613e:	4610      	mov	r0, r2
 8006140:	4619      	mov	r1, r3
 8006142:	f04f 0200 	mov.w	r2, #0
 8006146:	f04f 0300 	mov.w	r3, #0
 800614a:	020b      	lsls	r3, r1, #8
 800614c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006150:	0202      	lsls	r2, r0, #8
 8006152:	6979      	ldr	r1, [r7, #20]
 8006154:	6849      	ldr	r1, [r1, #4]
 8006156:	0849      	lsrs	r1, r1, #1
 8006158:	2000      	movs	r0, #0
 800615a:	460c      	mov	r4, r1
 800615c:	4605      	mov	r5, r0
 800615e:	eb12 0804 	adds.w	r8, r2, r4
 8006162:	eb43 0905 	adc.w	r9, r3, r5
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	469a      	mov	sl, r3
 800616e:	4693      	mov	fp, r2
 8006170:	4652      	mov	r2, sl
 8006172:	465b      	mov	r3, fp
 8006174:	4640      	mov	r0, r8
 8006176:	4649      	mov	r1, r9
 8006178:	f7fa fc8c 	bl	8000a94 <__aeabi_uldivmod>
 800617c:	4602      	mov	r2, r0
 800617e:	460b      	mov	r3, r1
 8006180:	4613      	mov	r3, r2
 8006182:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800618a:	d308      	bcc.n	800619e <UART_SetConfig+0x3d2>
 800618c:	6a3b      	ldr	r3, [r7, #32]
 800618e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006192:	d204      	bcs.n	800619e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	6a3a      	ldr	r2, [r7, #32]
 800619a:	60da      	str	r2, [r3, #12]
 800619c:	e0c8      	b.n	8006330 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80061a4:	e0c4      	b.n	8006330 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061ae:	d167      	bne.n	8006280 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80061b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80061b4:	2b08      	cmp	r3, #8
 80061b6:	d828      	bhi.n	800620a <UART_SetConfig+0x43e>
 80061b8:	a201      	add	r2, pc, #4	@ (adr r2, 80061c0 <UART_SetConfig+0x3f4>)
 80061ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061be:	bf00      	nop
 80061c0:	080061e5 	.word	0x080061e5
 80061c4:	080061ed 	.word	0x080061ed
 80061c8:	080061f5 	.word	0x080061f5
 80061cc:	0800620b 	.word	0x0800620b
 80061d0:	080061fb 	.word	0x080061fb
 80061d4:	0800620b 	.word	0x0800620b
 80061d8:	0800620b 	.word	0x0800620b
 80061dc:	0800620b 	.word	0x0800620b
 80061e0:	08006203 	.word	0x08006203
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061e4:	f7fe f9a4 	bl	8004530 <HAL_RCC_GetPCLK1Freq>
 80061e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061ea:	e014      	b.n	8006216 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061ec:	f7fe f9b6 	bl	800455c <HAL_RCC_GetPCLK2Freq>
 80061f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061f2:	e010      	b.n	8006216 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061f4:	4b5a      	ldr	r3, [pc, #360]	@ (8006360 <UART_SetConfig+0x594>)
 80061f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061f8:	e00d      	b.n	8006216 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061fa:	f7fe f92b 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 80061fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006200:	e009      	b.n	8006216 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006202:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006206:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006208:	e005      	b.n	8006216 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800620a:	2300      	movs	r3, #0
 800620c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006214:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006218:	2b00      	cmp	r3, #0
 800621a:	f000 8089 	beq.w	8006330 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006222:	4a4e      	ldr	r2, [pc, #312]	@ (800635c <UART_SetConfig+0x590>)
 8006224:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006228:	461a      	mov	r2, r3
 800622a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006230:	005a      	lsls	r2, r3, #1
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	085b      	lsrs	r3, r3, #1
 8006238:	441a      	add	r2, r3
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006242:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006244:	6a3b      	ldr	r3, [r7, #32]
 8006246:	2b0f      	cmp	r3, #15
 8006248:	d916      	bls.n	8006278 <UART_SetConfig+0x4ac>
 800624a:	6a3b      	ldr	r3, [r7, #32]
 800624c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006250:	d212      	bcs.n	8006278 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	b29b      	uxth	r3, r3
 8006256:	f023 030f 	bic.w	r3, r3, #15
 800625a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800625c:	6a3b      	ldr	r3, [r7, #32]
 800625e:	085b      	lsrs	r3, r3, #1
 8006260:	b29b      	uxth	r3, r3
 8006262:	f003 0307 	and.w	r3, r3, #7
 8006266:	b29a      	uxth	r2, r3
 8006268:	8bfb      	ldrh	r3, [r7, #30]
 800626a:	4313      	orrs	r3, r2
 800626c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	8bfa      	ldrh	r2, [r7, #30]
 8006274:	60da      	str	r2, [r3, #12]
 8006276:	e05b      	b.n	8006330 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800627e:	e057      	b.n	8006330 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006280:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006284:	2b08      	cmp	r3, #8
 8006286:	d828      	bhi.n	80062da <UART_SetConfig+0x50e>
 8006288:	a201      	add	r2, pc, #4	@ (adr r2, 8006290 <UART_SetConfig+0x4c4>)
 800628a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800628e:	bf00      	nop
 8006290:	080062b5 	.word	0x080062b5
 8006294:	080062bd 	.word	0x080062bd
 8006298:	080062c5 	.word	0x080062c5
 800629c:	080062db 	.word	0x080062db
 80062a0:	080062cb 	.word	0x080062cb
 80062a4:	080062db 	.word	0x080062db
 80062a8:	080062db 	.word	0x080062db
 80062ac:	080062db 	.word	0x080062db
 80062b0:	080062d3 	.word	0x080062d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062b4:	f7fe f93c 	bl	8004530 <HAL_RCC_GetPCLK1Freq>
 80062b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062ba:	e014      	b.n	80062e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062bc:	f7fe f94e 	bl	800455c <HAL_RCC_GetPCLK2Freq>
 80062c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062c2:	e010      	b.n	80062e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062c4:	4b26      	ldr	r3, [pc, #152]	@ (8006360 <UART_SetConfig+0x594>)
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062c8:	e00d      	b.n	80062e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ca:	f7fe f8c3 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 80062ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062d0:	e009      	b.n	80062e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062d8:	e005      	b.n	80062e6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80062da:	2300      	movs	r3, #0
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062e4:	bf00      	nop
    }

    if (pclk != 0U)
 80062e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d021      	beq.n	8006330 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f0:	4a1a      	ldr	r2, [pc, #104]	@ (800635c <UART_SetConfig+0x590>)
 80062f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062f6:	461a      	mov	r2, r3
 80062f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	085b      	lsrs	r3, r3, #1
 8006304:	441a      	add	r2, r3
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	fbb2 f3f3 	udiv	r3, r2, r3
 800630e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	2b0f      	cmp	r3, #15
 8006314:	d909      	bls.n	800632a <UART_SetConfig+0x55e>
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800631c:	d205      	bcs.n	800632a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	b29a      	uxth	r2, r3
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	60da      	str	r2, [r3, #12]
 8006328:	e002      	b.n	8006330 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	2201      	movs	r2, #1
 8006334:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2201      	movs	r2, #1
 800633c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	2200      	movs	r2, #0
 8006344:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2200      	movs	r2, #0
 800634a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800634c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006350:	4618      	mov	r0, r3
 8006352:	3730      	adds	r7, #48	@ 0x30
 8006354:	46bd      	mov	sp, r7
 8006356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800635a:	bf00      	nop
 800635c:	080074f0 	.word	0x080074f0
 8006360:	00f42400 	.word	0x00f42400

08006364 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006370:	f003 0308 	and.w	r3, r3, #8
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00a      	beq.n	800638e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	430a      	orrs	r2, r1
 800638c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006392:	f003 0301 	and.w	r3, r3, #1
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00a      	beq.n	80063b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	430a      	orrs	r2, r1
 80063ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00a      	beq.n	80063d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d6:	f003 0304 	and.w	r3, r3, #4
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d00a      	beq.n	80063f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	430a      	orrs	r2, r1
 80063f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f8:	f003 0310 	and.w	r3, r3, #16
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00a      	beq.n	8006416 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	430a      	orrs	r2, r1
 8006414:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641a:	f003 0320 	and.w	r3, r3, #32
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00a      	beq.n	8006438 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	430a      	orrs	r2, r1
 8006436:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006440:	2b00      	cmp	r3, #0
 8006442:	d01a      	beq.n	800647a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	430a      	orrs	r2, r1
 8006458:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800645e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006462:	d10a      	bne.n	800647a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	430a      	orrs	r2, r1
 8006478:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006482:	2b00      	cmp	r3, #0
 8006484:	d00a      	beq.n	800649c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	430a      	orrs	r2, r1
 800649a:	605a      	str	r2, [r3, #4]
  }
}
 800649c:	bf00      	nop
 800649e:	370c      	adds	r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b098      	sub	sp, #96	@ 0x60
 80064ac:	af02      	add	r7, sp, #8
 80064ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80064b8:	f7fb fd04 	bl	8001ec4 <HAL_GetTick>
 80064bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0308 	and.w	r3, r3, #8
 80064c8:	2b08      	cmp	r3, #8
 80064ca:	d12f      	bne.n	800652c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80064d0:	9300      	str	r3, [sp, #0]
 80064d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064d4:	2200      	movs	r2, #0
 80064d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f88e 	bl	80065fc <UART_WaitOnFlagUntilTimeout>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d022      	beq.n	800652c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ee:	e853 3f00 	ldrex	r3, [r3]
 80064f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	461a      	mov	r2, r3
 8006502:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006504:	647b      	str	r3, [r7, #68]	@ 0x44
 8006506:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006508:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800650a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800650c:	e841 2300 	strex	r3, r2, [r1]
 8006510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006514:	2b00      	cmp	r3, #0
 8006516:	d1e6      	bne.n	80064e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2220      	movs	r2, #32
 800651c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e063      	b.n	80065f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 0304 	and.w	r3, r3, #4
 8006536:	2b04      	cmp	r3, #4
 8006538:	d149      	bne.n	80065ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800653a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006542:	2200      	movs	r2, #0
 8006544:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f857 	bl	80065fc <UART_WaitOnFlagUntilTimeout>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d03c      	beq.n	80065ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655c:	e853 3f00 	ldrex	r3, [r3]
 8006560:	623b      	str	r3, [r7, #32]
   return(result);
 8006562:	6a3b      	ldr	r3, [r7, #32]
 8006564:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006568:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	461a      	mov	r2, r3
 8006570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006572:	633b      	str	r3, [r7, #48]	@ 0x30
 8006574:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006576:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006578:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800657a:	e841 2300 	strex	r3, r2, [r1]
 800657e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1e6      	bne.n	8006554 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3308      	adds	r3, #8
 800658c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	e853 3f00 	ldrex	r3, [r3]
 8006594:	60fb      	str	r3, [r7, #12]
   return(result);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f023 0301 	bic.w	r3, r3, #1
 800659c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	3308      	adds	r3, #8
 80065a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065a6:	61fa      	str	r2, [r7, #28]
 80065a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065aa:	69b9      	ldr	r1, [r7, #24]
 80065ac:	69fa      	ldr	r2, [r7, #28]
 80065ae:	e841 2300 	strex	r3, r2, [r1]
 80065b2:	617b      	str	r3, [r7, #20]
   return(result);
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1e5      	bne.n	8006586 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2220      	movs	r2, #32
 80065be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e012      	b.n	80065f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2220      	movs	r2, #32
 80065d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2220      	movs	r2, #32
 80065da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2200      	movs	r2, #0
 80065ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065f2:	2300      	movs	r3, #0
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3758      	adds	r7, #88	@ 0x58
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	603b      	str	r3, [r7, #0]
 8006608:	4613      	mov	r3, r2
 800660a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800660c:	e04f      	b.n	80066ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006614:	d04b      	beq.n	80066ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006616:	f7fb fc55 	bl	8001ec4 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	69ba      	ldr	r2, [r7, #24]
 8006622:	429a      	cmp	r2, r3
 8006624:	d302      	bcc.n	800662c <UART_WaitOnFlagUntilTimeout+0x30>
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d101      	bne.n	8006630 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e04e      	b.n	80066ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0304 	and.w	r3, r3, #4
 800663a:	2b00      	cmp	r3, #0
 800663c:	d037      	beq.n	80066ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	2b80      	cmp	r3, #128	@ 0x80
 8006642:	d034      	beq.n	80066ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2b40      	cmp	r3, #64	@ 0x40
 8006648:	d031      	beq.n	80066ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	69db      	ldr	r3, [r3, #28]
 8006650:	f003 0308 	and.w	r3, r3, #8
 8006654:	2b08      	cmp	r3, #8
 8006656:	d110      	bne.n	800667a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2208      	movs	r2, #8
 800665e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f000 f838 	bl	80066d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2208      	movs	r2, #8
 800666a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e029      	b.n	80066ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	69db      	ldr	r3, [r3, #28]
 8006680:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006688:	d111      	bne.n	80066ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006692:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f000 f81e 	bl	80066d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2220      	movs	r2, #32
 800669e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80066aa:	2303      	movs	r3, #3
 80066ac:	e00f      	b.n	80066ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	69da      	ldr	r2, [r3, #28]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	4013      	ands	r3, r2
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	bf0c      	ite	eq
 80066be:	2301      	moveq	r3, #1
 80066c0:	2300      	movne	r3, #0
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	461a      	mov	r2, r3
 80066c6:	79fb      	ldrb	r3, [r7, #7]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d0a0      	beq.n	800660e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3710      	adds	r7, #16
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066d6:	b480      	push	{r7}
 80066d8:	b095      	sub	sp, #84	@ 0x54
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066e6:	e853 3f00 	ldrex	r3, [r3]
 80066ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	461a      	mov	r2, r3
 80066fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80066fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006700:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006702:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006704:	e841 2300 	strex	r3, r2, [r1]
 8006708:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800670a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1e6      	bne.n	80066de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	3308      	adds	r3, #8
 8006716:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	e853 3f00 	ldrex	r3, [r3]
 800671e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006726:	f023 0301 	bic.w	r3, r3, #1
 800672a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3308      	adds	r3, #8
 8006732:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006734:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006736:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006738:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800673a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800673c:	e841 2300 	strex	r3, r2, [r1]
 8006740:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1e3      	bne.n	8006710 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800674c:	2b01      	cmp	r3, #1
 800674e:	d118      	bne.n	8006782 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	e853 3f00 	ldrex	r3, [r3]
 800675c:	60bb      	str	r3, [r7, #8]
   return(result);
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	f023 0310 	bic.w	r3, r3, #16
 8006764:	647b      	str	r3, [r7, #68]	@ 0x44
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	461a      	mov	r2, r3
 800676c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800676e:	61bb      	str	r3, [r7, #24]
 8006770:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006772:	6979      	ldr	r1, [r7, #20]
 8006774:	69ba      	ldr	r2, [r7, #24]
 8006776:	e841 2300 	strex	r3, r2, [r1]
 800677a:	613b      	str	r3, [r7, #16]
   return(result);
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1e6      	bne.n	8006750 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2220      	movs	r2, #32
 8006786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006796:	bf00      	nop
 8006798:	3754      	adds	r7, #84	@ 0x54
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr

080067a2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80067a2:	b480      	push	{r7}
 80067a4:	b085      	sub	sp, #20
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <HAL_UARTEx_DisableFifoMode+0x16>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e027      	b.n	8006808 <HAL_UARTEx_DisableFifoMode+0x66>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2224      	movs	r2, #36	@ 0x24
 80067c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 0201 	bic.w	r2, r2, #1
 80067de:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80067e6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2220      	movs	r2, #32
 80067fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006806:	2300      	movs	r3, #0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3714      	adds	r7, #20
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006824:	2b01      	cmp	r3, #1
 8006826:	d101      	bne.n	800682c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006828:	2302      	movs	r3, #2
 800682a:	e02d      	b.n	8006888 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2224      	movs	r2, #36	@ 0x24
 8006838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f022 0201 	bic.w	r2, r2, #1
 8006852:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	683a      	ldr	r2, [r7, #0]
 8006864:	430a      	orrs	r2, r1
 8006866:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 f84f 	bl	800690c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2220      	movs	r2, #32
 800687a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3710      	adds	r7, #16
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}

08006890 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b084      	sub	sp, #16
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d101      	bne.n	80068a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80068a4:	2302      	movs	r3, #2
 80068a6:	e02d      	b.n	8006904 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2224      	movs	r2, #36	@ 0x24
 80068b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f022 0201 	bic.w	r2, r2, #1
 80068ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	683a      	ldr	r2, [r7, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 f811 	bl	800690c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68fa      	ldr	r2, [r7, #12]
 80068f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2220      	movs	r2, #32
 80068f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006918:	2b00      	cmp	r3, #0
 800691a:	d108      	bne.n	800692e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800692c:	e031      	b.n	8006992 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800692e:	2308      	movs	r3, #8
 8006930:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006932:	2308      	movs	r3, #8
 8006934:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	0e5b      	lsrs	r3, r3, #25
 800693e:	b2db      	uxtb	r3, r3
 8006940:	f003 0307 	and.w	r3, r3, #7
 8006944:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	0f5b      	lsrs	r3, r3, #29
 800694e:	b2db      	uxtb	r3, r3
 8006950:	f003 0307 	and.w	r3, r3, #7
 8006954:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006956:	7bbb      	ldrb	r3, [r7, #14]
 8006958:	7b3a      	ldrb	r2, [r7, #12]
 800695a:	4911      	ldr	r1, [pc, #68]	@ (80069a0 <UARTEx_SetNbDataToProcess+0x94>)
 800695c:	5c8a      	ldrb	r2, [r1, r2]
 800695e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006962:	7b3a      	ldrb	r2, [r7, #12]
 8006964:	490f      	ldr	r1, [pc, #60]	@ (80069a4 <UARTEx_SetNbDataToProcess+0x98>)
 8006966:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006968:	fb93 f3f2 	sdiv	r3, r3, r2
 800696c:	b29a      	uxth	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	7b7a      	ldrb	r2, [r7, #13]
 8006978:	4909      	ldr	r1, [pc, #36]	@ (80069a0 <UARTEx_SetNbDataToProcess+0x94>)
 800697a:	5c8a      	ldrb	r2, [r1, r2]
 800697c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006980:	7b7a      	ldrb	r2, [r7, #13]
 8006982:	4908      	ldr	r1, [pc, #32]	@ (80069a4 <UARTEx_SetNbDataToProcess+0x98>)
 8006984:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006986:	fb93 f3f2 	sdiv	r3, r3, r2
 800698a:	b29a      	uxth	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006992:	bf00      	nop
 8006994:	3714      	adds	r7, #20
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	08007508 	.word	0x08007508
 80069a4:	08007510 	.word	0x08007510

080069a8 <memset>:
 80069a8:	4402      	add	r2, r0
 80069aa:	4603      	mov	r3, r0
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d100      	bne.n	80069b2 <memset+0xa>
 80069b0:	4770      	bx	lr
 80069b2:	f803 1b01 	strb.w	r1, [r3], #1
 80069b6:	e7f9      	b.n	80069ac <memset+0x4>

080069b8 <__libc_init_array>:
 80069b8:	b570      	push	{r4, r5, r6, lr}
 80069ba:	4d0d      	ldr	r5, [pc, #52]	@ (80069f0 <__libc_init_array+0x38>)
 80069bc:	4c0d      	ldr	r4, [pc, #52]	@ (80069f4 <__libc_init_array+0x3c>)
 80069be:	1b64      	subs	r4, r4, r5
 80069c0:	10a4      	asrs	r4, r4, #2
 80069c2:	2600      	movs	r6, #0
 80069c4:	42a6      	cmp	r6, r4
 80069c6:	d109      	bne.n	80069dc <__libc_init_array+0x24>
 80069c8:	4d0b      	ldr	r5, [pc, #44]	@ (80069f8 <__libc_init_array+0x40>)
 80069ca:	4c0c      	ldr	r4, [pc, #48]	@ (80069fc <__libc_init_array+0x44>)
 80069cc:	f000 fd78 	bl	80074c0 <_init>
 80069d0:	1b64      	subs	r4, r4, r5
 80069d2:	10a4      	asrs	r4, r4, #2
 80069d4:	2600      	movs	r6, #0
 80069d6:	42a6      	cmp	r6, r4
 80069d8:	d105      	bne.n	80069e6 <__libc_init_array+0x2e>
 80069da:	bd70      	pop	{r4, r5, r6, pc}
 80069dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80069e0:	4798      	blx	r3
 80069e2:	3601      	adds	r6, #1
 80069e4:	e7ee      	b.n	80069c4 <__libc_init_array+0xc>
 80069e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ea:	4798      	blx	r3
 80069ec:	3601      	adds	r6, #1
 80069ee:	e7f2      	b.n	80069d6 <__libc_init_array+0x1e>
 80069f0:	080078f0 	.word	0x080078f0
 80069f4:	080078f0 	.word	0x080078f0
 80069f8:	080078f0 	.word	0x080078f0
 80069fc:	080078f4 	.word	0x080078f4

08006a00 <tanf>:
 8006a00:	ee10 3a10 	vmov	r3, s0
 8006a04:	b507      	push	{r0, r1, r2, lr}
 8006a06:	4a12      	ldr	r2, [pc, #72]	@ (8006a50 <tanf+0x50>)
 8006a08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d807      	bhi.n	8006a20 <tanf+0x20>
 8006a10:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8006a54 <tanf+0x54>
 8006a14:	2001      	movs	r0, #1
 8006a16:	b003      	add	sp, #12
 8006a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a1c:	f000 b81c 	b.w	8006a58 <__kernel_tanf>
 8006a20:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006a24:	d304      	bcc.n	8006a30 <tanf+0x30>
 8006a26:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006a2a:	b003      	add	sp, #12
 8006a2c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a30:	4668      	mov	r0, sp
 8006a32:	f000 f8f1 	bl	8006c18 <__ieee754_rem_pio2f>
 8006a36:	0040      	lsls	r0, r0, #1
 8006a38:	f000 0002 	and.w	r0, r0, #2
 8006a3c:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a40:	ed9d 0a00 	vldr	s0, [sp]
 8006a44:	f1c0 0001 	rsb	r0, r0, #1
 8006a48:	f000 f806 	bl	8006a58 <__kernel_tanf>
 8006a4c:	e7ed      	b.n	8006a2a <tanf+0x2a>
 8006a4e:	bf00      	nop
 8006a50:	3f490fda 	.word	0x3f490fda
 8006a54:	00000000 	.word	0x00000000

08006a58 <__kernel_tanf>:
 8006a58:	b508      	push	{r3, lr}
 8006a5a:	ee10 3a10 	vmov	r3, s0
 8006a5e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006a62:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 8006a66:	eef0 7a40 	vmov.f32	s15, s0
 8006a6a:	d217      	bcs.n	8006a9c <__kernel_tanf+0x44>
 8006a6c:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8006a70:	ee17 1a10 	vmov	r1, s14
 8006a74:	bb41      	cbnz	r1, 8006ac8 <__kernel_tanf+0x70>
 8006a76:	1c43      	adds	r3, r0, #1
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	d108      	bne.n	8006a8e <__kernel_tanf+0x36>
 8006a7c:	f000 f9fc 	bl	8006e78 <fabsf>
 8006a80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a84:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006a88:	eeb0 0a67 	vmov.f32	s0, s15
 8006a8c:	bd08      	pop	{r3, pc}
 8006a8e:	2801      	cmp	r0, #1
 8006a90:	d0fa      	beq.n	8006a88 <__kernel_tanf+0x30>
 8006a92:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006a96:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006a9a:	e7f5      	b.n	8006a88 <__kernel_tanf+0x30>
 8006a9c:	494c      	ldr	r1, [pc, #304]	@ (8006bd0 <__kernel_tanf+0x178>)
 8006a9e:	428a      	cmp	r2, r1
 8006aa0:	d312      	bcc.n	8006ac8 <__kernel_tanf+0x70>
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8006bd4 <__kernel_tanf+0x17c>
 8006aa8:	bfb8      	it	lt
 8006aaa:	eef1 7a40 	vneglt.f32	s15, s0
 8006aae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006ab2:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8006bd8 <__kernel_tanf+0x180>
 8006ab6:	bfb8      	it	lt
 8006ab8:	eef1 0a60 	vneglt.f32	s1, s1
 8006abc:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006ac0:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8006bdc <__kernel_tanf+0x184>
 8006ac4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006ac8:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8006acc:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006be0 <__kernel_tanf+0x188>
 8006ad0:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8006be4 <__kernel_tanf+0x18c>
 8006ad4:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8006be8 <__kernel_tanf+0x190>
 8006ad8:	493d      	ldr	r1, [pc, #244]	@ (8006bd0 <__kernel_tanf+0x178>)
 8006ada:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8006ade:	428a      	cmp	r2, r1
 8006ae0:	eea7 6a25 	vfma.f32	s12, s14, s11
 8006ae4:	eddf 5a41 	vldr	s11, [pc, #260]	@ 8006bec <__kernel_tanf+0x194>
 8006ae8:	eee6 5a07 	vfma.f32	s11, s12, s14
 8006aec:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8006bf0 <__kernel_tanf+0x198>
 8006af0:	eea5 6a87 	vfma.f32	s12, s11, s14
 8006af4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006bf4 <__kernel_tanf+0x19c>
 8006af8:	eee6 5a07 	vfma.f32	s11, s12, s14
 8006afc:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8006bf8 <__kernel_tanf+0x1a0>
 8006b00:	eea5 6a87 	vfma.f32	s12, s11, s14
 8006b04:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8006bfc <__kernel_tanf+0x1a4>
 8006b08:	eee7 5a05 	vfma.f32	s11, s14, s10
 8006b0c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8006c00 <__kernel_tanf+0x1a8>
 8006b10:	eea5 5a87 	vfma.f32	s10, s11, s14
 8006b14:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8006c04 <__kernel_tanf+0x1ac>
 8006b18:	eee5 5a07 	vfma.f32	s11, s10, s14
 8006b1c:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8006c08 <__kernel_tanf+0x1b0>
 8006b20:	eea5 5a87 	vfma.f32	s10, s11, s14
 8006b24:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8006c0c <__kernel_tanf+0x1b4>
 8006b28:	eee5 5a07 	vfma.f32	s11, s10, s14
 8006b2c:	eeb0 7a46 	vmov.f32	s14, s12
 8006b30:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006b34:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8006b38:	eeb0 6a60 	vmov.f32	s12, s1
 8006b3c:	eea7 6a05 	vfma.f32	s12, s14, s10
 8006b40:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8006c10 <__kernel_tanf+0x1b8>
 8006b44:	eee6 0a26 	vfma.f32	s1, s12, s13
 8006b48:	eee5 0a07 	vfma.f32	s1, s10, s14
 8006b4c:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8006b50:	d31d      	bcc.n	8006b8e <__kernel_tanf+0x136>
 8006b52:	ee07 0a10 	vmov	s14, r0
 8006b56:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006b5a:	ee26 5a06 	vmul.f32	s10, s12, s12
 8006b5e:	ee36 6a07 	vadd.f32	s12, s12, s14
 8006b62:	179b      	asrs	r3, r3, #30
 8006b64:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8006b68:	f003 0302 	and.w	r3, r3, #2
 8006b6c:	f1c3 0301 	rsb	r3, r3, #1
 8006b70:	ee06 3a90 	vmov	s13, r3
 8006b74:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8006b78:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006b7c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006b80:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8006b84:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8006b88:	ee66 7a87 	vmul.f32	s15, s13, s14
 8006b8c:	e77c      	b.n	8006a88 <__kernel_tanf+0x30>
 8006b8e:	2801      	cmp	r0, #1
 8006b90:	d01b      	beq.n	8006bca <__kernel_tanf+0x172>
 8006b92:	4b20      	ldr	r3, [pc, #128]	@ (8006c14 <__kernel_tanf+0x1bc>)
 8006b94:	ee16 2a10 	vmov	r2, s12
 8006b98:	401a      	ands	r2, r3
 8006b9a:	ee05 2a90 	vmov	s11, r2
 8006b9e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8006ba2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ba6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8006baa:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8006bae:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8006bb2:	ee16 2a90 	vmov	r2, s13
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	ee07 3a90 	vmov	s15, r3
 8006bbc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006bc0:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8006bc4:	eee7 7a26 	vfma.f32	s15, s14, s13
 8006bc8:	e75e      	b.n	8006a88 <__kernel_tanf+0x30>
 8006bca:	eef0 7a46 	vmov.f32	s15, s12
 8006bce:	e75b      	b.n	8006a88 <__kernel_tanf+0x30>
 8006bd0:	3f2ca140 	.word	0x3f2ca140
 8006bd4:	3f490fda 	.word	0x3f490fda
 8006bd8:	33222168 	.word	0x33222168
 8006bdc:	00000000 	.word	0x00000000
 8006be0:	b79bae5f 	.word	0xb79bae5f
 8006be4:	38a3f445 	.word	0x38a3f445
 8006be8:	37d95384 	.word	0x37d95384
 8006bec:	3a1a26c8 	.word	0x3a1a26c8
 8006bf0:	3b6b6916 	.word	0x3b6b6916
 8006bf4:	3cb327a4 	.word	0x3cb327a4
 8006bf8:	3e088889 	.word	0x3e088889
 8006bfc:	3895c07a 	.word	0x3895c07a
 8006c00:	398137b9 	.word	0x398137b9
 8006c04:	3abede48 	.word	0x3abede48
 8006c08:	3c11371f 	.word	0x3c11371f
 8006c0c:	3d5d0dd1 	.word	0x3d5d0dd1
 8006c10:	3eaaaaab 	.word	0x3eaaaaab
 8006c14:	fffff000 	.word	0xfffff000

08006c18 <__ieee754_rem_pio2f>:
 8006c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c1a:	ee10 6a10 	vmov	r6, s0
 8006c1e:	4b88      	ldr	r3, [pc, #544]	@ (8006e40 <__ieee754_rem_pio2f+0x228>)
 8006c20:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8006c24:	429d      	cmp	r5, r3
 8006c26:	b087      	sub	sp, #28
 8006c28:	4604      	mov	r4, r0
 8006c2a:	d805      	bhi.n	8006c38 <__ieee754_rem_pio2f+0x20>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	ed80 0a00 	vstr	s0, [r0]
 8006c32:	6043      	str	r3, [r0, #4]
 8006c34:	2000      	movs	r0, #0
 8006c36:	e022      	b.n	8006c7e <__ieee754_rem_pio2f+0x66>
 8006c38:	4b82      	ldr	r3, [pc, #520]	@ (8006e44 <__ieee754_rem_pio2f+0x22c>)
 8006c3a:	429d      	cmp	r5, r3
 8006c3c:	d83a      	bhi.n	8006cb4 <__ieee754_rem_pio2f+0x9c>
 8006c3e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006c42:	2e00      	cmp	r6, #0
 8006c44:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006e48 <__ieee754_rem_pio2f+0x230>
 8006c48:	4a80      	ldr	r2, [pc, #512]	@ (8006e4c <__ieee754_rem_pio2f+0x234>)
 8006c4a:	f023 030f 	bic.w	r3, r3, #15
 8006c4e:	dd18      	ble.n	8006c82 <__ieee754_rem_pio2f+0x6a>
 8006c50:	4293      	cmp	r3, r2
 8006c52:	ee70 7a47 	vsub.f32	s15, s0, s14
 8006c56:	bf09      	itett	eq
 8006c58:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8006e50 <__ieee754_rem_pio2f+0x238>
 8006c5c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8006e54 <__ieee754_rem_pio2f+0x23c>
 8006c60:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8006e58 <__ieee754_rem_pio2f+0x240>
 8006c64:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8006c68:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8006c6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c70:	ed80 7a00 	vstr	s14, [r0]
 8006c74:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006c78:	edc0 7a01 	vstr	s15, [r0, #4]
 8006c7c:	2001      	movs	r0, #1
 8006c7e:	b007      	add	sp, #28
 8006c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c82:	4293      	cmp	r3, r2
 8006c84:	ee70 7a07 	vadd.f32	s15, s0, s14
 8006c88:	bf09      	itett	eq
 8006c8a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8006e50 <__ieee754_rem_pio2f+0x238>
 8006c8e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8006e54 <__ieee754_rem_pio2f+0x23c>
 8006c92:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8006e58 <__ieee754_rem_pio2f+0x240>
 8006c96:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8006c9a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006c9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ca2:	ed80 7a00 	vstr	s14, [r0]
 8006ca6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006caa:	edc0 7a01 	vstr	s15, [r0, #4]
 8006cae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cb2:	e7e4      	b.n	8006c7e <__ieee754_rem_pio2f+0x66>
 8006cb4:	4b69      	ldr	r3, [pc, #420]	@ (8006e5c <__ieee754_rem_pio2f+0x244>)
 8006cb6:	429d      	cmp	r5, r3
 8006cb8:	d873      	bhi.n	8006da2 <__ieee754_rem_pio2f+0x18a>
 8006cba:	f000 f8dd 	bl	8006e78 <fabsf>
 8006cbe:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8006e60 <__ieee754_rem_pio2f+0x248>
 8006cc2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006cc6:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006cca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006cce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006cd2:	ee17 0a90 	vmov	r0, s15
 8006cd6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006e48 <__ieee754_rem_pio2f+0x230>
 8006cda:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006cde:	281f      	cmp	r0, #31
 8006ce0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006e54 <__ieee754_rem_pio2f+0x23c>
 8006ce4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ce8:	eeb1 6a47 	vneg.f32	s12, s14
 8006cec:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006cf0:	ee16 1a90 	vmov	r1, s13
 8006cf4:	dc09      	bgt.n	8006d0a <__ieee754_rem_pio2f+0xf2>
 8006cf6:	4a5b      	ldr	r2, [pc, #364]	@ (8006e64 <__ieee754_rem_pio2f+0x24c>)
 8006cf8:	1e47      	subs	r7, r0, #1
 8006cfa:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006cfe:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8006d02:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d107      	bne.n	8006d1a <__ieee754_rem_pio2f+0x102>
 8006d0a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8006d0e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8006d12:	2a08      	cmp	r2, #8
 8006d14:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8006d18:	dc14      	bgt.n	8006d44 <__ieee754_rem_pio2f+0x12c>
 8006d1a:	6021      	str	r1, [r4, #0]
 8006d1c:	ed94 7a00 	vldr	s14, [r4]
 8006d20:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006d24:	2e00      	cmp	r6, #0
 8006d26:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006d2a:	ed84 0a01 	vstr	s0, [r4, #4]
 8006d2e:	daa6      	bge.n	8006c7e <__ieee754_rem_pio2f+0x66>
 8006d30:	eeb1 7a47 	vneg.f32	s14, s14
 8006d34:	eeb1 0a40 	vneg.f32	s0, s0
 8006d38:	ed84 7a00 	vstr	s14, [r4]
 8006d3c:	ed84 0a01 	vstr	s0, [r4, #4]
 8006d40:	4240      	negs	r0, r0
 8006d42:	e79c      	b.n	8006c7e <__ieee754_rem_pio2f+0x66>
 8006d44:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8006e50 <__ieee754_rem_pio2f+0x238>
 8006d48:	eef0 6a40 	vmov.f32	s13, s0
 8006d4c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8006d50:	ee70 7a66 	vsub.f32	s15, s0, s13
 8006d54:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006d58:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006e58 <__ieee754_rem_pio2f+0x240>
 8006d5c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8006d60:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006d64:	ee15 2a90 	vmov	r2, s11
 8006d68:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006d6c:	1a5b      	subs	r3, r3, r1
 8006d6e:	2b19      	cmp	r3, #25
 8006d70:	dc04      	bgt.n	8006d7c <__ieee754_rem_pio2f+0x164>
 8006d72:	edc4 5a00 	vstr	s11, [r4]
 8006d76:	eeb0 0a66 	vmov.f32	s0, s13
 8006d7a:	e7cf      	b.n	8006d1c <__ieee754_rem_pio2f+0x104>
 8006d7c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8006e68 <__ieee754_rem_pio2f+0x250>
 8006d80:	eeb0 0a66 	vmov.f32	s0, s13
 8006d84:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006d88:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006d8c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8006e6c <__ieee754_rem_pio2f+0x254>
 8006d90:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006d94:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006d98:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006d9c:	ed84 7a00 	vstr	s14, [r4]
 8006da0:	e7bc      	b.n	8006d1c <__ieee754_rem_pio2f+0x104>
 8006da2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8006da6:	d306      	bcc.n	8006db6 <__ieee754_rem_pio2f+0x19e>
 8006da8:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006dac:	edc0 7a01 	vstr	s15, [r0, #4]
 8006db0:	edc0 7a00 	vstr	s15, [r0]
 8006db4:	e73e      	b.n	8006c34 <__ieee754_rem_pio2f+0x1c>
 8006db6:	15ea      	asrs	r2, r5, #23
 8006db8:	3a86      	subs	r2, #134	@ 0x86
 8006dba:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006dbe:	ee07 3a90 	vmov	s15, r3
 8006dc2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006dc6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8006e70 <__ieee754_rem_pio2f+0x258>
 8006dca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006dce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006dd2:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006dd6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006dda:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006dde:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006de2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006de6:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006dea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006dee:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df6:	edcd 7a05 	vstr	s15, [sp, #20]
 8006dfa:	d11e      	bne.n	8006e3a <__ieee754_rem_pio2f+0x222>
 8006dfc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e04:	bf0c      	ite	eq
 8006e06:	2301      	moveq	r3, #1
 8006e08:	2302      	movne	r3, #2
 8006e0a:	491a      	ldr	r1, [pc, #104]	@ (8006e74 <__ieee754_rem_pio2f+0x25c>)
 8006e0c:	9101      	str	r1, [sp, #4]
 8006e0e:	2102      	movs	r1, #2
 8006e10:	9100      	str	r1, [sp, #0]
 8006e12:	a803      	add	r0, sp, #12
 8006e14:	4621      	mov	r1, r4
 8006e16:	f000 f837 	bl	8006e88 <__kernel_rem_pio2f>
 8006e1a:	2e00      	cmp	r6, #0
 8006e1c:	f6bf af2f 	bge.w	8006c7e <__ieee754_rem_pio2f+0x66>
 8006e20:	edd4 7a00 	vldr	s15, [r4]
 8006e24:	eef1 7a67 	vneg.f32	s15, s15
 8006e28:	edc4 7a00 	vstr	s15, [r4]
 8006e2c:	edd4 7a01 	vldr	s15, [r4, #4]
 8006e30:	eef1 7a67 	vneg.f32	s15, s15
 8006e34:	edc4 7a01 	vstr	s15, [r4, #4]
 8006e38:	e782      	b.n	8006d40 <__ieee754_rem_pio2f+0x128>
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	e7e5      	b.n	8006e0a <__ieee754_rem_pio2f+0x1f2>
 8006e3e:	bf00      	nop
 8006e40:	3f490fd8 	.word	0x3f490fd8
 8006e44:	4016cbe3 	.word	0x4016cbe3
 8006e48:	3fc90f80 	.word	0x3fc90f80
 8006e4c:	3fc90fd0 	.word	0x3fc90fd0
 8006e50:	37354400 	.word	0x37354400
 8006e54:	37354443 	.word	0x37354443
 8006e58:	2e85a308 	.word	0x2e85a308
 8006e5c:	43490f80 	.word	0x43490f80
 8006e60:	3f22f984 	.word	0x3f22f984
 8006e64:	08007518 	.word	0x08007518
 8006e68:	2e85a300 	.word	0x2e85a300
 8006e6c:	248d3132 	.word	0x248d3132
 8006e70:	43800000 	.word	0x43800000
 8006e74:	08007598 	.word	0x08007598

08006e78 <fabsf>:
 8006e78:	ee10 3a10 	vmov	r3, s0
 8006e7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e80:	ee00 3a10 	vmov	s0, r3
 8006e84:	4770      	bx	lr
	...

08006e88 <__kernel_rem_pio2f>:
 8006e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8c:	ed2d 8b04 	vpush	{d8-d9}
 8006e90:	b0d9      	sub	sp, #356	@ 0x164
 8006e92:	4690      	mov	r8, r2
 8006e94:	9001      	str	r0, [sp, #4]
 8006e96:	4ab9      	ldr	r2, [pc, #740]	@ (800717c <__kernel_rem_pio2f+0x2f4>)
 8006e98:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8006e9a:	f118 0f04 	cmn.w	r8, #4
 8006e9e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8006ea2:	460f      	mov	r7, r1
 8006ea4:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006ea8:	db27      	blt.n	8006efa <__kernel_rem_pio2f+0x72>
 8006eaa:	f1b8 0203 	subs.w	r2, r8, #3
 8006eae:	bf48      	it	mi
 8006eb0:	f108 0204 	addmi.w	r2, r8, #4
 8006eb4:	10d2      	asrs	r2, r2, #3
 8006eb6:	1c55      	adds	r5, r2, #1
 8006eb8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006eba:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800718c <__kernel_rem_pio2f+0x304>
 8006ebe:	00e8      	lsls	r0, r5, #3
 8006ec0:	eba2 060b 	sub.w	r6, r2, fp
 8006ec4:	9002      	str	r0, [sp, #8]
 8006ec6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8006eca:	eb0a 0c0b 	add.w	ip, sl, fp
 8006ece:	ac1c      	add	r4, sp, #112	@ 0x70
 8006ed0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	4560      	cmp	r0, ip
 8006ed8:	dd11      	ble.n	8006efe <__kernel_rem_pio2f+0x76>
 8006eda:	a91c      	add	r1, sp, #112	@ 0x70
 8006edc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8006ee0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8006ee4:	f04f 0c00 	mov.w	ip, #0
 8006ee8:	45d4      	cmp	ip, sl
 8006eea:	dc27      	bgt.n	8006f3c <__kernel_rem_pio2f+0xb4>
 8006eec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006ef0:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800718c <__kernel_rem_pio2f+0x304>
 8006ef4:	4606      	mov	r6, r0
 8006ef6:	2400      	movs	r4, #0
 8006ef8:	e016      	b.n	8006f28 <__kernel_rem_pio2f+0xa0>
 8006efa:	2200      	movs	r2, #0
 8006efc:	e7db      	b.n	8006eb6 <__kernel_rem_pio2f+0x2e>
 8006efe:	42c6      	cmn	r6, r0
 8006f00:	bf5d      	ittte	pl
 8006f02:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006f06:	ee07 1a90 	vmovpl	s15, r1
 8006f0a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006f0e:	eef0 7a47 	vmovmi.f32	s15, s14
 8006f12:	ece4 7a01 	vstmia	r4!, {s15}
 8006f16:	3001      	adds	r0, #1
 8006f18:	e7dd      	b.n	8006ed6 <__kernel_rem_pio2f+0x4e>
 8006f1a:	ecfe 6a01 	vldmia	lr!, {s13}
 8006f1e:	ed96 7a00 	vldr	s14, [r6]
 8006f22:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006f26:	3401      	adds	r4, #1
 8006f28:	455c      	cmp	r4, fp
 8006f2a:	f1a6 0604 	sub.w	r6, r6, #4
 8006f2e:	ddf4      	ble.n	8006f1a <__kernel_rem_pio2f+0x92>
 8006f30:	ece9 7a01 	vstmia	r9!, {s15}
 8006f34:	f10c 0c01 	add.w	ip, ip, #1
 8006f38:	3004      	adds	r0, #4
 8006f3a:	e7d5      	b.n	8006ee8 <__kernel_rem_pio2f+0x60>
 8006f3c:	a908      	add	r1, sp, #32
 8006f3e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f42:	9104      	str	r1, [sp, #16]
 8006f44:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006f46:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8007188 <__kernel_rem_pio2f+0x300>
 8006f4a:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8007184 <__kernel_rem_pio2f+0x2fc>
 8006f4e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006f52:	9203      	str	r2, [sp, #12]
 8006f54:	4654      	mov	r4, sl
 8006f56:	00a2      	lsls	r2, r4, #2
 8006f58:	9205      	str	r2, [sp, #20]
 8006f5a:	aa58      	add	r2, sp, #352	@ 0x160
 8006f5c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8006f60:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8006f64:	a944      	add	r1, sp, #272	@ 0x110
 8006f66:	aa08      	add	r2, sp, #32
 8006f68:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8006f6c:	4694      	mov	ip, r2
 8006f6e:	4626      	mov	r6, r4
 8006f70:	2e00      	cmp	r6, #0
 8006f72:	f1a0 0004 	sub.w	r0, r0, #4
 8006f76:	dc4c      	bgt.n	8007012 <__kernel_rem_pio2f+0x18a>
 8006f78:	4628      	mov	r0, r5
 8006f7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006f7e:	f000 f9f5 	bl	800736c <scalbnf>
 8006f82:	eeb0 8a40 	vmov.f32	s16, s0
 8006f86:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8006f8a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006f8e:	f000 fa53 	bl	8007438 <floorf>
 8006f92:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8006f96:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006f9a:	2d00      	cmp	r5, #0
 8006f9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fa0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8006fa4:	ee17 9a90 	vmov	r9, s15
 8006fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006fac:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006fb0:	dd41      	ble.n	8007036 <__kernel_rem_pio2f+0x1ae>
 8006fb2:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8006fb6:	a908      	add	r1, sp, #32
 8006fb8:	f1c5 0e08 	rsb	lr, r5, #8
 8006fbc:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8006fc0:	fa46 f00e 	asr.w	r0, r6, lr
 8006fc4:	4481      	add	r9, r0
 8006fc6:	fa00 f00e 	lsl.w	r0, r0, lr
 8006fca:	1a36      	subs	r6, r6, r0
 8006fcc:	f1c5 0007 	rsb	r0, r5, #7
 8006fd0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8006fd4:	4106      	asrs	r6, r0
 8006fd6:	2e00      	cmp	r6, #0
 8006fd8:	dd3c      	ble.n	8007054 <__kernel_rem_pio2f+0x1cc>
 8006fda:	f04f 0e00 	mov.w	lr, #0
 8006fde:	f109 0901 	add.w	r9, r9, #1
 8006fe2:	4670      	mov	r0, lr
 8006fe4:	4574      	cmp	r4, lr
 8006fe6:	dc68      	bgt.n	80070ba <__kernel_rem_pio2f+0x232>
 8006fe8:	2d00      	cmp	r5, #0
 8006fea:	dd03      	ble.n	8006ff4 <__kernel_rem_pio2f+0x16c>
 8006fec:	2d01      	cmp	r5, #1
 8006fee:	d074      	beq.n	80070da <__kernel_rem_pio2f+0x252>
 8006ff0:	2d02      	cmp	r5, #2
 8006ff2:	d07d      	beq.n	80070f0 <__kernel_rem_pio2f+0x268>
 8006ff4:	2e02      	cmp	r6, #2
 8006ff6:	d12d      	bne.n	8007054 <__kernel_rem_pio2f+0x1cc>
 8006ff8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006ffc:	ee30 8a48 	vsub.f32	s16, s0, s16
 8007000:	b340      	cbz	r0, 8007054 <__kernel_rem_pio2f+0x1cc>
 8007002:	4628      	mov	r0, r5
 8007004:	9306      	str	r3, [sp, #24]
 8007006:	f000 f9b1 	bl	800736c <scalbnf>
 800700a:	9b06      	ldr	r3, [sp, #24]
 800700c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8007010:	e020      	b.n	8007054 <__kernel_rem_pio2f+0x1cc>
 8007012:	ee60 7a28 	vmul.f32	s15, s0, s17
 8007016:	3e01      	subs	r6, #1
 8007018:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800701c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007020:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8007024:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007028:	ecac 0a01 	vstmia	ip!, {s0}
 800702c:	ed90 0a00 	vldr	s0, [r0]
 8007030:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007034:	e79c      	b.n	8006f70 <__kernel_rem_pio2f+0xe8>
 8007036:	d105      	bne.n	8007044 <__kernel_rem_pio2f+0x1bc>
 8007038:	1e60      	subs	r0, r4, #1
 800703a:	a908      	add	r1, sp, #32
 800703c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8007040:	11f6      	asrs	r6, r6, #7
 8007042:	e7c8      	b.n	8006fd6 <__kernel_rem_pio2f+0x14e>
 8007044:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007048:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800704c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007050:	da31      	bge.n	80070b6 <__kernel_rem_pio2f+0x22e>
 8007052:	2600      	movs	r6, #0
 8007054:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800705c:	f040 8098 	bne.w	8007190 <__kernel_rem_pio2f+0x308>
 8007060:	1e60      	subs	r0, r4, #1
 8007062:	2200      	movs	r2, #0
 8007064:	4550      	cmp	r0, sl
 8007066:	da4b      	bge.n	8007100 <__kernel_rem_pio2f+0x278>
 8007068:	2a00      	cmp	r2, #0
 800706a:	d065      	beq.n	8007138 <__kernel_rem_pio2f+0x2b0>
 800706c:	3c01      	subs	r4, #1
 800706e:	ab08      	add	r3, sp, #32
 8007070:	3d08      	subs	r5, #8
 8007072:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d0f8      	beq.n	800706c <__kernel_rem_pio2f+0x1e4>
 800707a:	4628      	mov	r0, r5
 800707c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007080:	f000 f974 	bl	800736c <scalbnf>
 8007084:	1c63      	adds	r3, r4, #1
 8007086:	aa44      	add	r2, sp, #272	@ 0x110
 8007088:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8007188 <__kernel_rem_pio2f+0x300>
 800708c:	0099      	lsls	r1, r3, #2
 800708e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007092:	4623      	mov	r3, r4
 8007094:	2b00      	cmp	r3, #0
 8007096:	f280 80a9 	bge.w	80071ec <__kernel_rem_pio2f+0x364>
 800709a:	4623      	mov	r3, r4
 800709c:	2b00      	cmp	r3, #0
 800709e:	f2c0 80c7 	blt.w	8007230 <__kernel_rem_pio2f+0x3a8>
 80070a2:	aa44      	add	r2, sp, #272	@ 0x110
 80070a4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80070a8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8007180 <__kernel_rem_pio2f+0x2f8>
 80070ac:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800718c <__kernel_rem_pio2f+0x304>
 80070b0:	2000      	movs	r0, #0
 80070b2:	1ae2      	subs	r2, r4, r3
 80070b4:	e0b1      	b.n	800721a <__kernel_rem_pio2f+0x392>
 80070b6:	2602      	movs	r6, #2
 80070b8:	e78f      	b.n	8006fda <__kernel_rem_pio2f+0x152>
 80070ba:	f852 1b04 	ldr.w	r1, [r2], #4
 80070be:	b948      	cbnz	r0, 80070d4 <__kernel_rem_pio2f+0x24c>
 80070c0:	b121      	cbz	r1, 80070cc <__kernel_rem_pio2f+0x244>
 80070c2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80070c6:	f842 1c04 	str.w	r1, [r2, #-4]
 80070ca:	2101      	movs	r1, #1
 80070cc:	f10e 0e01 	add.w	lr, lr, #1
 80070d0:	4608      	mov	r0, r1
 80070d2:	e787      	b.n	8006fe4 <__kernel_rem_pio2f+0x15c>
 80070d4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80070d8:	e7f5      	b.n	80070c6 <__kernel_rem_pio2f+0x23e>
 80070da:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80070de:	aa08      	add	r2, sp, #32
 80070e0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80070e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80070e8:	a908      	add	r1, sp, #32
 80070ea:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80070ee:	e781      	b.n	8006ff4 <__kernel_rem_pio2f+0x16c>
 80070f0:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80070f4:	aa08      	add	r2, sp, #32
 80070f6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80070fa:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80070fe:	e7f3      	b.n	80070e8 <__kernel_rem_pio2f+0x260>
 8007100:	a908      	add	r1, sp, #32
 8007102:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8007106:	3801      	subs	r0, #1
 8007108:	430a      	orrs	r2, r1
 800710a:	e7ab      	b.n	8007064 <__kernel_rem_pio2f+0x1dc>
 800710c:	3201      	adds	r2, #1
 800710e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8007112:	2e00      	cmp	r6, #0
 8007114:	d0fa      	beq.n	800710c <__kernel_rem_pio2f+0x284>
 8007116:	9905      	ldr	r1, [sp, #20]
 8007118:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800711c:	eb0d 0001 	add.w	r0, sp, r1
 8007120:	18e6      	adds	r6, r4, r3
 8007122:	a91c      	add	r1, sp, #112	@ 0x70
 8007124:	f104 0c01 	add.w	ip, r4, #1
 8007128:	384c      	subs	r0, #76	@ 0x4c
 800712a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800712e:	4422      	add	r2, r4
 8007130:	4562      	cmp	r2, ip
 8007132:	da04      	bge.n	800713e <__kernel_rem_pio2f+0x2b6>
 8007134:	4614      	mov	r4, r2
 8007136:	e70e      	b.n	8006f56 <__kernel_rem_pio2f+0xce>
 8007138:	9804      	ldr	r0, [sp, #16]
 800713a:	2201      	movs	r2, #1
 800713c:	e7e7      	b.n	800710e <__kernel_rem_pio2f+0x286>
 800713e:	9903      	ldr	r1, [sp, #12]
 8007140:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007144:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8007148:	9105      	str	r1, [sp, #20]
 800714a:	ee07 1a90 	vmov	s15, r1
 800714e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007152:	2400      	movs	r4, #0
 8007154:	ece6 7a01 	vstmia	r6!, {s15}
 8007158:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800718c <__kernel_rem_pio2f+0x304>
 800715c:	46b1      	mov	r9, r6
 800715e:	455c      	cmp	r4, fp
 8007160:	dd04      	ble.n	800716c <__kernel_rem_pio2f+0x2e4>
 8007162:	ece0 7a01 	vstmia	r0!, {s15}
 8007166:	f10c 0c01 	add.w	ip, ip, #1
 800716a:	e7e1      	b.n	8007130 <__kernel_rem_pio2f+0x2a8>
 800716c:	ecfe 6a01 	vldmia	lr!, {s13}
 8007170:	ed39 7a01 	vldmdb	r9!, {s14}
 8007174:	3401      	adds	r4, #1
 8007176:	eee6 7a87 	vfma.f32	s15, s13, s14
 800717a:	e7f0      	b.n	800715e <__kernel_rem_pio2f+0x2d6>
 800717c:	080078dc 	.word	0x080078dc
 8007180:	080078b0 	.word	0x080078b0
 8007184:	43800000 	.word	0x43800000
 8007188:	3b800000 	.word	0x3b800000
 800718c:	00000000 	.word	0x00000000
 8007190:	9b02      	ldr	r3, [sp, #8]
 8007192:	eeb0 0a48 	vmov.f32	s0, s16
 8007196:	eba3 0008 	sub.w	r0, r3, r8
 800719a:	f000 f8e7 	bl	800736c <scalbnf>
 800719e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8007184 <__kernel_rem_pio2f+0x2fc>
 80071a2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80071a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071aa:	db19      	blt.n	80071e0 <__kernel_rem_pio2f+0x358>
 80071ac:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8007188 <__kernel_rem_pio2f+0x300>
 80071b0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80071b4:	aa08      	add	r2, sp, #32
 80071b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80071ba:	3508      	adds	r5, #8
 80071bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80071c0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80071c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80071c8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80071cc:	ee10 3a10 	vmov	r3, s0
 80071d0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80071d4:	ee17 3a90 	vmov	r3, s15
 80071d8:	3401      	adds	r4, #1
 80071da:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80071de:	e74c      	b.n	800707a <__kernel_rem_pio2f+0x1f2>
 80071e0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80071e4:	aa08      	add	r2, sp, #32
 80071e6:	ee10 3a10 	vmov	r3, s0
 80071ea:	e7f6      	b.n	80071da <__kernel_rem_pio2f+0x352>
 80071ec:	a808      	add	r0, sp, #32
 80071ee:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80071f2:	9001      	str	r0, [sp, #4]
 80071f4:	ee07 0a90 	vmov	s15, r0
 80071f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80071fc:	3b01      	subs	r3, #1
 80071fe:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007202:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007206:	ed62 7a01 	vstmdb	r2!, {s15}
 800720a:	e743      	b.n	8007094 <__kernel_rem_pio2f+0x20c>
 800720c:	ecfc 6a01 	vldmia	ip!, {s13}
 8007210:	ecb5 7a01 	vldmia	r5!, {s14}
 8007214:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007218:	3001      	adds	r0, #1
 800721a:	4550      	cmp	r0, sl
 800721c:	dc01      	bgt.n	8007222 <__kernel_rem_pio2f+0x39a>
 800721e:	4282      	cmp	r2, r0
 8007220:	daf4      	bge.n	800720c <__kernel_rem_pio2f+0x384>
 8007222:	a858      	add	r0, sp, #352	@ 0x160
 8007224:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007228:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800722c:	3b01      	subs	r3, #1
 800722e:	e735      	b.n	800709c <__kernel_rem_pio2f+0x214>
 8007230:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007232:	2b02      	cmp	r3, #2
 8007234:	dc09      	bgt.n	800724a <__kernel_rem_pio2f+0x3c2>
 8007236:	2b00      	cmp	r3, #0
 8007238:	dc2b      	bgt.n	8007292 <__kernel_rem_pio2f+0x40a>
 800723a:	d044      	beq.n	80072c6 <__kernel_rem_pio2f+0x43e>
 800723c:	f009 0007 	and.w	r0, r9, #7
 8007240:	b059      	add	sp, #356	@ 0x164
 8007242:	ecbd 8b04 	vpop	{d8-d9}
 8007246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800724a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800724c:	2b03      	cmp	r3, #3
 800724e:	d1f5      	bne.n	800723c <__kernel_rem_pio2f+0x3b4>
 8007250:	aa30      	add	r2, sp, #192	@ 0xc0
 8007252:	1f0b      	subs	r3, r1, #4
 8007254:	4413      	add	r3, r2
 8007256:	461a      	mov	r2, r3
 8007258:	4620      	mov	r0, r4
 800725a:	2800      	cmp	r0, #0
 800725c:	f1a2 0204 	sub.w	r2, r2, #4
 8007260:	dc52      	bgt.n	8007308 <__kernel_rem_pio2f+0x480>
 8007262:	4622      	mov	r2, r4
 8007264:	2a01      	cmp	r2, #1
 8007266:	f1a3 0304 	sub.w	r3, r3, #4
 800726a:	dc5d      	bgt.n	8007328 <__kernel_rem_pio2f+0x4a0>
 800726c:	ab30      	add	r3, sp, #192	@ 0xc0
 800726e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800718c <__kernel_rem_pio2f+0x304>
 8007272:	440b      	add	r3, r1
 8007274:	2c01      	cmp	r4, #1
 8007276:	dc67      	bgt.n	8007348 <__kernel_rem_pio2f+0x4c0>
 8007278:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800727c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8007280:	2e00      	cmp	r6, #0
 8007282:	d167      	bne.n	8007354 <__kernel_rem_pio2f+0x4cc>
 8007284:	edc7 6a00 	vstr	s13, [r7]
 8007288:	ed87 7a01 	vstr	s14, [r7, #4]
 800728c:	edc7 7a02 	vstr	s15, [r7, #8]
 8007290:	e7d4      	b.n	800723c <__kernel_rem_pio2f+0x3b4>
 8007292:	ab30      	add	r3, sp, #192	@ 0xc0
 8007294:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800718c <__kernel_rem_pio2f+0x304>
 8007298:	440b      	add	r3, r1
 800729a:	4622      	mov	r2, r4
 800729c:	2a00      	cmp	r2, #0
 800729e:	da24      	bge.n	80072ea <__kernel_rem_pio2f+0x462>
 80072a0:	b34e      	cbz	r6, 80072f6 <__kernel_rem_pio2f+0x46e>
 80072a2:	eef1 7a47 	vneg.f32	s15, s14
 80072a6:	edc7 7a00 	vstr	s15, [r7]
 80072aa:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80072ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072b2:	aa31      	add	r2, sp, #196	@ 0xc4
 80072b4:	2301      	movs	r3, #1
 80072b6:	429c      	cmp	r4, r3
 80072b8:	da20      	bge.n	80072fc <__kernel_rem_pio2f+0x474>
 80072ba:	b10e      	cbz	r6, 80072c0 <__kernel_rem_pio2f+0x438>
 80072bc:	eef1 7a67 	vneg.f32	s15, s15
 80072c0:	edc7 7a01 	vstr	s15, [r7, #4]
 80072c4:	e7ba      	b.n	800723c <__kernel_rem_pio2f+0x3b4>
 80072c6:	ab30      	add	r3, sp, #192	@ 0xc0
 80072c8:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800718c <__kernel_rem_pio2f+0x304>
 80072cc:	440b      	add	r3, r1
 80072ce:	2c00      	cmp	r4, #0
 80072d0:	da05      	bge.n	80072de <__kernel_rem_pio2f+0x456>
 80072d2:	b10e      	cbz	r6, 80072d8 <__kernel_rem_pio2f+0x450>
 80072d4:	eef1 7a67 	vneg.f32	s15, s15
 80072d8:	edc7 7a00 	vstr	s15, [r7]
 80072dc:	e7ae      	b.n	800723c <__kernel_rem_pio2f+0x3b4>
 80072de:	ed33 7a01 	vldmdb	r3!, {s14}
 80072e2:	3c01      	subs	r4, #1
 80072e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80072e8:	e7f1      	b.n	80072ce <__kernel_rem_pio2f+0x446>
 80072ea:	ed73 7a01 	vldmdb	r3!, {s15}
 80072ee:	3a01      	subs	r2, #1
 80072f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072f4:	e7d2      	b.n	800729c <__kernel_rem_pio2f+0x414>
 80072f6:	eef0 7a47 	vmov.f32	s15, s14
 80072fa:	e7d4      	b.n	80072a6 <__kernel_rem_pio2f+0x41e>
 80072fc:	ecb2 7a01 	vldmia	r2!, {s14}
 8007300:	3301      	adds	r3, #1
 8007302:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007306:	e7d6      	b.n	80072b6 <__kernel_rem_pio2f+0x42e>
 8007308:	edd2 7a00 	vldr	s15, [r2]
 800730c:	edd2 6a01 	vldr	s13, [r2, #4]
 8007310:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007314:	3801      	subs	r0, #1
 8007316:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800731a:	ed82 7a00 	vstr	s14, [r2]
 800731e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007322:	edc2 7a01 	vstr	s15, [r2, #4]
 8007326:	e798      	b.n	800725a <__kernel_rem_pio2f+0x3d2>
 8007328:	edd3 7a00 	vldr	s15, [r3]
 800732c:	edd3 6a01 	vldr	s13, [r3, #4]
 8007330:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007334:	3a01      	subs	r2, #1
 8007336:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800733a:	ed83 7a00 	vstr	s14, [r3]
 800733e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007342:	edc3 7a01 	vstr	s15, [r3, #4]
 8007346:	e78d      	b.n	8007264 <__kernel_rem_pio2f+0x3dc>
 8007348:	ed33 7a01 	vldmdb	r3!, {s14}
 800734c:	3c01      	subs	r4, #1
 800734e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007352:	e78f      	b.n	8007274 <__kernel_rem_pio2f+0x3ec>
 8007354:	eef1 6a66 	vneg.f32	s13, s13
 8007358:	eeb1 7a47 	vneg.f32	s14, s14
 800735c:	edc7 6a00 	vstr	s13, [r7]
 8007360:	ed87 7a01 	vstr	s14, [r7, #4]
 8007364:	eef1 7a67 	vneg.f32	s15, s15
 8007368:	e790      	b.n	800728c <__kernel_rem_pio2f+0x404>
 800736a:	bf00      	nop

0800736c <scalbnf>:
 800736c:	ee10 3a10 	vmov	r3, s0
 8007370:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007374:	d02b      	beq.n	80073ce <scalbnf+0x62>
 8007376:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800737a:	d302      	bcc.n	8007382 <scalbnf+0x16>
 800737c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007380:	4770      	bx	lr
 8007382:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8007386:	d123      	bne.n	80073d0 <scalbnf+0x64>
 8007388:	4b24      	ldr	r3, [pc, #144]	@ (800741c <scalbnf+0xb0>)
 800738a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8007420 <scalbnf+0xb4>
 800738e:	4298      	cmp	r0, r3
 8007390:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007394:	db17      	blt.n	80073c6 <scalbnf+0x5a>
 8007396:	ee10 3a10 	vmov	r3, s0
 800739a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800739e:	3a19      	subs	r2, #25
 80073a0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80073a4:	4288      	cmp	r0, r1
 80073a6:	dd15      	ble.n	80073d4 <scalbnf+0x68>
 80073a8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8007424 <scalbnf+0xb8>
 80073ac:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8007428 <scalbnf+0xbc>
 80073b0:	ee10 3a10 	vmov	r3, s0
 80073b4:	eeb0 7a67 	vmov.f32	s14, s15
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	bfb8      	it	lt
 80073bc:	eef0 7a66 	vmovlt.f32	s15, s13
 80073c0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80073c4:	4770      	bx	lr
 80073c6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800742c <scalbnf+0xc0>
 80073ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 80073ce:	4770      	bx	lr
 80073d0:	0dd2      	lsrs	r2, r2, #23
 80073d2:	e7e5      	b.n	80073a0 <scalbnf+0x34>
 80073d4:	4410      	add	r0, r2
 80073d6:	28fe      	cmp	r0, #254	@ 0xfe
 80073d8:	dce6      	bgt.n	80073a8 <scalbnf+0x3c>
 80073da:	2800      	cmp	r0, #0
 80073dc:	dd06      	ble.n	80073ec <scalbnf+0x80>
 80073de:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80073e2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80073e6:	ee00 3a10 	vmov	s0, r3
 80073ea:	4770      	bx	lr
 80073ec:	f110 0f16 	cmn.w	r0, #22
 80073f0:	da09      	bge.n	8007406 <scalbnf+0x9a>
 80073f2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800742c <scalbnf+0xc0>
 80073f6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007430 <scalbnf+0xc4>
 80073fa:	ee10 3a10 	vmov	r3, s0
 80073fe:	eeb0 7a67 	vmov.f32	s14, s15
 8007402:	2b00      	cmp	r3, #0
 8007404:	e7d9      	b.n	80073ba <scalbnf+0x4e>
 8007406:	3019      	adds	r0, #25
 8007408:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800740c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007410:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007434 <scalbnf+0xc8>
 8007414:	ee07 3a90 	vmov	s15, r3
 8007418:	e7d7      	b.n	80073ca <scalbnf+0x5e>
 800741a:	bf00      	nop
 800741c:	ffff3cb0 	.word	0xffff3cb0
 8007420:	4c000000 	.word	0x4c000000
 8007424:	7149f2ca 	.word	0x7149f2ca
 8007428:	f149f2ca 	.word	0xf149f2ca
 800742c:	0da24260 	.word	0x0da24260
 8007430:	8da24260 	.word	0x8da24260
 8007434:	33000000 	.word	0x33000000

08007438 <floorf>:
 8007438:	ee10 3a10 	vmov	r3, s0
 800743c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007440:	3a7f      	subs	r2, #127	@ 0x7f
 8007442:	2a16      	cmp	r2, #22
 8007444:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007448:	dc2b      	bgt.n	80074a2 <floorf+0x6a>
 800744a:	2a00      	cmp	r2, #0
 800744c:	da12      	bge.n	8007474 <floorf+0x3c>
 800744e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80074b4 <floorf+0x7c>
 8007452:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007456:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800745a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800745e:	dd06      	ble.n	800746e <floorf+0x36>
 8007460:	2b00      	cmp	r3, #0
 8007462:	da24      	bge.n	80074ae <floorf+0x76>
 8007464:	2900      	cmp	r1, #0
 8007466:	4b14      	ldr	r3, [pc, #80]	@ (80074b8 <floorf+0x80>)
 8007468:	bf08      	it	eq
 800746a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800746e:	ee00 3a10 	vmov	s0, r3
 8007472:	4770      	bx	lr
 8007474:	4911      	ldr	r1, [pc, #68]	@ (80074bc <floorf+0x84>)
 8007476:	4111      	asrs	r1, r2
 8007478:	420b      	tst	r3, r1
 800747a:	d0fa      	beq.n	8007472 <floorf+0x3a>
 800747c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80074b4 <floorf+0x7c>
 8007480:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007484:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800748c:	ddef      	ble.n	800746e <floorf+0x36>
 800748e:	2b00      	cmp	r3, #0
 8007490:	bfbe      	ittt	lt
 8007492:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8007496:	fa40 f202 	asrlt.w	r2, r0, r2
 800749a:	189b      	addlt	r3, r3, r2
 800749c:	ea23 0301 	bic.w	r3, r3, r1
 80074a0:	e7e5      	b.n	800746e <floorf+0x36>
 80074a2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80074a6:	d3e4      	bcc.n	8007472 <floorf+0x3a>
 80074a8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80074ac:	4770      	bx	lr
 80074ae:	2300      	movs	r3, #0
 80074b0:	e7dd      	b.n	800746e <floorf+0x36>
 80074b2:	bf00      	nop
 80074b4:	7149f2ca 	.word	0x7149f2ca
 80074b8:	bf800000 	.word	0xbf800000
 80074bc:	007fffff 	.word	0x007fffff

080074c0 <_init>:
 80074c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c2:	bf00      	nop
 80074c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c6:	bc08      	pop	{r3}
 80074c8:	469e      	mov	lr, r3
 80074ca:	4770      	bx	lr

080074cc <_fini>:
 80074cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ce:	bf00      	nop
 80074d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074d2:	bc08      	pop	{r3}
 80074d4:	469e      	mov	lr, r3
 80074d6:	4770      	bx	lr
