Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  5 23:35:14 2022
| Host         : LAPTOP-5JLFSJ68 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|     12 |            2 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             162 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |              64 |           36 |
| Yes          | Yes                   | No                     |              30 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------+----------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal     |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+-----------------------+----------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | BTNL_IBUF             | MIPS/dp/alureg/SR[0] |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | md/io/led[11]_i_1_n_0 |                      |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG | MIPS/dp/alureg/E[0]   | BTNC_IBUF            |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | BTNR_IBUF             | BTNC_IBUF            |                6 |             17 |
|  CLK100MHZ_IBUF_BUFG | MIPS/c/md/mWrite      |                      |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | MIPS/c/md/E[0]        | BTNC_IBUF            |               20 |             32 |
|  CLK100MHZ_IBUF_BUFG | MIPS/c/md/Q[0]        | BTNC_IBUF            |               16 |             32 |
|  CLK100MHZ_IBUF_BUFG | MIPS/c/md/we3         |                      |               12 |             96 |
|  CLK100MHZ_IBUF_BUFG |                       | BTNC_IBUF            |               52 |            162 |
+----------------------+-----------------------+----------------------+------------------+----------------+


