
Efinix FPGA Placement and Routing.
Version: 2025.1.110 
Date: Tue Oct 28 20:07:43 2025

Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.
 
Family: Trion 
Device: T8F81
Top-level Entity Name: test_project
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 5 / 96 (5.21%)
Outputs: 5 / 223 (2.24%)
Clocks: 5 / 16 (31.25%)
Logic Elements: 121 / 7384 (1.64%)
	LE: LUTs/Adders: 99 / 7384 (1.34%)
	LE: Registers: 65 / 5280 (1.23%)
Memory Blocks: 0 / 24 (0.00%)
Multipliers: 0 / 8 (0.00%)
---------- Resource Summary (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|      SPI_incoming      |    Input     |
|       osc_inst1        |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 1 seconds
