{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1463049180403 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Painter EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Painter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463049180714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463049180870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463049180870 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 33 50 0 0 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/vga_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 11038 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463049181083 ""}  } { { "db/vga_pll_altpll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/vga_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 11038 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1463049181083 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] 80 217 0 0 " "Implementing clock multiplication of 80, clock division of 217, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 151 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8902 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463049181085 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 151 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8902 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1463049181085 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463049181086 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8939 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463049181086 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[2\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8940 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463049181086 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8941 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463049181086 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1463049181086 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1463049182076 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1463049182098 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463049183751 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463049183751 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 30826 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463049183838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 30828 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463049183838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 30830 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463049183838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 30832 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463049183838 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463049183838 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1463049183876 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463049187935 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|pll7 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7 " "The input ports of the PLL DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|pll7 and the PLL DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|pll7 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7 ARESET " "PLL DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|pll7 and PLL DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7 have different input signals for input port ARESET" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""} { 0 { 0 ""} 0 8902 10611 11489 0 0 ""}  }  } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 193 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1463049191113 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""} { 0 { 0 ""} 0 8902 10611 11489 0 0 ""}  }  } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 193 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1463049191113 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7 0 Pin_Y2 " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 609 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8902 10611 11489 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1463049191329 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qhk1 " "Entity dcfifo_qhk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u4i1 " "Entity dcfifo_u4i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049194133 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1463049194133 ""}
{ "Info" "ISTA_SDC_FOUND" "Painter.SDC " "Reading SDC File: 'Painter.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463049194657 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049194700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049194700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049194700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049194700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049194700 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049194700 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1463049194700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1463049194701 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463049194702 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463049194749 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463049194774 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463049194876 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463049195210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipvfr131_vfr.sdc 1 *alt_vipvfr131_common_gray_clock_crosser*shift_register\[2\]* keeper " "Ignored filter at alt_vipvfr131_vfr.sdc(1): *alt_vipvfr131_common_gray_clock_crosser*shift_register\[2\]* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipvfr131_vfr.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipvfr131_vfr.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipvfr131_common_gray_clock_crosser*shift_register\[2\]*\}\] " "set_false_path -to \[get_keepers \{*alt_vipvfr131_common_gray_clock_crosser*shift_register\[2\]*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195222 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195222 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463049195222 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1463049195280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 DE2_115_SOPC_inst\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): DE2_115_SOPC_inst\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195338 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195339 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195355 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195365 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195373 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195384 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195393 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195404 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195414 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195424 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195434 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195446 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195455 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195464 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195472 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195482 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195491 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195500 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195509 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195518 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195527 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195536 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195545 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195555 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195563 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195572 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195580 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195589 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195597 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195606 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195622 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195630 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195651 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195660 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195670 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195678 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195688 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195700 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195709 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463049195718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049195718 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463049195718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[0\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463049195798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463049195798 "|Painter|AUD_DACLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[0\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463049195798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463049195798 "|Painter|AUD_BCLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1463049196282 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1463049196293 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " "  10.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " "  50.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " "  20.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.250 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " "  54.250 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303      LCD_CLK " "  30.303      LCD_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  30.303 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463049196294 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1463049196294 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198661 ""}  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 30776 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198661 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198662 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198662 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198662 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8938 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198662 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8902 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198662 ""}  } { { "db/vga_pll_altpll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/vga_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 11038 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|request_bit~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|request_bit~0" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14138 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~0" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14139 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~0" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14140 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~1" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14141 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~1" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14142 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~2" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14143 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~3" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14145 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~2" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14147 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~4" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14148 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~5" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14149 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198662 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1463049198662 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463049198662 ""}  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 365 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 30716 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198663 ""}  } { { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 29632 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 29878 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463049198664 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 29717 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198664 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 29739 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 12948 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|active_rnw~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|active_rnw~2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14944 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|active_cs_n~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|active_cs_n~0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14956 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14968 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|grant_reg~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|grant_reg~0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_bridge_0.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 16240 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|pre_data_out\[23\]~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|pre_data_out\[23\]~0" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 17456 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[0\] " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[0\]" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 3904 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[2\] " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[2\]" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 3902 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[1\] " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[1\]" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 3903 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[0\]~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[0\]~1" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 18401 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1463049198664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463049198664 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1614 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 5257 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198665 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463049198665 ""}  } { { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 12948 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198666 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 11069 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_006\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_006\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198666 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 11061 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|fifo_clear  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|fifo_clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0" {  } { { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 14197 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~0" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20756 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~2" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20759 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~3" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20765 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~4" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20766 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~5" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20771 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~6 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~6" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20772 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~7 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~7" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20789 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~8" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20790 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~9 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|data32_from_adcfifo~9" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20793 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1463049198666 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463049198666 ""}  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8896 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\]  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_u4i1.tdf" 97 2 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20922 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|adcfifo_writedata\[0\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|adcfifo_writedata\[0\]~2" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_ADC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_ADC.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20943 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463049198667 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dffpipe_3dc.tdf" 34 9 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 12659 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198667 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 589 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 5262 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20426 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463049198667 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 263 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8969 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|prev_reset  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463049198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|readdata\[0\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|readdata\[0\]~2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 234 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 20424 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463049198668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463049198668 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 8933 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463049198668 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1463049202940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463049204373 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463049204418 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463049204420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463049204478 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1463049204625 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1463049204627 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1463049204627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463049204628 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463049204716 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1463049208368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463049211225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "75 EC " "Packed 75 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1463049211274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1463049211274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1463049211274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1463049211274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1463049211274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1463049211274 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463049211274 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 clk\[0\] LCD_DCLK~output " "PLL \"vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"LCD_DCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/vga_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_pll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/vga_pll.v" 108 0 0 } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 506 0 0 } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 483 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1463049212889 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/vga_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_pll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/vga_pll.v" 108 0 0 } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 506 0 0 } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 353 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1463049212890 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7 clk\[0\] AUD_XCK~output " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\|pll7\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 151 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 265 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 408 0 0 } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 609 0 0 } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 366 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1463049212898 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463049217149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463049217149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463049217149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463049217149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463049217149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463049217149 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1463049217149 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463049217149 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1463049217213 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1463049226589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463049228029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463049239208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463049239541 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463049319423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:20 " "Fitter placement operations ending: elapsed time is 00:01:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463049319424 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1463049324555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463049325699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1463049347740 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463049347740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463049365520 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 32.66 " "Total time spent on timing analysis during the Fitter is 32.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1463049366071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463049366361 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463049369042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463049369148 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463049371842 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1463049373273 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463049377399 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1463049383171 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "159 Cyclone IV E " "159 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1415 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1416 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1424 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 335 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1425 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1451 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1463 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1466 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1478 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1239 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1240 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1241 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1242 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1243 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1244 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1245 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1246 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 416 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1479 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 418 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1481 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 426 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1267 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 426 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1268 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1269 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 428 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1270 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 447 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1488 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[0\] 3.3-V LVTTL AG12 " "Pin FL_ADDR\[0\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1358 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[1\] 3.3-V LVTTL AH7 " "Pin FL_ADDR\[1\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1359 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[2\] 3.3-V LVTTL Y13 " "Pin FL_ADDR\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1360 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[3\] 3.3-V LVTTL Y14 " "Pin FL_ADDR\[3\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1361 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[4\] 3.3-V LVTTL Y12 " "Pin FL_ADDR\[4\] uses I/O standard 3.3-V LVTTL at Y12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1362 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[5\] 3.3-V LVTTL AA13 " "Pin FL_ADDR\[5\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1363 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[6\] 3.3-V LVTTL AA12 " "Pin FL_ADDR\[6\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1364 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[7\] 3.3-V LVTTL AB13 " "Pin FL_ADDR\[7\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1365 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[8\] 3.3-V LVTTL AB12 " "Pin FL_ADDR\[8\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1366 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[9\] 3.3-V LVTTL AB10 " "Pin FL_ADDR\[9\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1367 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[10\] 3.3-V LVTTL AE9 " "Pin FL_ADDR\[10\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1368 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[11\] 3.3-V LVTTL AF9 " "Pin FL_ADDR\[11\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1369 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[12\] 3.3-V LVTTL AA10 " "Pin FL_ADDR\[12\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1370 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[13\] 3.3-V LVTTL AD8 " "Pin FL_ADDR\[13\] uses I/O standard 3.3-V LVTTL at AD8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1371 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[14\] 3.3-V LVTTL AC8 " "Pin FL_ADDR\[14\] uses I/O standard 3.3-V LVTTL at AC8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1372 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[15\] 3.3-V LVTTL Y10 " "Pin FL_ADDR\[15\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1373 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[16\] 3.3-V LVTTL AA8 " "Pin FL_ADDR\[16\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1374 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[17\] 3.3-V LVTTL AH12 " "Pin FL_ADDR\[17\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1375 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[18\] 3.3-V LVTTL AC12 " "Pin FL_ADDR\[18\] uses I/O standard 3.3-V LVTTL at AC12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1376 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[19\] 3.3-V LVTTL AD12 " "Pin FL_ADDR\[19\] uses I/O standard 3.3-V LVTTL at AD12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1377 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[20\] 3.3-V LVTTL AE10 " "Pin FL_ADDR\[20\] uses I/O standard 3.3-V LVTTL at AE10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1378 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[21\] 3.3-V LVTTL AD10 " "Pin FL_ADDR\[21\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1379 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[22\] 3.3-V LVTTL AD11 " "Pin FL_ADDR\[22\] uses I/O standard 3.3-V LVTTL at AD11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 471 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1380 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_CE_N 3.3-V LVTTL AG7 " "Pin FL_CE_N uses I/O standard 3.3-V LVTTL at AG7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_CE_N } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 472 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1500 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_OE_N 3.3-V LVTTL AG8 " "Pin FL_OE_N uses I/O standard 3.3-V LVTTL at AG8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_OE_N } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 474 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1501 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 476 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1503 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_WE_N 3.3-V LVTTL AC10 " "Pin FL_WE_N uses I/O standard 3.3-V LVTTL at AC10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_WE_N } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 477 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1504 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1106 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1107 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1108 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1109 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1110 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1111 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1112 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1427 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 340 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1428 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 341 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1429 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1430 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1446 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1251 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1252 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1253 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1254 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1255 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1256 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1257 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1258 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1259 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1260 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1261 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1262 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1263 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1264 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1265 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1266 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1483 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 429 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1484 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1187 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1188 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1189 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1190 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1191 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1192 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1193 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1194 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 346 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1432 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1195 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1196 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1197 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1198 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1440 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 363 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1441 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 365 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1443 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1448 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1286 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1287 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1288 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1289 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1290 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1291 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1292 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1293 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1294 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1295 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1296 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1297 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1298 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1299 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1300 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1301 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1302 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1303 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1304 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1305 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1306 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1307 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1308 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1309 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1310 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1311 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1312 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1313 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1314 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1315 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1316 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1317 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1342 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1343 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1344 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1345 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1346 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1347 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1348 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1349 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1350 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1351 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1352 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1353 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1354 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1355 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1356 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 464 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1357 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 473 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1381 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 473 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1382 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 473 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1383 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 473 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1384 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 473 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1385 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 473 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1386 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 473 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1387 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 473 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1388 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TOUCH_I2C_SDA 3.3-V LVTTL AH26 " "Pin TOUCH_I2C_SDA uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TOUCH_I2C_SDA } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_I2C_SDA" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 489 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1509 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1414 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1413 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TOUCH_INT_n 3.3-V LVTTL AH23 " "Pin TOUCH_INT_n uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TOUCH_INT_n } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_INT_n" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 490 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1510 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1433 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 361 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1439 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463049384325 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1463049384325 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1106 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1107 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1108 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1109 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1110 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1111 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1112 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 339 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1427 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 340 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1428 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 341 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1429 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1430 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1446 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1453 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1468 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1251 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1252 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1253 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1254 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1255 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1256 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1257 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1258 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1259 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1260 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1261 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1262 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1263 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1264 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1265 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1266 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1483 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 429 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1484 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 362 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1440 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 363 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1441 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 365 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/" { { 0 { 0 ""} 0 1443 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463049384342 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1463049384342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/Painter.fit.smsg " "Generated suppressed messages file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/Painter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463049386169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 103 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1703 " "Peak virtual memory: 1703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463049390616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 12:36:30 2016 " "Processing ended: Thu May 12 12:36:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463049390616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:33 " "Elapsed time: 00:03:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463049390616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:46 " "Total CPU time (on all processors): 00:04:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463049390616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463049390616 ""}
