{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1390046317245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1390046317246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 19:58:36 2014 " "Processing started: Sat Jan 18 19:58:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1390046317246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1390046317246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DffValidation -c DffValidation " "Command: quartus_map --read_settings_files=on --write_settings_files=off DffValidation -c DffValidation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1390046317246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1390046318676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffvalidation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffvalidation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DffValidation " "Found entity 1: DffValidation" {  } { { "DffValidation.bdf" "" { Schematic "D:/Dff_Validation/DffValidation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390046318781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390046318781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DffValidation " "Elaborating entity \"DffValidation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1390046318852 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "JKFF inst4 " "Primitive \"JKFF\" of instance \"inst4\" not used" {  } { { "DffValidation.bdf" "" { Schematic "D:/Dff_Validation/DffValidation.bdf" { { 192 368 432 272 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1390046318854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst3 " "Elaborating entity \"7474\" for hierarchy \"7474:inst3\"" {  } { { "DffValidation.bdf" "inst3" { Schematic "D:/Dff_Validation/DffValidation.bdf" { { 176 640 760 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390046318907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst3 " "Elaborated megafunction instantiation \"7474:inst3\"" {  } { { "DffValidation.bdf" "" { Schematic "D:/Dff_Validation/DffValidation.bdf" { { 176 640 760 336 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390046318908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7473 7473:inst5 " "Elaborating entity \"7473\" for hierarchy \"7473:inst5\"" {  } { { "DffValidation.bdf" "inst5" { Schematic "D:/Dff_Validation/DffValidation.bdf" { { 168 144 264 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390046318955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7473:inst5 " "Elaborated megafunction instantiation \"7473:inst5\"" {  } { { "DffValidation.bdf" "" { Schematic "D:/Dff_Validation/DffValidation.bdf" { { 168 144 264 328 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390046318957 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst~1\"" {  } { { "DffValidation.bdf" "" { Schematic "D:/Dff_Validation/DffValidation.bdf" { { 512 416 480 592 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1390046319637 "|DffValidation|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1390046319637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1390046319865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1390046320197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390046320197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1390046320249 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1390046320249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1390046320249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1390046320249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1390046320304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 18 19:58:40 2014 " "Processing ended: Sat Jan 18 19:58:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1390046320304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1390046320304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1390046320304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1390046320304 ""}
