#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 16 22:41:56 2024
# Process ID: 21360
# Current directory: C:/Users/lotto/Desktop/Alveare/alu_sys_HDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20888 C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.xpr
# Log file: C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/vivado.log
# Journal file: C:/Users/lotto/Desktop/Alveare/alu_sys_HDL\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16870 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.gen/sources_1'.
Scanning sources...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lotto/Downloads/AXI_FIFO/AXI_FIFO/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1478.754 ; gain = 282.074
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_exe'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dispatcher'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mul'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/pp_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pp_buf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tvalid_sum was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sum_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sum_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tready_sum was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tready_sub was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_id_sum was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_id_sub was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/RAM_value was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/RAM_address was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_a_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_b_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_a_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_b_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/ALU_operation_REG was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/ALU_operation_REG_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sum_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sum_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sub_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sub_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/flag was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/block_sum/s_axis_tvalid_a was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/block_sum/s_axis_tready_a was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/block_sum/s_axis_tvalid_b was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/block_sum/s_axis_tready_b was not found in the design.
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.523 ; gain = 54.250
update_compile_order -fileset sources_1
run 2 us
run 2 us
run 2 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_exe'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tvalid_sum was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sum_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sum_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tready_sum was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tready_sub was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_id_sum was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_id_sub was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/RAM_value was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/RAM_address was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_a_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_b_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_a_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/data_b_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/ALU_operation_REG was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/ALU_operation_REG_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sum_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sum_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sub_1 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/m_axis_tdata_sub_2 was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/ping_pong_buffer/flag was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/block_sum/s_axis_tvalid_a was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/block_sum/s_axis_tready_a was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/block_sum/s_axis_tvalid_b was not found in the design.
WARNING: Simulation object /tb_alv_MIMD_op_data_exe_wb_Pipeline_exe/dut/block_sum/s_axis_tready_b was not found in the design.
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1576.156 ; gain = 1.477
run 2 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.676 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
save_wave_config {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dispatcher'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.062 ; gain = 0.387
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
run 2 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.574 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_exe'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1761.574 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.574 ; gain = 0.000
run 2 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.574 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_exe'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1761.574 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1761.574 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sim_1/imports/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.574 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: alv_MIMD
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2429.211 ; gain = 432.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alv_MIMD' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd:263]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_control_s_axi' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_control_s_axi.vhd:12' bound to instance 'control_s_axi_U' of component 'alv_MIMD_control_s_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_control_s_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_control_s_axi.vhd:97]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_control_s_axi' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_control_s_axi.vhd:97]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:12' bound to instance 'gmem0_m_axi_U' of component 'alv_MIMD_gmem0_m_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd:1110]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_load' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:516' bound to instance 'load_unit' of component 'alv_MIMD_gmem0_m_axi_load' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:322]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_load' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'fifo_rreq' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:642]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem0_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'buff_rdata' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:708]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_mem' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'alv_MIMD_gmem0_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_mem' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_load' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_store' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1064' bound to instance 'store_unit' of component 'alv_MIMD_gmem0_m_axi_store' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:358]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_store' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1103]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'fifo_wreq' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1211]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'buff_wdata' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1277]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized4' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_mem' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'alv_MIMD_gmem0_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_mem__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_mem__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized4' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'fifo_wrsp' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized6' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem0_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized6' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'user_resp' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized8' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem0_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized3' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized3' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized8' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_store' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_read' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1708' bound to instance 'bus_read' of component 'alv_MIMD_gmem0_m_axi_read' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:396]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_read' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1756]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_burst_converter' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2374' bound to instance 'rreq_burst_conv' of component 'alv_MIMD_gmem0_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1855]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3007' bound to instance 'rs_req' of component 'alv_MIMD_gmem0_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2477]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_burst_converter' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3007' bound to instance 'rs_rdata' of component 'alv_MIMD_gmem0_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1894]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'fifo_rctl' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1907]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1924]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_read' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_write' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:1962' bound to instance 'bus_write' of component 'alv_MIMD_gmem0_m_axi_write' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:446]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_write' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2018]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_burst_converter' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2374' bound to instance 'wreq_burst_conv' of component 'alv_MIMD_gmem0_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2164]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2202]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized10' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem0_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized5' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized5' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized10' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_throttle' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2723' bound to instance 'wreq_throttl' of component 'alv_MIMD_gmem0_m_axi_throttle' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2292]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_throttle' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2780]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'req_fifo' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2922]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized12' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem0_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized7' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized7' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized12' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3007' bound to instance 'rs_req' of component 'alv_MIMD_gmem0_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2939]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized3' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized3' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'data_fifo' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2981]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized14' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem0_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized9' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_srl__parameterized9' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_fifo__parameterized14' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_throttle' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3007' bound to instance 'rs_resp' of component 'alv_MIMD_gmem0_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2330]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized5' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_reg_slice__parameterized5' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem0_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:3132' bound to instance 'fifo_resp' of component 'alv_MIMD_gmem0_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi_write' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem0_m_axi' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem0_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:12' bound to instance 'gmem1_m_axi_U' of component 'alv_MIMD_gmem1_m_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd:1200]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_load' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:516' bound to instance 'load_unit' of component 'alv_MIMD_gmem1_m_axi_load' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:322]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_load' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'fifo_rreq' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:642]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem1_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'buff_rdata' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:708]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_mem' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'alv_MIMD_gmem1_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_mem' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_load' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_store' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1064' bound to instance 'store_unit' of component 'alv_MIMD_gmem1_m_axi_store' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:358]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_store' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1103]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'fifo_wreq' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1211]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'buff_wdata' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1277]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized4' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_mem' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'alv_MIMD_gmem1_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_mem__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_mem__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized4' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'fifo_wrsp' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized6' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem1_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized6' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'user_resp' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized8' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem1_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized3' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized3' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized8' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_store' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_read' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1708' bound to instance 'bus_read' of component 'alv_MIMD_gmem1_m_axi_read' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:396]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_read' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1756]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_burst_converter' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2374' bound to instance 'rreq_burst_conv' of component 'alv_MIMD_gmem1_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1855]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3007' bound to instance 'rs_req' of component 'alv_MIMD_gmem1_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2477]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_burst_converter' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3007' bound to instance 'rs_rdata' of component 'alv_MIMD_gmem1_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1894]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'fifo_rctl' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1907]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1924]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_read' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_write' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:1962' bound to instance 'bus_write' of component 'alv_MIMD_gmem1_m_axi_write' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:446]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_write' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2018]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_burst_converter' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2374' bound to instance 'wreq_burst_conv' of component 'alv_MIMD_gmem1_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2164]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2202]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized10' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem1_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized5' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized5' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized10' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_throttle' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2723' bound to instance 'wreq_throttl' of component 'alv_MIMD_gmem1_m_axi_throttle' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2292]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_throttle' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2780]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'req_fifo' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2922]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized12' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem1_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized7' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized7' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized12' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3007' bound to instance 'rs_req' of component 'alv_MIMD_gmem1_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2939]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized3' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized3' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'data_fifo' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2981]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized14' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem1_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized9' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_srl__parameterized9' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_fifo__parameterized14' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_throttle' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3007' bound to instance 'rs_resp' of component 'alv_MIMD_gmem1_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2330]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized5' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_reg_slice__parameterized5' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem1_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:3132' bound to instance 'fifo_resp' of component 'alv_MIMD_gmem1_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi_write' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem1_m_axi' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem1_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:12' bound to instance 'gmem2_m_axi_U' of component 'alv_MIMD_gmem2_m_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd:1290]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_load' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:516' bound to instance 'load_unit' of component 'alv_MIMD_gmem2_m_axi_load' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:322]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_load' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'fifo_rreq' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:642]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem2_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'buff_rdata' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:708]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_mem' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'alv_MIMD_gmem2_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_mem' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_load' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_store' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1064' bound to instance 'store_unit' of component 'alv_MIMD_gmem2_m_axi_store' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:358]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_store' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1103]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'fifo_wreq' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1211]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'buff_wdata' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1277]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized4' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_mem' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'alv_MIMD_gmem2_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_mem__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_mem__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized4' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'fifo_wrsp' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized6' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem2_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized6' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'user_resp' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized8' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem2_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized3' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized3' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized8' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_store' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_read' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1708' bound to instance 'bus_read' of component 'alv_MIMD_gmem2_m_axi_read' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:396]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_read' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1756]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_burst_converter' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2374' bound to instance 'rreq_burst_conv' of component 'alv_MIMD_gmem2_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1855]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3007' bound to instance 'rs_req' of component 'alv_MIMD_gmem2_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2477]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_burst_converter' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3007' bound to instance 'rs_rdata' of component 'alv_MIMD_gmem2_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1894]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'fifo_rctl' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1907]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1924]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_read' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_write' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:1962' bound to instance 'bus_write' of component 'alv_MIMD_gmem2_m_axi_write' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:446]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_write' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2018]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_burst_converter' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2374' bound to instance 'wreq_burst_conv' of component 'alv_MIMD_gmem2_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2164]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2202]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized10' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem2_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized5' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized5' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized10' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_throttle' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2723' bound to instance 'wreq_throttl' of component 'alv_MIMD_gmem2_m_axi_throttle' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2292]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_throttle' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2780]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'req_fifo' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2922]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized12' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem2_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized7' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized7' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized12' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3007' bound to instance 'rs_req' of component 'alv_MIMD_gmem2_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2939]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized3' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized3' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'data_fifo' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2981]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized14' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_srl' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'alv_MIMD_gmem2_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized9' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_srl__parameterized9' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_fifo__parameterized14' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_throttle' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_reg_slice' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3007' bound to instance 'rs_resp' of component 'alv_MIMD_gmem2_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2330]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized5' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_reg_slice__parameterized5' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem2_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:3132' bound to instance 'fifo_resp' of component 'alv_MIMD_gmem2_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi_write' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem2_m_axi' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem2_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem3_m_axi' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:12' bound to instance 'gmem3_m_axi_U' of component 'alv_MIMD_gmem3_m_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem3_m_axi_load' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:516' bound to instance 'load_unit' of component 'alv_MIMD_gmem3_m_axi_load' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:322]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_load' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'alv_MIMD_gmem3_m_axi_fifo' declared at 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3132' bound to instance 'fifo_rreq' of component 'alv_MIMD_gmem3_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:642]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_srl' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_mem' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_mem' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_load' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_store' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:1103]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized4' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_mem__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_mem__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized4' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized6' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized6' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized8' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized3' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized3' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized8' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_store' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_read' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:1756]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_burst_converter' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_burst_converter' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_read' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_write' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:2018]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized10' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized5' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized5' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized10' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_throttle' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:2780]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized12' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized7' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized7' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized12' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized3' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized3' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized14' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized9' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_srl__parameterized9' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_fifo__parameterized14' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_throttle' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized5' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_reg_slice__parameterized5' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi_write' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_gmem3_m_axi' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_gmem3_m_axi.vhd:121]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_Block_entry2_proc1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1.vhd:212]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W.vhd:29]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W.vhd:29]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_op_data_exe_wb' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb.vhd:239]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_l_operation' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_operation.vhd:72]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_flow_control_loop_pipe_sequential_init' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_flow_control_loop_pipe_sequential_init' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_l_operation' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_operation.vhd:72]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_a' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_data_a.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_a' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_data_a.vhd:72]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_b' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_data_b.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_b' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_l_data_b.vhd:72]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op.vhd:29]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_exe' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:35]
INFO: [Synth 8-638] synthesizing module 'pp_buf' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/pp_buf.vhd:32]
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_buf' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/pp_buf.vhd:32]
INFO: [Synth 8-638] synthesizing module 'dispatcher' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:49]
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'dispatcher' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:49]
INFO: [Synth 8-638] synthesizing module 'sum' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd:28]
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'sum' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sum.vhd:28]
INFO: [Synth 8-638] synthesizing module 'sub' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd:28]
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'sub' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/sub.vhd:28]
INFO: [Synth 8-638] synthesizing module 'mul' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/mul.vhd:28]
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/mul.vhd:28]
INFO: [Synth 8-638] synthesizing module 'div' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd:28]
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/div.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_exe' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:35]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_write_back' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_write_back.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_op_data_exe_wb_Pipeline_write_back' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_write_back.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_op_data_exe_wb' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb.vhd:239]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_data_exe_wb' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb.vhd:184]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_data_exe_wb_Pipeline_l_data_a' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_l_data_a.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_data_exe_wb_Pipeline_l_data_a' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_l_data_a.vhd:72]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_data_exe_wb_Pipeline_l_data_b' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_l_data_b.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_data_exe_wb_Pipeline_l_data_b' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_l_data_b.vhd:72]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_data_exe_wb_Pipeline_exe' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_exe.vhd:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_mul_32s_32s_32_2_1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_mul_32s_32s_32_2_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_mul_32s_32s_32_2_1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_mul_32s_32s_32_2_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_sdiv_32s_32s_32_36_1' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_sdiv_32s_32s_32_36_1_divider' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_sdiv_32s_32s_32_36_1_divider' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_sdiv_32s_32s_32_36_1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_data_exe_wb_Pipeline_exe' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_exe.vhd:34]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_data_exe_wb_Pipeline_write_back' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_write_back.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_data_exe_wb_Pipeline_write_back' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb_Pipeline_write_back.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_data_exe_wb' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_data_exe_wb.vhd:184]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_operation' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation.vhd:79]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_operation_Pipeline_l_operation' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation_Pipeline_l_operation.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_operation_Pipeline_l_operation' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation_Pipeline_l_operation.vhd:72]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_operation_Pipeline_s_operation_data_op' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation_Pipeline_s_operation_data_op.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_operation_Pipeline_s_operation_data_op' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation_Pipeline_s_operation_data_op.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_operation' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_operation.vhd:79]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a.vhd:25]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b.vhd:25]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op.vhd:25]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op.vhd:26]
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_fifo_w32_d50_A' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_fifo_w32_d50_A.vhd:38]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alv_MIMD_fifo_w32_d50_A_ram' [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_fifo_w32_d50_A.vhd:240]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_fifo_w32_d50_A_ram' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_fifo_w32_d50_A.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_fifo_w32_d50_A' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_fifo_w32_d50_A.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD_Block_entry2_proc1' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_Block_entry2_proc1.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'alv_MIMD' (0#1) [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD.vhd:263]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_control_s_axi.vhd:353]
WARNING: [Synth 8-3848] Net m_axis_tid_sub in module/entity dispatcher does not have driver. [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:29]
WARNING: [Synth 8-3848] Net m_axis_tid_div in module/entity dispatcher does not have driver. [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:35]
WARNING: [Synth 8-3848] Net m_axis_tid_mul in module/entity dispatcher does not have driver. [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element ALU_op_rit_reg was removed.  [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:516]
WARNING: [Synth 8-3848] Net ap_idle in module/entity alv_MIMD_op_data_exe_wb_Pipeline_exe does not have driver. [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_sdiv_32s_32s_32_36_1.vhd:186]
WARNING: [Synth 8-7129] Port ap_done_int in module alv_MIMD_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[31] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[30] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[29] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[28] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[27] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[26] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[25] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[24] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[23] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[22] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[21] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[20] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[19] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[18] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[17] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[16] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[15] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[14] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[13] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[12] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[11] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[10] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[9] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[8] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[7] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[6] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[5] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[4] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[3] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[2] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[1] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_operation_dout[0] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[31] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[30] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[29] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[28] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[27] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[26] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[25] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[24] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[23] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[22] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[21] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[20] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[19] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[18] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[17] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[16] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[15] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[14] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[13] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[12] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[11] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[10] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[9] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[8] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[7] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[6] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[5] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[4] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[3] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[2] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[1] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_b_dout[0] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[31] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[30] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[29] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[28] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[27] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[26] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[25] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[24] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[23] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[22] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[21] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[20] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[19] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[18] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[17] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[16] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[15] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[14] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[13] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[12] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[11] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[10] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[9] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[8] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[7] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[6] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[5] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[4] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[3] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[2] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[1] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_a_dout[0] in module alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_AWREADY in module alv_MIMD_operation_Pipeline_l_operation is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_WREADY in module alv_MIMD_operation_Pipeline_l_operation is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem3_RLAST in module alv_MIMD_operation_Pipeline_l_operation is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2671.375 ; gain = 674.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.375 ; gain = 674.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.375 ; gain = 674.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.575 . Memory (MB): peak = 2671.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2767.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2870.438 ; gain = 874.051
397 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2870.438 ; gain = 1108.863
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/new/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_exe'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2950.949 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dispatcher'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2950.949 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dispatcher'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3163.516 ; gain = 0.000
run 2 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
save_wave_config {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/imports/imports/ALU/pp_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pp_buf'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:160]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:165]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 32 is different from right argument length 31 for 'std_logic_vector_93' array [C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3881.773 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
run 2 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
save_wave_config {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.srcs/sources_1/new/dispatcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dispatcher'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav xil_defaultlib.tb_alv_MIMD_op_data_exe_wb_Pipeline_exe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pp_buf [pp_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.dispatcher [dispatcher_default]
Compiling architecture behavioral of entity xil_defaultlib.sum [sum_default]
Compiling architecture behavioral of entity xil_defaultlib.sub [sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.div [div_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture tb of entity xil_defaultlib.tb_alv_mimd_op_data_exe_wb_pipel...
Built simulation snapshot tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/alu_sys_HDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav -key {Behavioral:sim_1:Functional:tb_alv_MIMD_op_data_exe_wb_Pipeline_exe} -tclbatch {tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl} -view {C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/lotto/Desktop/Alveare/alu_sys_HDL/tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav.wcfg
source tb_alv_MIMD_op_data_exe_wb_Pipeline_exe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alv_MIMD_op_data_exe_wb_Pipeline_exe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3881.773 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\pp_buf.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sim_1\imports\new\tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\ALU\sum.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\imports\imports\new\alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lotto\Desktop\Alveare\alu_sys_HDL\alu_sys_HDL.srcs\sources_1\new\dispatcher.vhd:]
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 23:36:43 2024...
