
---------- Begin Simulation Statistics ----------
final_tick                               202767373000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254256                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687016                       # Number of bytes of host memory used
host_op_rate                                   254265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   393.30                       # Real time elapsed on the host
host_tick_rate                              515548013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.202767                       # Number of seconds simulated
sim_ticks                                202767373000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.502247                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596910                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599896                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599969                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                163                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             383                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              220                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602162                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.027674                       # CPI: cycles per instruction
system.cpu.discardedOps                          2732                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412034                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901126                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094537                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        87694624                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.493176                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        202767373                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       115072749                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       740010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1484353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23283                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       831187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1662866                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            238                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       739852                       # Transaction distribution
system.membus.trans_dist::CleanEvict              158                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743932                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2228696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2228696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189976960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189976960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744343                       # Request fanout histogram
system.membus.respLayer1.occupancy         6913615750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7403169000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             47059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1547490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           784621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          784621                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           445                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2493449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2494546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        83456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    209775744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              209859200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          740247                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94701056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1571927                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014964                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121408                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1548405     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23522      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1571927                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4894246000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4156177997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2225000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                87222                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87334                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 112                       # number of overall hits
system.l2.overall_hits::.cpu.data               87222                       # number of overall hits
system.l2.overall_hits::total                   87334                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744013                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744346                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data            744013                       # number of overall misses
system.l2.overall_misses::total                744346                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80713455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80748111000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34656000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80713455000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80748111000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           831235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               831680                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          831235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              831680                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.748315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.895069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.748315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.895069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104072.072072                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108483.931060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108481.957316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104072.072072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108483.931060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108481.957316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              739852                       # number of writebacks
system.l2.writebacks::total                    739852                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        744010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       744010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744343                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27996000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65832989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65860985000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27996000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65832989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65860985000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.748315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.895066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894987                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.748315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.895066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894987                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84072.072072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88484.010968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88482.037179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84072.072072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88484.010968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88482.037179                       # average overall mshr miss latency
system.l2.replacements                         740247                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       807638                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           807638                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       807638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       807638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          193                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              193                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          193                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          193                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             40689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743932                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80704656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80704656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        784621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            784621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.948142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108483.915197                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108483.915197                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65826016000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65826016000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88483.915197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88483.915197                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34656000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34656000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.748315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.748315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104072.072072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104072.072072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27996000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.748315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.748315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84072.072072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84072.072072                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           81                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              81                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8799000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8799000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108629.629630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108629.629630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           78                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           78                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6973000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6973000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001673                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001673                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89397.435897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89397.435897                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.304911                       # Cycle average of tags in use
system.l2.tags.total_refs                     1639579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.202720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.327184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4082.977727                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997389                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4023509                       # Number of tag accesses
system.l2.tags.data_accesses                  4023509                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95233280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95275904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94701056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94701056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          744010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       739852                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             739852                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            210211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         469667672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             469877883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       210211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           210211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      467042871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467042871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      467042871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           210211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        469667672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            936920754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1479704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001081249750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82191                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3020822                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1401300                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     739852                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92422                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23696967750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51609830250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15918.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34668.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1320906                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1314129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479704                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  81962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  82020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       333324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    569.940886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   381.136549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.243083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6181      1.85%      1.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       130147     39.05%     40.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13377      4.01%     44.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10510      3.15%     48.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10331      3.10%     51.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10318      3.10%     54.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9443      2.83%     57.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10766      3.23%     60.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       132251     39.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       333324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        82191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.112324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.005620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.303040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         82189    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.002859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.002204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.154438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              172      0.21%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               58      0.07%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            81613     99.30%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      0.07%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              289      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95275904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94699072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95275904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94701056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       469.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       467.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    469.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  202767274000                       # Total gap between requests
system.mem_ctrls.avgGap                     136617.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95233280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94699072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 210211.334147925256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 469667671.830023646355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 467033086.235229790211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1479704                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20135000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  51589695250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4757423490500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30232.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34670.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3215118.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1189452600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            632209050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5314044960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3860999100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16005840240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46784543220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38465161440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       112252250610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.601149                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  98253550250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6770660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  97743162750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1190480760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            632755530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5315173080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3862893960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16005840240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46799378040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38452668960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       112259190570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.635375                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98220314250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6770660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  97776398750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    202767373000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4173367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4173367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4173367                       # number of overall hits
system.cpu.icache.overall_hits::total         4173367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39346000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39346000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39346000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39346000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4173812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4173812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4173812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4173812                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000107                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000107                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88417.977528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88417.977528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88417.977528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88417.977528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38456000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86417.977528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86417.977528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86417.977528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86417.977528                       # average overall mshr miss latency
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4173367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4173367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39346000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39346000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4173812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4173812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88417.977528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88417.977528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86417.977528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86417.977528                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           237.969108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4173812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9379.352809                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   237.969108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.464783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.464783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.464844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4174257                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4174257                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47192500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47192500                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47192540                       # number of overall hits
system.cpu.dcache.overall_hits::total        47192540                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1614090                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1614090                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1614102                       # number of overall misses
system.cpu.dcache.overall_misses::total       1614102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 168839571000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 168839571000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 168839571000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 168839571000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033071                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104603.566716                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104603.566716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104602.789043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104602.789043                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       807638                       # number of writebacks
system.cpu.dcache.writebacks::total            807638                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       782864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       782864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       782864                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       782864                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       831226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       831226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       831234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       831234                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  87287257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  87287257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  87288087000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  87288087000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 105010.258341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105010.258341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 105010.246212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105010.246212                       # average overall mshr miss latency
system.cpu.dcache.replacements                 830979                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35664398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35664398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2125355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2125355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45599.669592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45599.669592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2031695000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2031695000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43593.927690                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43593.927690                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11528102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11528102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1567481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1567481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 166714216000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 166714216000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.119695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.119695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106358.045807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106358.045807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       782860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       782860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       784621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       784621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85255562000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85255562000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.059915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108658.271956                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108658.271956                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       830000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       830000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       103750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       103750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.903546                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48023802                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            831235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.774037                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.903546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49637905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49637905                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 202767373000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
