// Seed: 3713060130
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg  id_8;
  wire id_9;
  if (id_1) bit id_10;
  else always_latch id_8 <= id_10;
endmodule
module module_1 (
    input logic id_0,
    id_4,
    input wor   id_1,
    input wire  id_2
);
  wire id_6;
  tri0 id_7;
  assign id_5 = -1 - id_7;
  tri id_8;
  reg id_9;
  assign id_4 = 1 & id_8;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_6,
      id_4,
      id_7
  );
  wire id_10;
  localparam id_11 = 1;
  initial id_9 <= id_0;
  if (id_7 != -1) wire id_12, id_13;
  wire id_14, id_15, id_16;
  wire id_17 = id_15, id_18 = id_15;
  wire id_19;
endmodule
