\section{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def} \\*D\+MA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def} \\*A\+DC Configuration analog watchdog definition }{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def} \\*Structure definition of A\+DC channel for regular group }{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} \\*A\+DC handle Structure definition }{\pageref{struct_a_d_c___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def} \\*Structure definition of A\+DC and regular group initialization }{\pageref{struct_a_d_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___injection_conf_type_def}{A\+D\+C\+\_\+\+Injection\+Conf\+Type\+Def} \\*A\+DC Configuration injected Channel structure definition }{\pageref{struct_a_d_c___injection_conf_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def} \\*D\+MA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_l_a_s_h___erase_init_type_def}{F\+L\+A\+S\+H\+\_\+\+Erase\+Init\+Type\+Def} \\*F\+L\+A\+SH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_l_a_s_h___o_b_program_init_type_def}{F\+L\+A\+S\+H\+\_\+\+O\+B\+Program\+Init\+Type\+Def} \\*F\+L\+A\+SH Options bytes program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_l_a_s_h___process_type_def}{F\+L\+A\+S\+H\+\_\+\+Process\+Type\+Def} \\*F\+L\+A\+SH handle Structure definition }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_g_p_i_o___init_type_def}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def} \\*G\+P\+IO Init structure definition }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def} \\*I2C handle Structure definition }{\pageref{struct_i2_c___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def} \\*I2C Configuration Structure definition }{\pageref{struct_i2_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_p_w_r___p_v_d_type_def}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def} \\*P\+WR P\+VD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___clk_init_type_def}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def} \\*R\+CC System, A\+HB and A\+PB busses clock configuration structure definition }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___osc_init_type_def}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def} \\*R\+CC Internal/\+External Oscillator (H\+SE, H\+SI, L\+SE and L\+SI) configuration structure definition }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{R\+C\+C\+\_\+\+Periph\+C\+L\+K\+Init\+Type\+Def} \\*R\+CC extended clocks structure definition }{\pageref{struct_r_c_c___periph_c_l_k_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def} \\*R\+CC P\+LL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___base___init_type_def}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def} \\*T\+IM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___clear_input_config_type_def}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def} \\*T\+IM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___clock_config_type_def}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def} \\*T\+IM Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___encoder___init_type_def}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def} \\*T\+IM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def} \\*T\+IM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def} \\*T\+IM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___i_c___init_type_def}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def} \\*T\+IM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___master_config_type_def}{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def} \\*T\+IM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def} \\*T\+IM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} \\*T\+IM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def} \\*T\+IM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} \\*U\+A\+RT handle Structure definition }{\pageref{struct_u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_a_r_t___init_type_def}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def} \\*U\+A\+RT Init Structure definition }{\pageref{struct_u_a_r_t___init_type_def}}{}
\end{DoxyCompactList}
