# STACK LIFO

- Module is written in Verilog
- RTL to GDSII done with Siliconcompiler (Yosys/OpenRoad)
- Area, Power, Frequency & ... reports are included in report.html

![Stack_LIFO](https://github.com/ArvinDelavari/Digital-Circuits-Verilog/assets/86099054/0a16336f-e6cc-49a6-ad3f-14b840582bbd)
