Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 27 10:27:49 2024
| Host         : ICDLWS15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   208 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             243 |           82 |
| No           | Yes                   | No                     |               5 |            5 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |             815 |          155 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                                         Enable Signal                                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  debounce_loop[1].debounce_inst/stable_state_reg_LDC_i_1__2_n_0 |                                                                                               | debounce_loop[1].debounce_inst/stable_state_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  debounce_loop[2].debounce_inst/stable_state_reg_LDC_i_1__1_n_0 |                                                                                               | debounce_loop[2].debounce_inst/stable_state_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  debounce_loop[3].debounce_inst/stable_state_reg_LDC_i_1__0_n_0 |                                                                                               | debounce_loop[3].debounce_inst/stable_state_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  silence_debounce/stable_state_reg_LDC_i_1_n_0                  |                                                                                               | silence_debounce/stable_state_reg_LDC_i_2_n_0                  |                1 |              1 |         1.00 |
|  clk_div/clk_1hz_reg_0                                          |                                                                                               | reset_IBUF                                                     |                1 |              1 |         1.00 |
| ~o_SCK_OBUF_BUFG                                                |                                                                                               |                                                                |                1 |              1 |         1.00 |
| ~o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg_inv_n_0             | reset_IBUF                                                     |                1 |              1 |         1.00 |
|  debounce_loop[0].debounce_inst/stable_state_reg_LDC_i_1__3_n_0 |                                                                                               | debounce_loop[0].debounce_inst/stable_state_reg_LDC_i_2__3_n_0 |                1 |              1 |         1.00 |
| ~o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC0                               | reset_IBUF                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | debounce_loop[1].debounce_inst/stable_state_C_i_1__0_n_0                                      | debounce_loop[1].debounce_inst/stable_state_reg_LDC_i_1__2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | debounce_loop[1].debounce_inst/stable_state_C_i_1__0_n_0                                      | debounce_loop[1].debounce_inst/stable_state_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | debounce_loop[2].debounce_inst/stable_state_C_i_1__1_n_0                                      | debounce_loop[2].debounce_inst/stable_state_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | debounce_loop[2].debounce_inst/stable_state_C_i_1__1_n_0                                      | debounce_loop[2].debounce_inst/stable_state_reg_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | debounce_loop[3].debounce_inst/stable_state_C_i_1__2_n_0                                      | debounce_loop[3].debounce_inst/stable_state_reg_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | debounce_loop[3].debounce_inst/stable_state_C_i_1__2_n_0                                      | debounce_loop[3].debounce_inst/stable_state_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | silence_debounce/stable_state_C_i_1__3_n_0                                                    | silence_debounce/stable_state_reg_LDC_i_1_n_0                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | silence_debounce/stable_state_C_i_1__3_n_0                                                    | silence_debounce/stable_state_reg_LDC_i_2_n_0                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | debounce_loop[0].debounce_inst/stable_state_C_i_1_n_0                                         | debounce_loop[0].debounce_inst/stable_state_reg_LDC_i_1__3_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | debounce_loop[0].debounce_inst/stable_state_C_i_1_n_0                                         | debounce_loop[0].debounce_inst/stable_state_reg_LDC_i_2__3_n_0 |                1 |              1 |         1.00 |
| ~o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_i_1_n_0                      | reset_IBUF                                                     |                1 |              1 |         1.00 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/o_RES_i_1_n_0                                                                       | reset_IBUF                                                     |                1 |              1 |         1.00 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/o_VCCEN_i_1_n_0                                                                     | reset_IBUF                                                     |                1 |              2 |         2.00 |
| ~o_SCK_OBUF_BUFG                                                |                                                                                               | reset_IBUF                                                     |                1 |              2 |         2.00 |
|  clk_div/clk_1hz_reg_0                                          | FSM1/FSM_sequential_current_state_reg[1]_1[0]                                                 | reset_IBUF                                                     |                1 |              4 |         4.00 |
|  clk_div/clk_1hz_reg_0                                          | FSM1/E[0]                                                                                     | reset_IBUF                                                     |                3 |              4 |         1.33 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg[0]_rep__3[0]        | reset_IBUF                                                     |                1 |              4 |         4.00 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_0                   |                                                                |                1 |              4 |         4.00 |
|  refresh_clk                                                    | current_digit[3]_i_1_n_0                                                                      |                                                                |                1 |              4 |         4.00 |
|  refresh_clk                                                    |                                                                                               | reset_IBUF                                                     |                1 |              5 |         5.00 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/p_0_in[31]                                                                          | reset_IBUF                                                     |                2 |              6 |         3.00 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/p_0_in[15]                                                                          | reset_IBUF                                                     |                1 |              6 |         6.00 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/E[0]                         | reset_IBUF                                                     |                2 |              7 |         3.50 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_state_reg_reg[0]_rep__3[0] | reset_IBUF                                                     |                2 |              7 |         3.50 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_state_reg_reg[0]_rep__3_0[0]      | reset_IBUF                                                     |                3 |              8 |         2.67 |
| ~o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg                           | reset_IBUF                                                     |                4 |             11 |         2.75 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_byte_reg[4]_i_1_n_0        | reset_IBUF                                                     |                3 |             14 |         4.67 |
|  o_SCK_OBUF_BUFG                                                |                                                                                               | reset_IBUF                                                     |               10 |             21 |         2.10 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/s_count_reg[31]_i_1_n_0                                                             | reset_IBUF                                                     |               11 |             32 |         2.91 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/E[0]                                | reset_IBUF                                                     |                5 |             33 |         6.60 |
|  clk_IBUF_BUFG                                                  |                                                                                               | reset_IBUF                                                     |               69 |            214 |         3.10 |
|  o_SCK_OBUF_BUFG                                                | oled_inst/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_PIXEL_COUNT_reg_reg[6][0]  | reset_IBUF                                                     |              102 |            663 |         6.50 |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


