strict digraph "" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b576f8450>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8590>",
		fillcolor=cadetblue,
		label="24:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8590>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:CA" -> "24:BS"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8710>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8710>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_8:AL"	[def_var="['pos']",
		label="Leaf_8:AL"];
	"12:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b576f8890>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8910>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8910>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8a50>",
		fillcolor=cadetblue,
		label="18:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8a50>]",
		style=filled,
		typ=BlockingSubstitution];
	"18:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8b90>",
		fillcolor=cadetblue,
		label="22:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8b90>]",
		style=filled,
		typ=BlockingSubstitution];
	"22:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8cd0>",
		fillcolor=cadetblue,
		label="20:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8cd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576d1bd0>",
		fillcolor=cadetblue,
		label="28:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576d1bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b57bfcc50>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b57bfca10>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b57bfca10>]",
		style=filled,
		typ=BlockingSubstitution];
	"16:CA" -> "16:BS"	[cond="[]",
		lineno=None];
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8e90>",
		fillcolor=cadetblue,
		label="26:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b576f8e90>]",
		style=filled,
		typ=BlockingSubstitution];
	"26:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"10:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f7b576f8fd0>",
		fillcolor=linen,
		label="10:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"10:CS" -> "24:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"10:CS" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"10:CS" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b576e7310>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:CS" -> "22:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"18:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b576e7190>",
		fillcolor=lightcyan,
		label="18:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:CS" -> "18:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b576e7250>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:CS" -> "20:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b576e70d0>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:CS" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b576e73d0>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:CS" -> "26:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7b576e7490>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:CS" -> "28:CA"	[cond="['in']",
		label=in,
		lineno=10];
	"22:CA" -> "22:BS"	[cond="[]",
		lineno=None];
	"18:CA" -> "18:BS"	[cond="[]",
		lineno=None];
	"24:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"20:CA" -> "20:BS"	[cond="[]",
		lineno=None];
	"9:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7b576e7510>",
		fillcolor=turquoise,
		label="9:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"9:BL" -> "10:CS"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"16:BS" -> "Leaf_8:AL"	[cond="[]",
		lineno=None];
	"26:CA" -> "26:BS"	[cond="[]",
		lineno=None];
	"8:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7b576e7590>",
		clk_sens=False,
		fillcolor=gold,
		label="8:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"8:AL" -> "9:BL"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:BS"	[cond="[]",
		lineno=None];
}
