
raspbian-preinstalled/tbl:     file format elf32-littlearm


Disassembly of section .init:

00010c9c <.init>:
   10c9c:	push	{r3, lr}
   10ca0:	bl	1130c <__printf_chk@plt+0x440>
   10ca4:	pop	{r3, pc}

Disassembly of section .plt:

00010ca8 <__aeabi_atexit@plt-0x14>:
   10ca8:	push	{lr}		; (str lr, [sp, #-4]!)
   10cac:	ldr	lr, [pc, #4]	; 10cb8 <__aeabi_atexit@plt-0x4>
   10cb0:	add	lr, pc, lr
   10cb4:	ldr	pc, [lr, #8]!
   10cb8:	andeq	r7, r2, r4, lsl #5

00010cbc <__aeabi_atexit@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #159744	; 0x27000
   10cc4:	ldr	pc, [ip, #644]!	; 0x284

00010cc8 <free@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #159744	; 0x27000
   10cd0:	ldr	pc, [ip, #636]!	; 0x27c

00010cd4 <strncmp@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #159744	; 0x27000
   10cdc:	ldr	pc, [ip, #628]!	; 0x274

00010ce0 <exit@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #159744	; 0x27000
   10ce8:	ldr	pc, [ip, #620]!	; 0x26c

00010cec <strerror@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #159744	; 0x27000
   10cf4:	ldr	pc, [ip, #612]!	; 0x264

00010cf8 <puts@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #159744	; 0x27000
   10d00:	ldr	pc, [ip, #604]!	; 0x25c

00010d04 <_Znaj@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #159744	; 0x27000
   10d0c:	ldr	pc, [ip, #596]!	; 0x254

00010d10 <abort@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #159744	; 0x27000
   10d18:	ldr	pc, [ip, #588]!	; 0x24c

00010d1c <__ctype_toupper_loc@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #159744	; 0x27000
   10d24:	ldr	pc, [ip, #580]!	; 0x244

00010d28 <setbuf@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #159744	; 0x27000
   10d30:	ldr	pc, [ip, #572]!	; 0x23c

00010d34 <realloc@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #159744	; 0x27000
   10d3c:	ldr	pc, [ip, #564]!	; 0x234

00010d40 <ungetc@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #159744	; 0x27000
   10d48:	ldr	pc, [ip, #556]!	; 0x22c

00010d4c <__stack_chk_fail@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #159744	; 0x27000
   10d54:	ldr	pc, [ip, #548]!	; 0x224

00010d58 <__cxa_end_cleanup@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #159744	; 0x27000
   10d60:	ldr	pc, [ip, #540]!	; 0x21c

00010d64 <putc@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #159744	; 0x27000
   10d6c:	ldr	pc, [ip, #532]!	; 0x214

00010d70 <getc@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #159744	; 0x27000
   10d78:	ldr	pc, [ip, #524]!	; 0x20c

00010d7c <_ZdaPv@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #159744	; 0x27000
   10d84:	ldr	pc, [ip, #516]!	; 0x204

00010d88 <__ctype_b_loc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #159744	; 0x27000
   10d90:	ldr	pc, [ip, #508]!	; 0x1fc

00010d94 <ferror@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #159744	; 0x27000
   10d9c:	ldr	pc, [ip, #500]!	; 0x1f4

00010da0 <fputc@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #159744	; 0x27000
   10da8:	ldr	pc, [ip, #492]!	; 0x1ec

00010dac <fwrite@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #159744	; 0x27000
   10db4:	ldr	pc, [ip, #484]!	; 0x1e4

00010db8 <memcpy@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #159744	; 0x27000
   10dc0:	ldr	pc, [ip, #476]!	; 0x1dc

00010dc4 <malloc@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #159744	; 0x27000
   10dcc:	ldr	pc, [ip, #468]!	; 0x1d4

00010dd0 <strlen@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #159744	; 0x27000
   10dd8:	ldr	pc, [ip, #460]!	; 0x1cc

00010ddc <__snprintf_chk@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #159744	; 0x27000
   10de4:	ldr	pc, [ip, #452]!	; 0x1c4

00010de8 <fclose@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #159744	; 0x27000
   10df0:	ldr	pc, [ip, #444]!	; 0x1bc

00010df4 <write@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #159744	; 0x27000
   10dfc:	ldr	pc, [ip, #436]!	; 0x1b4

00010e00 <__gxx_personality_v0@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #159744	; 0x27000
   10e08:	ldr	pc, [ip, #428]!	; 0x1ac

00010e0c <_exit@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #159744	; 0x27000
   10e14:	ldr	pc, [ip, #420]!	; 0x1a4

00010e18 <strcmp@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #159744	; 0x27000
   10e20:	ldr	pc, [ip, #412]!	; 0x19c

00010e24 <__errno_location@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #159744	; 0x27000
   10e2c:	ldr	pc, [ip, #404]!	; 0x194

00010e30 <memchr@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #159744	; 0x27000
   10e38:	ldr	pc, [ip, #396]!	; 0x18c

00010e3c <sscanf@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #159744	; 0x27000
   10e44:	ldr	pc, [ip, #388]!	; 0x184

00010e48 <fflush@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #159744	; 0x27000
   10e50:	ldr	pc, [ip, #380]!	; 0x17c

00010e54 <fopen64@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #159744	; 0x27000
   10e5c:	ldr	pc, [ip, #372]!	; 0x174

00010e60 <memcmp@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #159744	; 0x27000
   10e68:	ldr	pc, [ip, #364]!	; 0x16c

00010e6c <__sprintf_chk@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #159744	; 0x27000
   10e74:	ldr	pc, [ip, #356]!	; 0x164

00010e78 <__ctype_tolower_loc@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #159744	; 0x27000
   10e80:	ldr	pc, [ip, #348]!	; 0x15c

00010e84 <fputs@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #159744	; 0x27000
   10e8c:	ldr	pc, [ip, #340]!	; 0x154

00010e90 <getenv@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #159744	; 0x27000
   10e98:	ldr	pc, [ip, #332]!	; 0x14c

00010e9c <__libc_start_main@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #159744	; 0x27000
   10ea4:	ldr	pc, [ip, #324]!	; 0x144

00010ea8 <__gmon_start__@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #159744	; 0x27000
   10eb0:	ldr	pc, [ip, #316]!	; 0x13c

00010eb4 <__cxa_pure_virtual@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #159744	; 0x27000
   10ebc:	ldr	pc, [ip, #308]!	; 0x134

00010ec0 <strchr@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #159744	; 0x27000
   10ec8:	ldr	pc, [ip, #300]!	; 0x12c

00010ecc <__printf_chk@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #159744	; 0x27000
   10ed4:	ldr	pc, [ip, #292]!	; 0x124

Disassembly of section .text:

00010ed8 <_Znwj@@Base-0xfec4>:
   10ed8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10edc:	sub	sp, sp, #52	; 0x34
   10ee0:	ldr	sl, [pc, #720]	; 111b8 <__printf_chk@plt+0x2ec>
   10ee4:	ldr	fp, [pc, #720]	; 111bc <__printf_chk@plt+0x2f0>
   10ee8:	ldr	r9, [pc, #720]	; 111c0 <__printf_chk@plt+0x2f4>
   10eec:	ldr	r2, [r1]
   10ef0:	ldr	r3, [sl]
   10ef4:	mov	r4, r1
   10ef8:	mov	r6, r0
   10efc:	ldr	r1, [pc, #704]	; 111c4 <__printf_chk@plt+0x2f8>
   10f00:	ldr	r0, [fp]
   10f04:	str	r2, [r9]
   10f08:	str	r3, [sp, #44]	; 0x2c
   10f0c:	bl	10d28 <setbuf@plt>
   10f10:	ldr	r8, [pc, #688]	; 111c8 <__printf_chk@plt+0x2fc>
   10f14:	ldr	r7, [pc, #688]	; 111cc <__printf_chk@plt+0x300>
   10f18:	mov	r5, #0
   10f1c:	str	r5, [sp]
   10f20:	mov	r3, r8
   10f24:	mov	r2, r7
   10f28:	mov	r1, r4
   10f2c:	mov	r0, r6
   10f30:	bl	20a30 <__printf_chk@plt+0xfb64>
   10f34:	cmn	r0, #1
   10f38:	beq	10fbc <__printf_chk@plt+0xf0>
   10f3c:	cmp	r0, #84	; 0x54
   10f40:	beq	10f1c <__printf_chk@plt+0x50>
   10f44:	ble	10f74 <__printf_chk@plt+0xa8>
   10f48:	cmp	r0, #118	; 0x76
   10f4c:	beq	10fa0 <__printf_chk@plt+0xd4>
   10f50:	cmp	r0, #256	; 0x100
   10f54:	bne	10f90 <__printf_chk@plt+0xc4>
   10f58:	ldr	r3, [pc, #624]	; 111d0 <__printf_chk@plt+0x304>
   10f5c:	ldr	r2, [r9]
   10f60:	ldr	r1, [pc, #620]	; 111d4 <__printf_chk@plt+0x308>
   10f64:	ldr	r0, [r3]
   10f68:	bl	21900 <_ZdlPv@@Base+0xb14>
   10f6c:	mov	r0, #0
   10f70:	bl	10ce0 <exit@plt>
   10f74:	cmp	r0, #63	; 0x3f
   10f78:	beq	11190 <__printf_chk@plt+0x2c4>
   10f7c:	cmp	r0, #67	; 0x43
   10f80:	ldreq	r3, [pc, #592]	; 111d8 <__printf_chk@plt+0x30c>
   10f84:	moveq	r2, #1
   10f88:	streq	r2, [r3]
   10f8c:	beq	10f18 <__printf_chk@plt+0x4c>
   10f90:	ldr	r1, [pc, #580]	; 111dc <__printf_chk@plt+0x310>
   10f94:	ldr	r0, [pc, #580]	; 111e0 <__printf_chk@plt+0x314>
   10f98:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   10f9c:	b	10f18 <__printf_chk@plt+0x4c>
   10fa0:	ldr	r3, [pc, #572]	; 111e4 <__printf_chk@plt+0x318>
   10fa4:	ldr	r1, [pc, #572]	; 111e8 <__printf_chk@plt+0x31c>
   10fa8:	mov	r0, #1
   10fac:	ldr	r2, [r3]
   10fb0:	bl	10ecc <__printf_chk@plt>
   10fb4:	mov	r0, #0
   10fb8:	bl	10ce0 <exit@plt>
   10fbc:	ldr	r0, [pc, #552]	; 111ec <__printf_chk@plt+0x320>
   10fc0:	bl	10cf8 <puts@plt>
   10fc4:	ldr	r3, [pc, #548]	; 111f0 <__printf_chk@plt+0x324>
   10fc8:	ldr	r5, [r3]
   10fcc:	cmp	r5, r6
   10fd0:	bge	110e0 <__printf_chk@plt+0x214>
   10fd4:	ldr	r9, [pc, #536]	; 111f4 <__printf_chk@plt+0x328>
   10fd8:	ldr	fp, [pc, #536]	; 111f8 <__printf_chk@plt+0x32c>
   10fdc:	b	11058 <__printf_chk@plt+0x18c>
   10fe0:	ldr	r2, [pc, #532]	; 111fc <__printf_chk@plt+0x330>
   10fe4:	mov	r3, #1
   10fe8:	ldr	r1, [r4, r5, lsl #2]
   10fec:	add	r0, sp, #24
   10ff0:	str	r3, [r2]
   10ff4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   10ff8:	ldr	r3, [sp, #28]
   10ffc:	ldr	r2, [sp, #32]
   11000:	cmp	r3, r2
   11004:	bge	110d0 <__printf_chk@plt+0x204>
   11008:	ldr	r2, [sp, #24]
   1100c:	add	r0, r3, #1
   11010:	mov	r1, #0
   11014:	str	r0, [sp, #28]
   11018:	strb	r1, [r2, r3]
   1101c:	add	r0, sp, #24
   11020:	bl	20d78 <__printf_chk@plt+0xfeac>
   11024:	ldr	r3, [sp, #24]
   11028:	ldr	r1, [pc, #464]	; 11200 <__printf_chk@plt+0x334>
   1102c:	mov	r2, r3
   11030:	mov	r0, #1
   11034:	str	r3, [fp]
   11038:	bl	10ecc <__printf_chk@plt>
   1103c:	mov	r0, r8
   11040:	bl	14f58 <__printf_chk@plt+0x408c>
   11044:	add	r0, sp, #24
   11048:	bl	21054 <_ZdlPv@@Base+0x268>
   1104c:	add	r5, r5, #1
   11050:	cmp	r6, r5
   11054:	beq	1110c <__printf_chk@plt+0x240>
   11058:	ldr	r8, [r4, r5, lsl #2]
   1105c:	ldrb	r3, [r8]
   11060:	cmp	r3, #45	; 0x2d
   11064:	bne	11074 <__printf_chk@plt+0x1a8>
   11068:	ldrb	r3, [r8, #1]
   1106c:	cmp	r3, #0
   11070:	beq	1114c <__printf_chk@plt+0x280>
   11074:	bl	10e24 <__errno_location@plt>
   11078:	mov	r3, #0
   1107c:	mov	r1, r9
   11080:	mov	r7, r0
   11084:	mov	r0, r8
   11088:	str	r3, [r7]
   1108c:	bl	10e54 <fopen64@plt>
   11090:	subs	r8, r0, #0
   11094:	bne	10fe0 <__printf_chk@plt+0x114>
   11098:	ldr	r1, [r4, r5, lsl #2]
   1109c:	add	r0, sp, #8
   110a0:	bl	1f798 <__printf_chk@plt+0xe8cc>
   110a4:	ldr	r0, [r7]
   110a8:	bl	10cec <strerror@plt>
   110ac:	mov	r1, r0
   110b0:	add	r0, sp, #24
   110b4:	bl	1f798 <__printf_chk@plt+0xe8cc>
   110b8:	add	r2, sp, #24
   110bc:	add	r1, sp, #8
   110c0:	ldr	r3, [pc, #316]	; 11204 <__printf_chk@plt+0x338>
   110c4:	ldr	r0, [pc, #316]	; 11208 <__printf_chk@plt+0x33c>
   110c8:	bl	1fc0c <__printf_chk@plt+0xed40>
   110cc:	b	1104c <__printf_chk@plt+0x180>
   110d0:	add	r0, sp, #24
   110d4:	bl	211bc <_ZdlPv@@Base+0x3d0>
   110d8:	ldr	r3, [sp, #28]
   110dc:	b	11008 <__printf_chk@plt+0x13c>
   110e0:	ldr	r3, [pc, #276]	; 111fc <__printf_chk@plt+0x330>
   110e4:	ldr	r1, [pc, #268]	; 111f8 <__printf_chk@plt+0x32c>
   110e8:	ldr	ip, [pc, #284]	; 1120c <__printf_chk@plt+0x340>
   110ec:	mov	r2, #1
   110f0:	ldr	r0, [pc, #280]	; 11210 <__printf_chk@plt+0x344>
   110f4:	str	r2, [r3]
   110f8:	str	ip, [r1]
   110fc:	bl	10cf8 <puts@plt>
   11100:	ldr	r3, [pc, #268]	; 11214 <__printf_chk@plt+0x348>
   11104:	ldr	r0, [r3]
   11108:	bl	14f58 <__printf_chk@plt+0x408c>
   1110c:	ldr	r4, [pc, #188]	; 111d0 <__printf_chk@plt+0x304>
   11110:	ldr	r0, [r4]
   11114:	bl	10d94 <ferror@plt>
   11118:	cmp	r0, #0
   1111c:	bne	11178 <__printf_chk@plt+0x2ac>
   11120:	ldr	r0, [r4]
   11124:	bl	10e48 <fflush@plt>
   11128:	cmp	r0, #0
   1112c:	blt	11178 <__printf_chk@plt+0x2ac>
   11130:	ldr	r2, [sp, #44]	; 0x2c
   11134:	ldr	r3, [sl]
   11138:	mov	r0, #0
   1113c:	cmp	r2, r3
   11140:	bne	111a8 <__printf_chk@plt+0x2dc>
   11144:	add	sp, sp, #52	; 0x34
   11148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1114c:	ldr	r2, [pc, #184]	; 1120c <__printf_chk@plt+0x340>
   11150:	mov	r3, #1
   11154:	str	r2, [fp]
   11158:	ldr	r2, [pc, #156]	; 111fc <__printf_chk@plt+0x330>
   1115c:	ldr	r0, [pc, #172]	; 11210 <__printf_chk@plt+0x344>
   11160:	str	r3, [r2]
   11164:	bl	10cf8 <puts@plt>
   11168:	ldr	r3, [pc, #164]	; 11214 <__printf_chk@plt+0x348>
   1116c:	ldr	r0, [r3]
   11170:	bl	14f58 <__printf_chk@plt+0x408c>
   11174:	b	1104c <__printf_chk@plt+0x180>
   11178:	ldr	r3, [pc, #132]	; 11204 <__printf_chk@plt+0x338>
   1117c:	ldr	r0, [pc, #148]	; 11218 <__printf_chk@plt+0x34c>
   11180:	mov	r2, r3
   11184:	mov	r1, r3
   11188:	bl	1fc0c <__printf_chk@plt+0xed40>
   1118c:	b	11130 <__printf_chk@plt+0x264>
   11190:	ldr	r2, [r9]
   11194:	ldr	r0, [fp]
   11198:	ldr	r1, [pc, #52]	; 111d4 <__printf_chk@plt+0x308>
   1119c:	bl	21900 <_ZdlPv@@Base+0xb14>
   111a0:	mov	r0, #1
   111a4:	bl	10ce0 <exit@plt>
   111a8:	bl	10d4c <__stack_chk_fail@plt>
   111ac:	add	r0, sp, #24
   111b0:	bl	21054 <_ZdlPv@@Base+0x268>
   111b4:	bl	10d58 <__cxa_end_cleanup@plt>
   111b8:	andeq	r7, r3, r8, asr #27
   111bc:	andeq	r8, r3, r8, lsr #32
   111c0:	andeq	sl, r3, r0, lsl #30
   111c4:	andeq	r8, r3, r0, asr #32
   111c8:	andeq	r3, r2, r0, lsl #13
   111cc:	ldrdeq	r3, [r2], -ip
   111d0:	andeq	r8, r3, ip, lsr #32
   111d4:	andeq	r3, r2, r0, lsl #30
   111d8:	andeq	r8, r3, r4, lsr r0
   111dc:			; <UNDEFINED> instruction: 0x000236b0
   111e0:	andeq	r0, r0, lr, lsr r6
   111e4:	andeq	r8, r3, r4, lsl r0
   111e8:	andeq	r3, r2, r4, ror #29
   111ec:	andeq	r3, r2, r0, lsr #30
   111f0:	andeq	r8, r3, r8
   111f4:	andeq	r3, r2, ip, lsl #24
   111f8:	muleq	r3, ip, lr
   111fc:	strdeq	sl, [r3], -ip
   11200:	andeq	r3, r2, ip, lsl #31
   11204:	andeq	sl, r3, r8, lsl #29
   11208:	andeq	r3, r2, r8, ror pc
   1120c:	andeq	r3, r2, ip, ror #30
   11210:	andeq	r3, r2, r0, ror pc
   11214:	andeq	r8, r3, r0, lsr #32
   11218:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   1121c:	push	{r4, lr}
   11220:	ldr	r4, [pc, #16]	; 11238 <__printf_chk@plt+0x36c>
   11224:	add	r0, r4, #4
   11228:	bl	1f770 <__printf_chk@plt+0xe8a4>
   1122c:	add	r0, r4, #8
   11230:	pop	{r4, lr}
   11234:	b	1f3fc <__printf_chk@plt+0xe530>
   11238:	andeq	r8, r3, r4, lsr r0
   1123c:	push	{r4, r5, r6, lr}
   11240:	ldr	r4, [pc, #44]	; 11274 <__printf_chk@plt+0x3a8>
   11244:	add	r0, r4, #308	; 0x134
   11248:	bl	1f770 <__printf_chk@plt+0xe8a4>
   1124c:	add	r5, r4, #16
   11250:	add	r0, r4, #312	; 0x138
   11254:	bl	1f3fc <__printf_chk@plt+0xe530>
   11258:	mov	r0, r5
   1125c:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   11260:	mov	r0, r5
   11264:	ldr	r2, [pc, #12]	; 11278 <__printf_chk@plt+0x3ac>
   11268:	ldr	r1, [pc, #12]	; 1127c <__printf_chk@plt+0x3b0>
   1126c:	pop	{r4, r5, r6, lr}
   11270:	b	10cbc <__aeabi_atexit@plt>
   11274:	andeq	sl, r3, r0, asr #32
   11278:	andeq	r8, r3, r4
   1127c:	andeq	r1, r2, r4, asr r0
   11280:	ldr	r3, [pc, #12]	; 11294 <__printf_chk@plt+0x3c8>
   11284:	ldr	r3, [r3]
   11288:	cmp	r3, #0
   1128c:	bxne	lr
   11290:	b	1f324 <__printf_chk@plt+0xe458>
   11294:	andeq	sl, r3, ip, ror r1
   11298:	ldr	r3, [pc, #12]	; 112ac <__printf_chk@plt+0x3e0>
   1129c:	ldr	r3, [r3]
   112a0:	cmp	r3, #0
   112a4:	bxne	lr
   112a8:	b	1f424 <__printf_chk@plt+0xe558>
   112ac:	andeq	sl, r3, r0, lsl #7
   112b0:	ldr	r3, [pc, #8]	; 112c0 <__printf_chk@plt+0x3f4>
   112b4:	mov	r2, #0
   112b8:	str	r2, [r3]
   112bc:	bx	lr
   112c0:	andeq	sl, r3, r8, lsl #29
   112c4:	ldr	r0, [pc]	; 112cc <__printf_chk@plt+0x400>
   112c8:	b	1f770 <__printf_chk@plt+0xe8a4>
   112cc:	strdeq	sl, [r3], -r8
   112d0:	mov	fp, #0
   112d4:	mov	lr, #0
   112d8:	pop	{r1}		; (ldr r1, [sp], #4)
   112dc:	mov	r2, sp
   112e0:	push	{r2}		; (str r2, [sp, #-4]!)
   112e4:	push	{r0}		; (str r0, [sp, #-4]!)
   112e8:	ldr	ip, [pc, #16]	; 11300 <__printf_chk@plt+0x434>
   112ec:	push	{ip}		; (str ip, [sp, #-4]!)
   112f0:	ldr	r0, [pc, #12]	; 11304 <__printf_chk@plt+0x438>
   112f4:	ldr	r3, [pc, #12]	; 11308 <__printf_chk@plt+0x43c>
   112f8:	bl	10e9c <__libc_start_main@plt>
   112fc:	bl	10d10 <abort@plt>
   11300:	andeq	r3, r2, r0, ror r6
   11304:	ldrdeq	r0, [r1], -r8
   11308:	andeq	r3, r2, r0, lsl r6
   1130c:	ldr	r3, [pc, #20]	; 11328 <__printf_chk@plt+0x45c>
   11310:	ldr	r2, [pc, #20]	; 1132c <__printf_chk@plt+0x460>
   11314:	add	r3, pc, r3
   11318:	ldr	r2, [r3, r2]
   1131c:	cmp	r2, #0
   11320:	bxeq	lr
   11324:	b	10ea8 <__gmon_start__@plt>
   11328:	andeq	r6, r2, r0, lsr #24
   1132c:	andeq	r0, r0, r0, asr #1
   11330:	ldr	r0, [pc, #24]	; 11350 <__printf_chk@plt+0x484>
   11334:	ldr	r3, [pc, #24]	; 11354 <__printf_chk@plt+0x488>
   11338:	cmp	r3, r0
   1133c:	bxeq	lr
   11340:	ldr	r3, [pc, #16]	; 11358 <__printf_chk@plt+0x48c>
   11344:	cmp	r3, #0
   11348:	bxeq	lr
   1134c:	bx	r3
   11350:	andeq	r8, r3, r0, lsr #32
   11354:	andeq	r8, r3, r0, lsr #32
   11358:	andeq	r0, r0, r0
   1135c:	ldr	r0, [pc, #36]	; 11388 <__printf_chk@plt+0x4bc>
   11360:	ldr	r1, [pc, #36]	; 1138c <__printf_chk@plt+0x4c0>
   11364:	sub	r1, r1, r0
   11368:	asr	r1, r1, #2
   1136c:	add	r1, r1, r1, lsr #31
   11370:	asrs	r1, r1, #1
   11374:	bxeq	lr
   11378:	ldr	r3, [pc, #16]	; 11390 <__printf_chk@plt+0x4c4>
   1137c:	cmp	r3, #0
   11380:	bxeq	lr
   11384:	bx	r3
   11388:	andeq	r8, r3, r0, lsr #32
   1138c:	andeq	r8, r3, r0, lsr #32
   11390:	andeq	r0, r0, r0
   11394:	push	{r4, lr}
   11398:	ldr	r4, [pc, #24]	; 113b8 <__printf_chk@plt+0x4ec>
   1139c:	ldrb	r3, [r4]
   113a0:	cmp	r3, #0
   113a4:	popne	{r4, pc}
   113a8:	bl	11330 <__printf_chk@plt+0x464>
   113ac:	mov	r3, #1
   113b0:	strb	r3, [r4]
   113b4:	pop	{r4, pc}
   113b8:	andeq	r8, r3, r0, lsr r0
   113bc:	b	1135c <__printf_chk@plt+0x490>
   113c0:	mov	r3, #0
   113c4:	push	{r4, lr}
   113c8:	mov	r4, r0
   113cc:	stm	r0, {r1, r3}
   113d0:	add	r0, r0, #8
   113d4:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   113d8:	mov	r0, r4
   113dc:	pop	{r4, pc}
   113e0:	push	{r4, r5, r6, lr}
   113e4:	subs	r5, r1, #0
   113e8:	mov	r4, r0
   113ec:	beq	11438 <__printf_chk@plt+0x56c>
   113f0:	ldr	r3, [r0, #12]
   113f4:	ldr	r2, [r0, #16]
   113f8:	cmp	r3, r2
   113fc:	bge	11428 <__printf_chk@plt+0x55c>
   11400:	ldr	r2, [r4, #8]
   11404:	cmp	r5, #10
   11408:	add	r1, r3, #1
   1140c:	str	r1, [r4, #12]
   11410:	strb	r5, [r2, r3]
   11414:	ldreq	r2, [pc, #76]	; 11468 <__printf_chk@plt+0x59c>
   11418:	ldreq	r3, [r2]
   1141c:	subeq	r3, r3, #1
   11420:	streq	r3, [r2]
   11424:	pop	{r4, r5, r6, pc}
   11428:	add	r0, r4, #8
   1142c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   11430:	ldr	r3, [r4, #12]
   11434:	b	11400 <__printf_chk@plt+0x534>
   11438:	ldr	r1, [pc, #44]	; 1146c <__printf_chk@plt+0x5a0>
   1143c:	mov	r0, #50	; 0x32
   11440:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   11444:	ldr	r3, [r4, #12]
   11448:	ldr	r2, [r4, #16]
   1144c:	cmp	r3, r2
   11450:	bge	11428 <__printf_chk@plt+0x55c>
   11454:	ldr	r2, [r4, #8]
   11458:	add	r1, r3, #1
   1145c:	str	r1, [r4, #12]
   11460:	strb	r5, [r2, r3]
   11464:	pop	{r4, r5, r6, pc}
   11468:	strdeq	sl, [r3], -ip
   1146c:			; <UNDEFINED> instruction: 0x000236b0
   11470:	ldr	r1, [r0, #12]
   11474:	push	{r4, r5, r6, r7, r8, lr}
   11478:	cmp	r1, #0
   1147c:	mov	r4, r0
   11480:	bne	114cc <__printf_chk@plt+0x600>
   11484:	ldr	r7, [pc, #692]	; 11740 <__printf_chk@plt+0x874>
   11488:	ldr	r6, [pc, #692]	; 11744 <__printf_chk@plt+0x878>
   1148c:	mov	r8, #1
   11490:	ldr	r3, [r4, #4]
   11494:	cmp	r3, #10
   11498:	ldrls	pc, [pc, r3, lsl #2]
   1149c:	b	11494 <__printf_chk@plt+0x5c8>
   114a0:	andeq	r1, r1, r0, lsl #10
   114a4:	andeq	r1, r1, r8, asr #10
   114a8:	andeq	r1, r1, r8, ror r5
   114ac:	andeq	r1, r1, r8, lsl #11
   114b0:	muleq	r1, r8, r5
   114b4:	andeq	r1, r1, r8, lsr #11
   114b8:			; <UNDEFINED> instruction: 0x000115b8
   114bc:	andeq	r1, r1, r8, asr #11
   114c0:	ldrdeq	r1, [r1], -r8
   114c4:	strdeq	r1, [r1], -r8
   114c8:	strdeq	r1, [r1], -r8
   114cc:	subs	r5, r1, #1
   114d0:	bmi	11600 <__printf_chk@plt+0x734>
   114d4:	mov	r0, r4
   114d8:	mov	r1, r5
   114dc:	ldr	r3, [r0, #8]!
   114e0:	ldrb	r5, [r3, r5]
   114e4:	bl	215ac <_ZdlPv@@Base+0x7c0>
   114e8:	cmp	r5, #10
   114ec:	beq	115e8 <__printf_chk@plt+0x71c>
   114f0:	mov	r0, r5
   114f4:	pop	{r4, r5, r6, r7, r8, pc}
   114f8:	mvn	r5, #0
   114fc:	b	114f0 <__printf_chk@plt+0x624>
   11500:	ldr	r0, [r4]
   11504:	bl	10d70 <getc@plt>
   11508:	cmp	r0, #46	; 0x2e
   1150c:	mov	r5, r0
   11510:	beq	11678 <__printf_chk@plt+0x7ac>
   11514:	cmn	r0, #1
   11518:	beq	11668 <__printf_chk@plt+0x79c>
   1151c:	cmp	r0, #10
   11520:	beq	115e8 <__printf_chk@plt+0x71c>
   11524:	cmp	r0, #0
   11528:	str	r8, [r4, #4]
   1152c:	bne	114f0 <__printf_chk@plt+0x624>
   11530:	ldr	r2, [pc, #520]	; 11740 <__printf_chk@plt+0x874>
   11534:	mov	r3, r7
   11538:	mov	r1, r2
   1153c:	mov	r0, r6
   11540:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11544:	b	11490 <__printf_chk@plt+0x5c4>
   11548:	ldr	r0, [r4]
   1154c:	bl	10d70 <getc@plt>
   11550:	cmp	r0, #92	; 0x5c
   11554:	mov	r5, r0
   11558:	beq	11610 <__printf_chk@plt+0x744>
   1155c:	cmn	r5, #1
   11560:	beq	11668 <__printf_chk@plt+0x79c>
   11564:	cmp	r5, #10
   11568:	beq	116cc <__printf_chk@plt+0x800>
   1156c:	cmp	r5, #0
   11570:	beq	11530 <__printf_chk@plt+0x664>
   11574:	b	114f0 <__printf_chk@plt+0x624>
   11578:	mov	r3, #1
   1157c:	str	r3, [r4, #4]
   11580:	mov	r5, #84	; 0x54
   11584:	b	114f0 <__printf_chk@plt+0x624>
   11588:	mov	r3, #4
   1158c:	str	r3, [r4, #4]
   11590:	mov	r5, #84	; 0x54
   11594:	b	114f0 <__printf_chk@plt+0x624>
   11598:	mov	r3, #1
   1159c:	str	r3, [r4, #4]
   115a0:	mov	r5, #69	; 0x45
   115a4:	b	114f0 <__printf_chk@plt+0x624>
   115a8:	mov	r3, #6
   115ac:	str	r3, [r4, #4]
   115b0:	mov	r5, #42	; 0x2a
   115b4:	b	114f0 <__printf_chk@plt+0x624>
   115b8:	mov	r3, #7
   115bc:	str	r3, [r4, #4]
   115c0:	mov	r5, #40	; 0x28
   115c4:	b	114f0 <__printf_chk@plt+0x624>
   115c8:	mov	r3, #8
   115cc:	str	r3, [r4, #4]
   115d0:	mov	r5, #51	; 0x33
   115d4:	b	114f0 <__printf_chk@plt+0x624>
   115d8:	mov	r3, #1
   115dc:	str	r3, [r4, #4]
   115e0:	mov	r5, #97	; 0x61
   115e4:	b	114f0 <__printf_chk@plt+0x624>
   115e8:	ldr	r2, [pc, #344]	; 11748 <__printf_chk@plt+0x87c>
   115ec:	mov	r0, r5
   115f0:	ldr	r3, [r2]
   115f4:	add	r3, r3, #1
   115f8:	str	r3, [r2]
   115fc:	pop	{r4, r5, r6, r7, r8, pc}
   11600:	ldr	r1, [pc, #324]	; 1174c <__printf_chk@plt+0x880>
   11604:	mov	r0, #98	; 0x62
   11608:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1160c:	b	114d4 <__printf_chk@plt+0x608>
   11610:	ldr	r0, [r4]
   11614:	bl	10d70 <getc@plt>
   11618:	cmp	r0, #10
   1161c:	beq	11658 <__printf_chk@plt+0x78c>
   11620:	cmp	r0, #97	; 0x61
   11624:	beq	1163c <__printf_chk@plt+0x770>
   11628:	cmn	r0, #1
   1162c:	beq	114f0 <__printf_chk@plt+0x624>
   11630:	ldr	r1, [r4]
   11634:	bl	10d40 <ungetc@plt>
   11638:	b	114f0 <__printf_chk@plt+0x624>
   1163c:	ldr	r3, [pc, #268]	; 11750 <__printf_chk@plt+0x884>
   11640:	ldr	r3, [r3]
   11644:	cmp	r3, #0
   11648:	movne	r3, #5
   1164c:	strne	r3, [r4, #4]
   11650:	beq	11630 <__printf_chk@plt+0x764>
   11654:	b	114f0 <__printf_chk@plt+0x624>
   11658:	ldr	r0, [r4]
   1165c:	bl	10d70 <getc@plt>
   11660:	mov	r5, r0
   11664:	b	1155c <__printf_chk@plt+0x690>
   11668:	mov	r3, #10
   1166c:	str	r3, [r4, #4]
   11670:	mvn	r5, #0
   11674:	b	114f0 <__printf_chk@plt+0x624>
   11678:	ldr	r0, [r4]
   1167c:	bl	10d70 <getc@plt>
   11680:	cmp	r0, #84	; 0x54
   11684:	bne	116e8 <__printf_chk@plt+0x81c>
   11688:	ldr	r0, [r4]
   1168c:	bl	10d70 <getc@plt>
   11690:	cmp	r0, #69	; 0x45
   11694:	bne	11724 <__printf_chk@plt+0x858>
   11698:	ldr	r3, [pc, #176]	; 11750 <__printf_chk@plt+0x884>
   1169c:	ldr	r3, [r3]
   116a0:	cmp	r3, #0
   116a4:	bne	116bc <__printf_chk@plt+0x7f0>
   116a8:	ldr	r0, [r4]
   116ac:	bl	10d70 <getc@plt>
   116b0:	cmn	r0, #1
   116b4:	mov	r6, r0
   116b8:	bne	11704 <__printf_chk@plt+0x838>
   116bc:	mov	r3, #9
   116c0:	str	r3, [r4, #4]
   116c4:	mvn	r5, #0
   116c8:	b	114f0 <__printf_chk@plt+0x624>
   116cc:	ldr	r2, [pc, #116]	; 11748 <__printf_chk@plt+0x87c>
   116d0:	mov	r3, #0
   116d4:	str	r3, [r4, #4]
   116d8:	ldr	r3, [r2]
   116dc:	add	r3, r3, #1
   116e0:	str	r3, [r2]
   116e4:	b	114f0 <__printf_chk@plt+0x624>
   116e8:	cmn	r0, #1
   116ec:	beq	116f8 <__printf_chk@plt+0x82c>
   116f0:	ldr	r1, [r4]
   116f4:	bl	10d40 <ungetc@plt>
   116f8:	mov	r3, #1
   116fc:	str	r3, [r4, #4]
   11700:	b	114f0 <__printf_chk@plt+0x624>
   11704:	ldr	r1, [r4]
   11708:	bl	10d40 <ungetc@plt>
   1170c:	cmp	r6, #10
   11710:	cmpne	r6, #32
   11714:	beq	116bc <__printf_chk@plt+0x7f0>
   11718:	mov	r3, #3
   1171c:	str	r3, [r4, #4]
   11720:	b	114f0 <__printf_chk@plt+0x624>
   11724:	cmn	r0, #1
   11728:	beq	11734 <__printf_chk@plt+0x868>
   1172c:	ldr	r1, [r4]
   11730:	bl	10d40 <ungetc@plt>
   11734:	mov	r3, #2
   11738:	str	r3, [r4, #4]
   1173c:	b	114f0 <__printf_chk@plt+0x624>
   11740:	andeq	sl, r3, r8, lsl #29
   11744:	ldrdeq	r3, [r2], -r0
   11748:	strdeq	sl, [r3], -ip
   1174c:	strdeq	r3, [r2], -r0
   11750:	andeq	r8, r3, r4, lsr r0
   11754:	ldr	r1, [pc, #16]	; 1176c <__printf_chk@plt+0x8a0>
   11758:	mov	r2, #0
   1175c:	str	r1, [r0, #8]
   11760:	str	r2, [r0]
   11764:	str	r2, [r0, #4]
   11768:	bx	lr
   1176c:	cdpcs	0, 0, cr0, cr9, cr0, {0}
   11770:	push	{lr}		; (str lr, [sp, #-4]!)
   11774:	ldrb	ip, [r1]
   11778:	ldrb	r3, [r0]
   1177c:	ldr	r2, [pc, #64]	; 117c4 <__printf_chk@plt+0x8f8>
   11780:	ldrb	lr, [r2, r3]
   11784:	ldrb	ip, [r2, ip]
   11788:	cmp	lr, ip
   1178c:	beq	117ac <__printf_chk@plt+0x8e0>
   11790:	b	117bc <__printf_chk@plt+0x8f0>
   11794:	ldrb	r3, [r0, #1]!
   11798:	ldrb	lr, [r1, #1]!
   1179c:	ldrb	ip, [r2, r3]
   117a0:	ldrb	lr, [r2, lr]
   117a4:	cmp	lr, ip
   117a8:	bne	117bc <__printf_chk@plt+0x8f0>
   117ac:	cmp	r3, #0
   117b0:	bne	11794 <__printf_chk@plt+0x8c8>
   117b4:	mov	r0, #1
   117b8:	pop	{pc}		; (ldr pc, [sp], #4)
   117bc:	mov	r0, #0
   117c0:	pop	{pc}		; (ldr pc, [sp], #4)
   117c4:	andeq	sl, r3, r0, lsl #3
   117c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117cc:	sub	sp, sp, #44	; 0x2c
   117d0:	ldr	sl, [pc, #2400]	; 12138 <__printf_chk@plt+0x126c>
   117d4:	mov	r6, r0
   117d8:	mov	r0, #12
   117dc:	ldr	r3, [sl]
   117e0:	mov	r5, #0
   117e4:	str	r3, [sp, #36]	; 0x24
   117e8:	bl	20d9c <_Znwj@@Base>
   117ec:	ldr	r3, [pc, #2376]	; 1213c <__printf_chk@plt+0x1270>
   117f0:	mov	r9, r0
   117f4:	add	r0, sp, #4
   117f8:	str	r3, [r9, #8]
   117fc:	str	r5, [r9]
   11800:	str	r5, [r9, #4]
   11804:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   11808:	b	1181c <__printf_chk@plt+0x950>
   1180c:	ldr	r2, [sp, #4]
   11810:	add	r1, r3, #1
   11814:	str	r1, [sp, #8]
   11818:	strb	r4, [r2, r3]
   1181c:	mov	r0, r6
   11820:	bl	11470 <__printf_chk@plt+0x5a4>
   11824:	cmn	r0, #1
   11828:	beq	1187c <__printf_chk@plt+0x9b0>
   1182c:	cmp	r0, #10
   11830:	beq	118dc <__printf_chk@plt+0xa10>
   11834:	cmp	r0, #40	; 0x28
   11838:	addeq	r5, r5, #1
   1183c:	beq	11858 <__printf_chk@plt+0x98c>
   11840:	cmp	r0, #41	; 0x29
   11844:	subeq	r5, r5, #1
   11848:	beq	11858 <__printf_chk@plt+0x98c>
   1184c:	cmp	r0, #59	; 0x3b
   11850:	cmpeq	r5, #0
   11854:	beq	11928 <__printf_chk@plt+0xa5c>
   11858:	ldr	r3, [sp, #8]
   1185c:	ldr	r2, [sp, #12]
   11860:	uxtb	r4, r0
   11864:	cmp	r2, r3
   11868:	bgt	1180c <__printf_chk@plt+0x940>
   1186c:	add	r0, sp, #4
   11870:	bl	211bc <_ZdlPv@@Base+0x3d0>
   11874:	ldr	r3, [sp, #8]
   11878:	b	1180c <__printf_chk@plt+0x940>
   1187c:	ldr	r4, [sp, #8]
   11880:	ldr	r5, [pc, #2232]	; 12140 <__printf_chk@plt+0x1274>
   11884:	b	118b0 <__printf_chk@plt+0x9e4>
   11888:	ldr	r3, [sp, #8]
   1188c:	cmp	r4, r3
   11890:	blt	118a0 <__printf_chk@plt+0x9d4>
   11894:	mov	r1, r5
   11898:	mov	r0, #98	; 0x62
   1189c:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   118a0:	ldr	r3, [sp, #4]
   118a4:	mov	r0, r6
   118a8:	ldrb	r1, [r3, r4]
   118ac:	bl	113e0 <__printf_chk@plt+0x514>
   118b0:	subs	r4, r4, #1
   118b4:	bpl	11888 <__printf_chk@plt+0x9bc>
   118b8:	add	r0, sp, #4
   118bc:	bl	21054 <_ZdlPv@@Base+0x268>
   118c0:	ldr	r2, [sp, #36]	; 0x24
   118c4:	ldr	r3, [sl]
   118c8:	mov	r0, r9
   118cc:	cmp	r2, r3
   118d0:	bne	11dbc <__printf_chk@plt+0xef0>
   118d4:	add	sp, sp, #44	; 0x2c
   118d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118dc:	mov	r1, r0
   118e0:	mov	r0, r6
   118e4:	bl	113e0 <__printf_chk@plt+0x514>
   118e8:	ldr	r4, [sp, #8]
   118ec:	ldr	r5, [pc, #2124]	; 12140 <__printf_chk@plt+0x1274>
   118f0:	b	1191c <__printf_chk@plt+0xa50>
   118f4:	ldr	r3, [sp, #8]
   118f8:	cmp	r4, r3
   118fc:	blt	1190c <__printf_chk@plt+0xa40>
   11900:	mov	r1, r5
   11904:	mov	r0, #98	; 0x62
   11908:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1190c:	ldr	r3, [sp, #4]
   11910:	mov	r0, r6
   11914:	ldrb	r1, [r3, r4]
   11918:	bl	113e0 <__printf_chk@plt+0x514>
   1191c:	subs	r4, r4, #1
   11920:	bpl	118f4 <__printf_chk@plt+0xa28>
   11924:	b	118b8 <__printf_chk@plt+0x9ec>
   11928:	ldr	r3, [sp, #8]
   1192c:	ldr	r2, [sp, #12]
   11930:	cmp	r2, r3
   11934:	ble	11b48 <__printf_chk@plt+0xc7c>
   11938:	ldr	r2, [sp, #4]
   1193c:	add	r0, r3, #1
   11940:	mov	r1, #0
   11944:	str	r0, [sp, #8]
   11948:	strb	r1, [r2, r3]
   1194c:	ldr	r3, [sp, #8]
   11950:	cmp	r3, r1
   11954:	beq	118b8 <__printf_chk@plt+0x9ec>
   11958:	bgt	11968 <__printf_chk@plt+0xa9c>
   1195c:	ldr	r1, [pc, #2012]	; 12140 <__printf_chk@plt+0x1274>
   11960:	mov	r0, #98	; 0x62
   11964:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   11968:	ldr	r8, [sp, #4]
   1196c:	ldr	r5, [pc, #2000]	; 12144 <__printf_chk@plt+0x1278>
   11970:	ldr	r6, [pc, #2000]	; 12148 <__printf_chk@plt+0x127c>
   11974:	ldr	r7, [pc, #2000]	; 1214c <__printf_chk@plt+0x1280>
   11978:	ldrb	r3, [r8]
   1197c:	ldrb	r2, [r5, r3]
   11980:	cmp	r2, #0
   11984:	bne	119a4 <__printf_chk@plt+0xad8>
   11988:	cmp	r3, #0
   1198c:	beq	118b8 <__printf_chk@plt+0x9ec>
   11990:	add	r8, r8, #1
   11994:	ldrb	r3, [r8]
   11998:	ldrb	r2, [r5, r3]
   1199c:	cmp	r2, #0
   119a0:	beq	11988 <__printf_chk@plt+0xabc>
   119a4:	cmp	r3, #0
   119a8:	beq	118b8 <__printf_chk@plt+0x9ec>
   119ac:	mov	r2, r8
   119b0:	b	119b8 <__printf_chk@plt+0xaec>
   119b4:	mov	r2, r4
   119b8:	ldrb	r3, [r2, #1]
   119bc:	add	r4, r2, #1
   119c0:	ldrb	r1, [r5, r3]
   119c4:	cmp	r1, #0
   119c8:	bne	119b4 <__printf_chk@plt+0xae8>
   119cc:	cmp	r3, #0
   119d0:	cmpne	r3, #40	; 0x28
   119d4:	beq	119e0 <__printf_chk@plt+0xb14>
   119d8:	b	11a0c <__printf_chk@plt+0xb40>
   119dc:	ldrb	r3, [r4, #1]!
   119e0:	ldrb	r2, [r6, r3]
   119e4:	cmp	r2, #0
   119e8:	bne	119dc <__printf_chk@plt+0xb10>
   119ec:	cmp	r3, #40	; 0x28
   119f0:	beq	11ad0 <__printf_chk@plt+0xc04>
   119f4:	ldrb	r3, [r8]
   119f8:	cmp	r3, #0
   119fc:	movne	fp, #0
   11a00:	bne	11a1c <__printf_chk@plt+0xb50>
   11a04:	mov	r8, r4
   11a08:	b	11978 <__printf_chk@plt+0xaac>
   11a0c:	strb	r1, [r4]
   11a10:	add	r4, r2, #2
   11a14:	ldrb	r3, [r2, #2]
   11a18:	b	119e0 <__printf_chk@plt+0xb14>
   11a1c:	ldrb	ip, [r7, r3]
   11a20:	ldrb	r3, [r7, #116]	; 0x74
   11a24:	cmp	r3, ip
   11a28:	bne	11a5c <__printf_chk@plt+0xb90>
   11a2c:	ldr	r0, [pc, #1820]	; 12150 <__printf_chk@plt+0x1284>
   11a30:	mov	r2, r8
   11a34:	mov	r1, #97	; 0x61
   11a38:	b	11a48 <__printf_chk@plt+0xb7c>
   11a3c:	cmp	r3, #0
   11a40:	beq	11a98 <__printf_chk@plt+0xbcc>
   11a44:	ldrb	r1, [r0, #1]!
   11a48:	ldrb	r3, [r2, #1]!
   11a4c:	ldrb	r1, [r7, r1]
   11a50:	ldrb	lr, [r7, r3]
   11a54:	cmp	lr, r1
   11a58:	beq	11a3c <__printf_chk@plt+0xb70>
   11a5c:	ldrb	r3, [r7, #108]	; 0x6c
   11a60:	cmp	r3, ip
   11a64:	bne	11bb0 <__printf_chk@plt+0xce4>
   11a68:	ldr	lr, [pc, #1764]	; 12154 <__printf_chk@plt+0x1288>
   11a6c:	mov	r2, r8
   11a70:	mov	r1, #105	; 0x69
   11a74:	ldrb	r3, [r2, #1]!
   11a78:	ldrb	r1, [r7, r1]
   11a7c:	ldrb	r0, [r7, r3]
   11a80:	cmp	r0, r1
   11a84:	bne	11bb0 <__printf_chk@plt+0xce4>
   11a88:	cmp	r3, #0
   11a8c:	beq	11b64 <__printf_chk@plt+0xc98>
   11a90:	ldrb	r1, [lr, #1]!
   11a94:	b	11a74 <__printf_chk@plt+0xba8>
   11a98:	cmp	fp, #0
   11a9c:	beq	11bec <__printf_chk@plt+0xd20>
   11aa0:	ldrb	r3, [fp]
   11aa4:	cmp	r3, #0
   11aa8:	beq	11ab8 <__printf_chk@plt+0xbec>
   11aac:	ldrb	r2, [fp, #1]
   11ab0:	cmp	r2, #0
   11ab4:	beq	11b58 <__printf_chk@plt+0xc8c>
   11ab8:	ldr	r3, [pc, #1688]	; 12158 <__printf_chk@plt+0x128c>
   11abc:	ldr	r0, [pc, #1688]	; 1215c <__printf_chk@plt+0x1290>
   11ac0:	mov	r2, r3
   11ac4:	mov	r1, r3
   11ac8:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11acc:	b	11a04 <__printf_chk@plt+0xb38>
   11ad0:	mov	fp, r4
   11ad4:	mov	r3, #0
   11ad8:	strb	r3, [fp], #1
   11adc:	ldrb	r3, [r4, #1]
   11ae0:	mov	r4, fp
   11ae4:	cmp	r3, #41	; 0x29
   11ae8:	bne	11afc <__printf_chk@plt+0xc30>
   11aec:	b	11b1c <__printf_chk@plt+0xc50>
   11af0:	ldrb	r3, [r4, #1]!
   11af4:	cmp	r3, #41	; 0x29
   11af8:	beq	11b1c <__printf_chk@plt+0xc50>
   11afc:	cmp	r3, #0
   11b00:	bne	11af0 <__printf_chk@plt+0xc24>
   11b04:	ldr	r3, [pc, #1612]	; 12158 <__printf_chk@plt+0x128c>
   11b08:	ldr	r0, [pc, #1616]	; 12160 <__printf_chk@plt+0x1294>
   11b0c:	mov	r2, r3
   11b10:	mov	r1, r3
   11b14:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11b18:	b	11b24 <__printf_chk@plt+0xc58>
   11b1c:	mov	r3, #0
   11b20:	strb	r3, [r4], #1
   11b24:	ldrb	r3, [r8]
   11b28:	cmp	r3, #0
   11b2c:	bne	11a1c <__printf_chk@plt+0xb50>
   11b30:	ldr	r3, [pc, #1568]	; 12158 <__printf_chk@plt+0x128c>
   11b34:	ldr	r0, [pc, #1576]	; 12164 <__printf_chk@plt+0x1298>
   11b38:	mov	r2, r3
   11b3c:	mov	r1, r3
   11b40:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11b44:	b	11a04 <__printf_chk@plt+0xb38>
   11b48:	add	r0, sp, #4
   11b4c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   11b50:	ldr	r3, [sp, #8]
   11b54:	b	11938 <__printf_chk@plt+0xa6c>
   11b58:	strb	r3, [r9, #10]
   11b5c:	mov	r8, r4
   11b60:	b	11978 <__printf_chk@plt+0xaac>
   11b64:	cmp	fp, #0
   11b68:	beq	11c34 <__printf_chk@plt+0xd68>
   11b6c:	add	r2, r9, #4
   11b70:	ldr	r1, [pc, #1520]	; 12168 <__printf_chk@plt+0x129c>
   11b74:	mov	r0, fp
   11b78:	bl	10e3c <sscanf@plt>
   11b7c:	cmp	r0, #1
   11b80:	beq	11c04 <__printf_chk@plt+0xd38>
   11b84:	add	r3, sp, #16
   11b88:	mov	r1, fp
   11b8c:	mov	r0, r3
   11b90:	mov	r8, r3
   11b94:	bl	1f798 <__printf_chk@plt+0xe8cc>
   11b98:	ldr	r3, [pc, #1464]	; 12158 <__printf_chk@plt+0x128c>
   11b9c:	mov	r1, r8
   11ba0:	mov	r2, r3
   11ba4:	ldr	r0, [pc, #1472]	; 1216c <__printf_chk@plt+0x12a0>
   11ba8:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11bac:	b	11a04 <__printf_chk@plt+0xb38>
   11bb0:	ldrb	r3, [r7, #100]	; 0x64
   11bb4:	cmp	r3, ip
   11bb8:	bne	11c8c <__printf_chk@plt+0xdc0>
   11bbc:	ldr	lr, [pc, #1452]	; 12170 <__printf_chk@plt+0x12a4>
   11bc0:	mov	r2, r8
   11bc4:	mov	r1, #101	; 0x65
   11bc8:	ldrb	r3, [r2, #1]!
   11bcc:	ldrb	r1, [r7, r1]
   11bd0:	ldrb	r0, [r7, r3]
   11bd4:	cmp	r0, r1
   11bd8:	bne	11c8c <__printf_chk@plt+0xdc0>
   11bdc:	cmp	r3, #0
   11be0:	beq	11c4c <__printf_chk@plt+0xd80>
   11be4:	ldrb	r1, [lr, #1]!
   11be8:	b	11bc8 <__printf_chk@plt+0xcfc>
   11bec:	ldr	r3, [pc, #1380]	; 12158 <__printf_chk@plt+0x128c>
   11bf0:	ldr	r0, [pc, #1404]	; 12174 <__printf_chk@plt+0x12a8>
   11bf4:	mov	r2, r3
   11bf8:	mov	r1, r3
   11bfc:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11c00:	b	11a04 <__printf_chk@plt+0xb38>
   11c04:	ldr	r3, [r9, #4]
   11c08:	cmp	r3, #0
   11c0c:	bgt	11a04 <__printf_chk@plt+0xb38>
   11c10:	ldr	r3, [pc, #1344]	; 12158 <__printf_chk@plt+0x128c>
   11c14:	ldr	r0, [pc, #1372]	; 12178 <__printf_chk@plt+0x12ac>
   11c18:	mov	r2, r3
   11c1c:	mov	r1, r3
   11c20:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11c24:	mov	r3, #0
   11c28:	mov	r8, r4
   11c2c:	str	r3, [r9, #4]
   11c30:	b	11978 <__printf_chk@plt+0xaac>
   11c34:	ldr	r3, [pc, #1308]	; 12158 <__printf_chk@plt+0x128c>
   11c38:	ldr	r0, [pc, #1340]	; 1217c <__printf_chk@plt+0x12b0>
   11c3c:	mov	r2, r3
   11c40:	mov	r1, r3
   11c44:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11c48:	b	11a04 <__printf_chk@plt+0xb38>
   11c4c:	cmp	fp, #0
   11c50:	beq	11d10 <__printf_chk@plt+0xe44>
   11c54:	ldrb	r3, [fp]
   11c58:	cmp	r3, #0
   11c5c:	beq	11cc8 <__printf_chk@plt+0xdfc>
   11c60:	ldrb	r2, [fp, #1]
   11c64:	cmp	r2, #0
   11c68:	beq	11cc8 <__printf_chk@plt+0xdfc>
   11c6c:	ldrb	r2, [fp, #2]
   11c70:	cmp	r2, #0
   11c74:	bne	11cc8 <__printf_chk@plt+0xdfc>
   11c78:	strb	r3, [r9, #8]
   11c7c:	ldrb	r3, [fp, #1]
   11c80:	mov	r8, r4
   11c84:	strb	r3, [r9, #9]
   11c88:	b	11978 <__printf_chk@plt+0xaac>
   11c8c:	ldrb	r3, [r7, #99]	; 0x63
   11c90:	cmp	r3, ip
   11c94:	bne	11d58 <__printf_chk@plt+0xe8c>
   11c98:	ldr	r0, [pc, #1248]	; 12180 <__printf_chk@plt+0x12b4>
   11c9c:	mov	r2, r8
   11ca0:	mov	r1, #101	; 0x65
   11ca4:	ldrb	r3, [r2, #1]!
   11ca8:	ldrb	r1, [r7, r1]
   11cac:	ldrb	lr, [r7, r3]
   11cb0:	cmp	lr, r1
   11cb4:	bne	11d28 <__printf_chk@plt+0xe5c>
   11cb8:	cmp	r3, #0
   11cbc:	beq	11ce0 <__printf_chk@plt+0xe14>
   11cc0:	ldrb	r1, [r0, #1]!
   11cc4:	b	11ca4 <__printf_chk@plt+0xdd8>
   11cc8:	ldr	r3, [pc, #1160]	; 12158 <__printf_chk@plt+0x128c>
   11ccc:	ldr	r0, [pc, #1200]	; 12184 <__printf_chk@plt+0x12b8>
   11cd0:	mov	r2, r3
   11cd4:	mov	r1, r3
   11cd8:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11cdc:	b	11a04 <__printf_chk@plt+0xb38>
   11ce0:	cmp	fp, #0
   11ce4:	beq	11cfc <__printf_chk@plt+0xe30>
   11ce8:	ldr	r3, [pc, #1128]	; 12158 <__printf_chk@plt+0x128c>
   11cec:	ldr	r0, [pc, #1172]	; 12188 <__printf_chk@plt+0x12bc>
   11cf0:	mov	r2, r3
   11cf4:	mov	r1, r3
   11cf8:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11cfc:	ldr	r3, [r9]
   11d00:	mov	r8, r4
   11d04:	orr	r3, r3, #1
   11d08:	str	r3, [r9]
   11d0c:	b	11978 <__printf_chk@plt+0xaac>
   11d10:	ldr	r3, [pc, #1088]	; 12158 <__printf_chk@plt+0x128c>
   11d14:	ldr	r0, [pc, #1136]	; 1218c <__printf_chk@plt+0x12c0>
   11d18:	mov	r2, r3
   11d1c:	mov	r1, r3
   11d20:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11d24:	b	11a04 <__printf_chk@plt+0xb38>
   11d28:	ldr	r1, [pc, #1120]	; 12190 <__printf_chk@plt+0x12c4>
   11d2c:	mov	r2, r8
   11d30:	mov	r3, #101	; 0x65
   11d34:	ldrb	r0, [r2, #1]!
   11d38:	ldrb	r3, [r7, r3]
   11d3c:	ldrb	lr, [r7, r0]
   11d40:	cmp	lr, r3
   11d44:	bne	11d58 <__printf_chk@plt+0xe8c>
   11d48:	cmp	r0, #0
   11d4c:	beq	11ce0 <__printf_chk@plt+0xe14>
   11d50:	ldrb	r3, [r1, #1]!
   11d54:	b	11d34 <__printf_chk@plt+0xe68>
   11d58:	ldrb	r3, [r7, #101]	; 0x65
   11d5c:	cmp	r3, ip
   11d60:	moveq	r3, r8
   11d64:	ldreq	r2, [pc, #1064]	; 12194 <__printf_chk@plt+0x12c8>
   11d68:	bne	11dc0 <__printf_chk@plt+0xef4>
   11d6c:	ldrb	r1, [r3, #1]!
   11d70:	ldrb	r0, [r2, #1]!
   11d74:	ldrb	ip, [r7, r1]
   11d78:	ldrb	r0, [r7, r0]
   11d7c:	cmp	ip, r0
   11d80:	bne	11dc0 <__printf_chk@plt+0xef4>
   11d84:	cmp	r1, #0
   11d88:	bne	11d6c <__printf_chk@plt+0xea0>
   11d8c:	cmp	fp, #0
   11d90:	beq	11da8 <__printf_chk@plt+0xedc>
   11d94:	ldr	r3, [pc, #956]	; 12158 <__printf_chk@plt+0x128c>
   11d98:	ldr	r0, [pc, #1016]	; 12198 <__printf_chk@plt+0x12cc>
   11d9c:	mov	r2, r3
   11da0:	mov	r1, r3
   11da4:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11da8:	ldr	r3, [r9]
   11dac:	mov	r8, r4
   11db0:	orr	r3, r3, #2
   11db4:	str	r3, [r9]
   11db8:	b	11978 <__printf_chk@plt+0xaac>
   11dbc:	bl	10d4c <__stack_chk_fail@plt>
   11dc0:	sub	r3, r8, #1
   11dc4:	ldr	r1, [pc, #976]	; 1219c <__printf_chk@plt+0x12d0>
   11dc8:	mov	r2, r3
   11dcc:	b	11dd8 <__printf_chk@plt+0xf0c>
   11dd0:	cmp	r0, #0
   11dd4:	beq	11f84 <__printf_chk@plt+0x10b8>
   11dd8:	ldrb	r0, [r2, #1]!
   11ddc:	ldrb	ip, [r1], #1
   11de0:	ldrb	lr, [r7, r0]
   11de4:	ldrb	ip, [r7, ip]
   11de8:	cmp	lr, ip
   11dec:	beq	11dd0 <__printf_chk@plt+0xf04>
   11df0:	ldr	r1, [pc, #936]	; 121a0 <__printf_chk@plt+0x12d4>
   11df4:	mov	r2, r3
   11df8:	b	11e04 <__printf_chk@plt+0xf38>
   11dfc:	cmp	r0, #0
   11e00:	beq	11f84 <__printf_chk@plt+0x10b8>
   11e04:	ldrb	r0, [r2, #1]!
   11e08:	ldrb	ip, [r1], #1
   11e0c:	ldrb	lr, [r7, r0]
   11e10:	ldrb	ip, [r7, ip]
   11e14:	cmp	lr, ip
   11e18:	beq	11dfc <__printf_chk@plt+0xf30>
   11e1c:	ldr	r1, [pc, #896]	; 121a4 <__printf_chk@plt+0x12d8>
   11e20:	mov	r2, r3
   11e24:	b	11e30 <__printf_chk@plt+0xf64>
   11e28:	cmp	r0, #0
   11e2c:	beq	11fb4 <__printf_chk@plt+0x10e8>
   11e30:	ldrb	r0, [r2, #1]!
   11e34:	ldrb	ip, [r1], #1
   11e38:	ldrb	lr, [r7, r0]
   11e3c:	ldrb	ip, [r7, ip]
   11e40:	cmp	lr, ip
   11e44:	beq	11e28 <__printf_chk@plt+0xf5c>
   11e48:	ldr	r1, [pc, #856]	; 121a8 <__printf_chk@plt+0x12dc>
   11e4c:	mov	r2, r3
   11e50:	b	11e5c <__printf_chk@plt+0xf90>
   11e54:	cmp	r0, #0
   11e58:	beq	11fb4 <__printf_chk@plt+0x10e8>
   11e5c:	ldrb	r0, [r2, #1]!
   11e60:	ldrb	ip, [r1], #1
   11e64:	ldrb	lr, [r7, r0]
   11e68:	ldrb	ip, [r7, ip]
   11e6c:	cmp	lr, ip
   11e70:	beq	11e54 <__printf_chk@plt+0xf88>
   11e74:	ldr	r1, [pc, #816]	; 121ac <__printf_chk@plt+0x12e0>
   11e78:	mov	r2, r3
   11e7c:	b	11e88 <__printf_chk@plt+0xfbc>
   11e80:	cmp	r0, #0
   11e84:	beq	11fe4 <__printf_chk@plt+0x1118>
   11e88:	ldrb	r0, [r2, #1]!
   11e8c:	ldrb	ip, [r1], #1
   11e90:	ldrb	lr, [r7, r0]
   11e94:	ldrb	ip, [r7, ip]
   11e98:	cmp	lr, ip
   11e9c:	beq	11e80 <__printf_chk@plt+0xfb4>
   11ea0:	ldr	r1, [pc, #776]	; 121b0 <__printf_chk@plt+0x12e4>
   11ea4:	mov	r2, r3
   11ea8:	b	11eb4 <__printf_chk@plt+0xfe8>
   11eac:	cmp	r0, #0
   11eb0:	beq	12014 <__printf_chk@plt+0x1148>
   11eb4:	ldrb	r0, [r2, #1]!
   11eb8:	ldrb	ip, [r1], #1
   11ebc:	ldrb	lr, [r7, r0]
   11ec0:	ldrb	ip, [r7, ip]
   11ec4:	cmp	lr, ip
   11ec8:	beq	11eac <__printf_chk@plt+0xfe0>
   11ecc:	ldr	r1, [pc, #736]	; 121b4 <__printf_chk@plt+0x12e8>
   11ed0:	mov	r2, r3
   11ed4:	b	11ee0 <__printf_chk@plt+0x1014>
   11ed8:	cmp	r0, #0
   11edc:	beq	12044 <__printf_chk@plt+0x1178>
   11ee0:	ldrb	r0, [r2, #1]!
   11ee4:	ldrb	ip, [r1], #1
   11ee8:	ldrb	lr, [r7, r0]
   11eec:	ldrb	ip, [r7, ip]
   11ef0:	cmp	lr, ip
   11ef4:	beq	11ed8 <__printf_chk@plt+0x100c>
   11ef8:	ldr	r1, [pc, #696]	; 121b8 <__printf_chk@plt+0x12ec>
   11efc:	mov	r2, r3
   11f00:	b	11f0c <__printf_chk@plt+0x1040>
   11f04:	cmp	r0, #0
   11f08:	beq	12074 <__printf_chk@plt+0x11a8>
   11f0c:	ldrb	r0, [r2, #1]!
   11f10:	ldrb	ip, [r1], #1
   11f14:	ldrb	lr, [r7, r0]
   11f18:	ldrb	ip, [r7, ip]
   11f1c:	cmp	lr, ip
   11f20:	beq	11f04 <__printf_chk@plt+0x1038>
   11f24:	ldr	r1, [pc, #656]	; 121bc <__printf_chk@plt+0x12f0>
   11f28:	mov	r2, r3
   11f2c:	ldrb	r0, [r2, #1]!
   11f30:	ldrb	ip, [r1], #1
   11f34:	ldrb	lr, [r7, r0]
   11f38:	ldrb	ip, [r7, ip]
   11f3c:	cmp	lr, ip
   11f40:	bne	120a4 <__printf_chk@plt+0x11d8>
   11f44:	cmp	r0, #0
   11f48:	bne	11f2c <__printf_chk@plt+0x1060>
   11f4c:	cmp	fp, #0
   11f50:	beq	120dc <__printf_chk@plt+0x1210>
   11f54:	ldrb	r3, [fp]
   11f58:	cmp	r3, #0
   11f5c:	beq	11f6c <__printf_chk@plt+0x10a0>
   11f60:	ldrb	r2, [fp, #1]
   11f64:	cmp	r2, #0
   11f68:	beq	12120 <__printf_chk@plt+0x1254>
   11f6c:	ldr	r3, [pc, #484]	; 12158 <__printf_chk@plt+0x128c>
   11f70:	ldr	r0, [pc, #584]	; 121c0 <__printf_chk@plt+0x12f4>
   11f74:	mov	r2, r3
   11f78:	mov	r1, r3
   11f7c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11f80:	b	11a04 <__printf_chk@plt+0xb38>
   11f84:	cmp	fp, #0
   11f88:	beq	11fa0 <__printf_chk@plt+0x10d4>
   11f8c:	ldr	r3, [pc, #452]	; 12158 <__printf_chk@plt+0x128c>
   11f90:	ldr	r0, [pc, #556]	; 121c4 <__printf_chk@plt+0x12f8>
   11f94:	mov	r2, r3
   11f98:	mov	r1, r3
   11f9c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11fa0:	ldr	r3, [r9]
   11fa4:	mov	r8, r4
   11fa8:	orr	r3, r3, #4
   11fac:	str	r3, [r9]
   11fb0:	b	11978 <__printf_chk@plt+0xaac>
   11fb4:	cmp	fp, #0
   11fb8:	beq	11fd0 <__printf_chk@plt+0x1104>
   11fbc:	ldr	r3, [pc, #404]	; 12158 <__printf_chk@plt+0x128c>
   11fc0:	ldr	r0, [pc, #512]	; 121c8 <__printf_chk@plt+0x12fc>
   11fc4:	mov	r2, r3
   11fc8:	mov	r1, r3
   11fcc:	bl	1fb84 <__printf_chk@plt+0xecb8>
   11fd0:	ldr	r3, [r9]
   11fd4:	mov	r8, r4
   11fd8:	orr	r3, r3, #16
   11fdc:	str	r3, [r9]
   11fe0:	b	11978 <__printf_chk@plt+0xaac>
   11fe4:	cmp	fp, #0
   11fe8:	beq	12000 <__printf_chk@plt+0x1134>
   11fec:	ldr	r3, [pc, #356]	; 12158 <__printf_chk@plt+0x128c>
   11ff0:	ldr	r0, [pc, #468]	; 121cc <__printf_chk@plt+0x1300>
   11ff4:	mov	r2, r3
   11ff8:	mov	r1, r3
   11ffc:	bl	1fb84 <__printf_chk@plt+0xecb8>
   12000:	ldr	r3, [r9]
   12004:	mov	r8, r4
   12008:	orr	r3, r3, #8
   1200c:	str	r3, [r9]
   12010:	b	11978 <__printf_chk@plt+0xaac>
   12014:	cmp	fp, #0
   12018:	beq	12030 <__printf_chk@plt+0x1164>
   1201c:	ldr	r3, [pc, #308]	; 12158 <__printf_chk@plt+0x128c>
   12020:	ldr	r0, [pc, #424]	; 121d0 <__printf_chk@plt+0x1304>
   12024:	mov	r2, r3
   12028:	mov	r1, r3
   1202c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   12030:	ldr	r3, [r9]
   12034:	mov	r8, r4
   12038:	orr	r3, r3, #32
   1203c:	str	r3, [r9]
   12040:	b	11978 <__printf_chk@plt+0xaac>
   12044:	cmp	fp, #0
   12048:	beq	12060 <__printf_chk@plt+0x1194>
   1204c:	ldr	r3, [pc, #260]	; 12158 <__printf_chk@plt+0x128c>
   12050:	ldr	r0, [pc, #380]	; 121d4 <__printf_chk@plt+0x1308>
   12054:	mov	r2, r3
   12058:	mov	r1, r3
   1205c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   12060:	ldr	r3, [r9]
   12064:	mov	r8, r4
   12068:	orr	r3, r3, #64	; 0x40
   1206c:	str	r3, [r9]
   12070:	b	11978 <__printf_chk@plt+0xaac>
   12074:	cmp	fp, #0
   12078:	beq	12090 <__printf_chk@plt+0x11c4>
   1207c:	ldr	r3, [pc, #212]	; 12158 <__printf_chk@plt+0x128c>
   12080:	ldr	r0, [pc, #336]	; 121d8 <__printf_chk@plt+0x130c>
   12084:	mov	r2, r3
   12088:	mov	r1, r3
   1208c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   12090:	ldr	r3, [r9]
   12094:	mov	r8, r4
   12098:	orr	r3, r3, #128	; 0x80
   1209c:	str	r3, [r9]
   120a0:	b	11978 <__printf_chk@plt+0xaac>
   120a4:	ldr	r2, [pc, #304]	; 121dc <__printf_chk@plt+0x1310>
   120a8:	ldrb	r1, [r3, #1]!
   120ac:	ldrb	r0, [r2], #1
   120b0:	ldrb	ip, [r7, r1]
   120b4:	ldrb	r0, [r7, r0]
   120b8:	cmp	ip, r0
   120bc:	bne	120f4 <__printf_chk@plt+0x1228>
   120c0:	cmp	r1, #0
   120c4:	bne	120a8 <__printf_chk@plt+0x11dc>
   120c8:	ldr	r3, [r9]
   120cc:	mov	r8, r4
   120d0:	orr	r3, r3, #-2147483648	; 0x80000000
   120d4:	str	r3, [r9]
   120d8:	b	11978 <__printf_chk@plt+0xaac>
   120dc:	ldr	r3, [pc, #116]	; 12158 <__printf_chk@plt+0x128c>
   120e0:	ldr	r0, [pc, #248]	; 121e0 <__printf_chk@plt+0x1314>
   120e4:	mov	r2, r3
   120e8:	mov	r1, r3
   120ec:	bl	1fb84 <__printf_chk@plt+0xecb8>
   120f0:	b	11a04 <__printf_chk@plt+0xb38>
   120f4:	add	r3, sp, #16
   120f8:	mov	r1, r8
   120fc:	mov	r0, r3
   12100:	mov	fp, r3
   12104:	bl	1f798 <__printf_chk@plt+0xe8cc>
   12108:	ldr	r3, [pc, #72]	; 12158 <__printf_chk@plt+0x128c>
   1210c:	mov	r1, fp
   12110:	mov	r2, r3
   12114:	ldr	r0, [pc, #200]	; 121e4 <__printf_chk@plt+0x1318>
   12118:	bl	1fb84 <__printf_chk@plt+0xecb8>
   1211c:	b	11a04 <__printf_chk@plt+0xb38>
   12120:	strb	r3, [r9, #11]
   12124:	mov	r8, r4
   12128:	b	11978 <__printf_chk@plt+0xaac>
   1212c:	add	r0, sp, #4
   12130:	bl	21054 <_ZdlPv@@Base+0x268>
   12134:	bl	10d58 <__cxa_end_cleanup@plt>
   12138:	andeq	r7, r3, r8, asr #27
   1213c:	cdpcs	0, 0, cr0, cr9, cr0, {0}
   12140:	strdeq	r3, [r2], -r0
   12144:	andeq	sl, r3, r4, lsl #9
   12148:	andeq	sl, r3, r4, lsl #17
   1214c:	andeq	sl, r3, r0, lsl #3
   12150:	andeq	r3, r2, sp, ror #21
   12154:	andeq	r3, r2, sp, lsl #15
   12158:	andeq	sl, r3, r8, lsl #29
   1215c:	andeq	r3, r2, r8, asr r7
   12160:	andeq	r3, r2, r0, ror #21
   12164:	andeq	r3, r2, r0, lsl r7
   12168:			; <UNDEFINED> instruction: 0x000255b4
   1216c:	andeq	r3, r2, ip, asr #15
   12170:	strdeq	r3, [r2], -sp
   12174:	andeq	r3, r2, r8, lsr #14
   12178:	andeq	r3, r2, r0, ror #15
   1217c:	muleq	r2, r8, r7
   12180:	andeq	r3, r2, r9, ror #16
   12184:	andeq	r3, r2, r4, lsr r8
   12188:	andeq	r3, r2, r8, ror r8
   1218c:	andeq	r3, r2, r4, lsl #16
   12190:	andeq	r3, r2, r1, ror r8
   12194:	andeq	r3, r2, r4, lsr #17
   12198:	andeq	r3, r2, ip, lsr #17
   1219c:	ldrdeq	r3, [r2], -r8
   121a0:	ldrdeq	r3, [r2], -ip
   121a4:	andeq	r3, r2, r4, ror #17
   121a8:	andeq	r3, r2, r8, lsl r9
   121ac:	andeq	r3, r2, r4, lsr #18
   121b0:	andeq	r3, r2, ip, asr r9
   121b4:	muleq	r2, r0, r9
   121b8:	andeq	r3, r2, r8, asr #19
   121bc:	strdeq	r3, [r2], -ip
   121c0:	andeq	r3, r2, r0, lsl #21
   121c4:	strdeq	r3, [r2], -r0
   121c8:	andeq	r3, r2, ip, lsr #18
   121cc:	andeq	r3, r2, r4, ror #18
   121d0:	muleq	r2, ip, r9
   121d4:	ldrdeq	r3, [r2], -r0
   121d8:	andeq	r3, r2, ip, lsl #20
   121dc:	andeq	r3, r2, r8, lsr sl
   121e0:	andeq	r3, r2, r8, asr #20
   121e4:	andeq	r3, r2, r0, asr #21
   121e8:	push	{r4, r5, r6, lr}
   121ec:	add	r5, r0, #8
   121f0:	mov	r4, r0
   121f4:	mov	r0, r5
   121f8:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   121fc:	add	r0, r4, #20
   12200:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   12204:	mov	r3, #0
   12208:	str	r3, [r4, #32]
   1220c:	strh	r3, [r4, #36]	; 0x24
   12210:	str	r3, [r4]
   12214:	str	r3, [r4, #4]
   12218:	mov	r0, r4
   1221c:	pop	{r4, r5, r6, pc}
   12220:	mov	r0, r5
   12224:	bl	21054 <_ZdlPv@@Base+0x268>
   12228:	bl	10d58 <__cxa_end_cleanup@plt>
   1222c:	push	{r4, lr}
   12230:	mov	r4, r0
   12234:	add	r0, r0, #20
   12238:	bl	21054 <_ZdlPv@@Base+0x268>
   1223c:	add	r0, r4, #8
   12240:	bl	21054 <_ZdlPv@@Base+0x268>
   12244:	mov	r0, r4
   12248:	pop	{r4, pc}
   1224c:	add	r0, r4, #8
   12250:	bl	21054 <_ZdlPv@@Base+0x268>
   12254:	bl	10d58 <__cxa_end_cleanup@plt>
   12258:	push	{r4, lr}
   1225c:	mov	r4, r0
   12260:	bl	121e8 <__printf_chk@plt+0x131c>
   12264:	mov	r3, #0
   12268:	str	r3, [r4, #40]	; 0x28
   1226c:	mov	r0, r4
   12270:	pop	{r4, pc}
   12274:	push	{r4, r5, r6, lr}
   12278:	mov	r4, r0
   1227c:	mov	r5, r1
   12280:	bl	121e8 <__printf_chk@plt+0x131c>
   12284:	str	r5, [r4, #40]	; 0x28
   12288:	mov	r0, r4
   1228c:	pop	{r4, r5, r6, pc}
   12290:	ldr	r3, [r0, #40]	; 0x28
   12294:	push	{r4, r5, r6, lr}
   12298:	mov	r4, r0
   1229c:	cmp	r3, #8
   122a0:	ldrls	pc, [pc, r3, lsl #2]
   122a4:	b	1253c <__printf_chk@plt+0x1670>
   122a8:	andeq	r2, r1, ip, asr r3
   122ac:	andeq	r2, r1, r8, ror #7
   122b0:	andeq	r2, r1, r0, asr #7
   122b4:	ldrdeq	r2, [r1], -r4
   122b8:	andeq	r2, r1, r0, ror r3
   122bc:	andeq	r2, r1, r4, lsl #7
   122c0:	muleq	r1, r8, r3
   122c4:	andeq	r2, r1, ip, lsr #7
   122c8:	andeq	r2, r1, ip, asr #5
   122cc:	ldr	r3, [pc, #632]	; 1254c <__printf_chk@plt+0x1680>
   122d0:	mov	r0, #61	; 0x3d
   122d4:	ldr	r1, [r3]
   122d8:	bl	10d64 <putc@plt>
   122dc:	ldrsh	r3, [r4, #2]
   122e0:	cmp	r3, #0
   122e4:	bne	124b8 <__printf_chk@plt+0x15ec>
   122e8:	ldrsh	r3, [r4, #6]
   122ec:	cmp	r3, #0
   122f0:	bne	12484 <__printf_chk@plt+0x15b8>
   122f4:	ldr	r3, [r4, #12]
   122f8:	cmp	r3, #0
   122fc:	bne	12458 <__printf_chk@plt+0x158c>
   12300:	ldr	r3, [r4, #24]
   12304:	cmp	r3, #0
   12308:	bne	1242c <__printf_chk@plt+0x1560>
   1230c:	ldr	r3, [r4, #32]
   12310:	cmp	r3, #1
   12314:	beq	123fc <__printf_chk@plt+0x1530>
   12318:	cmp	r3, #2
   1231c:	bne	12330 <__printf_chk@plt+0x1464>
   12320:	ldr	r3, [pc, #548]	; 1254c <__printf_chk@plt+0x1680>
   12324:	mov	r0, #100	; 0x64
   12328:	ldr	r1, [r3]
   1232c:	bl	10d64 <putc@plt>
   12330:	ldrb	r3, [r4, #36]	; 0x24
   12334:	cmp	r3, #0
   12338:	bne	12418 <__printf_chk@plt+0x154c>
   1233c:	ldrb	r3, [r4, #37]	; 0x25
   12340:	cmp	r3, #0
   12344:	popeq	{r4, r5, r6, pc}
   12348:	ldr	r3, [pc, #508]	; 1254c <__printf_chk@plt+0x1680>
   1234c:	mov	r0, #117	; 0x75
   12350:	pop	{r4, r5, r6, lr}
   12354:	ldr	r1, [r3]
   12358:	b	10d64 <putc@plt>
   1235c:	ldr	r3, [pc, #488]	; 1254c <__printf_chk@plt+0x1680>
   12360:	mov	r0, #108	; 0x6c
   12364:	ldr	r1, [r3]
   12368:	bl	10d64 <putc@plt>
   1236c:	b	122dc <__printf_chk@plt+0x1410>
   12370:	ldr	r3, [pc, #468]	; 1254c <__printf_chk@plt+0x1680>
   12374:	mov	r0, #97	; 0x61
   12378:	ldr	r1, [r3]
   1237c:	bl	10d64 <putc@plt>
   12380:	b	122dc <__printf_chk@plt+0x1410>
   12384:	ldr	r3, [pc, #448]	; 1254c <__printf_chk@plt+0x1680>
   12388:	mov	r0, #115	; 0x73
   1238c:	ldr	r1, [r3]
   12390:	bl	10d64 <putc@plt>
   12394:	b	122dc <__printf_chk@plt+0x1410>
   12398:	ldr	r3, [pc, #428]	; 1254c <__printf_chk@plt+0x1680>
   1239c:	mov	r0, #94	; 0x5e
   123a0:	ldr	r1, [r3]
   123a4:	bl	10d64 <putc@plt>
   123a8:	b	122dc <__printf_chk@plt+0x1410>
   123ac:	ldr	r3, [pc, #408]	; 1254c <__printf_chk@plt+0x1680>
   123b0:	mov	r0, #95	; 0x5f
   123b4:	ldr	r1, [r3]
   123b8:	bl	10d64 <putc@plt>
   123bc:	b	122dc <__printf_chk@plt+0x1410>
   123c0:	ldr	r3, [pc, #388]	; 1254c <__printf_chk@plt+0x1680>
   123c4:	mov	r0, #114	; 0x72
   123c8:	ldr	r1, [r3]
   123cc:	bl	10d64 <putc@plt>
   123d0:	b	122dc <__printf_chk@plt+0x1410>
   123d4:	ldr	r3, [pc, #368]	; 1254c <__printf_chk@plt+0x1680>
   123d8:	mov	r0, #110	; 0x6e
   123dc:	ldr	r1, [r3]
   123e0:	bl	10d64 <putc@plt>
   123e4:	b	122dc <__printf_chk@plt+0x1410>
   123e8:	ldr	r3, [pc, #348]	; 1254c <__printf_chk@plt+0x1680>
   123ec:	mov	r0, #99	; 0x63
   123f0:	ldr	r1, [r3]
   123f4:	bl	10d64 <putc@plt>
   123f8:	b	122dc <__printf_chk@plt+0x1410>
   123fc:	ldr	r3, [pc, #328]	; 1254c <__printf_chk@plt+0x1680>
   12400:	mov	r0, #116	; 0x74
   12404:	ldr	r1, [r3]
   12408:	bl	10d64 <putc@plt>
   1240c:	ldrb	r3, [r4, #36]	; 0x24
   12410:	cmp	r3, #0
   12414:	beq	1233c <__printf_chk@plt+0x1470>
   12418:	ldr	r3, [pc, #300]	; 1254c <__printf_chk@plt+0x1680>
   1241c:	mov	r0, #122	; 0x7a
   12420:	ldr	r1, [r3]
   12424:	bl	10d64 <putc@plt>
   12428:	b	1233c <__printf_chk@plt+0x1470>
   1242c:	ldr	r5, [pc, #280]	; 1254c <__printf_chk@plt+0x1680>
   12430:	mov	r0, #109	; 0x6d
   12434:	ldr	r1, [r5]
   12438:	bl	10d64 <putc@plt>
   1243c:	ldr	r1, [r5]
   12440:	add	r0, r4, #20
   12444:	bl	217fc <_ZdlPv@@Base+0xa10>
   12448:	ldr	r1, [r5]
   1244c:	mov	r0, #32
   12450:	bl	10d64 <putc@plt>
   12454:	b	1230c <__printf_chk@plt+0x1440>
   12458:	ldr	r5, [pc, #236]	; 1254c <__printf_chk@plt+0x1680>
   1245c:	mov	r0, #102	; 0x66
   12460:	ldr	r1, [r5]
   12464:	bl	10d64 <putc@plt>
   12468:	ldr	r1, [r5]
   1246c:	add	r0, r4, #8
   12470:	bl	217fc <_ZdlPv@@Base+0xa10>
   12474:	ldr	r1, [r5]
   12478:	mov	r0, #32
   1247c:	bl	10d64 <putc@plt>
   12480:	b	12300 <__printf_chk@plt+0x1434>
   12484:	ldr	r5, [pc, #192]	; 1254c <__printf_chk@plt+0x1680>
   12488:	mov	r0, #118	; 0x76
   1248c:	ldr	r1, [r5]
   12490:	bl	10d64 <putc@plt>
   12494:	ldrsh	r3, [r4, #4]
   12498:	cmp	r3, #0
   1249c:	bgt	124ec <__printf_chk@plt+0x1620>
   124a0:	ldr	r0, [r5]
   124a4:	bne	12514 <__printf_chk@plt+0x1648>
   124a8:	ldrsh	r2, [r4, #6]
   124ac:	ldr	r1, [pc, #156]	; 12550 <__printf_chk@plt+0x1684>
   124b0:	bl	21900 <_ZdlPv@@Base+0xb14>
   124b4:	b	122f4 <__printf_chk@plt+0x1428>
   124b8:	ldr	r5, [pc, #140]	; 1254c <__printf_chk@plt+0x1680>
   124bc:	mov	r0, #112	; 0x70
   124c0:	ldr	r1, [r5]
   124c4:	bl	10d64 <putc@plt>
   124c8:	ldrsh	r3, [r4]
   124cc:	cmp	r3, #0
   124d0:	bgt	12500 <__printf_chk@plt+0x1634>
   124d4:	ldr	r0, [r5]
   124d8:	bne	12528 <__printf_chk@plt+0x165c>
   124dc:	ldrsh	r2, [r4, #2]
   124e0:	ldr	r1, [pc, #104]	; 12550 <__printf_chk@plt+0x1684>
   124e4:	bl	21900 <_ZdlPv@@Base+0xb14>
   124e8:	b	122e8 <__printf_chk@plt+0x141c>
   124ec:	ldr	r1, [r5]
   124f0:	mov	r0, #43	; 0x2b
   124f4:	bl	10d64 <putc@plt>
   124f8:	ldr	r0, [r5]
   124fc:	b	124a8 <__printf_chk@plt+0x15dc>
   12500:	ldr	r1, [r5]
   12504:	mov	r0, #43	; 0x2b
   12508:	bl	10d64 <putc@plt>
   1250c:	ldr	r0, [r5]
   12510:	b	124dc <__printf_chk@plt+0x1610>
   12514:	mov	r1, r0
   12518:	mov	r0, #45	; 0x2d
   1251c:	bl	10d64 <putc@plt>
   12520:	ldr	r0, [r5]
   12524:	b	124a8 <__printf_chk@plt+0x15dc>
   12528:	mov	r1, r0
   1252c:	mov	r0, #45	; 0x2d
   12530:	bl	10d64 <putc@plt>
   12534:	ldr	r0, [r5]
   12538:	b	124dc <__printf_chk@plt+0x1610>
   1253c:	ldr	r1, [pc, #16]	; 12554 <__printf_chk@plt+0x1688>
   12540:	ldr	r0, [pc, #16]	; 12558 <__printf_chk@plt+0x168c>
   12544:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   12548:	b	122dc <__printf_chk@plt+0x1410>
   1254c:	andeq	r8, r3, r8, lsr #32
   12550:	strdeq	r3, [r2], -r0
   12554:			; <UNDEFINED> instruction: 0x000236b0
   12558:	andeq	r0, r0, r1, asr #4
   1255c:	cmp	r2, #1
   12560:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12564:	mov	r5, r0
   12568:	str	r1, [r0]
   1256c:	str	r2, [r0, #4]
   12570:	sub	r4, r2, #1
   12574:	movle	r8, r2
   12578:	movle	r0, #0
   1257c:	ble	12598 <__printf_chk@plt+0x16cc>
   12580:	cmn	r4, #-536870910	; 0xe0000002
   12584:	lslle	r0, r4, #2
   12588:	mvngt	r0, #0
   1258c:	bl	10d04 <_Znaj@plt>
   12590:	ldr	r8, [r5, #4]
   12594:	sub	r4, r8, #1
   12598:	cmp	r4, #0
   1259c:	str	r0, [r5, #8]
   125a0:	ble	1279c <__printf_chk@plt+0x18d0>
   125a4:	sub	r3, r0, #4
   125a8:	add	r1, r3, r4, lsl #2
   125ac:	mvn	r2, #0
   125b0:	str	r2, [r3, #4]!
   125b4:	cmp	r1, r3
   125b8:	bne	125b0 <__printf_chk@plt+0x16e4>
   125bc:	ldr	r3, [pc, #612]	; 12828 <__printf_chk@plt+0x195c>
   125c0:	cmp	r8, r3
   125c4:	bhi	12780 <__printf_chk@plt+0x18b4>
   125c8:	add	r0, r8, r8, lsl #1
   125cc:	lsl	r0, r0, #2
   125d0:	add	r0, r0, #8
   125d4:	bl	10d04 <_Znaj@plt>
   125d8:	mov	r3, #12
   125dc:	cmp	r4, #0
   125e0:	mov	r6, r0
   125e4:	stm	r0, {r3, r8}
   125e8:	add	r7, r0, #8
   125ec:	blt	12608 <__printf_chk@plt+0x173c>
   125f0:	mov	r9, r7
   125f4:	mov	r0, r9
   125f8:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   125fc:	subs	r4, r4, #1
   12600:	add	r9, r9, #12
   12604:	bpl	125f4 <__printf_chk@plt+0x1728>
   12608:	str	r7, [r5, #12]
   1260c:	ldr	r0, [r5, #4]
   12610:	bl	10d04 <_Znaj@plt>
   12614:	str	r0, [r5, #16]
   12618:	ldr	r0, [r5, #4]
   1261c:	bl	10d04 <_Znaj@plt>
   12620:	ldr	r3, [r5, #4]
   12624:	cmp	r3, #0
   12628:	movgt	r3, #0
   1262c:	movgt	r2, r3
   12630:	str	r0, [r5, #20]
   12634:	ble	12658 <__printf_chk@plt+0x178c>
   12638:	ldr	r1, [r5, #16]
   1263c:	strb	r2, [r1, r3]
   12640:	ldr	r1, [r5, #20]
   12644:	strb	r2, [r1, r3]
   12648:	ldr	r1, [r5, #4]
   1264c:	add	r3, r3, #1
   12650:	cmp	r1, r3
   12654:	bgt	12638 <__printf_chk@plt+0x176c>
   12658:	ldr	r3, [r5]
   1265c:	cmn	r3, #-536870910	; 0xe0000002
   12660:	mvnhi	r0, #0
   12664:	lslls	r0, r3, #2
   12668:	bl	10d04 <_Znaj@plt>
   1266c:	ldr	r3, [r5]
   12670:	cmp	r3, #0
   12674:	str	r0, [r5, #24]
   12678:	ble	126f8 <__printf_chk@plt+0x182c>
   1267c:	mov	r9, #0
   12680:	mov	r7, r9
   12684:	ldr	r8, [r5, #4]
   12688:	ldr	r3, [pc, #412]	; 1282c <__printf_chk@plt+0x1960>
   1268c:	cmp	r8, r3
   12690:	addls	r0, r8, r8, lsl #2
   12694:	mvnhi	r0, #0
   12698:	addls	r0, r8, r0, lsl #1
   1269c:	lslls	r0, r0, #2
   126a0:	addls	r0, r0, #8
   126a4:	bl	10d04 <_Znaj@plt>
   126a8:	mov	r3, #44	; 0x2c
   126ac:	subs	r6, r8, #1
   126b0:	add	fp, r0, #8
   126b4:	mov	sl, r0
   126b8:	stm	r0, {r3, r8}
   126bc:	movpl	r4, fp
   126c0:	bmi	126e0 <__printf_chk@plt+0x1814>
   126c4:	mov	r0, r4
   126c8:	bl	121e8 <__printf_chk@plt+0x131c>
   126cc:	sub	r6, r6, #1
   126d0:	cmn	r6, #1
   126d4:	str	r7, [r4, #40]	; 0x28
   126d8:	add	r4, r4, #44	; 0x2c
   126dc:	bne	126c4 <__printf_chk@plt+0x17f8>
   126e0:	ldr	r2, [r5, #24]
   126e4:	ldr	r3, [r5]
   126e8:	str	fp, [r2, r9, lsl #2]
   126ec:	add	r9, r9, #1
   126f0:	cmp	r3, r9
   126f4:	bgt	12684 <__printf_chk@plt+0x17b8>
   126f8:	cmn	r3, #-536870910	; 0xe0000002
   126fc:	lslls	r0, r3, #2
   12700:	mvnhi	r0, #0
   12704:	bl	10d04 <_Znaj@plt>
   12708:	ldr	r3, [r5]
   1270c:	cmp	r3, #0
   12710:	mov	r7, r0
   12714:	str	r0, [r5, #28]
   12718:	ble	12778 <__printf_chk@plt+0x18ac>
   1271c:	mov	r6, #0
   12720:	ldr	r2, [r5, #4]
   12724:	mov	r4, r6
   12728:	add	r0, r2, #1
   1272c:	bl	10d04 <_Znaj@plt>
   12730:	ldr	r2, [r5, #4]
   12734:	lsl	r1, r6, #2
   12738:	cmp	r2, #0
   1273c:	movge	r3, #0
   12740:	str	r0, [r7, r6, lsl #2]
   12744:	blt	12764 <__printf_chk@plt+0x1898>
   12748:	ldr	r2, [r5, #28]
   1274c:	ldr	r2, [r2, r1]
   12750:	strb	r4, [r2, r3]
   12754:	ldr	r2, [r5, #4]
   12758:	add	r3, r3, #1
   1275c:	cmp	r2, r3
   12760:	bge	12748 <__printf_chk@plt+0x187c>
   12764:	ldr	r3, [r5]
   12768:	add	r6, r6, #1
   1276c:	cmp	r3, r6
   12770:	ldrgt	r7, [r5, #28]
   12774:	bgt	12728 <__printf_chk@plt+0x185c>
   12778:	mov	r0, r5
   1277c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12780:	mvn	r0, #0
   12784:	bl	10d04 <_Znaj@plt>
   12788:	mov	r3, #12
   1278c:	mov	r6, r0
   12790:	stm	r0, {r3, r8}
   12794:	add	r7, r0, #8
   12798:	b	125f0 <__printf_chk@plt+0x1724>
   1279c:	ldr	r3, [pc, #132]	; 12828 <__printf_chk@plt+0x195c>
   127a0:	cmp	r8, r3
   127a4:	mvnhi	r0, #0
   127a8:	bhi	125d4 <__printf_chk@plt+0x1708>
   127ac:	b	125c8 <__printf_chk@plt+0x16fc>
   127b0:	cmp	r7, #0
   127b4:	beq	12810 <__printf_chk@plt+0x1944>
   127b8:	sub	r4, r8, r4
   127bc:	mov	r3, #12
   127c0:	mla	r4, r3, r4, r7
   127c4:	sub	r4, r4, #12
   127c8:	cmp	r4, r7
   127cc:	beq	12810 <__printf_chk@plt+0x1944>
   127d0:	sub	r4, r4, #12
   127d4:	mov	r0, r4
   127d8:	bl	21054 <_ZdlPv@@Base+0x268>
   127dc:	b	127c8 <__printf_chk@plt+0x18fc>
   127e0:	cmp	fp, #0
   127e4:	beq	1281c <__printf_chk@plt+0x1950>
   127e8:	sub	r4, r8, r6
   127ec:	mov	r3, #44	; 0x2c
   127f0:	mla	r4, r3, r4, fp
   127f4:	sub	r4, r4, #44	; 0x2c
   127f8:	cmp	r4, fp
   127fc:	beq	1281c <__printf_chk@plt+0x1950>
   12800:	sub	r4, r4, #44	; 0x2c
   12804:	mov	r0, r4
   12808:	bl	1222c <__printf_chk@plt+0x1360>
   1280c:	b	127f8 <__printf_chk@plt+0x192c>
   12810:	mov	r0, r6
   12814:	bl	10d7c <_ZdaPv@plt>
   12818:	bl	10d58 <__cxa_end_cleanup@plt>
   1281c:	mov	r0, sl
   12820:	bl	10d7c <_ZdaPv@plt>
   12824:	bl	10d58 <__cxa_end_cleanup@plt>
   12828:	beq	feabd2d8 <stdout@@GLIBC_2.4+0xfea852ac>
   1282c:	rsceq	fp, r8, #188416	; 0x2e000
   12830:	ldr	r3, [r0]
   12834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12838:	add	r3, r1, r3
   1283c:	cmn	r3, #-536870910	; 0xe0000002
   12840:	sub	sp, sp, #12
   12844:	mov	r5, r0
   12848:	ldr	r4, [r0, #28]
   1284c:	lslls	r0, r3, #2
   12850:	mvnhi	r0, #0
   12854:	str	r1, [sp, #4]
   12858:	bl	10d04 <_Znaj@plt>
   1285c:	ldr	r3, [r5]
   12860:	cmp	r3, #0
   12864:	subgt	r2, r4, #4
   12868:	str	r0, [r5, #28]
   1286c:	subgt	r1, r0, #4
   12870:	addgt	ip, r2, r3, lsl #2
   12874:	ble	12888 <__printf_chk@plt+0x19bc>
   12878:	ldr	r0, [r2, #4]!
   1287c:	cmp	ip, r2
   12880:	str	r0, [r1, #4]!
   12884:	bne	12878 <__printf_chk@plt+0x19ac>
   12888:	cmp	r4, #0
   1288c:	beq	1289c <__printf_chk@plt+0x19d0>
   12890:	mov	r0, r4
   12894:	bl	10d7c <_ZdaPv@plt>
   12898:	ldr	r3, [r5]
   1289c:	ldr	r2, [sp, #4]
   128a0:	cmp	r2, #0
   128a4:	ble	12910 <__printf_chk@plt+0x1a44>
   128a8:	mov	r4, #0
   128ac:	ldr	r2, [r5, #4]
   128b0:	mov	r6, r4
   128b4:	add	r0, r2, #1
   128b8:	add	r7, r4, r3
   128bc:	ldr	r8, [r5, #28]
   128c0:	bl	10d04 <_Znaj@plt>
   128c4:	ldr	r2, [r5, #4]
   128c8:	cmp	r2, #0
   128cc:	movge	r3, #0
   128d0:	str	r0, [r8, r7, lsl #2]
   128d4:	blt	128fc <__printf_chk@plt+0x1a30>
   128d8:	ldr	r2, [r5]
   128dc:	ldr	r1, [r5, #28]
   128e0:	add	r2, r4, r2
   128e4:	ldr	r2, [r1, r2, lsl #2]
   128e8:	strb	r6, [r2, r3]
   128ec:	ldr	r2, [r5, #4]
   128f0:	add	r3, r3, #1
   128f4:	cmp	r2, r3
   128f8:	bge	128d8 <__printf_chk@plt+0x1a0c>
   128fc:	ldr	r3, [sp, #4]
   12900:	add	r4, r4, #1
   12904:	cmp	r3, r4
   12908:	ldr	r3, [r5]
   1290c:	bne	128b4 <__printf_chk@plt+0x19e8>
   12910:	ldr	r2, [sp, #4]
   12914:	ldr	r4, [r5, #24]
   12918:	add	r3, r2, r3
   1291c:	cmn	r3, #-536870910	; 0xe0000002
   12920:	lslls	r0, r3, #2
   12924:	mvnhi	r0, #0
   12928:	bl	10d04 <_Znaj@plt>
   1292c:	ldr	r1, [r5]
   12930:	cmp	r1, #0
   12934:	subgt	r3, r4, #4
   12938:	str	r0, [r5, #24]
   1293c:	subgt	r2, r0, #4
   12940:	addgt	r0, r3, r1, lsl #2
   12944:	ble	12958 <__printf_chk@plt+0x1a8c>
   12948:	ldr	r1, [r3, #4]!
   1294c:	cmp	r0, r3
   12950:	str	r1, [r2, #4]!
   12954:	bne	12948 <__printf_chk@plt+0x1a7c>
   12958:	cmp	r4, #0
   1295c:	beq	12968 <__printf_chk@plt+0x1a9c>
   12960:	mov	r0, r4
   12964:	bl	10d7c <_ZdaPv@plt>
   12968:	ldr	r3, [sp, #4]
   1296c:	cmp	r3, #0
   12970:	ble	12a0c <__printf_chk@plt+0x1b40>
   12974:	mov	r9, #0
   12978:	mov	r7, r9
   1297c:	ldr	r8, [r5, #4]
   12980:	ldr	r3, [pc, #200]	; 12a50 <__printf_chk@plt+0x1b84>
   12984:	cmp	r8, r3
   12988:	addls	r0, r8, r8, lsl #2
   1298c:	mvnhi	r0, #0
   12990:	addls	r0, r8, r0, lsl #1
   12994:	lslls	r0, r0, #2
   12998:	addls	r0, r0, #8
   1299c:	bl	10d04 <_Znaj@plt>
   129a0:	mov	r3, #44	; 0x2c
   129a4:	subs	r6, r8, #1
   129a8:	add	fp, r0, #8
   129ac:	mov	sl, r0
   129b0:	stm	r0, {r3, r8}
   129b4:	movpl	r4, fp
   129b8:	bmi	129d8 <__printf_chk@plt+0x1b0c>
   129bc:	mov	r0, r4
   129c0:	bl	121e8 <__printf_chk@plt+0x131c>
   129c4:	sub	r6, r6, #1
   129c8:	cmn	r6, #1
   129cc:	str	r7, [r4, #40]	; 0x28
   129d0:	add	r4, r4, #44	; 0x2c
   129d4:	bne	129bc <__printf_chk@plt+0x1af0>
   129d8:	ldr	r3, [r5]
   129dc:	ldr	r2, [r5, #24]
   129e0:	ldr	r0, [sp, #4]
   129e4:	add	r1, r3, r9
   129e8:	add	r9, r9, #1
   129ec:	cmp	r0, r9
   129f0:	str	fp, [r2, r1, lsl #2]
   129f4:	bne	1297c <__printf_chk@plt+0x1ab0>
   129f8:	ldr	r2, [sp, #4]
   129fc:	add	r3, r2, r3
   12a00:	str	r3, [r5]
   12a04:	add	sp, sp, #12
   12a08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a0c:	ldr	r3, [r5]
   12a10:	b	129f8 <__printf_chk@plt+0x1b2c>
   12a14:	cmp	fp, #0
   12a18:	beq	12a44 <__printf_chk@plt+0x1b78>
   12a1c:	sub	r4, r8, r6
   12a20:	mov	r3, #44	; 0x2c
   12a24:	mla	r4, r3, r4, fp
   12a28:	sub	r4, r4, #44	; 0x2c
   12a2c:	cmp	r4, fp
   12a30:	beq	12a44 <__printf_chk@plt+0x1b78>
   12a34:	sub	r4, r4, #44	; 0x2c
   12a38:	mov	r0, r4
   12a3c:	bl	1222c <__printf_chk@plt+0x1360>
   12a40:	b	12a2c <__printf_chk@plt+0x1b60>
   12a44:	mov	r0, sl
   12a48:	bl	10d7c <_ZdaPv@plt>
   12a4c:	bl	10d58 <__cxa_end_cleanup@plt>
   12a50:	rsceq	fp, r8, #188416	; 0x2e000
   12a54:	push	{r4, r5, r6, r7, r8, lr}
   12a58:	mov	r5, r0
   12a5c:	ldr	r0, [r0, #8]
   12a60:	cmp	r0, #0
   12a64:	beq	12a6c <__printf_chk@plt+0x1ba0>
   12a68:	bl	10d7c <_ZdaPv@plt>
   12a6c:	ldr	r3, [r5, #12]
   12a70:	cmp	r3, #0
   12a74:	beq	12aa8 <__printf_chk@plt+0x1bdc>
   12a78:	ldr	r4, [r3, #-4]
   12a7c:	add	r4, r4, r4, lsl #1
   12a80:	add	r4, r3, r4, lsl #2
   12a84:	b	12a98 <__printf_chk@plt+0x1bcc>
   12a88:	sub	r4, r4, #12
   12a8c:	mov	r0, r4
   12a90:	bl	21054 <_ZdlPv@@Base+0x268>
   12a94:	ldr	r3, [r5, #12]
   12a98:	cmp	r4, r3
   12a9c:	bne	12a88 <__printf_chk@plt+0x1bbc>
   12aa0:	sub	r0, r4, #8
   12aa4:	bl	10d7c <_ZdaPv@plt>
   12aa8:	ldr	r0, [r5, #16]
   12aac:	cmp	r0, #0
   12ab0:	beq	12ab8 <__printf_chk@plt+0x1bec>
   12ab4:	bl	10d7c <_ZdaPv@plt>
   12ab8:	ldr	r0, [r5, #20]
   12abc:	cmp	r0, #0
   12ac0:	beq	12ac8 <__printf_chk@plt+0x1bfc>
   12ac4:	bl	10d7c <_ZdaPv@plt>
   12ac8:	ldr	r3, [r5]
   12acc:	cmp	r3, #0
   12ad0:	movgt	r7, #0
   12ad4:	bgt	12aec <__printf_chk@plt+0x1c20>
   12ad8:	b	12b60 <__printf_chk@plt+0x1c94>
   12adc:	ldr	r3, [r5]
   12ae0:	add	r7, r7, #1
   12ae4:	cmp	r3, r7
   12ae8:	ble	12b60 <__printf_chk@plt+0x1c94>
   12aec:	ldr	r3, [r5, #28]
   12af0:	lsl	r6, r7, #2
   12af4:	ldr	r0, [r3, r7, lsl #2]
   12af8:	cmp	r0, #0
   12afc:	beq	12b04 <__printf_chk@plt+0x1c38>
   12b00:	bl	10d7c <_ZdaPv@plt>
   12b04:	ldr	r3, [r5, #24]
   12b08:	ldr	r3, [r3, r6]
   12b0c:	cmp	r3, #0
   12b10:	beq	12adc <__printf_chk@plt+0x1c10>
   12b14:	ldr	r4, [r3, #-4]
   12b18:	add	r2, r4, r4, lsl #2
   12b1c:	add	r4, r4, r2, lsl #1
   12b20:	add	r4, r3, r4, lsl #2
   12b24:	cmp	r3, r4
   12b28:	beq	12b48 <__printf_chk@plt+0x1c7c>
   12b2c:	sub	r4, r4, #44	; 0x2c
   12b30:	mov	r0, r4
   12b34:	bl	1222c <__printf_chk@plt+0x1360>
   12b38:	ldr	r3, [r5, #24]
   12b3c:	ldr	r3, [r3, r6]
   12b40:	cmp	r3, r4
   12b44:	bne	12b2c <__printf_chk@plt+0x1c60>
   12b48:	sub	r0, r4, #8
   12b4c:	bl	10d7c <_ZdaPv@plt>
   12b50:	ldr	r3, [r5]
   12b54:	add	r7, r7, #1
   12b58:	cmp	r3, r7
   12b5c:	bgt	12aec <__printf_chk@plt+0x1c20>
   12b60:	ldr	r0, [r5, #28]
   12b64:	cmp	r0, #0
   12b68:	beq	12b70 <__printf_chk@plt+0x1ca4>
   12b6c:	bl	10d7c <_ZdaPv@plt>
   12b70:	ldr	r0, [r5, #24]
   12b74:	cmp	r0, #0
   12b78:	beq	12b80 <__printf_chk@plt+0x1cb4>
   12b7c:	bl	10d7c <_ZdaPv@plt>
   12b80:	mov	r0, r5
   12b84:	pop	{r4, r5, r6, r7, r8, pc}
   12b88:	ldr	r0, [r5, #12]
   12b8c:	sub	r0, r0, #8
   12b90:	bl	10d7c <_ZdaPv@plt>
   12b94:	bl	10d58 <__cxa_end_cleanup@plt>
   12b98:	ldr	r3, [r5, #24]
   12b9c:	ldr	r0, [r3, r6]
   12ba0:	sub	r0, r0, #8
   12ba4:	bl	10d7c <_ZdaPv@plt>
   12ba8:	bl	10d58 <__cxa_end_cleanup@plt>
   12bac:	push	{r4, r5, r6, lr}
   12bb0:	mov	r4, r0
   12bb4:	mov	r6, r1
   12bb8:	mov	r5, r2
   12bbc:	bl	121e8 <__printf_chk@plt+0x131c>
   12bc0:	str	r6, [r4, #40]	; 0x28
   12bc4:	str	r5, [r4, #44]	; 0x2c
   12bc8:	add	r0, r4, #48	; 0x30
   12bcc:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   12bd0:	mov	r3, #0
   12bd4:	mvn	r2, #0
   12bd8:	str	r2, [r4, #60]	; 0x3c
   12bdc:	str	r3, [r4, #72]	; 0x48
   12be0:	str	r3, [r4, #64]	; 0x40
   12be4:	str	r3, [r4, #68]	; 0x44
   12be8:	str	r3, [r4, #76]	; 0x4c
   12bec:	str	r3, [r4, #80]	; 0x50
   12bf0:	mov	r0, r4
   12bf4:	pop	{r4, r5, r6, pc}
   12bf8:	mov	r0, r4
   12bfc:	bl	1222c <__printf_chk@plt+0x1360>
   12c00:	bl	10d58 <__cxa_end_cleanup@plt>
   12c04:	push	{r4, lr}
   12c08:	mov	r4, r0
   12c0c:	add	r0, r0, #48	; 0x30
   12c10:	bl	21054 <_ZdlPv@@Base+0x268>
   12c14:	mov	r0, r4
   12c18:	bl	1222c <__printf_chk@plt+0x1360>
   12c1c:	mov	r0, r4
   12c20:	pop	{r4, pc}
   12c24:	mov	r0, r4
   12c28:	bl	1222c <__printf_chk@plt+0x1360>
   12c2c:	bl	10d58 <__cxa_end_cleanup@plt>
   12c30:	push	{r4, r5, r6, lr}
   12c34:	subs	r4, r0, #0
   12c38:	popeq	{r4, r5, r6, pc}
   12c3c:	mov	r0, r4
   12c40:	ldr	r5, [r4, #44]	; 0x2c
   12c44:	bl	12c04 <__printf_chk@plt+0x1d38>
   12c48:	mov	r0, r4
   12c4c:	bl	20dec <_ZdlPv@@Base>
   12c50:	subs	r4, r5, #0
   12c54:	bne	12c3c <__printf_chk@plt+0x1d70>
   12c58:	pop	{r4, r5, r6, pc}
   12c5c:	mov	r0, r4
   12c60:	bl	20dec <_ZdlPv@@Base>
   12c64:	bl	10d58 <__cxa_end_cleanup@plt>
   12c68:	ldr	r3, [r0, #68]	; 0x44
   12c6c:	push	{r4, r5, r6, lr}
   12c70:	cmp	r3, #0
   12c74:	mov	r4, r0
   12c78:	ble	12ca0 <__printf_chk@plt+0x1dd4>
   12c7c:	ldr	r6, [pc, #276]	; 12d98 <__printf_chk@plt+0x1ecc>
   12c80:	mov	r5, #0
   12c84:	ldr	r1, [r6]
   12c88:	mov	r0, #124	; 0x7c
   12c8c:	bl	10d64 <putc@plt>
   12c90:	ldr	r3, [r4, #68]	; 0x44
   12c94:	add	r5, r5, #1
   12c98:	cmp	r3, r5
   12c9c:	bgt	12c84 <__printf_chk@plt+0x1db8>
   12ca0:	mov	r0, r4
   12ca4:	bl	12290 <__printf_chk@plt+0x13c4>
   12ca8:	ldr	r3, [r4, #52]	; 0x34
   12cac:	cmp	r3, #0
   12cb0:	bne	12d60 <__printf_chk@plt+0x1e94>
   12cb4:	ldr	r3, [r4, #76]	; 0x4c
   12cb8:	cmp	r3, #0
   12cbc:	bne	12d4c <__printf_chk@plt+0x1e80>
   12cc0:	ldr	r3, [r4, #80]	; 0x50
   12cc4:	cmp	r3, #0
   12cc8:	bne	12d38 <__printf_chk@plt+0x1e6c>
   12ccc:	ldr	r2, [r4, #60]	; 0x3c
   12cd0:	cmp	r2, #0
   12cd4:	blt	12ce8 <__printf_chk@plt+0x1e1c>
   12cd8:	ldr	r6, [pc, #184]	; 12d98 <__printf_chk@plt+0x1ecc>
   12cdc:	ldr	r1, [pc, #184]	; 12d9c <__printf_chk@plt+0x1ed0>
   12ce0:	ldr	r0, [r6]
   12ce4:	bl	21900 <_ZdlPv@@Base+0xb14>
   12ce8:	ldr	r3, [r4, #64]	; 0x40
   12cec:	cmp	r3, #0
   12cf0:	ble	12d18 <__printf_chk@plt+0x1e4c>
   12cf4:	ldr	r6, [pc, #156]	; 12d98 <__printf_chk@plt+0x1ecc>
   12cf8:	mov	r5, #0
   12cfc:	ldr	r1, [r6]
   12d00:	mov	r0, #124	; 0x7c
   12d04:	bl	10d64 <putc@plt>
   12d08:	ldr	r3, [r4, #64]	; 0x40
   12d0c:	add	r5, r5, #1
   12d10:	cmp	r3, r5
   12d14:	bgt	12cfc <__printf_chk@plt+0x1e30>
   12d18:	ldr	r3, [r4, #72]	; 0x48
   12d1c:	cmp	r3, #0
   12d20:	popeq	{r4, r5, r6, pc}
   12d24:	ldr	r3, [pc, #108]	; 12d98 <__printf_chk@plt+0x1ecc>
   12d28:	mov	r0, #44	; 0x2c
   12d2c:	pop	{r4, r5, r6, lr}
   12d30:	ldr	r1, [r3]
   12d34:	b	10d64 <putc@plt>
   12d38:	ldr	r6, [pc, #88]	; 12d98 <__printf_chk@plt+0x1ecc>
   12d3c:	mov	r0, #120	; 0x78
   12d40:	ldr	r1, [r6]
   12d44:	bl	10d64 <putc@plt>
   12d48:	b	12ccc <__printf_chk@plt+0x1e00>
   12d4c:	ldr	r6, [pc, #68]	; 12d98 <__printf_chk@plt+0x1ecc>
   12d50:	mov	r0, #101	; 0x65
   12d54:	ldr	r1, [r6]
   12d58:	bl	10d64 <putc@plt>
   12d5c:	b	12cc0 <__printf_chk@plt+0x1df4>
   12d60:	ldr	r6, [pc, #48]	; 12d98 <__printf_chk@plt+0x1ecc>
   12d64:	mov	r0, #119	; 0x77
   12d68:	ldr	r1, [r6]
   12d6c:	bl	10d64 <putc@plt>
   12d70:	ldr	r1, [r6]
   12d74:	mov	r0, #40	; 0x28
   12d78:	bl	10d64 <putc@plt>
   12d7c:	ldr	r1, [r6]
   12d80:	add	r0, r4, #48	; 0x30
   12d84:	bl	217fc <_ZdlPv@@Base+0xa10>
   12d88:	ldr	r1, [r6]
   12d8c:	mov	r0, #41	; 0x29
   12d90:	bl	10d64 <putc@plt>
   12d94:	b	12cb4 <__printf_chk@plt+0x1de8>
   12d98:	andeq	r8, r3, r8, lsr #32
   12d9c:			; <UNDEFINED> instruction: 0x000255b4
   12da0:	ldr	r3, [pc, #4084]	; 13d9c <__printf_chk@plt+0x2ed0>
   12da4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12da8:	sub	sp, sp, #52	; 0x34
   12dac:	ldr	r3, [r3]
   12db0:	stm	sp, {r1, r2}
   12db4:	mov	r5, r0
   12db8:	str	r3, [sp, #44]	; 0x2c
   12dbc:	bl	11470 <__printf_chk@plt+0x5a4>
   12dc0:	ldr	r7, [pc, #4056]	; 13da0 <__printf_chk@plt+0x2ed4>
   12dc4:	ldr	r8, [pc, #4056]	; 13da4 <__printf_chk@plt+0x2ed8>
   12dc8:	ldr	sl, [pc, #4056]	; 13da8 <__printf_chk@plt+0x2edc>
   12dcc:	mov	fp, #0
   12dd0:	mov	r4, r0
   12dd4:	cmn	r4, #1
   12dd8:	beq	13ef4 <__printf_chk@plt+0x3028>
   12ddc:	mov	r9, #0
   12de0:	mov	r0, r4
   12de4:	sub	r3, r0, #9
   12de8:	cmp	r3, #115	; 0x73
   12dec:	ldrls	pc, [pc, r3, lsl #2]
   12df0:	b	1375c <__printf_chk@plt+0x2890>
   12df4:	andeq	r2, r1, r8, asr #31
   12df8:	andeq	r2, r1, r8, asr #31
   12dfc:	andeq	r3, r1, ip, asr r7
   12e00:	andeq	r3, r1, ip, asr r7
   12e04:	andeq	r3, r1, ip, asr r7
   12e08:	andeq	r3, r1, ip, asr r7
   12e0c:	andeq	r3, r1, ip, asr r7
   12e10:	andeq	r3, r1, ip, asr r7
   12e14:	andeq	r3, r1, ip, asr r7
   12e18:	andeq	r3, r1, ip, asr r7
   12e1c:	andeq	r3, r1, ip, asr r7
   12e20:	andeq	r3, r1, ip, asr r7
   12e24:	andeq	r3, r1, ip, asr r7
   12e28:	andeq	r3, r1, ip, asr r7
   12e2c:	andeq	r3, r1, ip, asr r7
   12e30:	andeq	r3, r1, ip, asr r7
   12e34:	andeq	r3, r1, ip, asr r7
   12e38:	andeq	r3, r1, ip, asr r7
   12e3c:	andeq	r3, r1, ip, asr r7
   12e40:	andeq	r3, r1, ip, asr r7
   12e44:	andeq	r3, r1, ip, asr r7
   12e48:	andeq	r3, r1, ip, asr r7
   12e4c:	andeq	r3, r1, ip, asr r7
   12e50:	andeq	r2, r1, r8, asr #31
   12e54:	andeq	r3, r1, ip, asr r7
   12e58:	andeq	r3, r1, ip, asr r7
   12e5c:	andeq	r3, r1, ip, asr r7
   12e60:	andeq	r3, r1, ip, asr r7
   12e64:	andeq	r3, r1, ip, asr r7
   12e68:	andeq	r3, r1, ip, asr r7
   12e6c:	andeq	r3, r1, ip, asr r7
   12e70:	andeq	r3, r1, ip, asr r7
   12e74:	andeq	r3, r1, ip, asr r7
   12e78:	andeq	r3, r1, ip, asr r7
   12e7c:	andeq	r3, r1, ip, asr r7
   12e80:	andeq	r3, r1, ip, asr r7
   12e84:	andeq	r3, r1, r4, lsr #14
   12e88:	andeq	r3, r1, ip, asr sl
   12e8c:	andeq	r3, r1, ip, asr r7
   12e90:	andeq	r3, r1, ip, asr r7
   12e94:	andeq	r3, r1, ip, asr r7
   12e98:	andeq	r3, r1, ip, asr r7
   12e9c:	andeq	r3, r1, ip, asr r7
   12ea0:	andeq	r3, r1, ip, asr r7
   12ea4:	andeq	r3, r1, ip, asr r7
   12ea8:	andeq	r3, r1, ip, asr r7
   12eac:	andeq	r3, r1, ip, asr r7
   12eb0:	andeq	r3, r1, ip, asr r7
   12eb4:	andeq	r3, r1, ip, asr r7
   12eb8:	andeq	r3, r1, ip, asr r7
   12ebc:	andeq	r3, r1, ip, asr r7
   12ec0:	andeq	r3, r1, ip, asr r7
   12ec4:	andeq	r3, r1, r8, lsl r0
   12ec8:	andeq	r3, r1, ip, asr r7
   12ecc:	andeq	r3, r1, ip, asr r7
   12ed0:	andeq	r3, r1, ip, asr r7
   12ed4:	andeq	r3, r1, r4, lsr r7
   12ed8:	andeq	r3, r1, ip, asr r7
   12edc:	andeq	r3, r1, ip, lsr #14
   12ee0:	andeq	r3, r1, ip, asr r7
   12ee4:	andeq	r3, r1, ip, asr r7
   12ee8:	andeq	r3, r1, ip, asr r7
   12eec:	andeq	r3, r1, ip, asr r7
   12ef0:	andeq	r3, r1, ip, asr r7
   12ef4:	andeq	r3, r1, ip, asr r7
   12ef8:	andeq	r3, r1, ip, asr r7
   12efc:	andeq	r3, r1, ip, asr r7
   12f00:	andeq	r3, r1, r4, asr r7
   12f04:	andeq	r3, r1, ip, asr r7
   12f08:	andeq	r3, r1, ip, asr #14
   12f0c:	andeq	r3, r1, ip, asr r7
   12f10:	andeq	r3, r1, ip, asr r7
   12f14:	andeq	r3, r1, ip, asr r7
   12f18:	andeq	r3, r1, r4, asr #14
   12f1c:	andeq	r3, r1, ip, lsr r7
   12f20:	andeq	r3, r1, ip, asr r7
   12f24:	andeq	r3, r1, ip, asr r7
   12f28:	andeq	r3, r1, ip, asr r7
   12f2c:	andeq	r3, r1, ip, asr r7
   12f30:	andeq	r3, r1, ip, asr r7
   12f34:	andeq	r3, r1, ip, asr r7
   12f38:	andeq	r3, r1, ip, asr r7
   12f3c:	andeq	r3, r1, ip, asr r7
   12f40:	andeq	r3, r1, ip, asr r7
   12f44:	andeq	r3, r1, ip, asr r7
   12f48:	andeq	r3, r1, ip, lsl r7
   12f4c:	andeq	r3, r1, r4, lsr #14
   12f50:	andeq	r3, r1, ip, asr r7
   12f54:	andeq	r3, r1, r4, lsr r7
   12f58:	andeq	r3, r1, ip, asr r7
   12f5c:	andeq	r3, r1, ip, lsr #14
   12f60:	andeq	r3, r1, ip, asr r7
   12f64:	andeq	r3, r1, ip, asr r7
   12f68:	andeq	r3, r1, ip, asr r7
   12f6c:	andeq	r3, r1, ip, asr r7
   12f70:	andeq	r3, r1, ip, asr r7
   12f74:	andeq	r3, r1, ip, asr r7
   12f78:	andeq	r3, r1, ip, asr r7
   12f7c:	andeq	r3, r1, ip, asr r7
   12f80:	andeq	r3, r1, r4, asr r7
   12f84:	andeq	r3, r1, ip, asr r7
   12f88:	andeq	r3, r1, ip, asr #14
   12f8c:	andeq	r3, r1, ip, asr r7
   12f90:	andeq	r3, r1, ip, asr r7
   12f94:	andeq	r3, r1, ip, asr r7
   12f98:	andeq	r3, r1, r4, asr #14
   12f9c:	andeq	r3, r1, ip, lsr r7
   12fa0:	andeq	r3, r1, ip, asr r7
   12fa4:	andeq	r3, r1, ip, asr r7
   12fa8:	andeq	r3, r1, ip, asr r7
   12fac:	andeq	r3, r1, ip, asr r7
   12fb0:	andeq	r3, r1, ip, asr r7
   12fb4:	andeq	r3, r1, ip, asr r7
   12fb8:	andeq	r3, r1, ip, asr r7
   12fbc:	andeq	r3, r1, ip, asr r7
   12fc0:	andeq	r2, r1, r4, asr #31
   12fc4:	add	r9, r9, #1
   12fc8:	mov	r0, r5
   12fcc:	bl	11470 <__printf_chk@plt+0x5a4>
   12fd0:	cmn	r0, #1
   12fd4:	bne	12de4 <__printf_chk@plt+0x1f18>
   12fd8:	ldr	r3, [pc, #3524]	; 13da4 <__printf_chk@plt+0x2ed8>
   12fdc:	ldr	r0, [pc, #3528]	; 13dac <__printf_chk@plt+0x2ee0>
   12fe0:	mov	r2, r3
   12fe4:	mov	r1, r3
   12fe8:	bl	1fb84 <__printf_chk@plt+0xecb8>
   12fec:	mov	r0, fp
   12ff0:	bl	12c30 <__printf_chk@plt+0x1d64>
   12ff4:	mov	r4, #0
   12ff8:	ldr	r3, [pc, #3484]	; 13d9c <__printf_chk@plt+0x2ed0>
   12ffc:	ldr	r2, [sp, #44]	; 0x2c
   13000:	mov	r0, r4
   13004:	ldr	r3, [r3]
   13008:	cmp	r2, r3
   1300c:	bne	13f1c <__printf_chk@plt+0x3050>
   13010:	add	sp, sp, #52	; 0x34
   13014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13018:	mov	r1, #8
   1301c:	mov	r0, r5
   13020:	str	r1, [sp, #8]
   13024:	bl	11470 <__printf_chk@plt+0x5a4>
   13028:	mov	r4, r0
   1302c:	mov	r0, #84	; 0x54
   13030:	bl	20d9c <_Znwj@@Base>
   13034:	mov	r2, fp
   13038:	ldr	r1, [sp, #8]
   1303c:	mov	r6, r0
   13040:	bl	12bac <__printf_chk@plt+0x1ce0>
   13044:	cmp	r9, #0
   13048:	strne	r9, [r6, #68]	; 0x44
   1304c:	sub	r3, r4, #9
   13050:	cmp	r3, #115	; 0x73
   13054:	ldrls	pc, [pc, r3, lsl #2]
   13058:	b	13378 <__printf_chk@plt+0x24ac>
   1305c:	andeq	r3, r1, r8, lsl #7
   13060:	andeq	r3, r1, r8, ror r3
   13064:	andeq	r3, r1, r8, ror r3
   13068:	andeq	r3, r1, r8, ror r3
   1306c:	andeq	r3, r1, r8, ror r3
   13070:	andeq	r3, r1, r8, ror r3
   13074:	andeq	r3, r1, r8, ror r3
   13078:	andeq	r3, r1, r8, ror r3
   1307c:	andeq	r3, r1, r8, ror r3
   13080:	andeq	r3, r1, r8, ror r3
   13084:	andeq	r3, r1, r8, ror r3
   13088:	andeq	r3, r1, r8, ror r3
   1308c:	andeq	r3, r1, r8, ror r3
   13090:	andeq	r3, r1, r8, ror r3
   13094:	andeq	r3, r1, r8, ror r3
   13098:	andeq	r3, r1, r8, ror r3
   1309c:	andeq	r3, r1, r8, ror r3
   130a0:	andeq	r3, r1, r8, ror r3
   130a4:	andeq	r3, r1, r8, ror r3
   130a8:	andeq	r3, r1, r8, ror r3
   130ac:	andeq	r3, r1, r8, ror r3
   130b0:	andeq	r3, r1, r8, ror r3
   130b4:	andeq	r3, r1, r8, ror r3
   130b8:	andeq	r3, r1, r8, lsl #7
   130bc:	andeq	r3, r1, r8, ror r3
   130c0:	andeq	r3, r1, r8, ror r3
   130c4:	andeq	r3, r1, r8, ror r3
   130c8:	andeq	r3, r1, r8, ror r3
   130cc:	andeq	r3, r1, r8, ror r3
   130d0:	andeq	r3, r1, r8, ror r3
   130d4:	andeq	r3, r1, r8, ror r3
   130d8:	andeq	r3, r1, r8, ror r3
   130dc:	andeq	r3, r1, r8, ror r3
   130e0:	andeq	r3, r1, r8, ror r3
   130e4:	andeq	r3, r1, r8, ror r3
   130e8:	andeq	r3, r1, r8, ror r3
   130ec:	andeq	r3, r1, r8, ror r3
   130f0:	andeq	r3, r1, r8, ror r3
   130f4:	andeq	r3, r1, r8, ror r3
   130f8:	muleq	r1, r8, r3
   130fc:	muleq	r1, r8, r3
   13100:	muleq	r1, r8, r3
   13104:	muleq	r1, r8, r3
   13108:	muleq	r1, r8, r3
   1310c:	muleq	r1, r8, r3
   13110:	muleq	r1, r8, r3
   13114:	muleq	r1, r8, r3
   13118:	muleq	r1, r8, r3
   1311c:	muleq	r1, r8, r3
   13120:	andeq	r3, r1, r8, ror r3
   13124:	andeq	r3, r1, r8, ror r3
   13128:	andeq	r3, r1, r8, ror r3
   1312c:	andeq	r3, r1, r8, ror r3
   13130:	andeq	r3, r1, r8, ror r3
   13134:	andeq	r3, r1, r8, ror r3
   13138:	andeq	r3, r1, r8, ror r3
   1313c:	andeq	r3, r1, r8, ror r3
   13140:	andeq	r3, r1, ip, ror #7
   13144:	andeq	r3, r1, r8, ror r3
   13148:	andeq	r3, r1, r4, lsr #8
   1314c:	andeq	r3, r1, r8, lsl #8
   13150:	andeq	r3, r1, ip, lsr #4
   13154:	andeq	r3, r1, r8, ror r3
   13158:	andeq	r3, r1, r8, ror r3
   1315c:			; <UNDEFINED> instruction: 0x000136b0
   13160:	andeq	r3, r1, r8, ror r3
   13164:	andeq	r3, r1, r8, ror r3
   13168:	andeq	r3, r1, r8, ror r3
   1316c:	ldrdeq	r3, [r1], -r0
   13170:	andeq	r3, r1, r8, ror r3
   13174:	andeq	r3, r1, r8, ror r3
   13178:	andeq	r3, r1, r8, lsl #12
   1317c:	andeq	r3, r1, r8, ror r3
   13180:	andeq	r3, r1, r8, ror r3
   13184:	andeq	r3, r1, r8, ror r3
   13188:	strdeq	r3, [r1], -r0
   1318c:	ldrdeq	r3, [r1], -r8
   13190:	andeq	r3, r1, r0, lsr r5
   13194:	muleq	r1, r8, r4
   13198:	andeq	r3, r1, r0, ror r4
   1319c:	andeq	r3, r1, r8, ror r3
   131a0:	andeq	r3, r1, r8, asr r4
   131a4:	andeq	r3, r1, r8, ror r3
   131a8:	andeq	r3, r1, r8, ror r3
   131ac:	andeq	r3, r1, r8, ror r3
   131b0:	andeq	r3, r1, r8, ror r3
   131b4:	andeq	r3, r1, r8, ror r3
   131b8:	andeq	r3, r1, r8, ror r3
   131bc:	andeq	r3, r1, r8, ror r3
   131c0:	andeq	r3, r1, ip, ror #7
   131c4:	andeq	r3, r1, r8, ror r3
   131c8:	andeq	r3, r1, r4, lsr #8
   131cc:	andeq	r3, r1, r8, lsl #8
   131d0:	andeq	r3, r1, ip, lsr #4
   131d4:	andeq	r3, r1, r8, ror r3
   131d8:	andeq	r3, r1, r8, ror r3
   131dc:			; <UNDEFINED> instruction: 0x000136b0
   131e0:	andeq	r3, r1, r8, ror r3
   131e4:	andeq	r3, r1, r8, ror r3
   131e8:	andeq	r3, r1, r8, ror r3
   131ec:	ldrdeq	r3, [r1], -r0
   131f0:	andeq	r3, r1, r8, ror r3
   131f4:	andeq	r3, r1, r8, ror r3
   131f8:	andeq	r3, r1, r8, lsl #12
   131fc:	andeq	r3, r1, r8, ror r3
   13200:	andeq	r3, r1, r8, ror r3
   13204:	andeq	r3, r1, r8, ror r3
   13208:	strdeq	r3, [r1], -r0
   1320c:	ldrdeq	r3, [r1], -r8
   13210:	andeq	r3, r1, r0, lsr r5
   13214:	muleq	r1, r8, r4
   13218:	andeq	r3, r1, r0, ror r4
   1321c:	andeq	r3, r1, r8, ror r3
   13220:	andeq	r3, r1, r8, asr r4
   13224:	andeq	r3, r1, r8, ror r3
   13228:	andeq	r3, r1, ip, lsr r4
   1322c:	mov	r0, r5
   13230:	bl	11470 <__printf_chk@plt+0x5a4>
   13234:	cmp	r0, #32
   13238:	cmpne	r0, #9
   1323c:	beq	1322c <__printf_chk@plt+0x2360>
   13240:	cmn	r0, #1
   13244:	beq	13944 <__printf_chk@plt+0x2a78>
   13248:	cmp	r0, #40	; 0x28
   1324c:	beq	137b8 <__printf_chk@plt+0x28ec>
   13250:	uxtb	r9, r0
   13254:	add	fp, r6, #8
   13258:	mov	r1, r9
   1325c:	mov	r0, fp
   13260:	bl	21140 <_ZdlPv@@Base+0x354>
   13264:	mov	r0, r5
   13268:	bl	11470 <__printf_chk@plt+0x5a4>
   1326c:	ldrb	r3, [r7, r9]
   13270:	cmp	r3, #0
   13274:	mov	r4, r0
   13278:	bne	1304c <__printf_chk@plt+0x2180>
   1327c:	cmp	r0, #32
   13280:	cmnne	r0, #1
   13284:	beq	1304c <__printf_chk@plt+0x2180>
   13288:	cmp	r0, #9
   1328c:	cmpne	r0, #46	; 0x2e
   13290:	beq	1304c <__printf_chk@plt+0x2180>
   13294:	cmp	r0, #10
   13298:	beq	13374 <__printf_chk@plt+0x24a8>
   1329c:	ldr	r3, [r6, #12]
   132a0:	ldr	r2, [r6, #16]
   132a4:	uxtb	r4, r0
   132a8:	cmp	r3, r2
   132ac:	bge	13d48 <__printf_chk@plt+0x2e7c>
   132b0:	ldr	r2, [r6, #8]
   132b4:	add	r1, r3, #1
   132b8:	str	r1, [r6, #12]
   132bc:	mov	r0, r5
   132c0:	strb	r4, [r2, r3]
   132c4:	bl	11470 <__printf_chk@plt+0x5a4>
   132c8:	mov	r4, r0
   132cc:	b	1304c <__printf_chk@plt+0x2180>
   132d0:	mov	r0, r5
   132d4:	bl	11470 <__printf_chk@plt+0x5a4>
   132d8:	cmp	r0, #32
   132dc:	cmpne	r0, #9
   132e0:	beq	132d0 <__printf_chk@plt+0x2404>
   132e4:	cmn	r0, #1
   132e8:	beq	1391c <__printf_chk@plt+0x2a50>
   132ec:	cmp	r0, #40	; 0x28
   132f0:	beq	13834 <__printf_chk@plt+0x2968>
   132f4:	uxtb	r9, r0
   132f8:	add	fp, r6, #20
   132fc:	mov	r1, r9
   13300:	mov	r0, fp
   13304:	bl	21140 <_ZdlPv@@Base+0x354>
   13308:	mov	r0, r5
   1330c:	bl	11470 <__printf_chk@plt+0x5a4>
   13310:	ldrb	r3, [r7, r9]
   13314:	cmp	r3, #0
   13318:	mov	r4, r0
   1331c:	bne	1304c <__printf_chk@plt+0x2180>
   13320:	cmp	r0, #32
   13324:	cmnne	r0, #1
   13328:	beq	1304c <__printf_chk@plt+0x2180>
   1332c:	cmp	r0, #9
   13330:	cmpne	r0, #46	; 0x2e
   13334:	beq	1304c <__printf_chk@plt+0x2180>
   13338:	cmp	r0, #10
   1333c:	beq	13374 <__printf_chk@plt+0x24a8>
   13340:	ldr	r3, [r6, #24]
   13344:	ldr	r2, [r6, #28]
   13348:	uxtb	r4, r0
   1334c:	cmp	r3, r2
   13350:	bge	13d58 <__printf_chk@plt+0x2e8c>
   13354:	ldr	r2, [r6, #20]
   13358:	add	r1, r3, #1
   1335c:	str	r1, [r6, #24]
   13360:	mov	r0, r5
   13364:	strb	r4, [r2, r3]
   13368:	bl	11470 <__printf_chk@plt+0x5a4>
   1336c:	mov	r4, r0
   13370:	b	1304c <__printf_chk@plt+0x2180>
   13374:	mov	r4, #10
   13378:	ldr	r3, [sp]
   1337c:	ldrb	r3, [r3, #10]
   13380:	cmp	r3, r4
   13384:	bne	13efc <__printf_chk@plt+0x3030>
   13388:	mov	r0, r5
   1338c:	bl	11470 <__printf_chk@plt+0x5a4>
   13390:	mov	r4, r0
   13394:	b	1304c <__printf_chk@plt+0x2180>
   13398:	mov	r9, #0
   1339c:	mov	r0, r4
   133a0:	b	133b4 <__printf_chk@plt+0x24e8>
   133a4:	uxtb	r3, r0
   133a8:	ldrb	r3, [r7, r3]
   133ac:	cmp	r3, #0
   133b0:	beq	1379c <__printf_chk@plt+0x28d0>
   133b4:	add	r9, r9, r9, lsl #2
   133b8:	sub	r3, r0, #48	; 0x30
   133bc:	mov	r0, r5
   133c0:	add	r9, r3, r9, lsl #1
   133c4:	bl	11470 <__printf_chk@plt+0x5a4>
   133c8:	cmn	r0, #1
   133cc:	bne	133a4 <__printf_chk@plt+0x24d8>
   133d0:	ldr	r3, [r6, #64]	; 0x40
   133d4:	mov	r4, r0
   133d8:	cmp	r3, #2
   133dc:	str	r9, [r6, #60]	; 0x3c
   133e0:	bgt	13978 <__printf_chk@plt+0x2aac>
   133e4:	mov	fp, r6
   133e8:	b	12dd4 <__printf_chk@plt+0x1f08>
   133ec:	mov	r0, r5
   133f0:	bl	11470 <__printf_chk@plt+0x5a4>
   133f4:	ldr	r1, [pc, #2484]	; 13db0 <__printf_chk@plt+0x2ee4>
   133f8:	mov	r4, r0
   133fc:	add	r0, r6, #8
   13400:	bl	210bc <_ZdlPv@@Base+0x2d0>
   13404:	b	1304c <__printf_chk@plt+0x2180>
   13408:	mov	r0, r5
   1340c:	bl	11470 <__printf_chk@plt+0x5a4>
   13410:	mov	r2, #1
   13414:	mov	r3, #0
   13418:	strd	r2, [r6, #76]	; 0x4c
   1341c:	mov	r4, r0
   13420:	b	1304c <__printf_chk@plt+0x2180>
   13424:	mov	r0, r5
   13428:	bl	11470 <__printf_chk@plt+0x5a4>
   1342c:	mov	r3, #2
   13430:	str	r3, [r6, #32]
   13434:	mov	r4, r0
   13438:	b	1304c <__printf_chk@plt+0x2180>
   1343c:	mov	r0, r5
   13440:	bl	11470 <__printf_chk@plt+0x5a4>
   13444:	ldr	r3, [r6, #64]	; 0x40
   13448:	add	r3, r3, #1
   1344c:	str	r3, [r6, #64]	; 0x40
   13450:	mov	r4, r0
   13454:	b	1304c <__printf_chk@plt+0x2180>
   13458:	mov	r0, r5
   1345c:	bl	11470 <__printf_chk@plt+0x5a4>
   13460:	mov	r3, #1
   13464:	strb	r3, [r6, #36]	; 0x24
   13468:	mov	r4, r0
   1346c:	b	1304c <__printf_chk@plt+0x2180>
   13470:	mov	r0, r5
   13474:	bl	11470 <__printf_chk@plt+0x5a4>
   13478:	mov	r2, #0
   1347c:	mov	r3, #1
   13480:	mov	r1, sl
   13484:	strd	r2, [r6, #76]	; 0x4c
   13488:	mov	r4, r0
   1348c:	add	r0, r6, #48	; 0x30
   13490:	bl	210bc <_ZdlPv@@Base+0x2d0>
   13494:	b	1304c <__printf_chk@plt+0x2180>
   13498:	mov	r0, r5
   1349c:	bl	11470 <__printf_chk@plt+0x5a4>
   134a0:	cmp	r0, #9
   134a4:	cmpne	r0, #32
   134a8:	mov	r4, r0
   134ac:	bne	134c8 <__printf_chk@plt+0x25fc>
   134b0:	mov	r0, r5
   134b4:	bl	11470 <__printf_chk@plt+0x5a4>
   134b8:	cmp	r0, #32
   134bc:	cmpne	r0, #9
   134c0:	beq	134b0 <__printf_chk@plt+0x25e4>
   134c4:	mov	r4, r0
   134c8:	cmp	r4, #40	; 0x28
   134cc:	add	r9, r6, #48	; 0x30
   134d0:	beq	139b8 <__printf_chk@plt+0x2aec>
   134d4:	sub	r3, r4, #43	; 0x2b
   134d8:	bics	r3, r3, #2
   134dc:	bne	137a8 <__printf_chk@plt+0x28dc>
   134e0:	uxtb	r1, r4
   134e4:	mov	r0, r9
   134e8:	bl	21140 <_ZdlPv@@Base+0x354>
   134ec:	mov	r0, r5
   134f0:	bl	11470 <__printf_chk@plt+0x5a4>
   134f4:	mov	r4, r0
   134f8:	cmn	r4, #1
   134fc:	beq	13510 <__printf_chk@plt+0x2644>
   13500:	uxtb	fp, r4
   13504:	ldrb	r3, [r7, fp]
   13508:	cmp	r3, #0
   1350c:	bne	13708 <__printf_chk@plt+0x283c>
   13510:	ldr	r2, [pc, #2188]	; 13da4 <__printf_chk@plt+0x2ed8>
   13514:	mov	r3, r8
   13518:	mov	r1, r2
   1351c:	ldr	r0, [pc, #2192]	; 13db4 <__printf_chk@plt+0x2ee8>
   13520:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13524:	mov	r3, #0
   13528:	str	r3, [r6, #80]	; 0x50
   1352c:	b	1304c <__printf_chk@plt+0x2180>
   13530:	mov	r0, r5
   13534:	bl	11470 <__printf_chk@plt+0x5a4>
   13538:	sub	r3, r0, #43	; 0x2b
   1353c:	bics	r3, r3, #2
   13540:	mov	r3, #0
   13544:	mov	r4, r0
   13548:	strh	r3, [r6, #6]
   1354c:	strhne	r3, [r6, #4]
   13550:	bne	13570 <__printf_chk@plt+0x26a4>
   13554:	cmp	r0, #43	; 0x2b
   13558:	moveq	r3, #1
   1355c:	mvnne	r3, #0
   13560:	strh	r3, [r6, #4]
   13564:	mov	r0, r5
   13568:	bl	11470 <__printf_chk@plt+0x5a4>
   1356c:	mov	r4, r0
   13570:	cmn	r4, #1
   13574:	beq	13588 <__printf_chk@plt+0x26bc>
   13578:	uxtb	r3, r4
   1357c:	ldrb	r3, [r7, r3]
   13580:	cmp	r3, #0
   13584:	bne	138d8 <__printf_chk@plt+0x2a0c>
   13588:	ldr	r2, [pc, #2068]	; 13da4 <__printf_chk@plt+0x2ed8>
   1358c:	mov	r3, r8
   13590:	mov	r1, r2
   13594:	ldr	r0, [pc, #2076]	; 13db8 <__printf_chk@plt+0x2eec>
   13598:	bl	1fb84 <__printf_chk@plt+0xecb8>
   1359c:	mov	r3, #0
   135a0:	strh	r3, [r6, #4]
   135a4:	ldrh	r3, [r6, #6]
   135a8:	add	r3, r3, #72	; 0x48
   135ac:	uxth	r3, r3
   135b0:	cmp	r3, #144	; 0x90
   135b4:	bls	1304c <__printf_chk@plt+0x2180>
   135b8:	ldr	r2, [pc, #2020]	; 13da4 <__printf_chk@plt+0x2ed8>
   135bc:	mov	r3, r8
   135c0:	mov	r1, r2
   135c4:	ldr	r0, [pc, #2032]	; 13dbc <__printf_chk@plt+0x2ef0>
   135c8:	bl	1fb84 <__printf_chk@plt+0xecb8>
   135cc:	mov	r3, #0
   135d0:	str	r3, [r6, #4]
   135d4:	b	1304c <__printf_chk@plt+0x2180>
   135d8:	mov	r0, r5
   135dc:	bl	11470 <__printf_chk@plt+0x5a4>
   135e0:	mov	r3, #1
   135e4:	strb	r3, [r6, #37]	; 0x25
   135e8:	mov	r4, r0
   135ec:	b	1304c <__printf_chk@plt+0x2180>
   135f0:	mov	r0, r5
   135f4:	bl	11470 <__printf_chk@plt+0x5a4>
   135f8:	mov	r3, #1
   135fc:	str	r3, [r6, #32]
   13600:	mov	r4, r0
   13604:	b	1304c <__printf_chk@plt+0x2180>
   13608:	mov	r0, r5
   1360c:	bl	11470 <__printf_chk@plt+0x5a4>
   13610:	sub	r3, r0, #43	; 0x2b
   13614:	bics	r3, r3, #2
   13618:	mov	r3, #0
   1361c:	mov	r4, r0
   13620:	strh	r3, [r6, #2]
   13624:	strhne	r3, [r6]
   13628:	bne	13648 <__printf_chk@plt+0x277c>
   1362c:	cmp	r0, #43	; 0x2b
   13630:	moveq	r3, #1
   13634:	mvnne	r3, #0
   13638:	strh	r3, [r6]
   1363c:	mov	r0, r5
   13640:	bl	11470 <__printf_chk@plt+0x5a4>
   13644:	mov	r4, r0
   13648:	cmn	r4, #1
   1364c:	beq	13660 <__printf_chk@plt+0x2794>
   13650:	uxtb	r3, r4
   13654:	ldrb	r3, [r7, r3]
   13658:	cmp	r3, #0
   1365c:	bne	13894 <__printf_chk@plt+0x29c8>
   13660:	ldr	r2, [pc, #1852]	; 13da4 <__printf_chk@plt+0x2ed8>
   13664:	mov	r3, r8
   13668:	mov	r1, r2
   1366c:	ldr	r0, [pc, #1868]	; 13dc0 <__printf_chk@plt+0x2ef4>
   13670:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13674:	mov	r3, #0
   13678:	strh	r3, [r6]
   1367c:	ldrh	r3, [r6, #2]
   13680:	add	r3, r3, #99	; 0x63
   13684:	uxth	r3, r3
   13688:	cmp	r3, #198	; 0xc6
   1368c:	bls	1304c <__printf_chk@plt+0x2180>
   13690:	ldr	r2, [pc, #1804]	; 13da4 <__printf_chk@plt+0x2ed8>
   13694:	mov	r3, r8
   13698:	mov	r1, r2
   1369c:	ldr	r0, [pc, #1824]	; 13dc4 <__printf_chk@plt+0x2ef8>
   136a0:	bl	1fb84 <__printf_chk@plt+0xecb8>
   136a4:	mov	r3, #0
   136a8:	str	r3, [r6]
   136ac:	b	1304c <__printf_chk@plt+0x2180>
   136b0:	mov	r0, r5
   136b4:	bl	11470 <__printf_chk@plt+0x5a4>
   136b8:	ldr	r1, [pc, #1800]	; 13dc8 <__printf_chk@plt+0x2efc>
   136bc:	mov	r4, r0
   136c0:	add	r0, r6, #8
   136c4:	bl	210bc <_ZdlPv@@Base+0x2d0>
   136c8:	b	1304c <__printf_chk@plt+0x2180>
   136cc:	mov	r0, r9
   136d0:	bl	211bc <_ZdlPv@@Base+0x3d0>
   136d4:	ldr	r3, [r6, #52]	; 0x34
   136d8:	ldr	r2, [r6, #48]	; 0x30
   136dc:	add	r1, r3, #1
   136e0:	str	r1, [r6, #52]	; 0x34
   136e4:	mov	r0, r5
   136e8:	strb	fp, [r2, r3]
   136ec:	bl	11470 <__printf_chk@plt+0x5a4>
   136f0:	cmn	r0, #1
   136f4:	beq	13970 <__printf_chk@plt+0x2aa4>
   136f8:	uxtb	fp, r0
   136fc:	ldrb	r3, [r7, fp]
   13700:	cmp	r3, #0
   13704:	beq	13970 <__printf_chk@plt+0x2aa4>
   13708:	ldr	r3, [r6, #52]	; 0x34
   1370c:	ldr	r2, [r6, #56]	; 0x38
   13710:	cmp	r3, r2
   13714:	blt	136d8 <__printf_chk@plt+0x280c>
   13718:	b	136cc <__printf_chk@plt+0x2800>
   1371c:	mov	r1, #6
   13720:	b	1301c <__printf_chk@plt+0x2150>
   13724:	mov	r1, #7
   13728:	b	1301c <__printf_chk@plt+0x2150>
   1372c:	mov	r1, #1
   13730:	b	1301c <__printf_chk@plt+0x2150>
   13734:	mov	r1, #4
   13738:	b	1301c <__printf_chk@plt+0x2150>
   1373c:	mov	r1, #5
   13740:	b	1301c <__printf_chk@plt+0x2150>
   13744:	mov	r1, #2
   13748:	b	1301c <__printf_chk@plt+0x2150>
   1374c:	mov	r1, #3
   13750:	b	1301c <__printf_chk@plt+0x2150>
   13754:	mov	r1, #0
   13758:	b	1301c <__printf_chk@plt+0x2150>
   1375c:	ldr	r3, [sp]
   13760:	ldrb	r3, [r3, #10]
   13764:	cmp	r3, r0
   13768:	beq	12fc8 <__printf_chk@plt+0x20fc>
   1376c:	uxtb	r1, r0
   13770:	add	r0, sp, #24
   13774:	bl	1f7e4 <__printf_chk@plt+0xe918>
   13778:	ldr	r3, [pc, #1572]	; 13da4 <__printf_chk@plt+0x2ed8>
   1377c:	add	r1, sp, #24
   13780:	mov	r2, r3
   13784:	ldr	r0, [pc, #1600]	; 13dcc <__printf_chk@plt+0x2f00>
   13788:	bl	1fb84 <__printf_chk@plt+0xecb8>
   1378c:	mov	r0, fp
   13790:	bl	12c30 <__printf_chk@plt+0x1d64>
   13794:	mov	r4, #0
   13798:	b	12ff8 <__printf_chk@plt+0x212c>
   1379c:	mov	r4, r0
   137a0:	str	r9, [r6, #60]	; 0x3c
   137a4:	b	1304c <__printf_chk@plt+0x2180>
   137a8:	mov	r1, sl
   137ac:	mov	r0, r9
   137b0:	bl	210bc <_ZdlPv@@Base+0x2d0>
   137b4:	b	134f8 <__printf_chk@plt+0x262c>
   137b8:	add	r9, r6, #8
   137bc:	b	137d0 <__printf_chk@plt+0x2904>
   137c0:	ldr	r2, [r6, #8]
   137c4:	add	r1, r3, #1
   137c8:	str	r1, [r6, #12]
   137cc:	strb	r4, [r2, r3]
   137d0:	mov	r0, r5
   137d4:	bl	11470 <__printf_chk@plt+0x5a4>
   137d8:	cmn	r0, #1
   137dc:	cmpne	r0, #32
   137e0:	beq	13818 <__printf_chk@plt+0x294c>
   137e4:	cmp	r0, #9
   137e8:	beq	13818 <__printf_chk@plt+0x294c>
   137ec:	cmp	r0, #41	; 0x29
   137f0:	beq	13388 <__printf_chk@plt+0x24bc>
   137f4:	ldr	r3, [r6, #12]
   137f8:	ldr	r2, [r6, #16]
   137fc:	uxtb	r4, r0
   13800:	cmp	r2, r3
   13804:	bgt	137c0 <__printf_chk@plt+0x28f4>
   13808:	mov	r0, r9
   1380c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   13810:	ldr	r3, [r6, #12]
   13814:	b	137c0 <__printf_chk@plt+0x28f4>
   13818:	ldr	r2, [pc, #1412]	; 13da4 <__printf_chk@plt+0x2ed8>
   1381c:	mov	r4, r0
   13820:	mov	r3, r8
   13824:	mov	r1, r2
   13828:	ldr	r0, [pc, #1440]	; 13dd0 <__printf_chk@plt+0x2f04>
   1382c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13830:	b	1304c <__printf_chk@plt+0x2180>
   13834:	add	r9, r6, #20
   13838:	b	1384c <__printf_chk@plt+0x2980>
   1383c:	ldr	r2, [r6, #20]
   13840:	add	r1, r3, #1
   13844:	str	r1, [r6, #24]
   13848:	strb	r4, [r2, r3]
   1384c:	mov	r0, r5
   13850:	bl	11470 <__printf_chk@plt+0x5a4>
   13854:	cmn	r0, #1
   13858:	cmpne	r0, #32
   1385c:	beq	13818 <__printf_chk@plt+0x294c>
   13860:	cmp	r0, #9
   13864:	beq	13818 <__printf_chk@plt+0x294c>
   13868:	cmp	r0, #41	; 0x29
   1386c:	beq	13388 <__printf_chk@plt+0x24bc>
   13870:	ldr	r3, [r6, #24]
   13874:	ldr	r2, [r6, #28]
   13878:	uxtb	r4, r0
   1387c:	cmp	r3, r2
   13880:	blt	1383c <__printf_chk@plt+0x2970>
   13884:	mov	r0, r9
   13888:	bl	211bc <_ZdlPv@@Base+0x3d0>
   1388c:	ldr	r3, [r6, #24]
   13890:	b	1383c <__printf_chk@plt+0x2970>
   13894:	mov	r0, r4
   13898:	b	138ac <__printf_chk@plt+0x29e0>
   1389c:	uxtb	r3, r0
   138a0:	ldrb	r3, [r7, r3]
   138a4:	cmp	r3, #0
   138a8:	beq	138d0 <__printf_chk@plt+0x2a04>
   138ac:	ldrh	r2, [r6, #2]
   138b0:	sub	r3, r0, #48	; 0x30
   138b4:	mov	r0, r5
   138b8:	add	r2, r2, r2, lsl #2
   138bc:	add	r3, r3, r2, lsl #1
   138c0:	strh	r3, [r6, #2]
   138c4:	bl	11470 <__printf_chk@plt+0x5a4>
   138c8:	cmn	r0, #1
   138cc:	bne	1389c <__printf_chk@plt+0x29d0>
   138d0:	mov	r4, r0
   138d4:	b	1367c <__printf_chk@plt+0x27b0>
   138d8:	mov	r0, r4
   138dc:	b	138f0 <__printf_chk@plt+0x2a24>
   138e0:	uxtb	r3, r0
   138e4:	ldrb	r3, [r7, r3]
   138e8:	cmp	r3, #0
   138ec:	beq	13914 <__printf_chk@plt+0x2a48>
   138f0:	ldrh	r2, [r6, #6]
   138f4:	sub	r3, r0, #48	; 0x30
   138f8:	mov	r0, r5
   138fc:	add	r2, r2, r2, lsl #2
   13900:	add	r3, r3, r2, lsl #1
   13904:	strh	r3, [r6, #6]
   13908:	bl	11470 <__printf_chk@plt+0x5a4>
   1390c:	cmn	r0, #1
   13910:	bne	138e0 <__printf_chk@plt+0x2a14>
   13914:	mov	r4, r0
   13918:	b	135a4 <__printf_chk@plt+0x26d8>
   1391c:	ldr	r2, [pc, #1152]	; 13da4 <__printf_chk@plt+0x2ed8>
   13920:	mov	r3, r8
   13924:	mov	r1, r2
   13928:	ldr	r0, [pc, #1188]	; 13dd4 <__printf_chk@plt+0x2f08>
   1392c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13930:	ldr	r3, [r6, #64]	; 0x40
   13934:	cmp	r3, #2
   13938:	bgt	13964 <__printf_chk@plt+0x2a98>
   1393c:	mov	fp, r6
   13940:	b	12fd8 <__printf_chk@plt+0x210c>
   13944:	ldr	r2, [pc, #1112]	; 13da4 <__printf_chk@plt+0x2ed8>
   13948:	mov	r3, r8
   1394c:	mov	r1, r2
   13950:	ldr	r0, [pc, #1152]	; 13dd8 <__printf_chk@plt+0x2f0c>
   13954:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13958:	ldr	r3, [r6, #64]	; 0x40
   1395c:	cmp	r3, #2
   13960:	ble	1393c <__printf_chk@plt+0x2a70>
   13964:	mov	r9, #0
   13968:	mvn	r4, #0
   1396c:	b	1397c <__printf_chk@plt+0x2ab0>
   13970:	mov	r4, r0
   13974:	b	13524 <__printf_chk@plt+0x2658>
   13978:	mov	r9, #0
   1397c:	ldr	r2, [pc, #1056]	; 13da4 <__printf_chk@plt+0x2ed8>
   13980:	mov	r3, #2
   13984:	str	r3, [r6, #64]	; 0x40
   13988:	mov	r1, r2
   1398c:	mov	r3, r8
   13990:	ldr	r0, [pc, #1092]	; 13ddc <__printf_chk@plt+0x2f10>
   13994:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13998:	cmp	r9, #0
   1399c:	beq	133e4 <__printf_chk@plt+0x2518>
   139a0:	mov	r0, r5
   139a4:	bl	11470 <__printf_chk@plt+0x5a4>
   139a8:	mov	r3, #1
   139ac:	str	r3, [r6, #72]	; 0x48
   139b0:	mov	r4, r0
   139b4:	b	133e4 <__printf_chk@plt+0x2518>
   139b8:	mov	r1, sl
   139bc:	mov	r0, r9
   139c0:	bl	210bc <_ZdlPv@@Base+0x2d0>
   139c4:	mov	r0, r5
   139c8:	bl	11470 <__printf_chk@plt+0x5a4>
   139cc:	cmp	r0, #41	; 0x29
   139d0:	bne	139f8 <__printf_chk@plt+0x2b2c>
   139d4:	b	13a28 <__printf_chk@plt+0x2b5c>
   139d8:	ldr	r2, [r6, #48]	; 0x30
   139dc:	add	r1, r3, #1
   139e0:	str	r1, [r6, #52]	; 0x34
   139e4:	mov	r0, r5
   139e8:	strb	r4, [r2, r3]
   139ec:	bl	11470 <__printf_chk@plt+0x5a4>
   139f0:	cmp	r0, #41	; 0x29
   139f4:	beq	13a28 <__printf_chk@plt+0x2b5c>
   139f8:	cmn	r0, #1
   139fc:	cmpne	r0, #10
   13a00:	beq	13a38 <__printf_chk@plt+0x2b6c>
   13a04:	ldr	r3, [r6, #52]	; 0x34
   13a08:	ldr	r2, [r6, #56]	; 0x38
   13a0c:	uxtb	r4, r0
   13a10:	cmp	r3, r2
   13a14:	blt	139d8 <__printf_chk@plt+0x2b0c>
   13a18:	mov	r0, r9
   13a1c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   13a20:	ldr	r3, [r6, #52]	; 0x34
   13a24:	b	139d8 <__printf_chk@plt+0x2b0c>
   13a28:	mov	r0, r5
   13a2c:	bl	11470 <__printf_chk@plt+0x5a4>
   13a30:	mov	r4, r0
   13a34:	b	13524 <__printf_chk@plt+0x2658>
   13a38:	ldr	r3, [pc, #868]	; 13da4 <__printf_chk@plt+0x2ed8>
   13a3c:	ldr	r0, [pc, #908]	; 13dd0 <__printf_chk@plt+0x2f04>
   13a40:	mov	r2, r3
   13a44:	mov	r1, r3
   13a48:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13a4c:	mov	r0, r6
   13a50:	bl	12c30 <__printf_chk@plt+0x1d64>
   13a54:	mov	r4, #0
   13a58:	b	12ff8 <__printf_chk@plt+0x212c>
   13a5c:	mov	r0, r5
   13a60:	bl	11470 <__printf_chk@plt+0x5a4>
   13a64:	cmp	r0, #32
   13a68:	cmpne	r0, #9
   13a6c:	beq	13a5c <__printf_chk@plt+0x2b90>
   13a70:	cmp	r0, #10
   13a74:	bne	13f84 <__printf_chk@plt+0x30b8>
   13a78:	cmp	fp, #0
   13a7c:	movne	r3, #1
   13a80:	strne	r3, [fp, #72]	; 0x48
   13a84:	movne	r4, #0
   13a88:	bne	13a98 <__printf_chk@plt+0x2bcc>
   13a8c:	b	13f60 <__printf_chk@plt+0x3094>
   13a90:	mov	r4, fp
   13a94:	mov	fp, r3
   13a98:	ldr	r3, [fp, #44]	; 0x2c
   13a9c:	str	r4, [fp, #44]	; 0x2c
   13aa0:	cmp	r3, #0
   13aa4:	bne	13a90 <__printf_chk@plt+0x2bc4>
   13aa8:	mov	r5, r3
   13aac:	mov	r9, r3
   13ab0:	mov	r2, fp
   13ab4:	b	13ac0 <__printf_chk@plt+0x2bf4>
   13ab8:	mov	r2, r4
   13abc:	ldr	r4, [r4, #44]	; 0x2c
   13ac0:	ldr	r2, [r2, #72]	; 0x48
   13ac4:	cmp	r2, #0
   13ac8:	addeq	r3, r3, #1
   13acc:	beq	13ae0 <__printf_chk@plt+0x2c14>
   13ad0:	cmp	r3, r9
   13ad4:	addge	r9, r3, #1
   13ad8:	add	r5, r5, #1
   13adc:	mov	r3, #0
   13ae0:	cmp	r4, #0
   13ae4:	bne	13ab8 <__printf_chk@plt+0x2bec>
   13ae8:	ldr	r3, [sp, #4]
   13aec:	cmp	r3, #0
   13af0:	beq	13f40 <__printf_chk@plt+0x3074>
   13af4:	ldr	r3, [r3, #4]
   13af8:	cmp	r3, r9
   13afc:	blt	13f20 <__printf_chk@plt+0x3054>
   13b00:	ldr	r4, [sp, #4]
   13b04:	mov	r1, r5
   13b08:	mov	r0, r4
   13b0c:	ldr	sl, [r4]
   13b10:	bl	12830 <__printf_chk@plt+0x1964>
   13b14:	mov	r6, #0
   13b18:	sub	r3, r9, #1
   13b1c:	ldr	r7, [pc, #640]	; 13da4 <__printf_chk@plt+0x2ed8>
   13b20:	str	r6, [sp, #8]
   13b24:	str	r3, [sp, #12]
   13b28:	mov	r5, fp
   13b2c:	str	r9, [sp, #16]
   13b30:	b	13cb0 <__printf_chk@plt+0x2de4>
   13b34:	ldr	r2, [r4, #8]
   13b38:	ldr	r1, [r5, #60]	; 0x3c
   13b3c:	ldr	r0, [r2, r6, lsl #2]
   13b40:	cmp	r1, r0
   13b44:	ble	13b70 <__printf_chk@plt+0x2ca4>
   13b48:	ldr	r3, [sp, #4]
   13b4c:	cmp	r3, #0
   13b50:	ldr	r3, [sp, #20]
   13b54:	streq	r1, [r2, r3]
   13b58:	beq	13b70 <__printf_chk@plt+0x2ca4>
   13b5c:	ldr	r2, [pc, #576]	; 13da4 <__printf_chk@plt+0x2ed8>
   13b60:	mov	r3, r7
   13b64:	mov	r1, r2
   13b68:	ldr	r0, [pc, #624]	; 13de0 <__printf_chk@plt+0x2f14>
   13b6c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13b70:	ldr	r3, [r5, #76]	; 0x4c
   13b74:	cmp	r3, #0
   13b78:	beq	13bb8 <__printf_chk@plt+0x2cec>
   13b7c:	ldr	r3, [r4, #16]
   13b80:	add	r2, r3, r6
   13b84:	ldrb	r3, [r3, r6]
   13b88:	cmp	r3, #0
   13b8c:	bne	13bb8 <__printf_chk@plt+0x2cec>
   13b90:	ldr	r3, [sp, #4]
   13b94:	cmp	r3, #0
   13b98:	moveq	r3, #1
   13b9c:	strbeq	r3, [r2]
   13ba0:	beq	13bb8 <__printf_chk@plt+0x2cec>
   13ba4:	ldr	r2, [pc, #504]	; 13da4 <__printf_chk@plt+0x2ed8>
   13ba8:	mov	r3, r7
   13bac:	mov	r1, r2
   13bb0:	ldr	r0, [pc, #556]	; 13de4 <__printf_chk@plt+0x2f18>
   13bb4:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13bb8:	ldr	r3, [r5, #80]	; 0x50
   13bbc:	cmp	r3, #0
   13bc0:	beq	13bf8 <__printf_chk@plt+0x2d2c>
   13bc4:	ldr	r3, [r4, #20]
   13bc8:	add	r2, r3, r6
   13bcc:	ldrb	r3, [r3, r6]
   13bd0:	cmp	r3, #0
   13bd4:	bne	13bf8 <__printf_chk@plt+0x2d2c>
   13bd8:	ldr	r3, [sp, #4]
   13bdc:	cmp	r3, #0
   13be0:	beq	13e14 <__printf_chk@plt+0x2f48>
   13be4:	ldr	r2, [pc, #440]	; 13da4 <__printf_chk@plt+0x2ed8>
   13be8:	mov	r3, r7
   13bec:	mov	r1, r2
   13bf0:	ldr	r0, [pc, #496]	; 13de8 <__printf_chk@plt+0x2f1c>
   13bf4:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13bf8:	ldr	r2, [r5, #52]	; 0x34
   13bfc:	cmp	r2, #0
   13c00:	beq	13c5c <__printf_chk@plt+0x2d90>
   13c04:	add	r0, r6, r6, lsl #1
   13c08:	ldr	r1, [r4, #12]
   13c0c:	lsl	r8, r0, #2
   13c10:	add	r3, r1, r8
   13c14:	ldr	ip, [r3, #4]
   13c18:	cmp	ip, #0
   13c1c:	beq	13c50 <__printf_chk@plt+0x2d84>
   13c20:	cmp	r2, ip
   13c24:	beq	13d7c <__printf_chk@plt+0x2eb0>
   13c28:	add	r1, r6, #1
   13c2c:	add	r0, sp, #24
   13c30:	bl	1f7c4 <__printf_chk@plt+0xe8f8>
   13c34:	mov	r3, r7
   13c38:	add	r1, sp, #24
   13c3c:	ldr	r2, [pc, #352]	; 13da4 <__printf_chk@plt+0x2ed8>
   13c40:	ldr	r0, [pc, #420]	; 13dec <__printf_chk@plt+0x2f20>
   13c44:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13c48:	ldr	r3, [r4, #12]
   13c4c:	add	r3, r3, r8
   13c50:	mov	r0, r3
   13c54:	add	r1, r5, #48	; 0x30
   13c58:	bl	21074 <_ZdlPv@@Base+0x288>
   13c5c:	ldr	r3, [r5, #68]	; 0x44
   13c60:	cmp	r3, #0
   13c64:	beq	13c7c <__printf_chk@plt+0x2db0>
   13c68:	cmp	r6, #0
   13c6c:	bne	13d68 <__printf_chk@plt+0x2e9c>
   13c70:	ldr	r2, [r4, #28]
   13c74:	ldr	r2, [r2, r9]
   13c78:	strb	r3, [r2, r6]
   13c7c:	ldr	r3, [r4, #28]
   13c80:	ldr	r2, [r5, #64]	; 0x40
   13c84:	ldr	r3, [r3, r9]
   13c88:	add	r3, r3, r6
   13c8c:	strb	r2, [r3, #1]
   13c90:	ldr	r3, [r5, #72]	; 0x48
   13c94:	ldr	r5, [r5, #44]	; 0x2c
   13c98:	cmp	r3, #0
   13c9c:	addne	sl, sl, #1
   13ca0:	movne	r6, #0
   13ca4:	addeq	r6, r6, #1
   13ca8:	cmp	r5, #0
   13cac:	beq	13e24 <__printf_chk@plt+0x2f58>
   13cb0:	lsl	r3, r6, #2
   13cb4:	ldr	r1, [r4, #24]
   13cb8:	add	r2, r3, r6
   13cbc:	ldr	r0, [r5]
   13cc0:	add	r2, r6, r2, lsl #1
   13cc4:	ldr	r1, [r1, sl, lsl #2]
   13cc8:	ldr	ip, [r5, #4]
   13ccc:	add	r8, r1, r2, lsl #2
   13cd0:	str	r0, [r1, r2, lsl #2]
   13cd4:	str	ip, [r8, #4]
   13cd8:	add	r1, r5, #8
   13cdc:	add	r0, r8, #8
   13ce0:	str	r3, [sp, #20]
   13ce4:	bl	21074 <_ZdlPv@@Base+0x288>
   13ce8:	add	r0, r8, #20
   13cec:	add	r1, r5, #20
   13cf0:	bl	21074 <_ZdlPv@@Base+0x288>
   13cf4:	ldr	r2, [r5, #32]
   13cf8:	ldr	r3, [sp, #12]
   13cfc:	str	r2, [r8, #32]
   13d00:	ldrb	r2, [r5, #36]	; 0x24
   13d04:	cmp	r3, r6
   13d08:	lsl	r9, sl, #2
   13d0c:	strb	r2, [r8, #36]	; 0x24
   13d10:	ldrb	r2, [r5, #37]	; 0x25
   13d14:	strb	r2, [r8, #37]	; 0x25
   13d18:	ldr	r2, [r5, #40]	; 0x28
   13d1c:	str	r2, [r8, #40]	; 0x28
   13d20:	bgt	13b34 <__printf_chk@plt+0x2c68>
   13d24:	ldr	r3, [r5, #60]	; 0x3c
   13d28:	cmp	r3, #0
   13d2c:	blt	13b70 <__printf_chk@plt+0x2ca4>
   13d30:	ldr	r2, [pc, #108]	; 13da4 <__printf_chk@plt+0x2ed8>
   13d34:	mov	r3, r7
   13d38:	mov	r1, r2
   13d3c:	ldr	r0, [pc, #172]	; 13df0 <__printf_chk@plt+0x2f24>
   13d40:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13d44:	b	13b70 <__printf_chk@plt+0x2ca4>
   13d48:	mov	r0, fp
   13d4c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   13d50:	ldr	r3, [r6, #12]
   13d54:	b	132b0 <__printf_chk@plt+0x23e4>
   13d58:	mov	r0, fp
   13d5c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   13d60:	ldr	r3, [r6, #24]
   13d64:	b	13354 <__printf_chk@plt+0x2488>
   13d68:	ldr	r1, [pc, #132]	; 13df4 <__printf_chk@plt+0x2f28>
   13d6c:	ldr	r0, [pc, #132]	; 13df8 <__printf_chk@plt+0x2f2c>
   13d70:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   13d74:	ldr	r3, [r5, #68]	; 0x44
   13d78:	b	13c70 <__printf_chk@plt+0x2da4>
   13d7c:	ldr	r0, [r1, r0, lsl #2]
   13d80:	ldr	r1, [r5, #48]	; 0x30
   13d84:	str	r3, [sp, #20]
   13d88:	bl	10e60 <memcmp@plt>
   13d8c:	ldr	r3, [sp, #20]
   13d90:	cmp	r0, #0
   13d94:	beq	13c50 <__printf_chk@plt+0x2d84>
   13d98:	b	13c28 <__printf_chk@plt+0x2d5c>
   13d9c:	andeq	r7, r3, r8, asr #27
   13da0:	andeq	sl, r3, r4, lsl #15
   13da4:	andeq	sl, r3, r8, lsl #29
   13da8:	andeq	r5, r2, r8, lsl #15
   13dac:	strdeq	r3, [r2], -r4
   13db0:	andeq	r3, r2, r8, lsr fp
   13db4:	strdeq	r3, [r2], -r0
   13db8:	andeq	r3, r2, r8, lsr #23
   13dbc:	ldrdeq	r3, [r2], -r0
   13dc0:	andeq	r3, r2, r8, ror #22
   13dc4:	muleq	r2, r0, fp
   13dc8:	andeq	r3, r2, r0, asr fp
   13dcc:	andeq	r3, r2, ip, lsl fp
   13dd0:	andeq	r3, r2, r0, ror #21
   13dd4:	andeq	r3, r2, r4, asr fp
   13dd8:	andeq	r3, r2, ip, lsr fp
   13ddc:	andeq	r3, r2, r0, lsl ip
   13de0:	andeq	r3, r2, r8, lsr #25
   13de4:	andeq	r3, r2, r8, lsl #26
   13de8:	andeq	r3, r2, r4, asr #26
   13dec:	andeq	r3, r2, r4, lsl #27
   13df0:	ldrdeq	r3, [r2], -ip
   13df4:			; <UNDEFINED> instruction: 0x000236b0
   13df8:			; <UNDEFINED> instruction: 0x000004b3
   13dfc:	andeq	r3, r2, r0, ror #27
   13e00:	andeq	r3, r2, r4, lsr #27
   13e04:	andeq	r3, r2, ip, ror #24
   13e08:	andeq	r3, r2, r0, ror #24
   13e0c:	andeq	sl, r3, r8, lsl #29
   13e10:	andeq	r3, r2, r0, asr #24
   13e14:	mov	r3, #1
   13e18:	str	r3, [sp, #8]
   13e1c:	strb	r3, [r2]
   13e20:	b	13bf8 <__printf_chk@plt+0x2d2c>
   13e24:	ldr	r9, [sp, #16]
   13e28:	mov	r0, fp
   13e2c:	bl	12c30 <__printf_chk@plt+0x1d64>
   13e30:	cmp	r9, #0
   13e34:	beq	13e84 <__printf_chk@plt+0x2fb8>
   13e38:	ldr	r3, [r4]
   13e3c:	ldr	r2, [r4, #24]
   13e40:	sub	r3, r3, #-1073741823	; 0xc0000001
   13e44:	ldr	r3, [r2, r3, lsl #2]
   13e48:	ldr	r2, [r3, #40]	; 0x28
   13e4c:	sub	r1, r2, #7
   13e50:	cmp	r2, #5
   13e54:	cmpne	r1, #1
   13e58:	bls	13e78 <__printf_chk@plt+0x2fac>
   13e5c:	b	13eb0 <__printf_chk@plt+0x2fe4>
   13e60:	ldr	r2, [r3, #84]	; 0x54
   13e64:	add	r3, r3, #44	; 0x2c
   13e68:	sub	r1, r2, #7
   13e6c:	cmp	r2, #5
   13e70:	cmpne	r1, #1
   13e74:	bhi	13eb0 <__printf_chk@plt+0x2fe4>
   13e78:	add	r5, r5, #1
   13e7c:	cmp	r9, r5
   13e80:	bne	13e60 <__printf_chk@plt+0x2f94>
   13e84:	ldr	r3, [pc, #-128]	; 13e0c <__printf_chk@plt+0x2f40>
   13e88:	ldr	r0, [pc, #-148]	; 13dfc <__printf_chk@plt+0x2f30>
   13e8c:	mov	r2, r3
   13e90:	mov	r1, r3
   13e94:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13e98:	mov	r0, r4
   13e9c:	bl	12a54 <__printf_chk@plt+0x1b88>
   13ea0:	mov	r0, r4
   13ea4:	bl	20dec <_ZdlPv@@Base>
   13ea8:	mov	r4, #0
   13eac:	b	12ff8 <__printf_chk@plt+0x212c>
   13eb0:	ldr	r3, [sp, #8]
   13eb4:	cmp	r3, #0
   13eb8:	beq	12ff8 <__printf_chk@plt+0x212c>
   13ebc:	ldr	r3, [sp]
   13ec0:	ldr	r3, [r3]
   13ec4:	tst	r3, #2
   13ec8:	beq	12ff8 <__printf_chk@plt+0x212c>
   13ecc:	ldr	r3, [pc, #-200]	; 13e0c <__printf_chk@plt+0x2f40>
   13ed0:	ldr	r0, [pc, #-216]	; 13e00 <__printf_chk@plt+0x2f34>
   13ed4:	mov	r2, r3
   13ed8:	mov	r1, r3
   13edc:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13ee0:	ldr	r2, [sp]
   13ee4:	ldr	r3, [r2]
   13ee8:	bic	r3, r3, #2
   13eec:	str	r3, [r2]
   13ef0:	b	12ff8 <__printf_chk@plt+0x212c>
   13ef4:	mov	r6, fp
   13ef8:	b	1393c <__printf_chk@plt+0x2a70>
   13efc:	ldr	r3, [r6, #64]	; 0x40
   13f00:	cmp	r4, #44	; 0x2c
   13f04:	cmpne	r4, #10
   13f08:	moveq	r9, #1
   13f0c:	movne	r9, #0
   13f10:	cmp	r3, #2
   13f14:	ble	13998 <__printf_chk@plt+0x2acc>
   13f18:	b	1397c <__printf_chk@plt+0x2ab0>
   13f1c:	bl	10d4c <__stack_chk_fail@plt>
   13f20:	ldr	r3, [pc, #-284]	; 13e0c <__printf_chk@plt+0x2f40>
   13f24:	ldr	r0, [pc, #-296]	; 13e04 <__printf_chk@plt+0x2f38>
   13f28:	mov	r2, r3
   13f2c:	mov	r1, r3
   13f30:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13f34:	mov	r0, fp
   13f38:	bl	12c30 <__printf_chk@plt+0x1d64>
   13f3c:	b	12ff8 <__printf_chk@plt+0x212c>
   13f40:	mov	r0, #32
   13f44:	bl	20d9c <_Znwj@@Base>
   13f48:	mov	r2, r9
   13f4c:	mov	r1, r5
   13f50:	mov	r4, r0
   13f54:	bl	1255c <__printf_chk@plt+0x1690>
   13f58:	mov	sl, #0
   13f5c:	b	13b14 <__printf_chk@plt+0x2c48>
   13f60:	ldr	r3, [pc, #-348]	; 13e0c <__printf_chk@plt+0x2f40>
   13f64:	ldr	r0, [pc, #-356]	; 13e08 <__printf_chk@plt+0x2f3c>
   13f68:	mov	r2, r3
   13f6c:	mov	r1, r3
   13f70:	bl	1fb84 <__printf_chk@plt+0xecb8>
   13f74:	mov	r0, fp
   13f78:	bl	12c30 <__printf_chk@plt+0x1d64>
   13f7c:	mov	r4, fp
   13f80:	b	12ff8 <__printf_chk@plt+0x212c>
   13f84:	ldr	r3, [pc, #-384]	; 13e0c <__printf_chk@plt+0x2f40>
   13f88:	ldr	r0, [pc, #-384]	; 13e10 <__printf_chk@plt+0x2f44>
   13f8c:	b	12fe0 <__printf_chk@plt+0x2114>
   13f90:	mov	r0, r4
   13f94:	bl	20dec <_ZdlPv@@Base>
   13f98:	bl	10d58 <__cxa_end_cleanup@plt>
   13f9c:	b	13f90 <__printf_chk@plt+0x30c4>
   13fa0:	mov	r0, r6
   13fa4:	bl	20dec <_ZdlPv@@Base>
   13fa8:	bl	10d58 <__cxa_end_cleanup@plt>
   13fac:	ldr	r3, [pc, #3696]	; 14e24 <__printf_chk@plt+0x3f58>
   13fb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13fb4:	sub	sp, sp, #100	; 0x64
   13fb8:	ldr	r3, [r3]
   13fbc:	str	r0, [sp, #40]	; 0x28
   13fc0:	str	r3, [sp, #92]	; 0x5c
   13fc4:	ldrb	r3, [r2, #10]
   13fc8:	mov	r0, #84	; 0x54
   13fcc:	mov	r4, r2
   13fd0:	mov	sl, r1
   13fd4:	str	r2, [sp, #48]	; 0x30
   13fd8:	str	r3, [sp, #44]	; 0x2c
   13fdc:	ldr	r6, [r1, #4]
   13fe0:	bl	20d9c <_Znwj@@Base>
   13fe4:	ldrb	r2, [r4, #11]
   13fe8:	ldr	r3, [r4, #4]
   13fec:	mov	r1, r6
   13ff0:	str	r2, [sp]
   13ff4:	ldr	r2, [r4]
   13ff8:	str	r0, [sp, #20]
   13ffc:	bl	17b5c <__printf_chk@plt+0x6c90>
   14000:	ldrb	r1, [r4, #8]
   14004:	cmp	r1, #0
   14008:	bne	14834 <__printf_chk@plt+0x3968>
   1400c:	mov	r3, #0
   14010:	mov	r9, r3
   14014:	str	r3, [sp, #36]	; 0x24
   14018:	ldr	r0, [sp, #40]	; 0x28
   1401c:	bl	11470 <__printf_chk@plt+0x5a4>
   14020:	cmn	r0, #1
   14024:	str	r0, [sp, #32]
   14028:	beq	146a4 <__printf_chk@plt+0x37d8>
   1402c:	cmp	r0, #46	; 0x2e
   14030:	beq	14544 <__printf_chk@plt+0x3678>
   14034:	ldr	r4, [sp, #32]
   14038:	cmp	r4, #61	; 0x3d
   1403c:	cmpne	r4, #95	; 0x5f
   14040:	bne	14078 <__printf_chk@plt+0x31ac>
   14044:	ldr	r0, [sp, #40]	; 0x28
   14048:	bl	11470 <__printf_chk@plt+0x5a4>
   1404c:	cmp	r0, #10
   14050:	bne	1406c <__printf_chk@plt+0x31a0>
   14054:	cmp	r4, #95	; 0x5f
   14058:	mov	r1, r9
   1405c:	ldr	r0, [sp, #20]
   14060:	beq	14630 <__printf_chk@plt+0x3764>
   14064:	bl	1811c <__printf_chk@plt+0x7250>
   14068:	b	14018 <__printf_chk@plt+0x314c>
   1406c:	uxtb	r1, r0
   14070:	ldr	r0, [sp, #40]	; 0x28
   14074:	bl	113e0 <__printf_chk@plt+0x514>
   14078:	add	r0, sp, #60	; 0x3c
   1407c:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   14080:	ldr	r3, [sl]
   14084:	ldr	r2, [sp, #36]	; 0x24
   14088:	cmp	r3, r2
   1408c:	bgt	143ec <__printf_chk@plt+0x3520>
   14090:	ldr	r2, [sl, #24]
   14094:	sub	r3, r3, #1
   14098:	str	r3, [sp, #36]	; 0x24
   1409c:	ldr	fp, [r2, r3, lsl #2]
   140a0:	lsl	r1, r3, #2
   140a4:	str	r1, [sp, #28]
   140a8:	mov	r3, #0
   140ac:	mov	r4, r3
   140b0:	str	r3, [sp, #52]	; 0x34
   140b4:	ldr	r3, [sp, #32]
   140b8:	ldr	r2, [sp, #44]	; 0x2c
   140bc:	cmp	r3, r2
   140c0:	cmpne	r3, #10
   140c4:	bne	14250 <__printf_chk@plt+0x3384>
   140c8:	cmp	r3, #10
   140cc:	ldr	r3, [pc, #3412]	; 14e28 <__printf_chk@plt+0x3f5c>
   140d0:	ldr	r3, [r3]
   140d4:	str	r3, [sp, #24]
   140d8:	subeq	r3, r3, #1
   140dc:	streq	r3, [sp, #24]
   140e0:	ldr	r3, [sp, #48]	; 0x30
   140e4:	ldr	r3, [r3]
   140e8:	tst	r3, #64	; 0x40
   140ec:	bne	1437c <__printf_chk@plt+0x34b0>
   140f0:	cmp	r4, r6
   140f4:	bge	14180 <__printf_chk@plt+0x32b4>
   140f8:	add	r5, r4, r4, lsl #2
   140fc:	add	r5, r4, r5, lsl #1
   14100:	add	r5, fp, r5, lsl #2
   14104:	ldr	r3, [r5, #40]	; 0x28
   14108:	cmp	r3, #5
   1410c:	bne	14278 <__printf_chk@plt+0x33ac>
   14110:	mov	r8, r5
   14114:	add	r7, sp, #72	; 0x48
   14118:	b	14130 <__printf_chk@plt+0x3264>
   1411c:	add	r8, r8, #44	; 0x2c
   14120:	ldr	r3, [r8, #40]	; 0x28
   14124:	add	r5, r5, #44	; 0x2c
   14128:	cmp	r3, #5
   1412c:	bne	14278 <__printf_chk@plt+0x33ac>
   14130:	ldr	r1, [pc, #3316]	; 14e2c <__printf_chk@plt+0x3f60>
   14134:	mov	r0, r7
   14138:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1413c:	ldr	r3, [pc, #3308]	; 14e30 <__printf_chk@plt+0x3f64>
   14140:	ldr	r2, [sp, #24]
   14144:	mov	r1, r9
   14148:	ldr	r3, [r3]
   1414c:	ldr	r0, [sp, #20]
   14150:	str	r2, [sp, #8]
   14154:	str	r3, [sp, #4]
   14158:	str	r5, [sp]
   1415c:	mov	r3, r7
   14160:	mov	r2, r4
   14164:	bl	186a4 <__printf_chk@plt+0x77d8>
   14168:	mov	r0, r7
   1416c:	bl	21054 <_ZdlPv@@Base+0x268>
   14170:	add	r4, r4, #1
   14174:	cmp	r6, r4
   14178:	bne	1411c <__printf_chk@plt+0x3250>
   1417c:	mov	r4, r6
   14180:	ldr	r3, [sp, #32]
   14184:	cmp	r3, #10
   14188:	beq	142d0 <__printf_chk@plt+0x3404>
   1418c:	ldr	r3, [sp, #64]	; 0x40
   14190:	cmp	r3, #0
   14194:	addeq	r4, r4, #1
   14198:	bne	142f8 <__printf_chk@plt+0x342c>
   1419c:	ldr	r1, [pc, #3208]	; 14e2c <__printf_chk@plt+0x3f60>
   141a0:	add	r0, sp, #60	; 0x3c
   141a4:	bl	210bc <_ZdlPv@@Base+0x2d0>
   141a8:	ldr	r0, [sp, #40]	; 0x28
   141ac:	bl	11470 <__printf_chk@plt+0x5a4>
   141b0:	cmn	r0, #1
   141b4:	str	r0, [sp, #32]
   141b8:	bne	140b4 <__printf_chk@plt+0x31e8>
   141bc:	ldr	r1, [pc, #3176]	; 14e2c <__printf_chk@plt+0x3f60>
   141c0:	add	r0, sp, #60	; 0x3c
   141c4:	bl	210bc <_ZdlPv@@Base+0x2d0>
   141c8:	cmp	r4, r6
   141cc:	bge	1421c <__printf_chk@plt+0x3350>
   141d0:	add	r7, r4, r4, lsl #2
   141d4:	ldr	r8, [pc, #3148]	; 14e28 <__printf_chk@plt+0x3f5c>
   141d8:	add	r7, r4, r7, lsl #1
   141dc:	ldr	r5, [pc, #3148]	; 14e30 <__printf_chk@plt+0x3f64>
   141e0:	add	r7, fp, r7, lsl #2
   141e4:	ldr	r3, [r8]
   141e8:	ldr	r2, [r5]
   141ec:	sub	r3, r3, #1
   141f0:	str	r7, [sp]
   141f4:	strd	r2, [sp, #4]
   141f8:	mov	r1, r9
   141fc:	add	r3, sp, #60	; 0x3c
   14200:	mov	r2, r4
   14204:	ldr	r0, [sp, #20]
   14208:	bl	186a4 <__printf_chk@plt+0x77d8>
   1420c:	add	r4, r4, #1
   14210:	cmp	r6, r4
   14214:	add	r7, r7, #44	; 0x2c
   14218:	bne	141e4 <__printf_chk@plt+0x3318>
   1421c:	ldr	r3, [sl, #28]
   14220:	ldr	r2, [sp, #28]
   14224:	mov	r1, r9
   14228:	ldr	r0, [sp, #20]
   1422c:	ldr	r2, [r3, r2]
   14230:	bl	18f6c <__printf_chk@plt+0x80a0>
   14234:	ldr	r3, [sp, #36]	; 0x24
   14238:	add	r0, sp, #60	; 0x3c
   1423c:	add	r3, r3, #1
   14240:	add	r9, r9, #1
   14244:	str	r3, [sp, #36]	; 0x24
   14248:	bl	21054 <_ZdlPv@@Base+0x268>
   1424c:	b	14018 <__printf_chk@plt+0x314c>
   14250:	ldr	r3, [sp, #64]	; 0x40
   14254:	ldr	r2, [sp, #68]	; 0x44
   14258:	ldrb	r5, [sp, #32]
   1425c:	cmp	r3, r2
   14260:	bge	14388 <__printf_chk@plt+0x34bc>
   14264:	ldr	r2, [sp, #60]	; 0x3c
   14268:	add	r1, r3, #1
   1426c:	str	r1, [sp, #64]	; 0x40
   14270:	strb	r5, [r2, r3]
   14274:	b	141a8 <__printf_chk@plt+0x32dc>
   14278:	ldr	r3, [sp, #32]
   1427c:	cmp	r3, #10
   14280:	beq	142d0 <__printf_chk@plt+0x3404>
   14284:	add	r3, r4, r4, lsl #2
   14288:	ldr	r5, [pc, #2976]	; 14e30 <__printf_chk@plt+0x3f64>
   1428c:	ldr	r2, [sp, #24]
   14290:	add	r3, r4, r3, lsl #1
   14294:	str	r2, [sp, #8]
   14298:	ldr	r2, [r5]
   1429c:	add	r3, fp, r3, lsl #2
   142a0:	str	r3, [sp]
   142a4:	str	r2, [sp, #4]
   142a8:	add	r3, sp, #60	; 0x3c
   142ac:	mov	r2, r4
   142b0:	mov	r1, r9
   142b4:	ldr	r0, [sp, #20]
   142b8:	bl	186a4 <__printf_chk@plt+0x77d8>
   142bc:	ldr	r3, [sp, #32]
   142c0:	add	r4, r4, #1
   142c4:	cmp	r3, #10
   142c8:	bne	1419c <__printf_chk@plt+0x32d0>
   142cc:	b	141bc <__printf_chk@plt+0x32f0>
   142d0:	ldr	r3, [sp, #64]	; 0x40
   142d4:	cmp	r3, #2
   142d8:	movne	r3, #10
   142dc:	strne	r3, [sp, #32]
   142e0:	beq	143c0 <__printf_chk@plt+0x34f4>
   142e4:	cmp	r6, r4
   142e8:	bgt	14284 <__printf_chk@plt+0x33b8>
   142ec:	ldr	r3, [sp, #64]	; 0x40
   142f0:	cmp	r3, #0
   142f4:	beq	142bc <__printf_chk@plt+0x33f0>
   142f8:	cmp	r3, #1
   142fc:	bgt	14398 <__printf_chk@plt+0x34cc>
   14300:	ldr	r3, [sp, #52]	; 0x34
   14304:	cmp	r3, #0
   14308:	bne	142bc <__printf_chk@plt+0x33f0>
   1430c:	ldr	r3, [sp, #32]
   14310:	cmp	r3, #10
   14314:	beq	1452c <__printf_chk@plt+0x3660>
   14318:	ldr	r3, [sp, #64]	; 0x40
   1431c:	ldr	r2, [sp, #68]	; 0x44
   14320:	cmp	r3, r2
   14324:	bge	144fc <__printf_chk@plt+0x3630>
   14328:	ldr	r2, [sp, #60]	; 0x3c
   1432c:	add	r0, r3, #1
   14330:	mov	r1, #0
   14334:	str	r0, [sp, #64]	; 0x40
   14338:	add	r7, sp, #72	; 0x48
   1433c:	strb	r1, [r2, r3]
   14340:	ldr	r1, [sp, #60]	; 0x3c
   14344:	mov	r0, r7
   14348:	bl	1f798 <__printf_chk@plt+0xe8cc>
   1434c:	ldr	r3, [pc, #2784]	; 14e34 <__printf_chk@plt+0x3f68>
   14350:	mov	r1, r7
   14354:	mov	r2, r3
   14358:	ldr	r0, [pc, #2776]	; 14e38 <__printf_chk@plt+0x3f6c>
   1435c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   14360:	ldr	r3, [sp, #32]
   14364:	cmp	r3, #10
   14368:	beq	145dc <__printf_chk@plt+0x3710>
   1436c:	mov	r3, #0
   14370:	add	r4, r4, #1
   14374:	str	r3, [sp, #52]	; 0x34
   14378:	b	1419c <__printf_chk@plt+0x32d0>
   1437c:	add	r0, sp, #60	; 0x3c
   14380:	bl	216dc <_ZdlPv@@Base+0x8f0>
   14384:	b	140f0 <__printf_chk@plt+0x3224>
   14388:	add	r0, sp, #60	; 0x3c
   1438c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14390:	ldr	r3, [sp, #64]	; 0x40
   14394:	b	14264 <__printf_chk@plt+0x3398>
   14398:	ldr	r3, [sp, #60]	; 0x3c
   1439c:	ldrb	r2, [r3]
   143a0:	cmp	r2, #92	; 0x5c
   143a4:	bne	14300 <__printf_chk@plt+0x3434>
   143a8:	ldrb	r3, [r3, #1]
   143ac:	cmp	r3, #34	; 0x22
   143b0:	bne	14300 <__printf_chk@plt+0x3434>
   143b4:	mov	r3, #1
   143b8:	str	r3, [sp, #52]	; 0x34
   143bc:	b	142bc <__printf_chk@plt+0x33f0>
   143c0:	ldr	r3, [sp, #60]	; 0x3c
   143c4:	ldrb	r2, [r3]
   143c8:	cmp	r2, #84	; 0x54
   143cc:	beq	1450c <__printf_chk@plt+0x3640>
   143d0:	cmp	r6, r4
   143d4:	movle	r1, #10
   143d8:	strle	r1, [sp, #32]
   143dc:	ble	143a0 <__printf_chk@plt+0x34d4>
   143e0:	mov	r3, #10
   143e4:	str	r3, [sp, #32]
   143e8:	b	14284 <__printf_chk@plt+0x33b8>
   143ec:	ldr	r2, [sp, #36]	; 0x24
   143f0:	sub	r3, r3, #1
   143f4:	cmp	r2, r3
   143f8:	bge	14dbc <__printf_chk@plt+0x3ef0>
   143fc:	ldr	r5, [pc, #2596]	; 14e28 <__printf_chk@plt+0x3f5c>
   14400:	ldr	r7, [pc, #2600]	; 14e30 <__printf_chk@plt+0x3f64>
   14404:	ldr	r2, [sp, #36]	; 0x24
   14408:	cmp	r6, #0
   1440c:	lsl	r3, r2, #2
   14410:	str	r3, [sp, #28]
   14414:	ble	144b0 <__printf_chk@plt+0x35e4>
   14418:	ldr	r3, [sl, #24]
   1441c:	ldr	fp, [r3, r2, lsl #2]
   14420:	ldr	r3, [fp, #40]	; 0x28
   14424:	sub	r3, r3, #7
   14428:	cmp	r3, #1
   1442c:	bhi	140a8 <__printf_chk@plt+0x31dc>
   14430:	mov	r1, fp
   14434:	mov	r2, #0
   14438:	b	14450 <__printf_chk@plt+0x3584>
   1443c:	ldr	r3, [r1, #84]	; 0x54
   14440:	add	r1, r1, #44	; 0x2c
   14444:	sub	r3, r3, #7
   14448:	cmp	r3, #1
   1444c:	bhi	140a8 <__printf_chk@plt+0x31dc>
   14450:	add	r2, r2, #1
   14454:	cmp	r6, r2
   14458:	bne	1443c <__printf_chk@plt+0x3570>
   1445c:	mov	r4, #0
   14460:	b	14470 <__printf_chk@plt+0x35a4>
   14464:	ldr	r3, [sl, #24]
   14468:	ldr	r2, [sp, #28]
   1446c:	ldr	fp, [r3, r2]
   14470:	add	r3, r4, r4, lsl #2
   14474:	ldr	r1, [r5]
   14478:	add	r3, r4, r3, lsl #1
   1447c:	ldr	r2, [r7]
   14480:	add	r3, fp, r3, lsl #2
   14484:	str	r3, [sp]
   14488:	str	r1, [sp, #8]
   1448c:	str	r2, [sp, #4]
   14490:	add	r3, sp, #60	; 0x3c
   14494:	mov	r2, r4
   14498:	mov	r1, r9
   1449c:	ldr	r0, [sp, #20]
   144a0:	bl	186a4 <__printf_chk@plt+0x77d8>
   144a4:	add	r4, r4, #1
   144a8:	cmp	r6, r4
   144ac:	bne	14464 <__printf_chk@plt+0x3598>
   144b0:	ldr	r3, [sl, #28]
   144b4:	ldr	r2, [sp, #28]
   144b8:	mov	r1, r9
   144bc:	ldr	r0, [sp, #20]
   144c0:	ldr	r2, [r3, r2]
   144c4:	bl	18f6c <__printf_chk@plt+0x80a0>
   144c8:	ldr	r2, [sp, #36]	; 0x24
   144cc:	ldr	r3, [sl]
   144d0:	add	r2, r2, #1
   144d4:	sub	r3, r3, #1
   144d8:	cmp	r3, r2
   144dc:	str	r2, [sp, #36]	; 0x24
   144e0:	add	r9, r9, #1
   144e4:	bgt	14404 <__printf_chk@plt+0x3538>
   144e8:	ldr	r3, [sl, #24]
   144ec:	lsl	r1, r2, #2
   144f0:	str	r1, [sp, #28]
   144f4:	ldr	fp, [r3, r2, lsl #2]
   144f8:	b	140a8 <__printf_chk@plt+0x31dc>
   144fc:	add	r0, sp, #60	; 0x3c
   14500:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14504:	ldr	r3, [sp, #64]	; 0x40
   14508:	b	14328 <__printf_chk@plt+0x345c>
   1450c:	ldrb	r3, [r3, #1]
   14510:	cmp	r3, #123	; 0x7b
   14514:	beq	14848 <__printf_chk@plt+0x397c>
   14518:	cmp	r6, r4
   1451c:	bgt	143e0 <__printf_chk@plt+0x3514>
   14520:	ldr	r3, [sp, #52]	; 0x34
   14524:	cmp	r3, #0
   14528:	bne	145e4 <__printf_chk@plt+0x3718>
   1452c:	mov	r1, #10
   14530:	ldr	r0, [sp, #40]	; 0x28
   14534:	bl	113e0 <__printf_chk@plt+0x514>
   14538:	mov	r3, #10
   1453c:	str	r3, [sp, #32]
   14540:	b	14318 <__printf_chk@plt+0x344c>
   14544:	ldr	r0, [sp, #40]	; 0x28
   14548:	bl	11470 <__printf_chk@plt+0x5a4>
   1454c:	cmn	r0, #1
   14550:	beq	14a68 <__printf_chk@plt+0x3b9c>
   14554:	ldr	r3, [pc, #2272]	; 14e3c <__printf_chk@plt+0x3f70>
   14558:	uxtb	r1, r0
   1455c:	ldrb	r3, [r3, r1]
   14560:	cmp	r3, #0
   14564:	bne	14070 <__printf_chk@plt+0x31a4>
   14568:	ldr	r8, [pc, #2232]	; 14e28 <__printf_chk@plt+0x3f5c>
   1456c:	ldr	r0, [sp, #40]	; 0x28
   14570:	add	r7, sp, #72	; 0x48
   14574:	bl	113e0 <__printf_chk@plt+0x514>
   14578:	mov	r0, r7
   1457c:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   14580:	ldr	r8, [r8]
   14584:	b	145b8 <__printf_chk@plt+0x36ec>
   14588:	ldr	r1, [sp, #32]
   1458c:	ldr	r2, [sp, #72]	; 0x48
   14590:	cmp	r1, #10
   14594:	add	r1, r3, #1
   14598:	str	r1, [sp, #76]	; 0x4c
   1459c:	strb	r4, [r2, r3]
   145a0:	beq	145ec <__printf_chk@plt+0x3720>
   145a4:	ldr	r0, [sp, #40]	; 0x28
   145a8:	bl	11470 <__printf_chk@plt+0x5a4>
   145ac:	cmn	r0, #1
   145b0:	str	r0, [sp, #32]
   145b4:	beq	145ec <__printf_chk@plt+0x3720>
   145b8:	ldr	r3, [sp, #76]	; 0x4c
   145bc:	ldr	r2, [sp, #80]	; 0x50
   145c0:	ldrb	r4, [sp, #32]
   145c4:	cmp	r3, r2
   145c8:	blt	14588 <__printf_chk@plt+0x36bc>
   145cc:	mov	r0, r7
   145d0:	bl	211bc <_ZdlPv@@Base+0x3d0>
   145d4:	ldr	r3, [sp, #76]	; 0x4c
   145d8:	b	14588 <__printf_chk@plt+0x36bc>
   145dc:	ldr	r0, [sp, #40]	; 0x28
   145e0:	bl	11470 <__printf_chk@plt+0x5a4>
   145e4:	add	r4, r4, #1
   145e8:	b	141bc <__printf_chk@plt+0x32f0>
   145ec:	ldr	r5, [pc, #2108]	; 14e30 <__printf_chk@plt+0x3f64>
   145f0:	str	r8, [sp]
   145f4:	mov	r2, r7
   145f8:	ldr	r3, [r5]
   145fc:	mov	r1, r9
   14600:	ldr	r0, [sp, #20]
   14604:	bl	18020 <__printf_chk@plt+0x7154>
   14608:	ldr	r2, [sp, #76]	; 0x4c
   1460c:	cmp	r2, #3
   14610:	ble	14638 <__printf_chk@plt+0x376c>
   14614:	ldr	r3, [sp, #72]	; 0x48
   14618:	ldrb	r1, [r3]
   1461c:	cmp	r1, #46	; 0x2e
   14620:	beq	147d8 <__printf_chk@plt+0x390c>
   14624:	mov	r0, r7
   14628:	bl	21054 <_ZdlPv@@Base+0x268>
   1462c:	b	14018 <__printf_chk@plt+0x314c>
   14630:	bl	180b4 <__printf_chk@plt+0x71e8>
   14634:	b	14018 <__printf_chk@plt+0x314c>
   14638:	cmp	r2, #2
   1463c:	ble	14624 <__printf_chk@plt+0x3758>
   14640:	ldr	r3, [sp, #72]	; 0x48
   14644:	ldrb	r1, [r3]
   14648:	cmp	r1, #46	; 0x2e
   1464c:	bne	14624 <__printf_chk@plt+0x3758>
   14650:	ldrb	r1, [r3, #1]
   14654:	cmp	r1, #108	; 0x6c
   14658:	bne	14624 <__printf_chk@plt+0x3758>
   1465c:	cmp	r2, #2
   14660:	ble	14c64 <__printf_chk@plt+0x3d98>
   14664:	ldrb	r2, [r3, #2]
   14668:	cmp	r2, #102	; 0x66
   1466c:	moveq	r4, #0
   14670:	bne	14624 <__printf_chk@plt+0x3758>
   14674:	ldr	r2, [sp, #76]	; 0x4c
   14678:	ldr	r1, [sp, #80]	; 0x50
   1467c:	cmp	r2, r1
   14680:	bge	14cf0 <__printf_chk@plt+0x3e24>
   14684:	add	r0, r2, #1
   14688:	mov	r1, #0
   1468c:	str	r0, [sp, #76]	; 0x4c
   14690:	strb	r1, [r3, r2]
   14694:	ldr	r0, [sp, #72]	; 0x48
   14698:	add	r0, r0, #3
   1469c:	bl	20ba8 <__printf_chk@plt+0xfcdc>
   146a0:	b	14c84 <__printf_chk@plt+0x3db8>
   146a4:	cmp	r9, #0
   146a8:	beq	14c4c <__printf_chk@plt+0x3d80>
   146ac:	cmp	r6, #1
   146b0:	ble	146e8 <__printf_chk@plt+0x381c>
   146b4:	ldr	r7, [sp, #20]
   146b8:	sub	r5, r6, #1
   146bc:	mov	r4, #0
   146c0:	ldr	r3, [sl, #8]
   146c4:	ldr	r2, [r3, r4, lsl #2]
   146c8:	cmp	r2, #0
   146cc:	blt	146dc <__printf_chk@plt+0x3810>
   146d0:	mov	r1, r4
   146d4:	mov	r0, r7
   146d8:	bl	17f18 <__printf_chk@plt+0x704c>
   146dc:	add	r4, r4, #1
   146e0:	cmp	r4, r5
   146e4:	bne	146c0 <__printf_chk@plt+0x37f4>
   146e8:	cmp	r6, #0
   146ec:	ble	147b8 <__printf_chk@plt+0x38ec>
   146f0:	mov	r4, #0
   146f4:	ldr	r5, [sp, #20]
   146f8:	b	14708 <__printf_chk@plt+0x383c>
   146fc:	add	r4, r4, #1
   14700:	cmp	r6, r4
   14704:	beq	14738 <__printf_chk@plt+0x386c>
   14708:	ldr	r3, [sl, #12]
   1470c:	add	r2, r4, r4, lsl #1
   14710:	add	r2, r3, r2, lsl #2
   14714:	ldr	r3, [r2, #4]
   14718:	cmp	r3, #0
   1471c:	beq	146fc <__printf_chk@plt+0x3830>
   14720:	mov	r1, r4
   14724:	mov	r0, r5
   14728:	add	r4, r4, #1
   1472c:	bl	17ecc <__printf_chk@plt+0x7000>
   14730:	cmp	r6, r4
   14734:	bne	14708 <__printf_chk@plt+0x383c>
   14738:	mov	r4, #0
   1473c:	ldr	r5, [sp, #20]
   14740:	b	14750 <__printf_chk@plt+0x3884>
   14744:	add	r4, r4, #1
   14748:	cmp	r6, r4
   1474c:	beq	14778 <__printf_chk@plt+0x38ac>
   14750:	ldr	r3, [sl, #16]
   14754:	ldrb	r3, [r3, r4]
   14758:	cmp	r3, #0
   1475c:	beq	14744 <__printf_chk@plt+0x3878>
   14760:	mov	r1, r4
   14764:	mov	r0, r5
   14768:	add	r4, r4, #1
   1476c:	bl	17f60 <__printf_chk@plt+0x7094>
   14770:	cmp	r6, r4
   14774:	bne	14750 <__printf_chk@plt+0x3884>
   14778:	mov	r4, #0
   1477c:	ldr	r5, [sp, #20]
   14780:	b	14790 <__printf_chk@plt+0x38c4>
   14784:	add	r4, r4, #1
   14788:	cmp	r6, r4
   1478c:	beq	147b8 <__printf_chk@plt+0x38ec>
   14790:	ldr	r3, [sl, #20]
   14794:	ldrb	r3, [r3, r4]
   14798:	cmp	r3, #0
   1479c:	beq	14784 <__printf_chk@plt+0x38b8>
   147a0:	mov	r1, r4
   147a4:	mov	r0, r5
   147a8:	add	r4, r4, #1
   147ac:	bl	17fa4 <__printf_chk@plt+0x70d8>
   147b0:	cmp	r6, r4
   147b4:	bne	14790 <__printf_chk@plt+0x38c4>
   147b8:	ldr	r3, [pc, #1636]	; 14e24 <__printf_chk@plt+0x3f58>
   147bc:	ldr	r2, [sp, #92]	; 0x5c
   147c0:	ldr	r0, [sp, #20]
   147c4:	ldr	r3, [r3]
   147c8:	cmp	r2, r3
   147cc:	bne	14d24 <__printf_chk@plt+0x3e58>
   147d0:	add	sp, sp, #100	; 0x64
   147d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   147d8:	ldrb	r1, [r3, #1]
   147dc:	cmp	r1, #84	; 0x54
   147e0:	bne	14650 <__printf_chk@plt+0x3784>
   147e4:	ldrb	r1, [r3, #2]
   147e8:	cmp	r1, #38	; 0x26
   147ec:	bne	14644 <__printf_chk@plt+0x3778>
   147f0:	mov	r2, sl
   147f4:	ldr	r1, [sp, #48]	; 0x30
   147f8:	ldr	r0, [sp, #40]	; 0x28
   147fc:	bl	12da0 <__printf_chk@plt+0x1ed4>
   14800:	cmp	r0, #0
   14804:	ldr	r2, [sp, #76]	; 0x4c
   14808:	movne	sl, r0
   1480c:	bne	14638 <__printf_chk@plt+0x376c>
   14810:	cmp	r2, #2
   14814:	ble	14828 <__printf_chk@plt+0x395c>
   14818:	ldr	r3, [sp, #72]	; 0x48
   1481c:	ldrb	r2, [r3]
   14820:	cmp	r2, #46	; 0x2e
   14824:	beq	14d28 <__printf_chk@plt+0x3e5c>
   14828:	mov	r0, r7
   1482c:	bl	21054 <_ZdlPv@@Base+0x268>
   14830:	b	14bfc <__printf_chk@plt+0x3d30>
   14834:	ldr	r3, [sp, #48]	; 0x30
   14838:	ldr	r0, [sp, #20]
   1483c:	ldrb	r2, [r3, #9]
   14840:	bl	17ec0 <__printf_chk@plt+0x6ff4>
   14844:	b	1400c <__printf_chk@plt+0x3140>
   14848:	ldr	r1, [pc, #1500]	; 14e2c <__printf_chk@plt+0x3f60>
   1484c:	add	r0, sp, #60	; 0x3c
   14850:	bl	210bc <_ZdlPv@@Base+0x2d0>
   14854:	ldr	r3, [sp, #24]
   14858:	ldr	r8, [pc, #1504]	; 14e40 <__printf_chk@plt+0x3f74>
   1485c:	mov	r5, #0
   14860:	add	r3, r3, #1
   14864:	str	r3, [sp, #24]
   14868:	ldr	r0, [sp, #40]	; 0x28
   1486c:	bl	11470 <__printf_chk@plt+0x5a4>
   14870:	cmn	r0, #1
   14874:	str	r0, [sp, #32]
   14878:	beq	14be0 <__printf_chk@plt+0x3d14>
   1487c:	cmp	r5, #2
   14880:	beq	14940 <__printf_chk@plt+0x3a74>
   14884:	cmp	r5, #3
   14888:	beq	14960 <__printf_chk@plt+0x3a94>
   1488c:	cmp	r5, #1
   14890:	beq	148f0 <__printf_chk@plt+0x3a24>
   14894:	ldr	r3, [sp, #32]
   14898:	cmp	r3, #84	; 0x54
   1489c:	beq	1492c <__printf_chk@plt+0x3a60>
   148a0:	cmp	r3, #46	; 0x2e
   148a4:	beq	14a70 <__printf_chk@plt+0x3ba4>
   148a8:	ldr	r3, [sp, #64]	; 0x40
   148ac:	ldr	r2, [sp, #68]	; 0x44
   148b0:	ldrb	r5, [sp, #32]
   148b4:	cmp	r3, r2
   148b8:	bge	14c3c <__printf_chk@plt+0x3d70>
   148bc:	ldr	r1, [sp, #32]
   148c0:	ldr	r2, [sp, #60]	; 0x3c
   148c4:	cmp	r1, #10
   148c8:	add	r1, r3, #1
   148cc:	str	r1, [sp, #64]	; 0x40
   148d0:	strb	r5, [r2, r3]
   148d4:	moveq	r5, #0
   148d8:	beq	14868 <__printf_chk@plt+0x399c>
   148dc:	ldr	r0, [sp, #40]	; 0x28
   148e0:	bl	11470 <__printf_chk@plt+0x5a4>
   148e4:	cmn	r0, #1
   148e8:	str	r0, [sp, #32]
   148ec:	beq	14be0 <__printf_chk@plt+0x3d14>
   148f0:	ldr	r1, [sp, #32]
   148f4:	ldr	r3, [sp, #64]	; 0x40
   148f8:	ldr	r2, [sp, #68]	; 0x44
   148fc:	subs	r5, r1, #10
   14900:	movne	r5, #1
   14904:	cmp	r3, r2
   14908:	uxtb	r7, r1
   1490c:	bge	149f8 <__printf_chk@plt+0x3b2c>
   14910:	ldr	r2, [sp, #60]	; 0x3c
   14914:	add	r1, r3, #1
   14918:	str	r1, [sp, #64]	; 0x40
   1491c:	strb	r7, [r2, r3]
   14920:	ldr	r0, [sp, #40]	; 0x28
   14924:	bl	11470 <__printf_chk@plt+0x5a4>
   14928:	b	14870 <__printf_chk@plt+0x39a4>
   1492c:	ldr	r0, [sp, #40]	; 0x28
   14930:	bl	11470 <__printf_chk@plt+0x5a4>
   14934:	cmn	r0, #1
   14938:	str	r0, [sp, #32]
   1493c:	beq	14be0 <__printf_chk@plt+0x3d14>
   14940:	ldr	r3, [sp, #32]
   14944:	cmp	r3, #125	; 0x7d
   14948:	bne	14c98 <__printf_chk@plt+0x3dcc>
   1494c:	ldr	r0, [sp, #40]	; 0x28
   14950:	bl	11470 <__printf_chk@plt+0x5a4>
   14954:	cmn	r0, #1
   14958:	str	r0, [sp, #32]
   1495c:	beq	14be0 <__printf_chk@plt+0x3d14>
   14960:	ldr	r3, [sp, #48]	; 0x30
   14964:	ldr	r3, [r3]
   14968:	tst	r3, #64	; 0x40
   1496c:	bne	14a38 <__printf_chk@plt+0x3b6c>
   14970:	ldr	r3, [sp, #32]
   14974:	cmp	r3, #10
   14978:	beq	142e4 <__printf_chk@plt+0x3418>
   1497c:	ldr	r2, [sp, #44]	; 0x2c
   14980:	cmp	r3, r2
   14984:	beq	142e4 <__printf_chk@plt+0x3418>
   14988:	ldr	r3, [sp, #64]	; 0x40
   1498c:	ldr	r2, [sp, #68]	; 0x44
   14990:	cmp	r3, r2
   14994:	bge	14a28 <__printf_chk@plt+0x3b5c>
   14998:	ldr	r2, [sp, #60]	; 0x3c
   1499c:	add	r0, r3, #1
   149a0:	mov	r1, #84	; 0x54
   149a4:	str	r0, [sp, #64]	; 0x40
   149a8:	strb	r1, [r2, r3]
   149ac:	ldr	r3, [sp, #64]	; 0x40
   149b0:	ldr	r2, [sp, #68]	; 0x44
   149b4:	cmp	r3, r2
   149b8:	bge	14a18 <__printf_chk@plt+0x3b4c>
   149bc:	ldr	r2, [sp, #60]	; 0x3c
   149c0:	add	r0, r3, #1
   149c4:	mov	r1, #125	; 0x7d
   149c8:	str	r0, [sp, #64]	; 0x40
   149cc:	strb	r1, [r2, r3]
   149d0:	ldr	r3, [sp, #64]	; 0x40
   149d4:	ldr	r2, [sp, #68]	; 0x44
   149d8:	ldrb	r5, [sp, #32]
   149dc:	cmp	r3, r2
   149e0:	bge	14a08 <__printf_chk@plt+0x3b3c>
   149e4:	ldr	r2, [sp, #60]	; 0x3c
   149e8:	add	r1, r3, #1
   149ec:	str	r1, [sp, #64]	; 0x40
   149f0:	strb	r5, [r2, r3]
   149f4:	b	148dc <__printf_chk@plt+0x3a10>
   149f8:	add	r0, sp, #60	; 0x3c
   149fc:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14a00:	ldr	r3, [sp, #64]	; 0x40
   14a04:	b	14910 <__printf_chk@plt+0x3a44>
   14a08:	add	r0, sp, #60	; 0x3c
   14a0c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14a10:	ldr	r3, [sp, #64]	; 0x40
   14a14:	b	149e4 <__printf_chk@plt+0x3b18>
   14a18:	add	r0, sp, #60	; 0x3c
   14a1c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14a20:	ldr	r3, [sp, #64]	; 0x40
   14a24:	b	149bc <__printf_chk@plt+0x3af0>
   14a28:	add	r0, sp, #60	; 0x3c
   14a2c:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14a30:	ldr	r3, [sp, #64]	; 0x40
   14a34:	b	14998 <__printf_chk@plt+0x3acc>
   14a38:	ldr	r3, [sp, #32]
   14a3c:	cmp	r3, #32
   14a40:	bne	14970 <__printf_chk@plt+0x3aa4>
   14a44:	ldr	r0, [sp, #40]	; 0x28
   14a48:	bl	11470 <__printf_chk@plt+0x5a4>
   14a4c:	cmp	r0, #32
   14a50:	str	r0, [sp, #32]
   14a54:	beq	14a44 <__printf_chk@plt+0x3b78>
   14a58:	cmn	r0, #1
   14a5c:	bne	14970 <__printf_chk@plt+0x3aa4>
   14a60:	mov	r5, #3
   14a64:	b	14868 <__printf_chk@plt+0x399c>
   14a68:	mov	r1, #255	; 0xff
   14a6c:	b	14568 <__printf_chk@plt+0x369c>
   14a70:	ldr	r0, [sp, #40]	; 0x28
   14a74:	bl	11470 <__printf_chk@plt+0x5a4>
   14a78:	cmn	r0, #1
   14a7c:	mov	r5, r0
   14a80:	beq	14be0 <__printf_chk@plt+0x3d14>
   14a84:	cmp	r0, #108	; 0x6c
   14a88:	bne	14d48 <__printf_chk@plt+0x3e7c>
   14a8c:	ldr	r0, [sp, #40]	; 0x28
   14a90:	bl	11470 <__printf_chk@plt+0x5a4>
   14a94:	cmn	r0, #1
   14a98:	mov	r5, r0
   14a9c:	beq	14be0 <__printf_chk@plt+0x3d14>
   14aa0:	cmp	r0, #102	; 0x66
   14aa4:	bne	14dd4 <__printf_chk@plt+0x3f08>
   14aa8:	ldr	r0, [sp, #40]	; 0x28
   14aac:	bl	11470 <__printf_chk@plt+0x5a4>
   14ab0:	cmn	r0, #1
   14ab4:	mov	r7, r0
   14ab8:	beq	14be0 <__printf_chk@plt+0x3d14>
   14abc:	cmp	r0, #10
   14ac0:	cmpne	r0, #32
   14ac4:	beq	14b14 <__printf_chk@plt+0x3c48>
   14ac8:	ldr	r3, [pc, #884]	; 14e44 <__printf_chk@plt+0x3f78>
   14acc:	ldr	r3, [r3]
   14ad0:	cmp	r3, #0
   14ad4:	bne	14b14 <__printf_chk@plt+0x3c48>
   14ad8:	ldr	r1, [pc, #872]	; 14e48 <__printf_chk@plt+0x3f7c>
   14adc:	add	r0, sp, #60	; 0x3c
   14ae0:	bl	211f0 <_ZdlPv@@Base+0x404>
   14ae4:	ldr	r3, [sp, #64]	; 0x40
   14ae8:	ldr	r2, [sp, #68]	; 0x44
   14aec:	uxtb	r7, r7
   14af0:	cmp	r3, r2
   14af4:	bge	14c1c <__printf_chk@plt+0x3d50>
   14af8:	ldr	r2, [sp, #60]	; 0x3c
   14afc:	add	r1, r3, #1
   14b00:	str	r1, [sp, #64]	; 0x40
   14b04:	ldr	r0, [sp, #40]	; 0x28
   14b08:	strb	r7, [r2, r3]
   14b0c:	bl	11470 <__printf_chk@plt+0x5a4>
   14b10:	b	148e4 <__printf_chk@plt+0x3a18>
   14b14:	add	r0, sp, #72	; 0x48
   14b18:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   14b1c:	ldr	r1, [pc, #804]	; 14e48 <__printf_chk@plt+0x3f7c>
   14b20:	add	r0, sp, #60	; 0x3c
   14b24:	bl	211f0 <_ZdlPv@@Base+0x404>
   14b28:	b	14b58 <__printf_chk@plt+0x3c8c>
   14b2c:	ldr	r2, [sp, #72]	; 0x48
   14b30:	add	r1, r3, #1
   14b34:	cmp	r7, #10
   14b38:	str	r1, [sp, #76]	; 0x4c
   14b3c:	strb	r5, [r2, r3]
   14b40:	beq	14b7c <__printf_chk@plt+0x3cb0>
   14b44:	ldr	r0, [sp, #40]	; 0x28
   14b48:	bl	11470 <__printf_chk@plt+0x5a4>
   14b4c:	cmn	r0, #1
   14b50:	mov	r7, r0
   14b54:	beq	14b7c <__printf_chk@plt+0x3cb0>
   14b58:	ldr	r3, [sp, #76]	; 0x4c
   14b5c:	ldr	r2, [sp, #80]	; 0x50
   14b60:	uxtb	r5, r7
   14b64:	cmp	r3, r2
   14b68:	blt	14b2c <__printf_chk@plt+0x3c60>
   14b6c:	add	r0, sp, #72	; 0x48
   14b70:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14b74:	ldr	r3, [sp, #76]	; 0x4c
   14b78:	b	14b2c <__printf_chk@plt+0x3c60>
   14b7c:	ldr	r3, [sp, #76]	; 0x4c
   14b80:	ldr	r2, [sp, #80]	; 0x50
   14b84:	cmp	r3, r2
   14b88:	bge	14c2c <__printf_chk@plt+0x3d60>
   14b8c:	ldr	r2, [sp, #72]	; 0x48
   14b90:	add	r0, r3, #1
   14b94:	mov	r1, #0
   14b98:	str	r0, [sp, #76]	; 0x4c
   14b9c:	strb	r1, [r2, r3]
   14ba0:	ldr	r0, [sp, #72]	; 0x48
   14ba4:	bl	20ba8 <__printf_chk@plt+0xfcdc>
   14ba8:	ldr	r1, [sp, #76]	; 0x4c
   14bac:	add	r0, sp, #72	; 0x48
   14bb0:	sub	r1, r1, #1
   14bb4:	bl	215ac <_ZdlPv@@Base+0x7c0>
   14bb8:	add	r1, sp, #72	; 0x48
   14bbc:	add	r0, sp, #60	; 0x3c
   14bc0:	bl	21268 <_ZdlPv@@Base+0x47c>
   14bc4:	add	r0, sp, #72	; 0x48
   14bc8:	bl	21054 <_ZdlPv@@Base+0x268>
   14bcc:	ldr	r0, [sp, #40]	; 0x28
   14bd0:	bl	11470 <__printf_chk@plt+0x5a4>
   14bd4:	cmn	r0, #1
   14bd8:	str	r0, [sp, #32]
   14bdc:	bne	14894 <__printf_chk@plt+0x39c8>
   14be0:	ldr	r3, [pc, #588]	; 14e34 <__printf_chk@plt+0x3f68>
   14be4:	ldr	r0, [pc, #608]	; 14e4c <__printf_chk@plt+0x3f80>
   14be8:	mov	r2, r3
   14bec:	mov	r1, r3
   14bf0:	bl	1fb84 <__printf_chk@plt+0xecb8>
   14bf4:	add	r0, sp, #60	; 0x3c
   14bf8:	bl	21054 <_ZdlPv@@Base+0x268>
   14bfc:	ldr	r4, [sp, #20]
   14c00:	mov	r0, r4
   14c04:	bl	17d00 <__printf_chk@plt+0x6e34>
   14c08:	mov	r0, r4
   14c0c:	bl	20dec <_ZdlPv@@Base>
   14c10:	mov	r3, #0
   14c14:	str	r3, [sp, #20]
   14c18:	b	147b8 <__printf_chk@plt+0x38ec>
   14c1c:	add	r0, sp, #60	; 0x3c
   14c20:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14c24:	ldr	r3, [sp, #64]	; 0x40
   14c28:	b	14af8 <__printf_chk@plt+0x3c2c>
   14c2c:	add	r0, sp, #72	; 0x48
   14c30:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14c34:	ldr	r3, [sp, #76]	; 0x4c
   14c38:	b	14b8c <__printf_chk@plt+0x3cc0>
   14c3c:	add	r0, sp, #60	; 0x3c
   14c40:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14c44:	ldr	r3, [sp, #64]	; 0x40
   14c48:	b	148bc <__printf_chk@plt+0x39f0>
   14c4c:	ldr	r3, [pc, #480]	; 14e34 <__printf_chk@plt+0x3f68>
   14c50:	ldr	r0, [pc, #504]	; 14e50 <__printf_chk@plt+0x3f84>
   14c54:	mov	r2, r3
   14c58:	mov	r1, r3
   14c5c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   14c60:	b	14bfc <__printf_chk@plt+0x3d30>
   14c64:	ldr	r1, [pc, #488]	; 14e54 <__printf_chk@plt+0x3f88>
   14c68:	mov	r0, #98	; 0x62
   14c6c:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   14c70:	ldr	r3, [sp, #72]	; 0x48
   14c74:	mov	r4, #0
   14c78:	ldrb	r2, [r3, #2]
   14c7c:	cmp	r2, #102	; 0x66
   14c80:	beq	14674 <__printf_chk@plt+0x37a8>
   14c84:	mov	r0, r7
   14c88:	bl	21054 <_ZdlPv@@Base+0x268>
   14c8c:	cmp	r4, #0
   14c90:	bne	14bfc <__printf_chk@plt+0x3d30>
   14c94:	b	14018 <__printf_chk@plt+0x314c>
   14c98:	ldr	r3, [sp, #64]	; 0x40
   14c9c:	ldr	r2, [sp, #68]	; 0x44
   14ca0:	cmp	r3, r2
   14ca4:	bge	14d14 <__printf_chk@plt+0x3e48>
   14ca8:	ldr	r2, [sp, #60]	; 0x3c
   14cac:	add	r0, r3, #1
   14cb0:	mov	r1, #84	; 0x54
   14cb4:	str	r0, [sp, #64]	; 0x40
   14cb8:	strb	r1, [r2, r3]
   14cbc:	ldr	r3, [sp, #64]	; 0x40
   14cc0:	ldr	r2, [sp, #68]	; 0x44
   14cc4:	ldrb	r7, [sp, #32]
   14cc8:	cmp	r3, r2
   14ccc:	bge	14d04 <__printf_chk@plt+0x3e38>
   14cd0:	ldr	r0, [sp, #32]
   14cd4:	ldr	r2, [sp, #60]	; 0x3c
   14cd8:	add	r1, r3, #1
   14cdc:	subs	r5, r0, #10
   14ce0:	str	r1, [sp, #64]	; 0x40
   14ce4:	movne	r5, #1
   14ce8:	strb	r7, [r2, r3]
   14cec:	b	14868 <__printf_chk@plt+0x399c>
   14cf0:	mov	r0, r7
   14cf4:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14cf8:	ldr	r3, [sp, #72]	; 0x48
   14cfc:	ldr	r2, [sp, #76]	; 0x4c
   14d00:	b	14684 <__printf_chk@plt+0x37b8>
   14d04:	add	r0, sp, #60	; 0x3c
   14d08:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14d0c:	ldr	r3, [sp, #64]	; 0x40
   14d10:	b	14cd0 <__printf_chk@plt+0x3e04>
   14d14:	add	r0, sp, #60	; 0x3c
   14d18:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14d1c:	ldr	r3, [sp, #64]	; 0x40
   14d20:	b	14ca8 <__printf_chk@plt+0x3ddc>
   14d24:	bl	10d4c <__stack_chk_fail@plt>
   14d28:	ldrb	r2, [r3, #1]
   14d2c:	cmp	r2, #108	; 0x6c
   14d30:	bne	14828 <__printf_chk@plt+0x395c>
   14d34:	ldrb	r2, [r3, #2]
   14d38:	cmp	r2, #102	; 0x66
   14d3c:	bne	14828 <__printf_chk@plt+0x395c>
   14d40:	mov	r4, #1
   14d44:	b	14674 <__printf_chk@plt+0x37a8>
   14d48:	ldr	r3, [sp, #64]	; 0x40
   14d4c:	ldr	r2, [sp, #68]	; 0x44
   14d50:	cmp	r3, r2
   14d54:	bge	14dac <__printf_chk@plt+0x3ee0>
   14d58:	ldr	r2, [sp, #60]	; 0x3c
   14d5c:	add	r0, r3, #1
   14d60:	mov	r1, #46	; 0x2e
   14d64:	str	r0, [sp, #64]	; 0x40
   14d68:	strb	r1, [r2, r3]
   14d6c:	ldr	r3, [sp, #64]	; 0x40
   14d70:	ldr	r2, [sp, #68]	; 0x44
   14d74:	uxtb	r7, r5
   14d78:	cmp	r3, r2
   14d7c:	bge	14d9c <__printf_chk@plt+0x3ed0>
   14d80:	ldr	r2, [sp, #60]	; 0x3c
   14d84:	add	r1, r3, #1
   14d88:	subs	r5, r5, #10
   14d8c:	str	r1, [sp, #64]	; 0x40
   14d90:	movne	r5, #1
   14d94:	strb	r7, [r2, r3]
   14d98:	b	14868 <__printf_chk@plt+0x399c>
   14d9c:	add	r0, sp, #60	; 0x3c
   14da0:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14da4:	ldr	r3, [sp, #64]	; 0x40
   14da8:	b	14d80 <__printf_chk@plt+0x3eb4>
   14dac:	add	r0, sp, #60	; 0x3c
   14db0:	bl	211bc <_ZdlPv@@Base+0x3d0>
   14db4:	ldr	r3, [sp, #64]	; 0x40
   14db8:	b	14d58 <__printf_chk@plt+0x3e8c>
   14dbc:	ldr	r2, [sp, #36]	; 0x24
   14dc0:	ldr	r3, [sl, #24]
   14dc4:	lsl	r1, r2, #2
   14dc8:	str	r1, [sp, #28]
   14dcc:	ldr	fp, [r3, r2, lsl #2]
   14dd0:	b	140a8 <__printf_chk@plt+0x31dc>
   14dd4:	mov	r1, r8
   14dd8:	add	r0, sp, #60	; 0x3c
   14ddc:	bl	211f0 <_ZdlPv@@Base+0x404>
   14de0:	b	14d6c <__printf_chk@plt+0x3ea0>
   14de4:	ldr	r0, [sp, #20]
   14de8:	bl	20dec <_ZdlPv@@Base>
   14dec:	bl	10d58 <__cxa_end_cleanup@plt>
   14df0:	add	r0, sp, #72	; 0x48
   14df4:	bl	21054 <_ZdlPv@@Base+0x268>
   14df8:	add	r0, sp, #60	; 0x3c
   14dfc:	bl	21054 <_ZdlPv@@Base+0x268>
   14e00:	bl	10d58 <__cxa_end_cleanup@plt>
   14e04:	b	14df8 <__printf_chk@plt+0x3f2c>
   14e08:	mov	r0, r7
   14e0c:	bl	21054 <_ZdlPv@@Base+0x268>
   14e10:	b	14df8 <__printf_chk@plt+0x3f2c>
   14e14:	mov	r0, r7
   14e18:	bl	21054 <_ZdlPv@@Base+0x268>
   14e1c:	bl	10d58 <__cxa_end_cleanup@plt>
   14e20:	b	14de4 <__printf_chk@plt+0x3f18>
   14e24:	andeq	r7, r3, r8, asr #27
   14e28:	strdeq	sl, [r3], -ip
   14e2c:	andeq	r5, r2, r8, lsl #15
   14e30:	muleq	r3, ip, lr
   14e34:	andeq	sl, r3, r8, lsl #29
   14e38:	andeq	r3, r2, r8, lsl #28
   14e3c:	andeq	sl, r3, r4, lsl #15
   14e40:	andeq	r3, r2, r0, lsl #28
   14e44:	andeq	r8, r3, r4, lsr r0
   14e48:	andeq	r3, r2, r4, lsl #28
   14e4c:	andeq	r3, r2, ip, lsr lr
   14e50:	andeq	r3, r2, ip, lsr #28
   14e54:	strdeq	r3, [r2], -r0
   14e58:	push	{r4, r5, r6, r7, r8, lr}
   14e5c:	mov	r4, r0
   14e60:	bl	117c8 <__printf_chk@plt+0x8fc>
   14e64:	subs	r6, r0, #0
   14e68:	beq	14ebc <__printf_chk@plt+0x3ff0>
   14e6c:	mov	r2, #0
   14e70:	mov	r1, r6
   14e74:	mov	r0, r4
   14e78:	bl	12da0 <__printf_chk@plt+0x1ed4>
   14e7c:	subs	r5, r0, #0
   14e80:	beq	14ebc <__printf_chk@plt+0x3ff0>
   14e84:	mov	r2, r6
   14e88:	mov	r1, r5
   14e8c:	mov	r0, r4
   14e90:	bl	13fac <__printf_chk@plt+0x30e0>
   14e94:	subs	r7, r0, #0
   14e98:	beq	14ec0 <__printf_chk@plt+0x3ff4>
   14e9c:	bl	1edf0 <__printf_chk@plt+0xdf24>
   14ea0:	mov	r0, r7
   14ea4:	bl	17d00 <__printf_chk@plt+0x6e34>
   14ea8:	mov	r0, r7
   14eac:	bl	20dec <_ZdlPv@@Base>
   14eb0:	mov	r0, r6
   14eb4:	bl	20dec <_ZdlPv@@Base>
   14eb8:	b	14ef4 <__printf_chk@plt+0x4028>
   14ebc:	mov	r5, #0
   14ec0:	ldr	r3, [pc, #132]	; 14f4c <__printf_chk@plt+0x4080>
   14ec4:	ldr	r0, [pc, #132]	; 14f50 <__printf_chk@plt+0x4084>
   14ec8:	mov	r2, r3
   14ecc:	mov	r1, r3
   14ed0:	bl	1fb84 <__printf_chk@plt+0xecb8>
   14ed4:	mov	r0, r4
   14ed8:	bl	11470 <__printf_chk@plt+0x5a4>
   14edc:	cmn	r0, #1
   14ee0:	bne	14ed4 <__printf_chk@plt+0x4008>
   14ee4:	mov	r0, r6
   14ee8:	bl	20dec <_ZdlPv@@Base>
   14eec:	cmp	r5, #0
   14ef0:	beq	14f04 <__printf_chk@plt+0x4038>
   14ef4:	mov	r0, r5
   14ef8:	bl	12a54 <__printf_chk@plt+0x1b88>
   14efc:	mov	r0, r5
   14f00:	bl	20dec <_ZdlPv@@Base>
   14f04:	ldr	r3, [r4, #12]
   14f08:	cmp	r3, #0
   14f0c:	bne	14f1c <__printf_chk@plt+0x4050>
   14f10:	ldr	r3, [r4, #4]
   14f14:	cmp	r3, #9
   14f18:	popeq	{r4, r5, r6, r7, r8, pc}
   14f1c:	ldr	r3, [pc, #40]	; 14f4c <__printf_chk@plt+0x4080>
   14f20:	ldr	r0, [pc, #44]	; 14f54 <__printf_chk@plt+0x4088>
   14f24:	mov	r2, r3
   14f28:	mov	r1, r3
   14f2c:	pop	{r4, r5, r6, r7, r8, lr}
   14f30:	b	1fb84 <__printf_chk@plt+0xecb8>
   14f34:	mov	r0, r5
   14f38:	bl	20dec <_ZdlPv@@Base>
   14f3c:	bl	10d58 <__cxa_end_cleanup@plt>
   14f40:	mov	r0, r7
   14f44:	bl	20dec <_ZdlPv@@Base>
   14f48:	bl	10d58 <__cxa_end_cleanup@plt>
   14f4c:	andeq	sl, r3, r8, lsl #29
   14f50:	andeq	r3, r2, r0, ror #28
   14f54:	andeq	r3, r2, r8, ror lr
   14f58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f5c:	sub	sp, sp, #28
   14f60:	ldr	fp, [pc, #1364]	; 154bc <__printf_chk@plt+0x45f0>
   14f64:	mov	r5, r0
   14f68:	ldr	r3, [fp]
   14f6c:	str	r3, [sp, #20]
   14f70:	bl	10d70 <getc@plt>
   14f74:	cmn	r0, #1
   14f78:	beq	14fe0 <__printf_chk@plt+0x4114>
   14f7c:	ldr	r6, [pc, #1340]	; 154c0 <__printf_chk@plt+0x45f4>
   14f80:	ldr	r8, [pc, #1340]	; 154c4 <__printf_chk@plt+0x45f8>
   14f84:	ldr	sl, [pc, #1340]	; 154c8 <__printf_chk@plt+0x45fc>
   14f88:	cmp	r0, #46	; 0x2e
   14f8c:	beq	15010 <__printf_chk@plt+0x4144>
   14f90:	cmp	r0, #10
   14f94:	mov	r4, r6
   14f98:	ldr	r1, [r6]
   14f9c:	beq	14fc0 <__printf_chk@plt+0x40f4>
   14fa0:	bl	10d64 <putc@plt>
   14fa4:	mov	r0, r5
   14fa8:	bl	10d70 <getc@plt>
   14fac:	cmn	r0, #1
   14fb0:	beq	150d4 <__printf_chk@plt+0x4208>
   14fb4:	cmp	r0, #10
   14fb8:	ldr	r1, [r4]
   14fbc:	bne	14fa0 <__printf_chk@plt+0x40d4>
   14fc0:	ldr	r3, [r8]
   14fc4:	add	r3, r3, #1
   14fc8:	str	r3, [r8]
   14fcc:	bl	10d64 <putc@plt>
   14fd0:	mov	r0, r5
   14fd4:	bl	10d70 <getc@plt>
   14fd8:	cmn	r0, #1
   14fdc:	bne	14f88 <__printf_chk@plt+0x40bc>
   14fe0:	ldr	r3, [pc, #1252]	; 154cc <__printf_chk@plt+0x4600>
   14fe4:	ldr	r3, [r3]
   14fe8:	cmp	r3, r5
   14fec:	beq	14ff8 <__printf_chk@plt+0x412c>
   14ff0:	mov	r0, r5
   14ff4:	bl	10de8 <fclose@plt>
   14ff8:	ldr	r2, [sp, #20]
   14ffc:	ldr	r3, [fp]
   15000:	cmp	r2, r3
   15004:	bne	154a0 <__printf_chk@plt+0x45d4>
   15008:	add	sp, sp, #28
   1500c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15010:	mov	r0, r5
   15014:	bl	10d70 <getc@plt>
   15018:	cmn	r0, #1
   1501c:	mov	r7, r0
   15020:	beq	15454 <__printf_chk@plt+0x4588>
   15024:	cmp	r0, #84	; 0x54
   15028:	beq	15078 <__printf_chk@plt+0x41ac>
   1502c:	cmp	r0, #108	; 0x6c
   15030:	beq	15208 <__printf_chk@plt+0x433c>
   15034:	ldr	r1, [r6]
   15038:	mov	r0, #46	; 0x2e
   1503c:	bl	10d64 <putc@plt>
   15040:	ldr	r1, [r6]
   15044:	mov	r0, r7
   15048:	bl	10d64 <putc@plt>
   1504c:	cmp	r7, #10
   15050:	mov	r4, r6
   15054:	bne	14fa4 <__printf_chk@plt+0x40d8>
   15058:	ldr	r3, [r8]
   1505c:	mov	r0, r5
   15060:	add	r3, r3, #1
   15064:	str	r3, [r8]
   15068:	bl	10d70 <getc@plt>
   1506c:	cmn	r0, #1
   15070:	bne	14f88 <__printf_chk@plt+0x40bc>
   15074:	b	14fe0 <__printf_chk@plt+0x4114>
   15078:	mov	r0, r5
   1507c:	bl	10d70 <getc@plt>
   15080:	cmn	r0, #1
   15084:	mov	r9, r0
   15088:	beq	15470 <__printf_chk@plt+0x45a4>
   1508c:	cmp	r0, #83	; 0x53
   15090:	beq	150f4 <__printf_chk@plt+0x4228>
   15094:	ldr	r1, [r6]
   15098:	mov	r0, #46	; 0x2e
   1509c:	bl	10d64 <putc@plt>
   150a0:	ldr	r1, [r6]
   150a4:	mov	r0, r7
   150a8:	bl	10d64 <putc@plt>
   150ac:	ldr	r1, [r6]
   150b0:	mov	r0, r9
   150b4:	bl	10d64 <putc@plt>
   150b8:	cmp	r9, #10
   150bc:	mov	r4, r6
   150c0:	beq	15058 <__printf_chk@plt+0x418c>
   150c4:	mov	r0, r5
   150c8:	bl	10d70 <getc@plt>
   150cc:	cmn	r0, #1
   150d0:	bne	14fb4 <__printf_chk@plt+0x40e8>
   150d4:	ldr	r1, [r4]
   150d8:	mov	r0, #10
   150dc:	bl	10d64 <putc@plt>
   150e0:	ldr	r3, [pc, #996]	; 154cc <__printf_chk@plt+0x4600>
   150e4:	ldr	r3, [r3]
   150e8:	cmp	r3, r5
   150ec:	bne	14ff0 <__printf_chk@plt+0x4124>
   150f0:	b	14ff8 <__printf_chk@plt+0x412c>
   150f4:	mov	r0, r5
   150f8:	bl	10d70 <getc@plt>
   150fc:	cmn	r0, #1
   15100:	mov	r4, r0
   15104:	beq	1541c <__printf_chk@plt+0x4550>
   15108:	cmp	r0, #10
   1510c:	cmpne	r0, #32
   15110:	beq	15380 <__printf_chk@plt+0x44b4>
   15114:	ldr	r3, [sl]
   15118:	cmp	r3, #0
   1511c:	bne	15158 <__printf_chk@plt+0x428c>
   15120:	ldr	r3, [r6]
   15124:	ldr	r0, [pc, #932]	; 154d0 <__printf_chk@plt+0x4604>
   15128:	mov	r2, #3
   1512c:	mov	r1, #1
   15130:	bl	10dac <fwrite@plt>
   15134:	mov	r0, r4
   15138:	ldr	r1, [r6]
   1513c:	bl	10d64 <putc@plt>
   15140:	mov	r0, r5
   15144:	bl	10d70 <getc@plt>
   15148:	mov	r4, r6
   1514c:	cmn	r0, #1
   15150:	bne	14fb4 <__printf_chk@plt+0x40e8>
   15154:	b	150d4 <__printf_chk@plt+0x4208>
   15158:	ldr	r1, [r6]
   1515c:	mov	r0, #46	; 0x2e
   15160:	bl	10d64 <putc@plt>
   15164:	ldr	r1, [r6]
   15168:	mov	r0, r7
   1516c:	bl	10d64 <putc@plt>
   15170:	mov	r0, r9
   15174:	ldr	r1, [r6]
   15178:	bl	10d64 <putc@plt>
   1517c:	mov	r0, r4
   15180:	b	1518c <__printf_chk@plt+0x42c0>
   15184:	cmn	r0, #1
   15188:	beq	15358 <__printf_chk@plt+0x448c>
   1518c:	ldr	r1, [r6]
   15190:	bl	10d64 <putc@plt>
   15194:	mov	r0, r5
   15198:	bl	10d70 <getc@plt>
   1519c:	cmp	r0, #10
   151a0:	bne	15184 <__printf_chk@plt+0x42b8>
   151a4:	ldr	r1, [r6]
   151a8:	mov	r0, #10
   151ac:	bl	10d64 <putc@plt>
   151b0:	ldr	r3, [r8]
   151b4:	mov	r2, #0
   151b8:	add	r3, r3, #1
   151bc:	add	r0, sp, #8
   151c0:	str	r5, [sp]
   151c4:	str	r3, [r8]
   151c8:	str	r2, [sp, #4]
   151cc:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   151d0:	mov	r0, sp
   151d4:	bl	14e58 <__printf_chk@plt+0x3f8c>
   151d8:	ldr	r3, [pc, #756]	; 154d4 <__printf_chk@plt+0x4608>
   151dc:	ldr	r1, [r8]
   151e0:	ldr	r0, [r3]
   151e4:	bl	1caf0 <__printf_chk@plt+0xbc24>
   151e8:	ldr	r3, [sp, #12]
   151ec:	cmp	r3, #0
   151f0:	bne	15200 <__printf_chk@plt+0x4334>
   151f4:	ldr	r3, [sp, #4]
   151f8:	cmp	r3, #9
   151fc:	beq	153b4 <__printf_chk@plt+0x44e8>
   15200:	add	r0, sp, #8
   15204:	b	15340 <__printf_chk@plt+0x4474>
   15208:	mov	r0, r5
   1520c:	bl	10d70 <getc@plt>
   15210:	cmn	r0, #1
   15214:	mov	r4, r0
   15218:	beq	15438 <__printf_chk@plt+0x456c>
   1521c:	cmp	r0, #102	; 0x66
   15220:	beq	15258 <__printf_chk@plt+0x438c>
   15224:	ldr	r1, [r6]
   15228:	mov	r0, #46	; 0x2e
   1522c:	bl	10d64 <putc@plt>
   15230:	ldr	r1, [r6]
   15234:	mov	r0, r7
   15238:	bl	10d64 <putc@plt>
   1523c:	mov	r0, r4
   15240:	ldr	r1, [r6]
   15244:	bl	10d64 <putc@plt>
   15248:	cmp	r4, #10
   1524c:	mov	r4, r6
   15250:	bne	14fa4 <__printf_chk@plt+0x40d8>
   15254:	b	15058 <__printf_chk@plt+0x418c>
   15258:	mov	r0, r5
   1525c:	bl	10d70 <getc@plt>
   15260:	cmn	r0, #1
   15264:	mov	r4, r0
   15268:	beq	15400 <__printf_chk@plt+0x4534>
   1526c:	cmp	r0, #10
   15270:	cmpne	r0, #32
   15274:	beq	15298 <__printf_chk@plt+0x43cc>
   15278:	ldr	r3, [sl]
   1527c:	cmp	r3, #0
   15280:	bne	15298 <__printf_chk@plt+0x43cc>
   15284:	ldr	r3, [r6]
   15288:	mov	r2, #3
   1528c:	mov	r1, #1
   15290:	ldr	r0, [pc, #576]	; 154d8 <__printf_chk@plt+0x460c>
   15294:	b	15130 <__printf_chk@plt+0x4264>
   15298:	mov	r0, sp
   1529c:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   152a0:	b	152d0 <__printf_chk@plt+0x4404>
   152a4:	ldr	r2, [sp]
   152a8:	add	r1, r3, #1
   152ac:	cmp	r4, #10
   152b0:	str	r1, [sp, #4]
   152b4:	strb	r7, [r2, r3]
   152b8:	beq	152f4 <__printf_chk@plt+0x4428>
   152bc:	mov	r0, r5
   152c0:	bl	10d70 <getc@plt>
   152c4:	cmn	r0, #1
   152c8:	mov	r4, r0
   152cc:	beq	15300 <__printf_chk@plt+0x4434>
   152d0:	ldr	r3, [sp, #4]
   152d4:	ldr	r2, [sp, #8]
   152d8:	uxtb	r7, r4
   152dc:	cmp	r3, r2
   152e0:	blt	152a4 <__printf_chk@plt+0x43d8>
   152e4:	mov	r0, sp
   152e8:	bl	211bc <_ZdlPv@@Base+0x3d0>
   152ec:	ldr	r3, [sp, #4]
   152f0:	b	152a4 <__printf_chk@plt+0x43d8>
   152f4:	ldr	r3, [r8]
   152f8:	add	r3, r3, #1
   152fc:	str	r3, [r8]
   15300:	ldr	r3, [sp, #4]
   15304:	ldr	r2, [sp, #8]
   15308:	cmp	r3, r2
   1530c:	bge	15370 <__printf_chk@plt+0x44a4>
   15310:	ldr	r2, [sp]
   15314:	add	r0, r3, #1
   15318:	mov	r1, #0
   1531c:	str	r0, [sp, #4]
   15320:	strb	r1, [r2, r3]
   15324:	ldr	r0, [sp]
   15328:	bl	20ba8 <__printf_chk@plt+0xfcdc>
   1532c:	ldr	r2, [sp]
   15330:	ldr	r1, [pc, #420]	; 154dc <__printf_chk@plt+0x4610>
   15334:	mov	r0, #1
   15338:	bl	10ecc <__printf_chk@plt>
   1533c:	mov	r0, sp
   15340:	bl	21054 <_ZdlPv@@Base+0x268>
   15344:	mov	r0, r5
   15348:	bl	10d70 <getc@plt>
   1534c:	cmn	r0, #1
   15350:	bne	14f88 <__printf_chk@plt+0x40bc>
   15354:	b	14fe0 <__printf_chk@plt+0x4114>
   15358:	ldr	r3, [pc, #384]	; 154e0 <__printf_chk@plt+0x4614>
   1535c:	ldr	r0, [pc, #384]	; 154e4 <__printf_chk@plt+0x4618>
   15360:	mov	r2, r3
   15364:	mov	r1, r3
   15368:	bl	1fb84 <__printf_chk@plt+0xecb8>
   1536c:	b	14ff8 <__printf_chk@plt+0x412c>
   15370:	mov	r0, sp
   15374:	bl	211bc <_ZdlPv@@Base+0x3d0>
   15378:	ldr	r3, [sp, #4]
   1537c:	b	15310 <__printf_chk@plt+0x4444>
   15380:	ldr	r1, [r6]
   15384:	mov	r0, #46	; 0x2e
   15388:	bl	10d64 <putc@plt>
   1538c:	ldr	r1, [r6]
   15390:	mov	r0, r7
   15394:	bl	10d64 <putc@plt>
   15398:	mov	r0, r9
   1539c:	ldr	r1, [r6]
   153a0:	bl	10d64 <putc@plt>
   153a4:	cmp	r4, #10
   153a8:	movne	r0, r4
   153ac:	bne	1518c <__printf_chk@plt+0x42c0>
   153b0:	b	151a4 <__printf_chk@plt+0x42d8>
   153b4:	ldr	r3, [r6]
   153b8:	mov	r2, #3
   153bc:	mov	r1, #1
   153c0:	ldr	r0, [pc, #288]	; 154e8 <__printf_chk@plt+0x461c>
   153c4:	bl	10dac <fwrite@plt>
   153c8:	b	153d8 <__printf_chk@plt+0x450c>
   153cc:	cmn	r0, #1
   153d0:	beq	1548c <__printf_chk@plt+0x45c0>
   153d4:	bl	10d64 <putc@plt>
   153d8:	mov	r0, r5
   153dc:	bl	10d70 <getc@plt>
   153e0:	cmp	r0, #10
   153e4:	ldr	r1, [r6]
   153e8:	bne	153cc <__printf_chk@plt+0x4500>
   153ec:	bl	10d64 <putc@plt>
   153f0:	ldr	r3, [r8]
   153f4:	add	r3, r3, #1
   153f8:	str	r3, [r8]
   153fc:	b	15200 <__printf_chk@plt+0x4334>
   15400:	ldr	r3, [pc, #184]	; 154c0 <__printf_chk@plt+0x45f4>
   15404:	mov	r2, #4
   15408:	mov	r1, #1
   1540c:	ldr	r3, [r3]
   15410:	ldr	r0, [pc, #212]	; 154ec <__printf_chk@plt+0x4620>
   15414:	bl	10dac <fwrite@plt>
   15418:	b	14fe0 <__printf_chk@plt+0x4114>
   1541c:	ldr	r3, [pc, #156]	; 154c0 <__printf_chk@plt+0x45f4>
   15420:	mov	r2, #4
   15424:	mov	r1, #1
   15428:	ldr	r3, [r3]
   1542c:	ldr	r0, [pc, #188]	; 154f0 <__printf_chk@plt+0x4624>
   15430:	bl	10dac <fwrite@plt>
   15434:	b	14fe0 <__printf_chk@plt+0x4114>
   15438:	ldr	r3, [pc, #128]	; 154c0 <__printf_chk@plt+0x45f4>
   1543c:	mov	r2, #3
   15440:	mov	r1, #1
   15444:	ldr	r3, [r3]
   15448:	ldr	r0, [pc, #164]	; 154f4 <__printf_chk@plt+0x4628>
   1544c:	bl	10dac <fwrite@plt>
   15450:	b	14fe0 <__printf_chk@plt+0x4114>
   15454:	ldr	r3, [pc, #100]	; 154c0 <__printf_chk@plt+0x45f4>
   15458:	mov	r2, #2
   1545c:	mov	r1, #1
   15460:	ldr	r3, [r3]
   15464:	ldr	r0, [pc, #140]	; 154f8 <__printf_chk@plt+0x462c>
   15468:	bl	10dac <fwrite@plt>
   1546c:	b	14fe0 <__printf_chk@plt+0x4114>
   15470:	ldr	r3, [pc, #72]	; 154c0 <__printf_chk@plt+0x45f4>
   15474:	mov	r2, #3
   15478:	mov	r1, #1
   1547c:	ldr	r3, [r3]
   15480:	ldr	r0, [pc, #116]	; 154fc <__printf_chk@plt+0x4630>
   15484:	bl	10dac <fwrite@plt>
   15488:	b	14fe0 <__printf_chk@plt+0x4114>
   1548c:	mov	r0, #10
   15490:	bl	10d64 <putc@plt>
   15494:	add	r0, sp, #8
   15498:	bl	21054 <_ZdlPv@@Base+0x268>
   1549c:	b	14ff8 <__printf_chk@plt+0x412c>
   154a0:	bl	10d4c <__stack_chk_fail@plt>
   154a4:	mov	r0, sp
   154a8:	bl	21054 <_ZdlPv@@Base+0x268>
   154ac:	bl	10d58 <__cxa_end_cleanup@plt>
   154b0:	add	r0, sp, #8
   154b4:	bl	21054 <_ZdlPv@@Base+0x268>
   154b8:	bl	10d58 <__cxa_end_cleanup@plt>
   154bc:	andeq	r7, r3, r8, asr #27
   154c0:	andeq	r8, r3, ip, lsr #32
   154c4:	strdeq	sl, [r3], -ip
   154c8:	andeq	r8, r3, r4, lsr r0
   154cc:	andeq	r8, r3, r0, lsr #32
   154d0:			; <UNDEFINED> instruction: 0x00023eb8
   154d4:	muleq	r3, ip, lr
   154d8:	andeq	r3, r2, r4, lsl #28
   154dc:			; <UNDEFINED> instruction: 0x00023ebc
   154e0:	andeq	sl, r3, r8, lsl #29
   154e4:	muleq	r2, r0, lr
   154e8:			; <UNDEFINED> instruction: 0x00023eb4
   154ec:	andeq	r3, r2, ip, asr #29
   154f0:	ldrdeq	r3, [r2], -r4
   154f4:	andeq	r3, r2, r4, asr #29
   154f8:	andeq	r5, r2, ip, lsr r1
   154fc:	andeq	r3, r2, r8, asr #29
   15500:	mov	r0, #0
   15504:	bx	lr
   15508:	bx	lr
   1550c:	mov	r0, #0
   15510:	bx	lr
   15514:	mov	r0, #0
   15518:	bx	lr
   1551c:	mov	r0, #0
   15520:	bx	lr
   15524:	mvn	r0, #0
   15528:	bx	lr
   1552c:	bx	lr
   15530:	bx	lr
   15534:	mov	r0, #0
   15538:	bx	lr
   1553c:	cmp	r1, #0
   15540:	movne	r3, #1
   15544:	moveq	r3, #2
   15548:	strb	r3, [r0, #40]	; 0x28
   1554c:	bx	lr
   15550:	cmp	r1, #0
   15554:	movne	r3, #1
   15558:	moveq	r3, #2
   1555c:	strb	r3, [r0, #41]	; 0x29
   15560:	bx	lr
   15564:	mov	r0, #1
   15568:	bx	lr
   1556c:	bx	lr
   15570:	mov	r0, #2
   15574:	bx	lr
   15578:	bx	lr
   1557c:	ldr	r3, [pc, #20]	; 15598 <__printf_chk@plt+0x46cc>
   15580:	push	{r4, lr}
   15584:	mov	r4, r0
   15588:	str	r3, [r0], #16
   1558c:	bl	21054 <_ZdlPv@@Base+0x268>
   15590:	mov	r0, r4
   15594:	pop	{r4, pc}
   15598:	andeq	r3, r2, r0, asr #31
   1559c:	ldr	r3, [pc, #40]	; 155cc <__printf_chk@plt+0x4700>
   155a0:	push	{r4, lr}
   155a4:	mov	r4, r0
   155a8:	str	r3, [r0], #16
   155ac:	bl	21054 <_ZdlPv@@Base+0x268>
   155b0:	mov	r0, r4
   155b4:	bl	20dec <_ZdlPv@@Base>
   155b8:	mov	r0, r4
   155bc:	pop	{r4, pc}
   155c0:	mov	r0, r4
   155c4:	bl	20dec <_ZdlPv@@Base>
   155c8:	bl	10d58 <__cxa_end_cleanup@plt>
   155cc:	andeq	r3, r2, r0, asr #31
   155d0:	push	{r4, lr}
   155d4:	mov	r4, r0
   155d8:	ldr	r0, [r0, #40]	; 0x28
   155dc:	bl	10cc8 <free@plt>
   155e0:	mov	r0, r4
   155e4:	pop	{r4, pc}
   155e8:	push	{r4, lr}
   155ec:	mov	r4, r0
   155f0:	ldr	r0, [r0, #40]	; 0x28
   155f4:	bl	10cc8 <free@plt>
   155f8:	mov	r0, r4
   155fc:	bl	20dec <_ZdlPv@@Base>
   15600:	mov	r0, r4
   15604:	pop	{r4, pc}
   15608:	push	{r4, r5, r6, r7, r8, lr}
   1560c:	mov	r4, r0
   15610:	ldr	r5, [r0, #72]	; 0x48
   15614:	mov	r6, r1
   15618:	cmp	r5, r1
   1561c:	bgt	156b0 <__printf_chk@plt+0x47e4>
   15620:	cmp	r5, #0
   15624:	beq	15768 <__printf_chk@plt+0x489c>
   15628:	lsl	r3, r5, #1
   1562c:	cmp	r1, r3
   15630:	addge	r3, r1, #1
   15634:	cmn	r3, #-536870910	; 0xe0000002
   15638:	ldr	r7, [r0, #36]	; 0x24
   1563c:	str	r3, [r0, #72]	; 0x48
   15640:	lslls	r0, r3, #2
   15644:	mvnhi	r0, #0
   15648:	bl	10d04 <_Znaj@plt>
   1564c:	lsl	r5, r5, #2
   15650:	mov	r1, r7
   15654:	mov	r2, r5
   15658:	str	r0, [r4, #36]	; 0x24
   1565c:	bl	10db8 <memcpy@plt>
   15660:	mov	r0, r7
   15664:	bl	10d7c <_ZdaPv@plt>
   15668:	ldr	r3, [r4, #72]	; 0x48
   1566c:	ldr	r7, [r4, #40]	; 0x28
   15670:	cmn	r3, #-536870910	; 0xe0000002
   15674:	lslls	r0, r3, #2
   15678:	mvnhi	r0, #0
   1567c:	bl	10d04 <_Znaj@plt>
   15680:	mov	r2, r5
   15684:	mov	r1, r7
   15688:	str	r0, [r4, #40]	; 0x28
   1568c:	bl	10db8 <memcpy@plt>
   15690:	mov	r0, r7
   15694:	bl	10d7c <_ZdaPv@plt>
   15698:	ldr	r3, [r4, #72]	; 0x48
   1569c:	cmp	r6, r3
   156a0:	blt	156b0 <__printf_chk@plt+0x47e4>
   156a4:	ldr	r1, [pc, #268]	; 157b8 <__printf_chk@plt+0x48ec>
   156a8:	ldr	r0, [pc, #268]	; 157bc <__printf_chk@plt+0x48f0>
   156ac:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   156b0:	ldr	r7, [r4]
   156b4:	cmp	r6, r7
   156b8:	poplt	{r4, r5, r6, r7, r8, pc}
   156bc:	ldr	r0, [r4, #4]
   156c0:	mov	r5, #0
   156c4:	cmn	r0, #-536870910	; 0xe0000002
   156c8:	lslls	r0, r0, #2
   156cc:	mvnhi	r0, #0
   156d0:	ldr	r8, [r4, #36]	; 0x24
   156d4:	bl	10d04 <_Znaj@plt>
   156d8:	str	r0, [r8, r7, lsl #2]
   156dc:	ldr	r0, [r4, #4]
   156e0:	cmp	r0, #0
   156e4:	ble	1570c <__printf_chk@plt+0x4840>
   156e8:	mov	r3, #0
   156ec:	ldr	r1, [r4]
   156f0:	ldr	r2, [r4, #36]	; 0x24
   156f4:	ldr	r2, [r2, r1, lsl #2]
   156f8:	str	r5, [r2, r3, lsl #2]
   156fc:	ldr	r0, [r4, #4]
   15700:	add	r3, r3, #1
   15704:	cmp	r0, r3
   15708:	bgt	156ec <__printf_chk@plt+0x4820>
   1570c:	add	r0, r0, #1
   15710:	ldr	r8, [r4]
   15714:	ldr	r7, [r4, #40]	; 0x28
   15718:	bl	10d04 <_Znaj@plt>
   1571c:	str	r0, [r7, r8, lsl #2]
   15720:	ldr	r0, [r4, #4]
   15724:	cmp	r0, #0
   15728:	movge	r3, #0
   1572c:	blt	15750 <__printf_chk@plt+0x4884>
   15730:	ldr	r1, [r4]
   15734:	ldr	r2, [r4, #40]	; 0x28
   15738:	ldr	r2, [r2, r1, lsl #2]
   1573c:	strb	r5, [r2, r3]
   15740:	ldr	r0, [r4, #4]
   15744:	add	r3, r3, #1
   15748:	cmp	r0, r3
   1574c:	bge	15730 <__printf_chk@plt+0x4864>
   15750:	ldr	r7, [r4]
   15754:	add	r7, r7, #1
   15758:	cmp	r6, r7
   1575c:	str	r7, [r4]
   15760:	bge	156c4 <__printf_chk@plt+0x47f8>
   15764:	pop	{r4, r5, r6, r7, r8, pc}
   15768:	cmp	r1, #15
   1576c:	bgt	157a0 <__printf_chk@plt+0x48d4>
   15770:	mov	r3, #16
   15774:	str	r3, [r0, #72]	; 0x48
   15778:	mov	r0, #64	; 0x40
   1577c:	bl	10d04 <_Znaj@plt>
   15780:	ldr	r3, [r4, #72]	; 0x48
   15784:	cmn	r3, #-536870910	; 0xe0000002
   15788:	str	r0, [r4, #36]	; 0x24
   1578c:	lslls	r0, r3, #2
   15790:	mvnhi	r0, #0
   15794:	bl	10d04 <_Znaj@plt>
   15798:	str	r0, [r4, #40]	; 0x28
   1579c:	b	15698 <__printf_chk@plt+0x47cc>
   157a0:	add	r0, r1, #1
   157a4:	cmn	r0, #-536870910	; 0xe0000002
   157a8:	str	r0, [r4, #72]	; 0x48
   157ac:	lslle	r0, r0, #2
   157b0:	mvngt	r0, #0
   157b4:	b	1577c <__printf_chk@plt+0x48b0>
   157b8:	andeq	r4, r2, r4, lsr #17
   157bc:	andeq	r0, r0, r9, asr r5
   157c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   157c4:	mov	r4, r0
   157c8:	ldr	r5, [pc, #368]	; 15940 <__printf_chk@plt+0x4a74>
   157cc:	ldr	sl, [pc, #368]	; 15944 <__printf_chk@plt+0x4a78>
   157d0:	ldr	r9, [pc, #368]	; 15948 <__printf_chk@plt+0x4a7c>
   157d4:	mov	r8, r1
   157d8:	mov	r7, r2
   157dc:	mov	r6, r3
   157e0:	ldrb	r0, [r4]
   157e4:	cmp	r0, #0
   157e8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   157ec:	cmp	r0, #37	; 0x25
   157f0:	bne	15930 <__printf_chk@plt+0x4a64>
   157f4:	ldrb	r3, [r4, #1]
   157f8:	add	r4, r4, #2
   157fc:	sub	r3, r3, #37	; 0x25
   15800:	cmp	r3, #20
   15804:	ldrls	pc, [pc, r3, lsl #2]
   15808:	b	15920 <__printf_chk@plt+0x4a54>
   1580c:	andeq	r5, r1, r0, lsl r9
   15810:	andeq	r5, r1, r0, lsr #18
   15814:	andeq	r5, r1, r0, lsr #18
   15818:	andeq	r5, r1, r0, lsr #18
   1581c:	andeq	r5, r1, r0, lsr #18
   15820:	andeq	r5, r1, r0, lsr #18
   15824:	andeq	r5, r1, r0, lsr #18
   15828:	andeq	r5, r1, r0, lsr #18
   1582c:	andeq	r5, r1, r0, lsr #18
   15830:	andeq	r5, r1, r0, lsr #18
   15834:	andeq	r5, r1, r0, lsr #18
   15838:	andeq	r5, r1, r0, lsr #18
   1583c:	strdeq	r5, [r1], -r0
   15840:	ldrdeq	r5, [r1], -r0
   15844:			; <UNDEFINED> instruction: 0x000158b0
   15848:	andeq	r5, r1, r8, lsl #17
   1584c:	andeq	r5, r1, r0, ror #16
   15850:	andeq	r5, r1, r0, ror #15
   15854:	andeq	r5, r1, r0, ror #15
   15858:	andeq	r5, r1, r0, ror #15
   1585c:	andeq	r5, r1, r0, ror #15
   15860:	ldr	r3, [sp, #36]	; 0x24
   15864:	ldr	r2, [r3, #4]
   15868:	cmp	r2, #0
   1586c:	beq	157e0 <__printf_chk@plt+0x4914>
   15870:	ldr	r0, [sp, #36]	; 0x24
   15874:	ldr	r3, [r5]
   15878:	mov	r1, #1
   1587c:	ldr	r0, [r0]
   15880:	bl	10dac <fwrite@plt>
   15884:	b	157e0 <__printf_chk@plt+0x4914>
   15888:	ldr	r3, [sp, #32]
   1588c:	ldr	r2, [r3, #4]
   15890:	cmp	r2, #0
   15894:	beq	157e0 <__printf_chk@plt+0x4914>
   15898:	ldr	r0, [sp, #32]
   1589c:	ldr	r3, [r5]
   158a0:	mov	r1, #1
   158a4:	ldr	r0, [r0]
   158a8:	bl	10dac <fwrite@plt>
   158ac:	b	157e0 <__printf_chk@plt+0x4914>
   158b0:	ldr	r2, [r6, #4]
   158b4:	cmp	r2, #0
   158b8:	beq	157e0 <__printf_chk@plt+0x4914>
   158bc:	ldr	r3, [r5]
   158c0:	mov	r1, #1
   158c4:	ldr	r0, [r6]
   158c8:	bl	10dac <fwrite@plt>
   158cc:	b	157e0 <__printf_chk@plt+0x4914>
   158d0:	ldr	r2, [r7, #4]
   158d4:	cmp	r2, #0
   158d8:	beq	157e0 <__printf_chk@plt+0x4914>
   158dc:	ldr	r3, [r5]
   158e0:	mov	r1, #1
   158e4:	ldr	r0, [r7]
   158e8:	bl	10dac <fwrite@plt>
   158ec:	b	157e0 <__printf_chk@plt+0x4914>
   158f0:	ldr	r2, [r8, #4]
   158f4:	cmp	r2, #0
   158f8:	beq	157e0 <__printf_chk@plt+0x4914>
   158fc:	ldr	r3, [r5]
   15900:	mov	r1, #1
   15904:	ldr	r0, [r8]
   15908:	bl	10dac <fwrite@plt>
   1590c:	b	157e0 <__printf_chk@plt+0x4914>
   15910:	ldr	r1, [r5]
   15914:	mov	r0, #37	; 0x25
   15918:	bl	10d64 <putc@plt>
   1591c:	b	157e0 <__printf_chk@plt+0x4914>
   15920:	mov	r1, sl
   15924:	mov	r0, r9
   15928:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1592c:	b	157e0 <__printf_chk@plt+0x4914>
   15930:	ldr	r1, [r5]
   15934:	add	r4, r4, #1
   15938:	bl	10d64 <putc@plt>
   1593c:	b	157e0 <__printf_chk@plt+0x4914>
   15940:	andeq	r8, r3, ip, lsr #32
   15944:	andeq	r4, r2, r4, lsr #17
   15948:	andeq	r0, r0, r2, asr #23
   1594c:	push	{r4, r5, r6, r7, lr}
   15950:	sub	sp, sp, #28
   15954:	ldr	r5, [pc, #444]	; 15b18 <__printf_chk@plt+0x4c4c>
   15958:	ldr	r3, [r0, #16]
   1595c:	ldr	r1, [r0, #20]
   15960:	ldr	r2, [r5]
   15964:	cmp	r3, r1
   15968:	str	r2, [sp, #20]
   1596c:	beq	159e0 <__printf_chk@plt+0x4b14>
   15970:	ldr	r2, [r0, #36]	; 0x24
   15974:	mov	r4, r0
   15978:	ldr	r1, [r2, #32]
   1597c:	cmp	r1, #1
   15980:	beq	15aa0 <__printf_chk@plt+0x4bd4>
   15984:	cmp	r1, #0
   15988:	beq	15a08 <__printf_chk@plt+0x4b3c>
   1598c:	cmp	r1, #2
   15990:	bne	159f8 <__printf_chk@plt+0x4b2c>
   15994:	mov	r2, #14
   15998:	str	r3, [sp]
   1599c:	mov	r1, #1
   159a0:	ldr	r3, [pc, #372]	; 15b1c <__printf_chk@plt+0x4c50>
   159a4:	add	r6, sp, #8
   159a8:	ldr	r0, [pc, #368]	; 15b20 <__printf_chk@plt+0x4c54>
   159ac:	bl	10e6c <__sprintf_chk@plt>
   159b0:	ldr	r1, [pc, #360]	; 15b20 <__printf_chk@plt+0x4c54>
   159b4:	mov	r0, r6
   159b8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   159bc:	ldr	r3, [pc, #352]	; 15b24 <__printf_chk@plt+0x4c58>
   159c0:	mov	r1, r6
   159c4:	str	r3, [sp, #4]
   159c8:	str	r3, [sp]
   159cc:	mov	r2, r3
   159d0:	ldr	r0, [pc, #336]	; 15b28 <__printf_chk@plt+0x4c5c>
   159d4:	bl	157c0 <__printf_chk@plt+0x48f4>
   159d8:	mov	r0, r6
   159dc:	bl	21054 <_ZdlPv@@Base+0x268>
   159e0:	ldr	r2, [sp, #20]
   159e4:	ldr	r3, [r5]
   159e8:	cmp	r2, r3
   159ec:	bne	15ae4 <__printf_chk@plt+0x4c18>
   159f0:	add	sp, sp, #28
   159f4:	pop	{r4, r5, r6, r7, pc}
   159f8:	ldr	r1, [pc, #300]	; 15b2c <__printf_chk@plt+0x4c60>
   159fc:	mov	r0, #424	; 0x1a8
   15a00:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   15a04:	b	159e0 <__printf_chk@plt+0x4b14>
   15a08:	ldr	r0, [pc, #272]	; 15b20 <__printf_chk@plt+0x4c54>
   15a0c:	mov	r2, #14
   15a10:	add	r7, r0, #16
   15a14:	str	r3, [sp]
   15a18:	mov	r1, #1
   15a1c:	ldr	r3, [pc, #248]	; 15b1c <__printf_chk@plt+0x4c50>
   15a20:	add	r6, sp, #8
   15a24:	bl	10e6c <__sprintf_chk@plt>
   15a28:	sub	r1, r7, #16
   15a2c:	mov	r0, r6
   15a30:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15a34:	mov	r1, r6
   15a38:	str	r7, [sp, #4]
   15a3c:	str	r7, [sp]
   15a40:	mov	r3, r7
   15a44:	mov	r2, r7
   15a48:	ldr	r0, [pc, #224]	; 15b30 <__printf_chk@plt+0x4c64>
   15a4c:	bl	157c0 <__printf_chk@plt+0x48f4>
   15a50:	mov	r0, r6
   15a54:	bl	21054 <_ZdlPv@@Base+0x268>
   15a58:	ldr	r2, [r4, #16]
   15a5c:	ldr	r3, [pc, #184]	; 15b1c <__printf_chk@plt+0x4c50>
   15a60:	str	r2, [sp]
   15a64:	mov	r1, #1
   15a68:	mov	r2, #14
   15a6c:	sub	r0, r7, #16
   15a70:	bl	10e6c <__sprintf_chk@plt>
   15a74:	sub	r1, r7, #16
   15a78:	mov	r0, r6
   15a7c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15a80:	mov	r3, r7
   15a84:	str	r7, [sp, #4]
   15a88:	str	r7, [sp]
   15a8c:	mov	r2, r7
   15a90:	mov	r1, r6
   15a94:	ldr	r0, [pc, #152]	; 15b34 <__printf_chk@plt+0x4c68>
   15a98:	bl	157c0 <__printf_chk@plt+0x48f4>
   15a9c:	b	159d8 <__printf_chk@plt+0x4b0c>
   15aa0:	mov	r2, #14
   15aa4:	str	r3, [sp]
   15aa8:	add	r6, sp, #8
   15aac:	ldr	r3, [pc, #104]	; 15b1c <__printf_chk@plt+0x4c50>
   15ab0:	ldr	r0, [pc, #104]	; 15b20 <__printf_chk@plt+0x4c54>
   15ab4:	bl	10e6c <__sprintf_chk@plt>
   15ab8:	ldr	r1, [pc, #96]	; 15b20 <__printf_chk@plt+0x4c54>
   15abc:	mov	r0, r6
   15ac0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15ac4:	ldr	r3, [pc, #88]	; 15b24 <__printf_chk@plt+0x4c58>
   15ac8:	mov	r1, r6
   15acc:	str	r3, [sp, #4]
   15ad0:	str	r3, [sp]
   15ad4:	mov	r2, r3
   15ad8:	ldr	r0, [pc, #80]	; 15b30 <__printf_chk@plt+0x4c64>
   15adc:	bl	157c0 <__printf_chk@plt+0x48f4>
   15ae0:	b	159d8 <__printf_chk@plt+0x4b0c>
   15ae4:	bl	10d4c <__stack_chk_fail@plt>
   15ae8:	mov	r0, r6
   15aec:	bl	21054 <_ZdlPv@@Base+0x268>
   15af0:	bl	10d58 <__cxa_end_cleanup@plt>
   15af4:	mov	r0, r6
   15af8:	bl	21054 <_ZdlPv@@Base+0x268>
   15afc:	bl	10d58 <__cxa_end_cleanup@plt>
   15b00:	mov	r0, r6
   15b04:	bl	21054 <_ZdlPv@@Base+0x268>
   15b08:	bl	10d58 <__cxa_end_cleanup@plt>
   15b0c:	mov	r0, r6
   15b10:	bl	21054 <_ZdlPv@@Base+0x268>
   15b14:	bl	10d58 <__cxa_end_cleanup@plt>
   15b18:	andeq	r7, r3, r8, asr #27
   15b1c:	andeq	r4, r2, r4, asr #17
   15b20:	andeq	sl, r3, r0, asr #32
   15b24:	andeq	sl, r3, r0, asr r0
   15b28:	strdeq	r4, [r2], -ip
   15b2c:	andeq	r4, r2, r4, lsr #17
   15b30:	andeq	r4, r2, ip, asr #17
   15b34:	ldrdeq	r4, [r2], -ip
   15b38:	push	{r4, lr}
   15b3c:	sub	sp, sp, #24
   15b40:	ldr	r4, [pc, #120]	; 15bc0 <__printf_chk@plt+0x4cf4>
   15b44:	ldr	r2, [r0, #28]
   15b48:	ldr	r3, [pc, #116]	; 15bc4 <__printf_chk@plt+0x4cf8>
   15b4c:	ldr	ip, [r4]
   15b50:	str	r2, [sp]
   15b54:	mov	r1, #1
   15b58:	mov	r2, #14
   15b5c:	ldr	r0, [pc, #100]	; 15bc8 <__printf_chk@plt+0x4cfc>
   15b60:	str	ip, [sp, #20]
   15b64:	bl	10e6c <__sprintf_chk@plt>
   15b68:	ldr	r1, [pc, #88]	; 15bc8 <__printf_chk@plt+0x4cfc>
   15b6c:	add	r0, sp, #8
   15b70:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15b74:	ldr	r3, [pc, #80]	; 15bcc <__printf_chk@plt+0x4d00>
   15b78:	add	r1, sp, #8
   15b7c:	str	r3, [sp, #4]
   15b80:	str	r3, [sp]
   15b84:	mov	r2, r3
   15b88:	ldr	r0, [pc, #64]	; 15bd0 <__printf_chk@plt+0x4d04>
   15b8c:	bl	157c0 <__printf_chk@plt+0x48f4>
   15b90:	add	r0, sp, #8
   15b94:	bl	21054 <_ZdlPv@@Base+0x268>
   15b98:	ldr	r2, [sp, #20]
   15b9c:	ldr	r3, [r4]
   15ba0:	cmp	r2, r3
   15ba4:	bne	15bb0 <__printf_chk@plt+0x4ce4>
   15ba8:	add	sp, sp, #24
   15bac:	pop	{r4, pc}
   15bb0:	bl	10d4c <__stack_chk_fail@plt>
   15bb4:	add	r0, sp, #8
   15bb8:	bl	21054 <_ZdlPv@@Base+0x268>
   15bbc:	bl	10d58 <__cxa_end_cleanup@plt>
   15bc0:	andeq	r7, r3, r8, asr #27
   15bc4:	andeq	r4, r2, r0, lsr #18
   15bc8:	andeq	sl, r3, ip, asr r0
   15bcc:	andeq	sl, r3, r0, asr r0
   15bd0:	andeq	r4, r2, r8, lsr #18
   15bd4:	push	{r4, lr}
   15bd8:	sub	sp, sp, #24
   15bdc:	ldr	r4, [pc, #120]	; 15c5c <__printf_chk@plt+0x4d90>
   15be0:	ldr	r2, [r0, #28]
   15be4:	ldr	r3, [pc, #116]	; 15c60 <__printf_chk@plt+0x4d94>
   15be8:	ldr	ip, [r4]
   15bec:	str	r2, [sp]
   15bf0:	mov	r1, #1
   15bf4:	mov	r2, #14
   15bf8:	ldr	r0, [pc, #100]	; 15c64 <__printf_chk@plt+0x4d98>
   15bfc:	str	ip, [sp, #20]
   15c00:	bl	10e6c <__sprintf_chk@plt>
   15c04:	ldr	r1, [pc, #88]	; 15c64 <__printf_chk@plt+0x4d98>
   15c08:	add	r0, sp, #8
   15c0c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15c10:	ldr	r3, [pc, #80]	; 15c68 <__printf_chk@plt+0x4d9c>
   15c14:	add	r1, sp, #8
   15c18:	str	r3, [sp, #4]
   15c1c:	str	r3, [sp]
   15c20:	mov	r2, r3
   15c24:	ldr	r0, [pc, #64]	; 15c6c <__printf_chk@plt+0x4da0>
   15c28:	bl	157c0 <__printf_chk@plt+0x48f4>
   15c2c:	add	r0, sp, #8
   15c30:	bl	21054 <_ZdlPv@@Base+0x268>
   15c34:	ldr	r2, [sp, #20]
   15c38:	ldr	r3, [r4]
   15c3c:	cmp	r2, r3
   15c40:	bne	15c4c <__printf_chk@plt+0x4d80>
   15c44:	add	sp, sp, #24
   15c48:	pop	{r4, pc}
   15c4c:	bl	10d4c <__stack_chk_fail@plt>
   15c50:	add	r0, sp, #8
   15c54:	bl	21054 <_ZdlPv@@Base+0x268>
   15c58:	bl	10d58 <__cxa_end_cleanup@plt>
   15c5c:	andeq	r7, r3, r8, asr #27
   15c60:	andeq	r4, r2, r0, lsr #18
   15c64:	andeq	sl, r3, ip, asr r0
   15c68:	andeq	sl, r3, r0, asr r0
   15c6c:	andeq	r4, r2, r8, lsr #18
   15c70:	push	{r4, lr}
   15c74:	sub	sp, sp, #24
   15c78:	ldr	r4, [pc, #120]	; 15cf8 <__printf_chk@plt+0x4e2c>
   15c7c:	ldr	r2, [r0, #28]
   15c80:	ldr	r3, [pc, #116]	; 15cfc <__printf_chk@plt+0x4e30>
   15c84:	ldr	ip, [r4]
   15c88:	str	r2, [sp]
   15c8c:	mov	r1, #1
   15c90:	mov	r2, #14
   15c94:	ldr	r0, [pc, #100]	; 15d00 <__printf_chk@plt+0x4e34>
   15c98:	str	ip, [sp, #20]
   15c9c:	bl	10e6c <__sprintf_chk@plt>
   15ca0:	ldr	r1, [pc, #88]	; 15d00 <__printf_chk@plt+0x4e34>
   15ca4:	add	r0, sp, #8
   15ca8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15cac:	ldr	r3, [pc, #80]	; 15d04 <__printf_chk@plt+0x4e38>
   15cb0:	add	r1, sp, #8
   15cb4:	str	r3, [sp, #4]
   15cb8:	str	r3, [sp]
   15cbc:	mov	r2, r3
   15cc0:	ldr	r0, [pc, #64]	; 15d08 <__printf_chk@plt+0x4e3c>
   15cc4:	bl	157c0 <__printf_chk@plt+0x48f4>
   15cc8:	add	r0, sp, #8
   15ccc:	bl	21054 <_ZdlPv@@Base+0x268>
   15cd0:	ldr	r2, [sp, #20]
   15cd4:	ldr	r3, [r4]
   15cd8:	cmp	r2, r3
   15cdc:	bne	15ce8 <__printf_chk@plt+0x4e1c>
   15ce0:	add	sp, sp, #24
   15ce4:	pop	{r4, pc}
   15ce8:	bl	10d4c <__stack_chk_fail@plt>
   15cec:	add	r0, sp, #8
   15cf0:	bl	21054 <_ZdlPv@@Base+0x268>
   15cf4:	bl	10d58 <__cxa_end_cleanup@plt>
   15cf8:	andeq	r7, r3, r8, asr #27
   15cfc:	andeq	r4, r2, r0, lsr #18
   15d00:	andeq	sl, r3, ip, asr r0
   15d04:	andeq	sl, r3, r0, asr r0
   15d08:	andeq	r4, r2, r8, lsr #18
   15d0c:	push	{r4, lr}
   15d10:	sub	sp, sp, #24
   15d14:	ldr	r4, [pc, #120]	; 15d94 <__printf_chk@plt+0x4ec8>
   15d18:	ldr	r2, [r0, #28]
   15d1c:	ldr	r3, [pc, #116]	; 15d98 <__printf_chk@plt+0x4ecc>
   15d20:	ldr	ip, [r4]
   15d24:	str	r2, [sp]
   15d28:	mov	r1, #1
   15d2c:	mov	r2, #14
   15d30:	ldr	r0, [pc, #100]	; 15d9c <__printf_chk@plt+0x4ed0>
   15d34:	str	ip, [sp, #20]
   15d38:	bl	10e6c <__sprintf_chk@plt>
   15d3c:	ldr	r1, [pc, #88]	; 15d9c <__printf_chk@plt+0x4ed0>
   15d40:	add	r0, sp, #8
   15d44:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15d48:	ldr	r3, [pc, #80]	; 15da0 <__printf_chk@plt+0x4ed4>
   15d4c:	add	r1, sp, #8
   15d50:	str	r3, [sp, #4]
   15d54:	str	r3, [sp]
   15d58:	mov	r2, r3
   15d5c:	ldr	r0, [pc, #64]	; 15da4 <__printf_chk@plt+0x4ed8>
   15d60:	bl	157c0 <__printf_chk@plt+0x48f4>
   15d64:	add	r0, sp, #8
   15d68:	bl	21054 <_ZdlPv@@Base+0x268>
   15d6c:	ldr	r2, [sp, #20]
   15d70:	ldr	r3, [r4]
   15d74:	cmp	r2, r3
   15d78:	bne	15d84 <__printf_chk@plt+0x4eb8>
   15d7c:	add	sp, sp, #24
   15d80:	pop	{r4, pc}
   15d84:	bl	10d4c <__stack_chk_fail@plt>
   15d88:	add	r0, sp, #8
   15d8c:	bl	21054 <_ZdlPv@@Base+0x268>
   15d90:	bl	10d58 <__cxa_end_cleanup@plt>
   15d94:	andeq	r7, r3, r8, asr #27
   15d98:	andeq	r4, r2, r0, lsr #18
   15d9c:	andeq	sl, r3, ip, asr r0
   15da0:	andeq	sl, r3, r0, asr r0
   15da4:	andeq	r4, r2, r8, lsr #18
   15da8:	push	{r4, r5, r6, r7, r8, lr}
   15dac:	sub	sp, sp, #40	; 0x28
   15db0:	ldr	r5, [pc, #648]	; 16040 <__printf_chk@plt+0x5174>
   15db4:	ldr	r2, [r0, #16]
   15db8:	ldr	r1, [r0, #20]
   15dbc:	ldr	r3, [r5]
   15dc0:	cmp	r2, r1
   15dc4:	str	r3, [sp, #36]	; 0x24
   15dc8:	ldr	r3, [r0, #36]	; 0x24
   15dcc:	beq	15e7c <__printf_chk@plt+0x4fb0>
   15dd0:	ldr	r1, [r3, #32]
   15dd4:	mov	r4, r0
   15dd8:	cmp	r1, #1
   15ddc:	beq	15fa4 <__printf_chk@plt+0x50d8>
   15de0:	cmp	r1, #0
   15de4:	beq	15ed0 <__printf_chk@plt+0x5004>
   15de8:	cmp	r1, #2
   15dec:	bne	15ebc <__printf_chk@plt+0x4ff0>
   15df0:	ldr	r3, [pc, #588]	; 16044 <__printf_chk@plt+0x5178>
   15df4:	str	r2, [sp]
   15df8:	mov	r1, #1
   15dfc:	mov	r2, #14
   15e00:	ldr	r0, [pc, #576]	; 16048 <__printf_chk@plt+0x517c>
   15e04:	add	r7, sp, #12
   15e08:	bl	10e6c <__sprintf_chk@plt>
   15e0c:	ldr	r1, [pc, #564]	; 16048 <__printf_chk@plt+0x517c>
   15e10:	mov	r0, r7
   15e14:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15e18:	ldr	r2, [r4, #24]
   15e1c:	ldr	r3, [r4, #16]
   15e20:	mov	r1, #1
   15e24:	str	r2, [sp, #4]
   15e28:	str	r3, [sp]
   15e2c:	mov	r2, #26
   15e30:	ldr	r3, [pc, #532]	; 1604c <__printf_chk@plt+0x5180>
   15e34:	ldr	r0, [pc, #532]	; 16050 <__printf_chk@plt+0x5184>
   15e38:	add	r6, sp, #24
   15e3c:	bl	10e6c <__sprintf_chk@plt>
   15e40:	mov	r0, r6
   15e44:	ldr	r1, [pc, #516]	; 16050 <__printf_chk@plt+0x5184>
   15e48:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15e4c:	ldr	r3, [pc, #512]	; 16054 <__printf_chk@plt+0x5188>
   15e50:	mov	r2, r6
   15e54:	str	r3, [sp, #4]
   15e58:	str	r3, [sp]
   15e5c:	mov	r1, r7
   15e60:	ldr	r0, [pc, #496]	; 16058 <__printf_chk@plt+0x518c>
   15e64:	bl	157c0 <__printf_chk@plt+0x48f4>
   15e68:	mov	r0, r6
   15e6c:	bl	21054 <_ZdlPv@@Base+0x268>
   15e70:	mov	r0, r7
   15e74:	bl	21054 <_ZdlPv@@Base+0x268>
   15e78:	ldr	r3, [r4, #36]	; 0x24
   15e7c:	ldrb	r3, [r3, #37]	; 0x25
   15e80:	cmp	r3, #0
   15e84:	bne	15ea0 <__printf_chk@plt+0x4fd4>
   15e88:	ldr	r2, [sp, #36]	; 0x24
   15e8c:	ldr	r3, [r5]
   15e90:	cmp	r2, r3
   15e94:	bne	15ff4 <__printf_chk@plt+0x5128>
   15e98:	add	sp, sp, #40	; 0x28
   15e9c:	pop	{r4, r5, r6, r7, r8, pc}
   15ea0:	ldr	r3, [pc, #436]	; 1605c <__printf_chk@plt+0x5190>
   15ea4:	mov	r2, #9
   15ea8:	mov	r1, #1
   15eac:	ldr	r3, [r3]
   15eb0:	ldr	r0, [pc, #424]	; 16060 <__printf_chk@plt+0x5194>
   15eb4:	bl	10dac <fwrite@plt>
   15eb8:	b	15e88 <__printf_chk@plt+0x4fbc>
   15ebc:	ldr	r1, [pc, #416]	; 16064 <__printf_chk@plt+0x5198>
   15ec0:	ldr	r0, [pc, #416]	; 16068 <__printf_chk@plt+0x519c>
   15ec4:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   15ec8:	ldr	r3, [r4, #36]	; 0x24
   15ecc:	b	15e7c <__printf_chk@plt+0x4fb0>
   15ed0:	ldr	r0, [pc, #368]	; 16048 <__printf_chk@plt+0x517c>
   15ed4:	ldr	r3, [pc, #360]	; 16044 <__printf_chk@plt+0x5178>
   15ed8:	add	r8, r0, #16
   15edc:	str	r2, [sp]
   15ee0:	mov	r1, #1
   15ee4:	mov	r2, #14
   15ee8:	add	r6, sp, #24
   15eec:	bl	10e6c <__sprintf_chk@plt>
   15ef0:	sub	r1, r8, #16
   15ef4:	mov	r0, r6
   15ef8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15efc:	mov	r1, r6
   15f00:	str	r8, [sp, #4]
   15f04:	str	r8, [sp]
   15f08:	mov	r3, r8
   15f0c:	mov	r2, r8
   15f10:	ldr	r0, [pc, #340]	; 1606c <__printf_chk@plt+0x51a0>
   15f14:	bl	157c0 <__printf_chk@plt+0x48f4>
   15f18:	mov	r0, r6
   15f1c:	bl	21054 <_ZdlPv@@Base+0x268>
   15f20:	ldr	r2, [r4, #16]
   15f24:	ldr	r3, [pc, #280]	; 16044 <__printf_chk@plt+0x5178>
   15f28:	str	r2, [sp]
   15f2c:	mov	r1, #1
   15f30:	mov	r2, #14
   15f34:	sub	r0, r8, #16
   15f38:	add	r7, sp, #12
   15f3c:	bl	10e6c <__sprintf_chk@plt>
   15f40:	sub	r1, r8, #16
   15f44:	mov	r0, r7
   15f48:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15f4c:	ldr	r2, [r4, #24]
   15f50:	ldr	r3, [r4, #16]
   15f54:	mov	r1, #1
   15f58:	str	r2, [sp, #4]
   15f5c:	str	r3, [sp]
   15f60:	mov	r2, #26
   15f64:	ldr	r3, [pc, #224]	; 1604c <__printf_chk@plt+0x5180>
   15f68:	add	r0, r8, #28
   15f6c:	bl	10e6c <__sprintf_chk@plt>
   15f70:	add	r1, r8, #28
   15f74:	mov	r0, r6
   15f78:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15f7c:	str	r8, [sp, #4]
   15f80:	str	r8, [sp]
   15f84:	mov	r3, r8
   15f88:	mov	r2, r6
   15f8c:	mov	r1, r7
   15f90:	ldr	r0, [pc, #216]	; 16070 <__printf_chk@plt+0x51a4>
   15f94:	bl	157c0 <__printf_chk@plt+0x48f4>
   15f98:	mov	r0, r6
   15f9c:	bl	21054 <_ZdlPv@@Base+0x268>
   15fa0:	b	15e70 <__printf_chk@plt+0x4fa4>
   15fa4:	ldr	r3, [pc, #152]	; 16044 <__printf_chk@plt+0x5178>
   15fa8:	str	r2, [sp]
   15fac:	add	r6, sp, #24
   15fb0:	mov	r2, #14
   15fb4:	ldr	r0, [pc, #140]	; 16048 <__printf_chk@plt+0x517c>
   15fb8:	bl	10e6c <__sprintf_chk@plt>
   15fbc:	ldr	r1, [pc, #132]	; 16048 <__printf_chk@plt+0x517c>
   15fc0:	mov	r0, r6
   15fc4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   15fc8:	ldr	r3, [pc, #132]	; 16054 <__printf_chk@plt+0x5188>
   15fcc:	mov	r1, r6
   15fd0:	str	r3, [sp, #4]
   15fd4:	str	r3, [sp]
   15fd8:	mov	r2, r3
   15fdc:	ldr	r0, [pc, #136]	; 1606c <__printf_chk@plt+0x51a0>
   15fe0:	bl	157c0 <__printf_chk@plt+0x48f4>
   15fe4:	mov	r0, r6
   15fe8:	bl	21054 <_ZdlPv@@Base+0x268>
   15fec:	ldr	r3, [r4, #36]	; 0x24
   15ff0:	b	15e7c <__printf_chk@plt+0x4fb0>
   15ff4:	bl	10d4c <__stack_chk_fail@plt>
   15ff8:	mov	r0, r6
   15ffc:	bl	21054 <_ZdlPv@@Base+0x268>
   16000:	bl	10d58 <__cxa_end_cleanup@plt>
   16004:	mov	r0, r6
   16008:	bl	21054 <_ZdlPv@@Base+0x268>
   1600c:	mov	r0, r7
   16010:	bl	21054 <_ZdlPv@@Base+0x268>
   16014:	bl	10d58 <__cxa_end_cleanup@plt>
   16018:	b	1600c <__printf_chk@plt+0x5140>
   1601c:	mov	r0, r6
   16020:	bl	21054 <_ZdlPv@@Base+0x268>
   16024:	bl	10d58 <__cxa_end_cleanup@plt>
   16028:	mov	r0, r6
   1602c:	bl	21054 <_ZdlPv@@Base+0x268>
   16030:	mov	r0, r7
   16034:	bl	21054 <_ZdlPv@@Base+0x268>
   16038:	bl	10d58 <__cxa_end_cleanup@plt>
   1603c:	b	16030 <__printf_chk@plt+0x5164>
   16040:	andeq	r7, r3, r8, asr #27
   16044:	andeq	r4, r2, r4, asr #17
   16048:	andeq	sl, r3, r0, asr #32
   1604c:	andeq	r4, r2, r4, lsr r9
   16050:	andeq	sl, r3, ip, rrx
   16054:	andeq	sl, r3, r0, asr r0
   16058:	andeq	r4, r2, r4, ror #18
   1605c:	andeq	r8, r3, ip, lsr #32
   16060:	andeq	r4, r2, ip, lsl #19
   16064:	andeq	r4, r2, r4, lsr #17
   16068:	muleq	r0, r6, r2
   1606c:	andeq	r4, r2, ip, asr #17
   16070:	andeq	r4, r2, r0, asr #18
   16074:	push	{r4, r5, lr}
   16078:	sub	sp, sp, #44	; 0x2c
   1607c:	ldr	r5, [pc, #192]	; 16144 <__printf_chk@plt+0x5278>
   16080:	ldr	r2, [r0, #16]
   16084:	mov	r4, r0
   16088:	ldr	ip, [r5]
   1608c:	ldr	r3, [pc, #180]	; 16148 <__printf_chk@plt+0x527c>
   16090:	str	r2, [sp]
   16094:	mov	r1, #1
   16098:	mov	r2, #14
   1609c:	ldr	r0, [pc, #168]	; 1614c <__printf_chk@plt+0x5280>
   160a0:	str	ip, [sp, #36]	; 0x24
   160a4:	bl	10e6c <__sprintf_chk@plt>
   160a8:	ldr	r1, [pc, #156]	; 1614c <__printf_chk@plt+0x5280>
   160ac:	add	r0, sp, #12
   160b0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   160b4:	ldr	r2, [r4, #24]
   160b8:	ldr	r3, [r4, #16]
   160bc:	mov	r1, #1
   160c0:	str	r2, [sp, #4]
   160c4:	str	r3, [sp]
   160c8:	mov	r2, #26
   160cc:	ldr	r3, [pc, #124]	; 16150 <__printf_chk@plt+0x5284>
   160d0:	ldr	r0, [pc, #124]	; 16154 <__printf_chk@plt+0x5288>
   160d4:	bl	10e6c <__sprintf_chk@plt>
   160d8:	add	r0, sp, #24
   160dc:	ldr	r1, [pc, #112]	; 16154 <__printf_chk@plt+0x5288>
   160e0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   160e4:	ldr	r3, [pc, #108]	; 16158 <__printf_chk@plt+0x528c>
   160e8:	add	r2, sp, #24
   160ec:	str	r3, [sp, #4]
   160f0:	str	r3, [sp]
   160f4:	add	r1, sp, #12
   160f8:	ldr	r0, [pc, #92]	; 1615c <__printf_chk@plt+0x5290>
   160fc:	bl	157c0 <__printf_chk@plt+0x48f4>
   16100:	add	r0, sp, #24
   16104:	bl	21054 <_ZdlPv@@Base+0x268>
   16108:	add	r0, sp, #12
   1610c:	bl	21054 <_ZdlPv@@Base+0x268>
   16110:	ldr	r2, [sp, #36]	; 0x24
   16114:	ldr	r3, [r5]
   16118:	cmp	r2, r3
   1611c:	bne	16128 <__printf_chk@plt+0x525c>
   16120:	add	sp, sp, #44	; 0x2c
   16124:	pop	{r4, r5, pc}
   16128:	bl	10d4c <__stack_chk_fail@plt>
   1612c:	add	r0, sp, #24
   16130:	bl	21054 <_ZdlPv@@Base+0x268>
   16134:	add	r0, sp, #12
   16138:	bl	21054 <_ZdlPv@@Base+0x268>
   1613c:	bl	10d58 <__cxa_end_cleanup@plt>
   16140:	b	16134 <__printf_chk@plt+0x5268>
   16144:	andeq	r7, r3, r8, asr #27
   16148:	andeq	r4, r2, r4, asr #17
   1614c:	andeq	sl, r3, r0, asr #32
   16150:	andeq	r4, r2, r4, lsr r9
   16154:	andeq	sl, r3, ip, rrx
   16158:	andeq	sl, r3, r0, asr r0
   1615c:	muleq	r2, r8, r9
   16160:	push	{r4, r5, r6, lr}
   16164:	mov	r5, r0
   16168:	ldr	r6, [pc, #248]	; 16268 <__printf_chk@plt+0x539c>
   1616c:	sub	sp, sp, #24
   16170:	ldr	r2, [r0, #24]
   16174:	ldr	r0, [pc, #240]	; 1626c <__printf_chk@plt+0x53a0>
   16178:	ldr	ip, [r6]
   1617c:	sub	r4, r0, #56	; 0x38
   16180:	ldr	r3, [pc, #232]	; 16270 <__printf_chk@plt+0x53a4>
   16184:	str	r2, [sp]
   16188:	mov	r1, #1
   1618c:	mov	r2, #14
   16190:	str	ip, [sp, #20]
   16194:	bl	10e6c <__sprintf_chk@plt>
   16198:	add	r1, r4, #56	; 0x38
   1619c:	add	r0, sp, #8
   161a0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   161a4:	add	r1, sp, #8
   161a8:	str	r4, [sp, #4]
   161ac:	str	r4, [sp]
   161b0:	mov	r3, r4
   161b4:	mov	r2, r4
   161b8:	ldr	r0, [pc, #180]	; 16274 <__printf_chk@plt+0x53a8>
   161bc:	bl	157c0 <__printf_chk@plt+0x48f4>
   161c0:	add	r0, sp, #8
   161c4:	bl	21054 <_ZdlPv@@Base+0x268>
   161c8:	ldr	r2, [r5, #24]
   161cc:	ldr	r3, [r5, #16]
   161d0:	mov	r1, #1
   161d4:	str	r2, [sp, #4]
   161d8:	str	r3, [sp]
   161dc:	mov	r2, #26
   161e0:	ldr	r3, [pc, #144]	; 16278 <__printf_chk@plt+0x53ac>
   161e4:	add	r0, r4, #72	; 0x48
   161e8:	bl	10e6c <__sprintf_chk@plt>
   161ec:	add	r1, r4, #72	; 0x48
   161f0:	add	r0, sp, #8
   161f4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   161f8:	mov	r3, r4
   161fc:	str	r4, [sp, #4]
   16200:	str	r4, [sp]
   16204:	mov	r2, r4
   16208:	add	r1, sp, #8
   1620c:	ldr	r0, [pc, #104]	; 1627c <__printf_chk@plt+0x53b0>
   16210:	bl	157c0 <__printf_chk@plt+0x48f4>
   16214:	add	r0, sp, #8
   16218:	bl	21054 <_ZdlPv@@Base+0x268>
   1621c:	ldr	r3, [pc, #92]	; 16280 <__printf_chk@plt+0x53b4>
   16220:	mov	r2, #4
   16224:	mov	r1, #1
   16228:	ldr	r3, [r3]
   1622c:	ldr	r0, [pc, #80]	; 16284 <__printf_chk@plt+0x53b8>
   16230:	bl	10dac <fwrite@plt>
   16234:	ldr	r2, [sp, #20]
   16238:	ldr	r3, [r6]
   1623c:	cmp	r2, r3
   16240:	bne	1624c <__printf_chk@plt+0x5380>
   16244:	add	sp, sp, #24
   16248:	pop	{r4, r5, r6, pc}
   1624c:	bl	10d4c <__stack_chk_fail@plt>
   16250:	add	r0, sp, #8
   16254:	bl	21054 <_ZdlPv@@Base+0x268>
   16258:	bl	10d58 <__cxa_end_cleanup@plt>
   1625c:	add	r0, sp, #8
   16260:	bl	21054 <_ZdlPv@@Base+0x268>
   16264:	bl	10d58 <__cxa_end_cleanup@plt>
   16268:	andeq	r7, r3, r8, asr #27
   1626c:	andeq	sl, r3, r8, lsl #1
   16270:			; <UNDEFINED> instruction: 0x000249bc
   16274:	andeq	r4, r2, r4, asr #19
   16278:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1627c:	andeq	r4, r2, r0, ror #19
   16280:	andeq	r8, r3, ip, lsr #32
   16284:	andeq	r4, r2, r8, ror #19
   16288:	push	{r4, r5, r6, r7, r8, lr}
   1628c:	mov	r6, r0
   16290:	ldr	r7, [pc, #464]	; 16468 <__printf_chk@plt+0x559c>
   16294:	sub	sp, sp, #24
   16298:	ldr	r3, [r0, #24]
   1629c:	ldr	r0, [pc, #456]	; 1646c <__printf_chk@plt+0x55a0>
   162a0:	ldr	ip, [r7]
   162a4:	sub	r4, r0, #100	; 0x64
   162a8:	mov	r2, #14
   162ac:	str	r3, [sp]
   162b0:	mov	r8, r1
   162b4:	ldr	r3, [pc, #436]	; 16470 <__printf_chk@plt+0x55a4>
   162b8:	mov	r1, #1
   162bc:	str	ip, [sp, #20]
   162c0:	bl	10e6c <__sprintf_chk@plt>
   162c4:	add	r1, r4, #100	; 0x64
   162c8:	add	r0, sp, #8
   162cc:	bl	20f68 <_ZdlPv@@Base+0x17c>
   162d0:	add	r1, sp, #8
   162d4:	str	r4, [sp, #4]
   162d8:	str	r4, [sp]
   162dc:	mov	r3, r4
   162e0:	mov	r2, r4
   162e4:	ldr	r0, [pc, #392]	; 16474 <__printf_chk@plt+0x55a8>
   162e8:	bl	157c0 <__printf_chk@plt+0x48f4>
   162ec:	add	r0, sp, #8
   162f0:	bl	21054 <_ZdlPv@@Base+0x268>
   162f4:	ldrb	r1, [r6, #41]	; 0x29
   162f8:	ldr	r5, [pc, #376]	; 16478 <__printf_chk@plt+0x55ac>
   162fc:	cmp	r1, #0
   16300:	beq	16338 <__printf_chk@plt+0x546c>
   16304:	mov	r2, #1
   16308:	ldr	ip, [pc, #364]	; 1647c <__printf_chk@plt+0x55b0>
   1630c:	cmp	r1, r2
   16310:	ldr	r0, [pc, #360]	; 16480 <__printf_chk@plt+0x55b4>
   16314:	mov	r1, r2
   16318:	ldr	r3, [r5]
   1631c:	moveq	r0, ip
   16320:	bl	10dac <fwrite@plt>
   16324:	ldr	r3, [r5]
   16328:	mov	r2, #2
   1632c:	mov	r1, #1
   16330:	ldr	r0, [pc, #332]	; 16484 <__printf_chk@plt+0x55b8>
   16334:	bl	10dac <fwrite@plt>
   16338:	ldr	r1, [r5]
   1633c:	mov	r0, #39	; 0x27
   16340:	bl	10da0 <fputc@plt>
   16344:	cmp	r8, #0
   16348:	beq	1641c <__printf_chk@plt+0x5550>
   1634c:	ldr	r2, [r6, #28]
   16350:	ldr	r3, [pc, #280]	; 16470 <__printf_chk@plt+0x55a4>
   16354:	add	r2, r2, #1
   16358:	str	r2, [sp]
   1635c:	mov	r1, #1
   16360:	mov	r2, #14
   16364:	ldr	r0, [pc, #256]	; 1646c <__printf_chk@plt+0x55a0>
   16368:	bl	10e6c <__sprintf_chk@plt>
   1636c:	ldr	r1, [pc, #248]	; 1646c <__printf_chk@plt+0x55a0>
   16370:	add	r0, sp, #8
   16374:	bl	20f68 <_ZdlPv@@Base+0x17c>
   16378:	ldr	r3, [pc, #264]	; 16488 <__printf_chk@plt+0x55bc>
   1637c:	str	r4, [sp, #4]
   16380:	str	r4, [sp]
   16384:	mov	r2, r3
   16388:	add	r1, sp, #8
   1638c:	ldr	r0, [pc, #248]	; 1648c <__printf_chk@plt+0x55c0>
   16390:	bl	157c0 <__printf_chk@plt+0x48f4>
   16394:	add	r0, sp, #8
   16398:	bl	21054 <_ZdlPv@@Base+0x268>
   1639c:	ldrb	r3, [r6, #40]	; 0x28
   163a0:	cmp	r3, #0
   163a4:	bne	163dc <__printf_chk@plt+0x5510>
   163a8:	ldr	r3, [r5]
   163ac:	mov	r2, #5
   163b0:	mov	r1, #1
   163b4:	ldr	r0, [pc, #212]	; 16490 <__printf_chk@plt+0x55c4>
   163b8:	bl	10dac <fwrite@plt>
   163bc:	cmp	r8, #0
   163c0:	beq	16434 <__printf_chk@plt+0x5568>
   163c4:	ldr	r2, [sp, #20]
   163c8:	ldr	r3, [r7]
   163cc:	cmp	r2, r3
   163d0:	bne	1644c <__printf_chk@plt+0x5580>
   163d4:	add	sp, sp, #24
   163d8:	pop	{r4, r5, r6, r7, r8, pc}
   163dc:	ldrb	r0, [r6, #41]	; 0x29
   163e0:	mov	r2, #1
   163e4:	ldr	r1, [pc, #148]	; 16480 <__printf_chk@plt+0x55b4>
   163e8:	ldr	r3, [pc, #140]	; 1647c <__printf_chk@plt+0x55b0>
   163ec:	cmp	r0, r2
   163f0:	moveq	r0, r1
   163f4:	movne	r0, r3
   163f8:	mov	r1, r2
   163fc:	ldr	r3, [r5]
   16400:	bl	10dac <fwrite@plt>
   16404:	ldr	r3, [r5]
   16408:	mov	r2, #2
   1640c:	mov	r1, #1
   16410:	ldr	r0, [pc, #108]	; 16484 <__printf_chk@plt+0x55b8>
   16414:	bl	10dac <fwrite@plt>
   16418:	b	163a8 <__printf_chk@plt+0x54dc>
   1641c:	ldr	r3, [r5]
   16420:	mov	r2, #9
   16424:	mov	r1, #1
   16428:	ldr	r0, [pc, #100]	; 16494 <__printf_chk@plt+0x55c8>
   1642c:	bl	10dac <fwrite@plt>
   16430:	b	1634c <__printf_chk@plt+0x5480>
   16434:	ldr	r3, [r5]
   16438:	mov	r2, #8
   1643c:	mov	r1, #1
   16440:	ldr	r0, [pc, #80]	; 16498 <__printf_chk@plt+0x55cc>
   16444:	bl	10dac <fwrite@plt>
   16448:	b	163c4 <__printf_chk@plt+0x54f8>
   1644c:	bl	10d4c <__stack_chk_fail@plt>
   16450:	add	r0, sp, #8
   16454:	bl	21054 <_ZdlPv@@Base+0x268>
   16458:	bl	10d58 <__cxa_end_cleanup@plt>
   1645c:	add	r0, sp, #8
   16460:	bl	21054 <_ZdlPv@@Base+0x268>
   16464:	bl	10d58 <__cxa_end_cleanup@plt>
   16468:	andeq	r7, r3, r8, asr #27
   1646c:	strheq	sl, [r3], -r4
   16470:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   16474:	strdeq	r4, [r2], -ip
   16478:	andeq	r8, r3, ip, lsr #32
   1647c:	andeq	r3, r2, ip, ror #30
   16480:	strdeq	r4, [r2], -r0
   16484:	andeq	r4, r2, r8, lsl #20
   16488:	andeq	sl, r3, r0, asr r0
   1648c:	andeq	r4, r2, r8, lsl sl
   16490:	andeq	r4, r2, r4, lsr sl
   16494:	andeq	r4, r2, ip, lsl #20
   16498:	andeq	r4, r2, ip, lsr sl
   1649c:	push	{r4, r5, r6, r7, r8, lr}
   164a0:	sub	sp, sp, #24
   164a4:	ldr	r7, [pc, #628]	; 16720 <__printf_chk@plt+0x5854>
   164a8:	subs	r8, r1, #0
   164ac:	mov	r6, r0
   164b0:	ldr	r3, [r7]
   164b4:	str	r3, [sp, #20]
   164b8:	beq	166c4 <__printf_chk@plt+0x57f8>
   164bc:	ldr	r2, [r6, #24]
   164c0:	ldr	r0, [pc, #604]	; 16724 <__printf_chk@plt+0x5858>
   164c4:	ldr	r3, [pc, #604]	; 16728 <__printf_chk@plt+0x585c>
   164c8:	sub	r4, r0, #100	; 0x64
   164cc:	str	r2, [sp]
   164d0:	mov	r1, #1
   164d4:	mov	r2, #14
   164d8:	bl	10e6c <__sprintf_chk@plt>
   164dc:	add	r1, r4, #100	; 0x64
   164e0:	add	r0, sp, #8
   164e4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   164e8:	add	r1, sp, #8
   164ec:	str	r4, [sp, #4]
   164f0:	str	r4, [sp]
   164f4:	mov	r3, r4
   164f8:	mov	r2, r4
   164fc:	ldr	r0, [pc, #552]	; 1672c <__printf_chk@plt+0x5860>
   16500:	bl	157c0 <__printf_chk@plt+0x48f4>
   16504:	add	r0, sp, #8
   16508:	bl	21054 <_ZdlPv@@Base+0x268>
   1650c:	ldrb	r1, [r6, #41]	; 0x29
   16510:	ldr	r5, [pc, #536]	; 16730 <__printf_chk@plt+0x5864>
   16514:	cmp	r1, #0
   16518:	beq	16550 <__printf_chk@plt+0x5684>
   1651c:	mov	r2, #1
   16520:	ldr	ip, [pc, #524]	; 16734 <__printf_chk@plt+0x5868>
   16524:	cmp	r1, r2
   16528:	ldr	r0, [pc, #520]	; 16738 <__printf_chk@plt+0x586c>
   1652c:	mov	r1, r2
   16530:	ldr	r3, [r5]
   16534:	moveq	r0, ip
   16538:	bl	10dac <fwrite@plt>
   1653c:	ldr	r3, [r5]
   16540:	mov	r2, #2
   16544:	mov	r1, #1
   16548:	ldr	r0, [pc, #492]	; 1673c <__printf_chk@plt+0x5870>
   1654c:	bl	10dac <fwrite@plt>
   16550:	ldr	r1, [r5]
   16554:	mov	r0, #39	; 0x27
   16558:	bl	10da0 <fputc@plt>
   1655c:	ldr	r2, [r6, #28]
   16560:	ldr	r3, [pc, #448]	; 16728 <__printf_chk@plt+0x585c>
   16564:	add	r2, r2, #1
   16568:	str	r2, [sp]
   1656c:	mov	r1, #1
   16570:	mov	r2, #14
   16574:	ldr	r0, [pc, #424]	; 16724 <__printf_chk@plt+0x5858>
   16578:	bl	10e6c <__sprintf_chk@plt>
   1657c:	ldr	r1, [pc, #416]	; 16724 <__printf_chk@plt+0x5858>
   16580:	add	r0, sp, #8
   16584:	bl	20f68 <_ZdlPv@@Base+0x17c>
   16588:	ldr	r3, [pc, #432]	; 16740 <__printf_chk@plt+0x5874>
   1658c:	str	r4, [sp, #4]
   16590:	str	r4, [sp]
   16594:	mov	r2, r3
   16598:	add	r1, sp, #8
   1659c:	ldr	r0, [pc, #416]	; 16744 <__printf_chk@plt+0x5878>
   165a0:	bl	157c0 <__printf_chk@plt+0x48f4>
   165a4:	add	r0, sp, #8
   165a8:	bl	21054 <_ZdlPv@@Base+0x268>
   165ac:	ldrb	r3, [r6, #40]	; 0x28
   165b0:	cmp	r3, #0
   165b4:	bne	166ac <__printf_chk@plt+0x57e0>
   165b8:	ldr	r3, [r5]
   165bc:	mov	r2, #3
   165c0:	mov	r1, #1
   165c4:	ldr	r0, [pc, #380]	; 16748 <__printf_chk@plt+0x587c>
   165c8:	bl	10dac <fwrite@plt>
   165cc:	ldr	r2, [r6, #24]
   165d0:	ldr	r3, [pc, #336]	; 16728 <__printf_chk@plt+0x585c>
   165d4:	str	r2, [sp]
   165d8:	mov	r1, #1
   165dc:	mov	r2, #14
   165e0:	ldr	r0, [pc, #316]	; 16724 <__printf_chk@plt+0x5858>
   165e4:	bl	10e6c <__sprintf_chk@plt>
   165e8:	ldr	r1, [pc, #308]	; 16724 <__printf_chk@plt+0x5858>
   165ec:	add	r0, sp, #8
   165f0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   165f4:	ldr	r3, [pc, #324]	; 16740 <__printf_chk@plt+0x5874>
   165f8:	str	r4, [sp, #4]
   165fc:	str	r4, [sp]
   16600:	mov	r2, r3
   16604:	add	r1, sp, #8
   16608:	ldr	r0, [pc, #316]	; 1674c <__printf_chk@plt+0x5880>
   1660c:	bl	157c0 <__printf_chk@plt+0x48f4>
   16610:	add	r0, sp, #8
   16614:	bl	21054 <_ZdlPv@@Base+0x268>
   16618:	ldrb	r3, [r6, #40]	; 0x28
   1661c:	cmp	r3, #0
   16620:	bne	1666c <__printf_chk@plt+0x57a0>
   16624:	ldr	r3, [r5]
   16628:	mov	r2, #3
   1662c:	mov	r1, #1
   16630:	ldr	r0, [pc, #272]	; 16748 <__printf_chk@plt+0x587c>
   16634:	bl	10dac <fwrite@plt>
   16638:	ldr	r3, [r5]
   1663c:	mov	r2, #10
   16640:	mov	r1, #1
   16644:	ldr	r0, [pc, #260]	; 16750 <__printf_chk@plt+0x5884>
   16648:	bl	10dac <fwrite@plt>
   1664c:	cmp	r8, #0
   16650:	beq	166e0 <__printf_chk@plt+0x5814>
   16654:	ldr	r2, [sp, #20]
   16658:	ldr	r3, [r7]
   1665c:	cmp	r2, r3
   16660:	bne	166f8 <__printf_chk@plt+0x582c>
   16664:	add	sp, sp, #24
   16668:	pop	{r4, r5, r6, r7, r8, pc}
   1666c:	ldrb	r0, [r6, #41]	; 0x29
   16670:	mov	r2, #1
   16674:	ldr	r1, [pc, #188]	; 16738 <__printf_chk@plt+0x586c>
   16678:	ldr	r3, [pc, #180]	; 16734 <__printf_chk@plt+0x5868>
   1667c:	cmp	r0, r2
   16680:	moveq	r0, r1
   16684:	movne	r0, r3
   16688:	mov	r1, r2
   1668c:	ldr	r3, [r5]
   16690:	bl	10dac <fwrite@plt>
   16694:	ldr	r3, [r5]
   16698:	mov	r2, #2
   1669c:	mov	r1, #1
   166a0:	ldr	r0, [pc, #148]	; 1673c <__printf_chk@plt+0x5870>
   166a4:	bl	10dac <fwrite@plt>
   166a8:	b	16624 <__printf_chk@plt+0x5758>
   166ac:	ldr	r3, [r5]
   166b0:	mov	r2, #3
   166b4:	mov	r1, #1
   166b8:	ldr	r0, [pc, #148]	; 16754 <__printf_chk@plt+0x5888>
   166bc:	bl	10dac <fwrite@plt>
   166c0:	b	165b8 <__printf_chk@plt+0x56ec>
   166c4:	ldr	r5, [pc, #100]	; 16730 <__printf_chk@plt+0x5864>
   166c8:	mov	r2, #9
   166cc:	mov	r1, #1
   166d0:	ldr	r3, [r5]
   166d4:	ldr	r0, [pc, #124]	; 16758 <__printf_chk@plt+0x588c>
   166d8:	bl	10dac <fwrite@plt>
   166dc:	b	164bc <__printf_chk@plt+0x55f0>
   166e0:	ldr	r3, [r5]
   166e4:	mov	r2, #8
   166e8:	mov	r1, #1
   166ec:	ldr	r0, [pc, #104]	; 1675c <__printf_chk@plt+0x5890>
   166f0:	bl	10dac <fwrite@plt>
   166f4:	b	16654 <__printf_chk@plt+0x5788>
   166f8:	bl	10d4c <__stack_chk_fail@plt>
   166fc:	add	r0, sp, #8
   16700:	bl	21054 <_ZdlPv@@Base+0x268>
   16704:	bl	10d58 <__cxa_end_cleanup@plt>
   16708:	add	r0, sp, #8
   1670c:	bl	21054 <_ZdlPv@@Base+0x268>
   16710:	bl	10d58 <__cxa_end_cleanup@plt>
   16714:	add	r0, sp, #8
   16718:	bl	21054 <_ZdlPv@@Base+0x268>
   1671c:	bl	10d58 <__cxa_end_cleanup@plt>
   16720:	andeq	r7, r3, r8, asr #27
   16724:	strheq	sl, [r3], -r4
   16728:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1672c:	strdeq	r4, [r2], -ip
   16730:	andeq	r8, r3, ip, lsr #32
   16734:	andeq	r3, r2, ip, ror #30
   16738:	strdeq	r4, [r2], -r0
   1673c:	andeq	r4, r2, r8, lsl #20
   16740:	andeq	sl, r3, r0, asr r0
   16744:	andeq	r4, r2, r8, asr #20
   16748:			; <UNDEFINED> instruction: 0x000258b0
   1674c:	andeq	r4, r2, r0, ror sl
   16750:	andeq	r5, r2, r8, lsl #11
   16754:	andeq	r4, r2, ip, ror #20
   16758:	andeq	r4, r2, ip, lsl #20
   1675c:	andeq	r4, r2, ip, lsr sl
   16760:	ldr	r2, [r0, #4]
   16764:	cmp	r2, #0
   16768:	bxeq	lr
   1676c:	ldr	r3, [pc, #12]	; 16780 <__printf_chk@plt+0x58b4>
   16770:	ldr	r0, [r0]
   16774:	mov	r1, #1
   16778:	ldr	r3, [r3]
   1677c:	b	10dac <fwrite@plt>
   16780:	andeq	r8, r3, ip, lsr #32
   16784:	push	{lr}		; (str lr, [sp, #-4]!)
   16788:	mov	ip, #0
   1678c:	ldr	lr, [pc, #44]	; 167c0 <__printf_chk@plt+0x58f4>
   16790:	str	r1, [r0, #32]
   16794:	mvn	r1, #0
   16798:	str	r2, [r0, #36]	; 0x24
   1679c:	str	lr, [r0]
   167a0:	str	ip, [r0, #4]
   167a4:	str	ip, [r0, #12]
   167a8:	str	r1, [r0, #8]
   167ac:	str	r1, [r0, #16]
   167b0:	str	r1, [r0, #20]
   167b4:	str	r1, [r0, #24]
   167b8:	str	r1, [r0, #28]
   167bc:	pop	{pc}		; (ldr pc, [sp], #4)
   167c0:	andeq	r4, r2, r8, lsl r0
   167c4:	bx	lr
   167c8:	push	{r4, lr}
   167cc:	mov	r4, r0
   167d0:	bl	20dec <_ZdlPv@@Base>
   167d4:	mov	r0, r4
   167d8:	pop	{r4, pc}
   167dc:	push	{lr}		; (str lr, [sp, #-4]!)
   167e0:	mov	ip, #0
   167e4:	ldr	lr, [pc, #44]	; 16818 <__printf_chk@plt+0x594c>
   167e8:	str	r1, [r0, #32]
   167ec:	mvn	r1, #0
   167f0:	str	r2, [r0, #36]	; 0x24
   167f4:	str	lr, [r0]
   167f8:	str	ip, [r0, #4]
   167fc:	str	ip, [r0, #12]
   16800:	str	r1, [r0, #8]
   16804:	str	r1, [r0, #16]
   16808:	str	r1, [r0, #20]
   1680c:	str	r1, [r0, #24]
   16810:	str	r1, [r0, #28]
   16814:	pop	{pc}		; (ldr pc, [sp], #4)
   16818:	andeq	r4, r2, r4, asr r0
   1681c:	push	{lr}		; (str lr, [sp, #-4]!)
   16820:	mov	ip, #0
   16824:	ldr	lr, [pc, #44]	; 16858 <__printf_chk@plt+0x598c>
   16828:	str	r1, [r0, #32]
   1682c:	mvn	r1, #0
   16830:	str	r2, [r0, #36]	; 0x24
   16834:	str	lr, [r0]
   16838:	str	ip, [r0, #4]
   1683c:	str	ip, [r0, #12]
   16840:	str	r1, [r0, #8]
   16844:	str	r1, [r0, #16]
   16848:	str	r1, [r0, #20]
   1684c:	str	r1, [r0, #24]
   16850:	str	r1, [r0, #28]
   16854:	pop	{pc}		; (ldr pc, [sp], #4)
   16858:	muleq	r2, r8, r0
   1685c:	push	{lr}		; (str lr, [sp, #-4]!)
   16860:	ldr	lr, [pc, #52]	; 1689c <__printf_chk@plt+0x59d0>
   16864:	str	r1, [r0, #32]
   16868:	str	r2, [r0, #36]	; 0x24
   1686c:	mov	r1, #0
   16870:	mvn	r2, #0
   16874:	str	r3, [r0, #40]	; 0x28
   16878:	str	lr, [r0]
   1687c:	str	r1, [r0, #4]
   16880:	str	r1, [r0, #12]
   16884:	str	r2, [r0, #8]
   16888:	str	r2, [r0, #16]
   1688c:	str	r2, [r0, #20]
   16890:	str	r2, [r0, #24]
   16894:	str	r2, [r0, #28]
   16898:	pop	{pc}		; (ldr pc, [sp], #4)
   1689c:	ldrdeq	r4, [r2], -ip
   168a0:	push	{lr}		; (str lr, [sp, #-4]!)
   168a4:	ldr	lr, [pc, #52]	; 168e0 <__printf_chk@plt+0x5a14>
   168a8:	str	r1, [r0, #32]
   168ac:	str	r2, [r0, #36]	; 0x24
   168b0:	mov	r1, #0
   168b4:	mvn	r2, #0
   168b8:	str	r3, [r0, #40]	; 0x28
   168bc:	str	lr, [r0]
   168c0:	str	r1, [r0, #4]
   168c4:	str	r1, [r0, #12]
   168c8:	str	r2, [r0, #8]
   168cc:	str	r2, [r0, #16]
   168d0:	str	r2, [r0, #20]
   168d4:	str	r2, [r0, #24]
   168d8:	str	r2, [r0, #28]
   168dc:	pop	{pc}		; (ldr pc, [sp], #4)
   168e0:	andeq	r4, r2, r0, lsr #2
   168e4:	push	{lr}		; (str lr, [sp, #-4]!)
   168e8:	ldr	lr, [pc, #52]	; 16924 <__printf_chk@plt+0x5a58>
   168ec:	str	r1, [r0, #32]
   168f0:	str	r2, [r0, #36]	; 0x24
   168f4:	mov	r1, #0
   168f8:	mvn	r2, #0
   168fc:	str	r3, [r0, #40]	; 0x28
   16900:	str	lr, [r0]
   16904:	str	r1, [r0, #4]
   16908:	str	r1, [r0, #12]
   1690c:	str	r2, [r0, #8]
   16910:	str	r2, [r0, #16]
   16914:	str	r2, [r0, #20]
   16918:	str	r2, [r0, #24]
   1691c:	str	r2, [r0, #28]
   16920:	pop	{pc}		; (ldr pc, [sp], #4)
   16924:	andeq	r4, r2, r4, ror #2
   16928:	push	{lr}		; (str lr, [sp, #-4]!)
   1692c:	ldr	lr, [pc, #52]	; 16968 <__printf_chk@plt+0x5a9c>
   16930:	str	r1, [r0, #32]
   16934:	str	r2, [r0, #36]	; 0x24
   16938:	mov	r1, #0
   1693c:	mvn	r2, #0
   16940:	str	r3, [r0, #40]	; 0x28
   16944:	str	lr, [r0]
   16948:	str	r1, [r0, #4]
   1694c:	str	r1, [r0, #12]
   16950:	str	r2, [r0, #8]
   16954:	str	r2, [r0, #16]
   16958:	str	r2, [r0, #20]
   1695c:	str	r2, [r0, #24]
   16960:	str	r2, [r0, #28]
   16964:	pop	{pc}		; (ldr pc, [sp], #4)
   16968:	andeq	r4, r2, r8, lsr #3
   1696c:	push	{lr}		; (str lr, [sp, #-4]!)
   16970:	ldr	lr, [pc, #52]	; 169ac <__printf_chk@plt+0x5ae0>
   16974:	str	r1, [r0, #32]
   16978:	str	r2, [r0, #36]	; 0x24
   1697c:	mov	r1, #0
   16980:	mvn	r2, #0
   16984:	str	r3, [r0, #40]	; 0x28
   16988:	str	lr, [r0]
   1698c:	str	r1, [r0, #4]
   16990:	str	r1, [r0, #12]
   16994:	str	r2, [r0, #8]
   16998:	str	r2, [r0, #16]
   1699c:	str	r2, [r0, #20]
   169a0:	str	r2, [r0, #24]
   169a4:	str	r2, [r0, #28]
   169a8:	pop	{pc}		; (ldr pc, [sp], #4)
   169ac:	andeq	r4, r2, ip, ror #3
   169b0:	push	{lr}		; (str lr, [sp, #-4]!)
   169b4:	ldr	lr, [pc, #52]	; 169f0 <__printf_chk@plt+0x5b24>
   169b8:	str	r1, [r0, #32]
   169bc:	str	r2, [r0, #36]	; 0x24
   169c0:	mov	r1, #0
   169c4:	mvn	r2, #0
   169c8:	str	r3, [r0, #40]	; 0x28
   169cc:	str	lr, [r0]
   169d0:	str	r1, [r0, #4]
   169d4:	str	r1, [r0, #12]
   169d8:	str	r2, [r0, #8]
   169dc:	str	r2, [r0, #16]
   169e0:	str	r2, [r0, #20]
   169e4:	str	r2, [r0, #24]
   169e8:	str	r2, [r0, #28]
   169ec:	pop	{pc}		; (ldr pc, [sp], #4)
   169f0:	andeq	r4, r2, r0, lsr r2
   169f4:	push	{lr}		; (str lr, [sp, #-4]!)
   169f8:	str	r1, [r0, #32]
   169fc:	ldr	lr, [pc, #56]	; 16a3c <__printf_chk@plt+0x5b70>
   16a00:	ldr	r1, [sp, #4]
   16a04:	str	r2, [r0, #36]	; 0x24
   16a08:	str	r3, [r0, #40]	; 0x28
   16a0c:	mov	r2, #0
   16a10:	mvn	r3, #0
   16a14:	str	lr, [r0]
   16a18:	str	r1, [r0, #44]	; 0x2c
   16a1c:	str	r2, [r0, #4]
   16a20:	str	r2, [r0, #12]
   16a24:	str	r3, [r0, #8]
   16a28:	str	r3, [r0, #16]
   16a2c:	str	r3, [r0, #20]
   16a30:	str	r3, [r0, #24]
   16a34:	str	r3, [r0, #28]
   16a38:	pop	{pc}		; (ldr pc, [sp], #4)
   16a3c:	andeq	r4, r2, r4, ror r2
   16a40:	push	{lr}		; (str lr, [sp, #-4]!)
   16a44:	ldr	lr, [pc, #52]	; 16a80 <__printf_chk@plt+0x5bb4>
   16a48:	str	r1, [r0, #32]
   16a4c:	str	r2, [r0, #36]	; 0x24
   16a50:	mov	r1, #0
   16a54:	mvn	r2, #0
   16a58:	str	r3, [r0, #40]	; 0x28
   16a5c:	str	lr, [r0]
   16a60:	str	r1, [r0, #4]
   16a64:	str	r1, [r0, #12]
   16a68:	str	r2, [r0, #8]
   16a6c:	str	r2, [r0, #16]
   16a70:	str	r2, [r0, #20]
   16a74:	str	r2, [r0, #24]
   16a78:	str	r2, [r0, #28]
   16a7c:	pop	{pc}		; (ldr pc, [sp], #4)
   16a80:			; <UNDEFINED> instruction: 0x000242b8
   16a84:	push	{lr}		; (str lr, [sp, #-4]!)
   16a88:	ldr	lr, [pc, #52]	; 16ac4 <__printf_chk@plt+0x5bf8>
   16a8c:	str	r1, [r0, #32]
   16a90:	str	r2, [r0, #36]	; 0x24
   16a94:	mov	r1, #0
   16a98:	mvn	r2, #0
   16a9c:	str	r3, [r0, #40]	; 0x28
   16aa0:	str	lr, [r0]
   16aa4:	str	r1, [r0, #4]
   16aa8:	str	r1, [r0, #12]
   16aac:	str	r2, [r0, #8]
   16ab0:	str	r2, [r0, #16]
   16ab4:	str	r2, [r0, #20]
   16ab8:	str	r2, [r0, #24]
   16abc:	str	r2, [r0, #28]
   16ac0:	pop	{pc}		; (ldr pc, [sp], #4)
   16ac4:	ldrdeq	r3, [r2], -ip
   16ac8:	push	{r4, lr}
   16acc:	mov	r4, r0
   16ad0:	ldr	r0, [r0, #40]	; 0x28
   16ad4:	ldr	r3, [pc, #20]	; 16af0 <__printf_chk@plt+0x5c24>
   16ad8:	cmp	r0, #0
   16adc:	str	r3, [r4]
   16ae0:	beq	16ae8 <__printf_chk@plt+0x5c1c>
   16ae4:	bl	10d7c <_ZdaPv@plt>
   16ae8:	mov	r0, r4
   16aec:	pop	{r4, pc}
   16af0:	ldrdeq	r3, [r2], -ip
   16af4:	push	{r4, lr}
   16af8:	mov	r4, r0
   16afc:	ldr	r0, [r0, #40]	; 0x28
   16b00:	ldr	r3, [pc, #28]	; 16b24 <__printf_chk@plt+0x5c58>
   16b04:	cmp	r0, #0
   16b08:	str	r3, [r4]
   16b0c:	beq	16b14 <__printf_chk@plt+0x5c48>
   16b10:	bl	10d7c <_ZdaPv@plt>
   16b14:	mov	r0, r4
   16b18:	bl	20dec <_ZdlPv@@Base>
   16b1c:	mov	r0, r4
   16b20:	pop	{r4, pc}
   16b24:	ldrdeq	r3, [r2], -ip
   16b28:	push	{lr}		; (str lr, [sp, #-4]!)
   16b2c:	ldr	lr, [pc, #52]	; 16b68 <__printf_chk@plt+0x5c9c>
   16b30:	str	r1, [r0, #32]
   16b34:	str	r2, [r0, #36]	; 0x24
   16b38:	mov	r1, #0
   16b3c:	mvn	r2, #0
   16b40:	str	r3, [r0, #40]	; 0x28
   16b44:	str	lr, [r0]
   16b48:	str	r1, [r0, #4]
   16b4c:	str	r1, [r0, #12]
   16b50:	str	r2, [r0, #8]
   16b54:	str	r2, [r0, #16]
   16b58:	str	r2, [r0, #20]
   16b5c:	str	r2, [r0, #24]
   16b60:	str	r2, [r0, #28]
   16b64:	pop	{pc}		; (ldr pc, [sp], #4)
   16b68:	strdeq	r4, [r2], -ip
   16b6c:	push	{lr}		; (str lr, [sp, #-4]!)
   16b70:	ldr	lr, [pc, #52]	; 16bac <__printf_chk@plt+0x5ce0>
   16b74:	str	r1, [r0, #32]
   16b78:	str	r2, [r0, #36]	; 0x24
   16b7c:	mov	r1, #0
   16b80:	mvn	r2, #0
   16b84:	str	r3, [r0, #40]	; 0x28
   16b88:	str	lr, [r0]
   16b8c:	str	r1, [r0, #4]
   16b90:	str	r1, [r0, #12]
   16b94:	str	r2, [r0, #8]
   16b98:	str	r2, [r0, #16]
   16b9c:	str	r2, [r0, #20]
   16ba0:	str	r2, [r0, #24]
   16ba4:	str	r2, [r0, #28]
   16ba8:	pop	{pc}		; (ldr pc, [sp], #4)
   16bac:	andeq	r4, r2, r8, lsr r3
   16bb0:	push	{lr}		; (str lr, [sp, #-4]!)
   16bb4:	ldr	lr, [pc, #52]	; 16bf0 <__printf_chk@plt+0x5d24>
   16bb8:	str	r1, [r0, #32]
   16bbc:	str	r2, [r0, #36]	; 0x24
   16bc0:	mov	r1, #0
   16bc4:	mvn	r2, #0
   16bc8:	str	r3, [r0, #40]	; 0x28
   16bcc:	str	lr, [r0]
   16bd0:	str	r1, [r0, #4]
   16bd4:	str	r1, [r0, #12]
   16bd8:	str	r2, [r0, #8]
   16bdc:	str	r2, [r0, #16]
   16be0:	str	r2, [r0, #20]
   16be4:	str	r2, [r0, #24]
   16be8:	str	r2, [r0, #28]
   16bec:	pop	{pc}		; (ldr pc, [sp], #4)
   16bf0:	andeq	r4, r2, r4, ror r3
   16bf4:	push	{lr}		; (str lr, [sp, #-4]!)
   16bf8:	ldr	lr, [pc, #52]	; 16c34 <__printf_chk@plt+0x5d68>
   16bfc:	str	r1, [r0, #32]
   16c00:	str	r2, [r0, #36]	; 0x24
   16c04:	mov	r1, #0
   16c08:	mvn	r2, #0
   16c0c:	str	r3, [r0, #40]	; 0x28
   16c10:	str	lr, [r0]
   16c14:	str	r1, [r0, #4]
   16c18:	str	r1, [r0, #12]
   16c1c:	str	r2, [r0, #8]
   16c20:	str	r2, [r0, #16]
   16c24:	str	r2, [r0, #20]
   16c28:	str	r2, [r0, #24]
   16c2c:	str	r2, [r0, #28]
   16c30:	pop	{pc}		; (ldr pc, [sp], #4)
   16c34:			; <UNDEFINED> instruction: 0x000243b0
   16c38:	push	{lr}		; (str lr, [sp, #-4]!)
   16c3c:	mov	ip, #0
   16c40:	ldr	lr, [pc, #48]	; 16c78 <__printf_chk@plt+0x5dac>
   16c44:	str	r1, [r0, #32]
   16c48:	mvn	r1, #0
   16c4c:	str	r2, [r0, #36]	; 0x24
   16c50:	str	lr, [r0]
   16c54:	str	ip, [r0, #4]
   16c58:	str	ip, [r0, #12]
   16c5c:	strh	ip, [r0, #40]	; 0x28
   16c60:	str	r1, [r0, #8]
   16c64:	str	r1, [r0, #16]
   16c68:	str	r1, [r0, #20]
   16c6c:	str	r1, [r0, #24]
   16c70:	str	r1, [r0, #28]
   16c74:	pop	{pc}		; (ldr pc, [sp], #4)
   16c78:	andeq	r4, r2, ip, ror #7
   16c7c:	push	{lr}		; (str lr, [sp, #-4]!)
   16c80:	mov	ip, #0
   16c84:	ldr	lr, [pc, #48]	; 16cbc <__printf_chk@plt+0x5df0>
   16c88:	str	r1, [r0, #32]
   16c8c:	mvn	r1, #0
   16c90:	str	r2, [r0, #36]	; 0x24
   16c94:	str	lr, [r0]
   16c98:	str	ip, [r0, #4]
   16c9c:	str	ip, [r0, #12]
   16ca0:	strh	ip, [r0, #40]	; 0x28
   16ca4:	str	r1, [r0, #8]
   16ca8:	str	r1, [r0, #16]
   16cac:	str	r1, [r0, #20]
   16cb0:	str	r1, [r0, #24]
   16cb4:	str	r1, [r0, #28]
   16cb8:	pop	{pc}		; (ldr pc, [sp], #4)
   16cbc:	andeq	r4, r2, r0, lsr r4
   16cc0:	push	{lr}		; (str lr, [sp, #-4]!)
   16cc4:	mov	ip, #0
   16cc8:	ldr	lr, [pc, #48]	; 16d00 <__printf_chk@plt+0x5e34>
   16ccc:	str	r1, [r0, #32]
   16cd0:	mvn	r1, #0
   16cd4:	str	r2, [r0, #36]	; 0x24
   16cd8:	str	lr, [r0]
   16cdc:	str	ip, [r0, #4]
   16ce0:	str	ip, [r0, #12]
   16ce4:	strh	ip, [r0, #40]	; 0x28
   16ce8:	str	r1, [r0, #8]
   16cec:	str	r1, [r0, #16]
   16cf0:	str	r1, [r0, #20]
   16cf4:	str	r1, [r0, #24]
   16cf8:	str	r1, [r0, #28]
   16cfc:	pop	{pc}		; (ldr pc, [sp], #4)
   16d00:	andeq	r4, r2, r4, ror r4
   16d04:	push	{lr}		; (str lr, [sp, #-4]!)
   16d08:	mov	ip, #0
   16d0c:	ldr	lr, [pc, #44]	; 16d40 <__printf_chk@plt+0x5e74>
   16d10:	str	r1, [r0, #32]
   16d14:	mvn	r1, #0
   16d18:	str	r2, [r0, #36]	; 0x24
   16d1c:	str	lr, [r0]
   16d20:	str	ip, [r0, #4]
   16d24:	str	ip, [r0, #12]
   16d28:	str	r1, [r0, #8]
   16d2c:	str	r1, [r0, #16]
   16d30:	str	r1, [r0, #20]
   16d34:	str	r1, [r0, #24]
   16d38:	str	r1, [r0, #28]
   16d3c:	pop	{pc}		; (ldr pc, [sp], #4)
   16d40:			; <UNDEFINED> instruction: 0x000244b8
   16d44:	push	{lr}		; (str lr, [sp, #-4]!)
   16d48:	mov	ip, #0
   16d4c:	ldr	lr, [pc, #44]	; 16d80 <__printf_chk@plt+0x5eb4>
   16d50:	str	r1, [r0, #32]
   16d54:	mvn	r1, #0
   16d58:	str	r2, [r0, #36]	; 0x24
   16d5c:	str	lr, [r0]
   16d60:	str	ip, [r0, #4]
   16d64:	str	ip, [r0, #12]
   16d68:	str	r1, [r0, #8]
   16d6c:	str	r1, [r0, #16]
   16d70:	str	r1, [r0, #20]
   16d74:	str	r1, [r0, #24]
   16d78:	str	r1, [r0, #28]
   16d7c:	pop	{pc}		; (ldr pc, [sp], #4)
   16d80:	strdeq	r4, [r2], -ip
   16d84:	push	{r4, r5, r6, lr}
   16d88:	sub	sp, sp, #24
   16d8c:	ldr	r5, [pc, #452]	; 16f58 <__printf_chk@plt+0x608c>
   16d90:	ldr	r2, [r0, #12]
   16d94:	mov	r4, r0
   16d98:	ldr	r3, [r5]
   16d9c:	cmp	r2, #0
   16da0:	str	r3, [sp, #20]
   16da4:	bne	16de4 <__printf_chk@plt+0x5f18>
   16da8:	ldrsh	r3, [r4, #2]
   16dac:	cmp	r3, #0
   16db0:	bne	16e0c <__printf_chk@plt+0x5f40>
   16db4:	ldrsh	r3, [r4, #6]
   16db8:	cmp	r3, #0
   16dbc:	bne	16e74 <__printf_chk@plt+0x5fa8>
   16dc0:	ldr	r3, [r4, #24]
   16dc4:	cmp	r3, #0
   16dc8:	bne	16edc <__printf_chk@plt+0x6010>
   16dcc:	ldr	r2, [sp, #20]
   16dd0:	ldr	r3, [r5]
   16dd4:	cmp	r2, r3
   16dd8:	bne	16f3c <__printf_chk@plt+0x6070>
   16ddc:	add	sp, sp, #24
   16de0:	pop	{r4, r5, r6, pc}
   16de4:	ldr	r3, [pc, #368]	; 16f5c <__printf_chk@plt+0x6090>
   16de8:	add	r1, r0, #8
   16dec:	str	r3, [sp, #4]
   16df0:	str	r3, [sp]
   16df4:	mov	r2, r3
   16df8:	ldr	r0, [pc, #352]	; 16f60 <__printf_chk@plt+0x6094>
   16dfc:	bl	157c0 <__printf_chk@plt+0x48f4>
   16e00:	ldrsh	r3, [r4, #2]
   16e04:	cmp	r3, #0
   16e08:	beq	16db4 <__printf_chk@plt+0x5ee8>
   16e0c:	ldr	r6, [pc, #336]	; 16f64 <__printf_chk@plt+0x6098>
   16e10:	mov	r2, #4
   16e14:	mov	r1, #1
   16e18:	ldr	r3, [r6]
   16e1c:	ldr	r0, [pc, #324]	; 16f68 <__printf_chk@plt+0x609c>
   16e20:	bl	10dac <fwrite@plt>
   16e24:	ldrsh	r3, [r4]
   16e28:	cmp	r3, #0
   16e2c:	bgt	16efc <__printf_chk@plt+0x6030>
   16e30:	bne	16f1c <__printf_chk@plt+0x6050>
   16e34:	add	r6, sp, #8
   16e38:	mov	r0, r6
   16e3c:	ldrsh	r1, [r4, #2]
   16e40:	bl	21834 <_ZdlPv@@Base+0xa48>
   16e44:	ldr	r3, [pc, #272]	; 16f5c <__printf_chk@plt+0x6090>
   16e48:	mov	r1, r6
   16e4c:	str	r3, [sp, #4]
   16e50:	str	r3, [sp]
   16e54:	mov	r2, r3
   16e58:	ldr	r0, [pc, #268]	; 16f6c <__printf_chk@plt+0x60a0>
   16e5c:	bl	157c0 <__printf_chk@plt+0x48f4>
   16e60:	mov	r0, r6
   16e64:	bl	21054 <_ZdlPv@@Base+0x268>
   16e68:	ldrsh	r3, [r4, #6]
   16e6c:	cmp	r3, #0
   16e70:	beq	16dc0 <__printf_chk@plt+0x5ef4>
   16e74:	ldr	r6, [pc, #232]	; 16f64 <__printf_chk@plt+0x6098>
   16e78:	mov	r2, #4
   16e7c:	mov	r1, #1
   16e80:	ldr	r3, [r6]
   16e84:	ldr	r0, [pc, #228]	; 16f70 <__printf_chk@plt+0x60a4>
   16e88:	bl	10dac <fwrite@plt>
   16e8c:	ldrsh	r3, [r4, #4]
   16e90:	cmp	r3, #0
   16e94:	bgt	16f0c <__printf_chk@plt+0x6040>
   16e98:	bne	16f2c <__printf_chk@plt+0x6060>
   16e9c:	add	r6, sp, #8
   16ea0:	mov	r0, r6
   16ea4:	ldrsh	r1, [r4, #6]
   16ea8:	bl	21834 <_ZdlPv@@Base+0xa48>
   16eac:	ldr	r3, [pc, #168]	; 16f5c <__printf_chk@plt+0x6090>
   16eb0:	mov	r1, r6
   16eb4:	str	r3, [sp, #4]
   16eb8:	str	r3, [sp]
   16ebc:	mov	r2, r3
   16ec0:	ldr	r0, [pc, #164]	; 16f6c <__printf_chk@plt+0x60a0>
   16ec4:	bl	157c0 <__printf_chk@plt+0x48f4>
   16ec8:	mov	r0, r6
   16ecc:	bl	21054 <_ZdlPv@@Base+0x268>
   16ed0:	ldr	r3, [r4, #24]
   16ed4:	cmp	r3, #0
   16ed8:	beq	16dcc <__printf_chk@plt+0x5f00>
   16edc:	ldr	r3, [pc, #120]	; 16f5c <__printf_chk@plt+0x6090>
   16ee0:	add	r1, r4, #20
   16ee4:	str	r3, [sp, #4]
   16ee8:	str	r3, [sp]
   16eec:	mov	r2, r3
   16ef0:	ldr	r0, [pc, #124]	; 16f74 <__printf_chk@plt+0x60a8>
   16ef4:	bl	157c0 <__printf_chk@plt+0x48f4>
   16ef8:	b	16dcc <__printf_chk@plt+0x5f00>
   16efc:	ldr	r1, [r6]
   16f00:	mov	r0, #43	; 0x2b
   16f04:	bl	10d64 <putc@plt>
   16f08:	b	16e34 <__printf_chk@plt+0x5f68>
   16f0c:	ldr	r1, [r6]
   16f10:	mov	r0, #43	; 0x2b
   16f14:	bl	10d64 <putc@plt>
   16f18:	b	16e9c <__printf_chk@plt+0x5fd0>
   16f1c:	ldr	r1, [r6]
   16f20:	mov	r0, #45	; 0x2d
   16f24:	bl	10d64 <putc@plt>
   16f28:	b	16e34 <__printf_chk@plt+0x5f68>
   16f2c:	ldr	r1, [r6]
   16f30:	mov	r0, #45	; 0x2d
   16f34:	bl	10d64 <putc@plt>
   16f38:	b	16e9c <__printf_chk@plt+0x5fd0>
   16f3c:	bl	10d4c <__stack_chk_fail@plt>
   16f40:	mov	r0, r6
   16f44:	bl	21054 <_ZdlPv@@Base+0x268>
   16f48:	bl	10d58 <__cxa_end_cleanup@plt>
   16f4c:	mov	r0, r6
   16f50:	bl	21054 <_ZdlPv@@Base+0x268>
   16f54:	bl	10d58 <__cxa_end_cleanup@plt>
   16f58:	andeq	r7, r3, r8, asr #27
   16f5c:	andeq	sl, r3, r0, asr r0
   16f60:	andeq	r4, r2, r4, lsl #21
   16f64:	andeq	r8, r3, ip, lsr #32
   16f68:	andeq	r4, r2, ip, lsl #21
   16f6c:	andeq	r5, r2, r4, ror #24
   16f70:	muleq	r2, r4, sl
   16f74:	andeq	r4, r2, r0, ror #19
   16f78:	push	{r4, r5, r6, lr}
   16f7c:	sub	sp, sp, #24
   16f80:	ldr	r5, [pc, #284]	; 170a4 <__printf_chk@plt+0x61d8>
   16f84:	ldr	r2, [r0, #12]
   16f88:	mov	r4, r0
   16f8c:	ldr	r3, [r5]
   16f90:	cmp	r2, #0
   16f94:	str	r3, [sp, #20]
   16f98:	bne	16fcc <__printf_chk@plt+0x6100>
   16f9c:	ldrsh	r3, [r4, #2]
   16fa0:	cmp	r3, #0
   16fa4:	bne	16ff4 <__printf_chk@plt+0x6128>
   16fa8:	ldrb	r3, [r4, #37]	; 0x25
   16fac:	cmp	r3, #0
   16fb0:	bne	17058 <__printf_chk@plt+0x618c>
   16fb4:	ldr	r2, [sp, #20]
   16fb8:	ldr	r3, [r5]
   16fbc:	cmp	r2, r3
   16fc0:	bne	17094 <__printf_chk@plt+0x61c8>
   16fc4:	add	sp, sp, #24
   16fc8:	pop	{r4, r5, r6, pc}
   16fcc:	ldr	r3, [pc, #212]	; 170a8 <__printf_chk@plt+0x61dc>
   16fd0:	add	r1, r0, #8
   16fd4:	str	r3, [sp, #4]
   16fd8:	str	r3, [sp]
   16fdc:	mov	r2, r3
   16fe0:	ldr	r0, [pc, #196]	; 170ac <__printf_chk@plt+0x61e0>
   16fe4:	bl	157c0 <__printf_chk@plt+0x48f4>
   16fe8:	ldrsh	r3, [r4, #2]
   16fec:	cmp	r3, #0
   16ff0:	beq	16fa8 <__printf_chk@plt+0x60dc>
   16ff4:	ldr	r6, [pc, #180]	; 170b0 <__printf_chk@plt+0x61e4>
   16ff8:	mov	r2, #3
   16ffc:	mov	r1, #1
   17000:	ldr	r3, [r6]
   17004:	ldr	r0, [pc, #168]	; 170b4 <__printf_chk@plt+0x61e8>
   17008:	bl	10dac <fwrite@plt>
   1700c:	ldrsh	r3, [r4]
   17010:	cmp	r3, #0
   17014:	bgt	17074 <__printf_chk@plt+0x61a8>
   17018:	bne	17084 <__printf_chk@plt+0x61b8>
   1701c:	add	r0, sp, #8
   17020:	ldrsh	r1, [r4, #2]
   17024:	bl	21834 <_ZdlPv@@Base+0xa48>
   17028:	ldr	r3, [pc, #120]	; 170a8 <__printf_chk@plt+0x61dc>
   1702c:	add	r1, sp, #8
   17030:	str	r3, [sp, #4]
   17034:	str	r3, [sp]
   17038:	mov	r2, r3
   1703c:	ldr	r0, [pc, #116]	; 170b8 <__printf_chk@plt+0x61ec>
   17040:	bl	157c0 <__printf_chk@plt+0x48f4>
   17044:	add	r0, sp, #8
   17048:	bl	21054 <_ZdlPv@@Base+0x268>
   1704c:	ldrb	r3, [r4, #37]	; 0x25
   17050:	cmp	r3, #0
   17054:	beq	16fb4 <__printf_chk@plt+0x60e8>
   17058:	ldr	r3, [pc, #80]	; 170b0 <__printf_chk@plt+0x61e4>
   1705c:	mov	r2, #8
   17060:	mov	r1, #1
   17064:	ldr	r3, [r3]
   17068:	ldr	r0, [pc, #76]	; 170bc <__printf_chk@plt+0x61f0>
   1706c:	bl	10dac <fwrite@plt>
   17070:	b	16fb4 <__printf_chk@plt+0x60e8>
   17074:	ldr	r1, [r6]
   17078:	mov	r0, #43	; 0x2b
   1707c:	bl	10d64 <putc@plt>
   17080:	b	1701c <__printf_chk@plt+0x6150>
   17084:	ldr	r1, [r6]
   17088:	mov	r0, #45	; 0x2d
   1708c:	bl	10d64 <putc@plt>
   17090:	b	1701c <__printf_chk@plt+0x6150>
   17094:	bl	10d4c <__stack_chk_fail@plt>
   17098:	add	r0, sp, #8
   1709c:	bl	21054 <_ZdlPv@@Base+0x268>
   170a0:	bl	10d58 <__cxa_end_cleanup@plt>
   170a4:	andeq	r7, r3, r8, asr #27
   170a8:	andeq	sl, r3, r0, asr r0
   170ac:	muleq	r2, ip, sl
   170b0:	andeq	r8, r3, ip, lsr #32
   170b4:	andeq	r4, r2, r4, lsr #21
   170b8:	andeq	r5, r2, r0, asr #13
   170bc:	andeq	r4, r2, r8, lsr #21
   170c0:	ldr	r3, [r0, #12]
   170c4:	push	{r4, lr}
   170c8:	cmp	r3, #0
   170cc:	mov	r4, r0
   170d0:	bne	17124 <__printf_chk@plt+0x6258>
   170d4:	ldrsh	r3, [r4, #2]
   170d8:	cmp	r3, #0
   170dc:	bne	17108 <__printf_chk@plt+0x623c>
   170e0:	ldrb	r3, [r4, #37]	; 0x25
   170e4:	cmp	r3, #0
   170e8:	popeq	{r4, pc}
   170ec:	ldr	r3, [pc, #76]	; 17140 <__printf_chk@plt+0x6274>
   170f0:	mov	r2, #7
   170f4:	mov	r1, #1
   170f8:	ldr	r3, [r3]
   170fc:	ldr	r0, [pc, #64]	; 17144 <__printf_chk@plt+0x6278>
   17100:	pop	{r4, lr}
   17104:	b	10dac <fwrite@plt>
   17108:	ldr	r3, [pc, #48]	; 17140 <__printf_chk@plt+0x6274>
   1710c:	mov	r2, #11
   17110:	mov	r1, #1
   17114:	ldr	r3, [r3]
   17118:	ldr	r0, [pc, #40]	; 17148 <__printf_chk@plt+0x627c>
   1711c:	bl	10dac <fwrite@plt>
   17120:	b	170e0 <__printf_chk@plt+0x6214>
   17124:	ldr	r3, [pc, #20]	; 17140 <__printf_chk@plt+0x6274>
   17128:	mov	r2, #12
   1712c:	mov	r1, #1
   17130:	ldr	r3, [r3]
   17134:	ldr	r0, [pc, #16]	; 1714c <__printf_chk@plt+0x6280>
   17138:	bl	10dac <fwrite@plt>
   1713c:	b	170d4 <__printf_chk@plt+0x6208>
   17140:	andeq	r8, r3, ip, lsr #32
   17144:	ldrdeq	r4, [r2], -r0
   17148:	andeq	r4, r2, r4, asr #21
   1714c:			; <UNDEFINED> instruction: 0x00024ab4
   17150:	push	{r4, lr}
   17154:	mov	r4, r0
   17158:	ldr	r0, [r0, #36]	; 0x24
   1715c:	bl	16f78 <__printf_chk@plt+0x60ac>
   17160:	ldr	r3, [pc, #20]	; 1717c <__printf_chk@plt+0x62b0>
   17164:	ldr	r0, [r4, #40]	; 0x28
   17168:	ldr	r1, [r3]
   1716c:	bl	10e84 <fputs@plt>
   17170:	ldr	r0, [r4, #36]	; 0x24
   17174:	pop	{r4, lr}
   17178:	b	170c0 <__printf_chk@plt+0x61f4>
   1717c:	andeq	r8, r3, ip, lsr #32
   17180:	push	{r4, r5, lr}
   17184:	sub	sp, sp, #28
   17188:	ldr	r4, [pc, #132]	; 17214 <__printf_chk@plt+0x6348>
   1718c:	ldr	r2, [r0, #24]
   17190:	ldr	r3, [pc, #128]	; 17218 <__printf_chk@plt+0x634c>
   17194:	ldr	ip, [r4]
   17198:	str	r2, [sp]
   1719c:	mov	r1, #1
   171a0:	mov	r2, #14
   171a4:	mov	r5, r0
   171a8:	ldr	r0, [pc, #108]	; 1721c <__printf_chk@plt+0x6350>
   171ac:	str	ip, [sp, #20]
   171b0:	bl	10e6c <__sprintf_chk@plt>
   171b4:	ldr	r1, [pc, #96]	; 1721c <__printf_chk@plt+0x6350>
   171b8:	add	r0, sp, #8
   171bc:	bl	20f68 <_ZdlPv@@Base+0x17c>
   171c0:	ldr	r3, [pc, #88]	; 17220 <__printf_chk@plt+0x6354>
   171c4:	add	r1, sp, #8
   171c8:	str	r3, [sp, #4]
   171cc:	str	r3, [sp]
   171d0:	mov	r2, r3
   171d4:	ldr	r0, [pc, #72]	; 17224 <__printf_chk@plt+0x6358>
   171d8:	bl	157c0 <__printf_chk@plt+0x48f4>
   171dc:	add	r0, sp, #8
   171e0:	bl	21054 <_ZdlPv@@Base+0x268>
   171e4:	mov	r0, r5
   171e8:	bl	17150 <__printf_chk@plt+0x6284>
   171ec:	ldr	r2, [sp, #20]
   171f0:	ldr	r3, [r4]
   171f4:	cmp	r2, r3
   171f8:	bne	17204 <__printf_chk@plt+0x6338>
   171fc:	add	sp, sp, #28
   17200:	pop	{r4, r5, pc}
   17204:	bl	10d4c <__stack_chk_fail@plt>
   17208:	add	r0, sp, #8
   1720c:	bl	21054 <_ZdlPv@@Base+0x268>
   17210:	bl	10d58 <__cxa_end_cleanup@plt>
   17214:	andeq	r7, r3, r8, asr #27
   17218:			; <UNDEFINED> instruction: 0x000249bc
   1721c:	andeq	sl, r3, r8, lsl #1
   17220:	andeq	sl, r3, r0, asr r0
   17224:	ldrdeq	r4, [r2], -r8
   17228:	push	{r4, r5, r6, lr}
   1722c:	sub	sp, sp, #24
   17230:	ldr	r4, [pc, #168]	; 172e0 <__printf_chk@plt+0x6414>
   17234:	ldr	r2, [r0, #24]
   17238:	ldr	r3, [pc, #164]	; 172e4 <__printf_chk@plt+0x6418>
   1723c:	ldr	ip, [r4]
   17240:	str	r2, [sp]
   17244:	mov	r1, #1
   17248:	mov	r2, #14
   1724c:	mov	r6, r0
   17250:	ldr	r0, [pc, #144]	; 172e8 <__printf_chk@plt+0x641c>
   17254:	str	ip, [sp, #20]
   17258:	bl	10e6c <__sprintf_chk@plt>
   1725c:	ldr	r1, [pc, #132]	; 172e8 <__printf_chk@plt+0x641c>
   17260:	add	r0, sp, #8
   17264:	bl	20f68 <_ZdlPv@@Base+0x17c>
   17268:	ldr	r3, [pc, #124]	; 172ec <__printf_chk@plt+0x6420>
   1726c:	add	r1, sp, #8
   17270:	str	r3, [sp, #4]
   17274:	str	r3, [sp]
   17278:	mov	r2, r3
   1727c:	ldr	r0, [pc, #108]	; 172f0 <__printf_chk@plt+0x6424>
   17280:	bl	157c0 <__printf_chk@plt+0x48f4>
   17284:	ldr	r5, [pc, #104]	; 172f4 <__printf_chk@plt+0x6428>
   17288:	add	r0, sp, #8
   1728c:	bl	21054 <_ZdlPv@@Base+0x268>
   17290:	mov	r2, #2
   17294:	ldr	r3, [r5]
   17298:	mov	r1, #1
   1729c:	ldr	r0, [pc, #84]	; 172f8 <__printf_chk@plt+0x642c>
   172a0:	bl	10dac <fwrite@plt>
   172a4:	mov	r0, r6
   172a8:	bl	17150 <__printf_chk@plt+0x6284>
   172ac:	ldr	r1, [r5]
   172b0:	mov	r0, #2
   172b4:	bl	10da0 <fputc@plt>
   172b8:	ldr	r2, [sp, #20]
   172bc:	ldr	r3, [r4]
   172c0:	cmp	r2, r3
   172c4:	bne	172d0 <__printf_chk@plt+0x6404>
   172c8:	add	sp, sp, #24
   172cc:	pop	{r4, r5, r6, pc}
   172d0:	bl	10d4c <__stack_chk_fail@plt>
   172d4:	add	r0, sp, #8
   172d8:	bl	21054 <_ZdlPv@@Base+0x268>
   172dc:	bl	10d58 <__cxa_end_cleanup@plt>
   172e0:	andeq	r7, r3, r8, asr #27
   172e4:			; <UNDEFINED> instruction: 0x000249bc
   172e8:	andeq	sl, r3, r8, lsl #1
   172ec:	andeq	sl, r3, r0, asr r0
   172f0:	ldrdeq	r4, [r2], -r8
   172f4:	andeq	r8, r3, ip, lsr #32
   172f8:	andeq	r4, r2, r8, ror #21
   172fc:	push	{r4, r5, r6, lr}
   17300:	sub	sp, sp, #24
   17304:	ldr	r4, [pc, #176]	; 173bc <__printf_chk@plt+0x64f0>
   17308:	ldr	r2, [r0, #24]
   1730c:	ldr	r3, [pc, #172]	; 173c0 <__printf_chk@plt+0x64f4>
   17310:	ldr	ip, [r4]
   17314:	str	r2, [sp]
   17318:	mov	r1, #1
   1731c:	mov	r2, #14
   17320:	mov	r6, r0
   17324:	ldr	r0, [pc, #152]	; 173c4 <__printf_chk@plt+0x64f8>
   17328:	str	ip, [sp, #20]
   1732c:	bl	10e6c <__sprintf_chk@plt>
   17330:	ldr	r1, [pc, #140]	; 173c4 <__printf_chk@plt+0x64f8>
   17334:	add	r0, sp, #8
   17338:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1733c:	ldr	r3, [pc, #132]	; 173c8 <__printf_chk@plt+0x64fc>
   17340:	add	r1, sp, #8
   17344:	str	r3, [sp, #4]
   17348:	str	r3, [sp]
   1734c:	mov	r2, r3
   17350:	ldr	r0, [pc, #116]	; 173cc <__printf_chk@plt+0x6500>
   17354:	bl	157c0 <__printf_chk@plt+0x48f4>
   17358:	ldr	r5, [pc, #112]	; 173d0 <__printf_chk@plt+0x6504>
   1735c:	add	r0, sp, #8
   17360:	bl	21054 <_ZdlPv@@Base+0x268>
   17364:	mov	r2, #2
   17368:	ldr	r3, [r5]
   1736c:	mov	r1, #1
   17370:	ldr	r0, [pc, #92]	; 173d4 <__printf_chk@plt+0x6508>
   17374:	bl	10dac <fwrite@plt>
   17378:	mov	r0, r6
   1737c:	bl	17150 <__printf_chk@plt+0x6284>
   17380:	ldr	r3, [r5]
   17384:	mov	r2, #2
   17388:	mov	r1, #1
   1738c:	ldr	r0, [pc, #68]	; 173d8 <__printf_chk@plt+0x650c>
   17390:	bl	10dac <fwrite@plt>
   17394:	ldr	r2, [sp, #20]
   17398:	ldr	r3, [r4]
   1739c:	cmp	r2, r3
   173a0:	bne	173ac <__printf_chk@plt+0x64e0>
   173a4:	add	sp, sp, #24
   173a8:	pop	{r4, r5, r6, pc}
   173ac:	bl	10d4c <__stack_chk_fail@plt>
   173b0:	add	r0, sp, #8
   173b4:	bl	21054 <_ZdlPv@@Base+0x268>
   173b8:	bl	10d58 <__cxa_end_cleanup@plt>
   173bc:	andeq	r7, r3, r8, asr #27
   173c0:			; <UNDEFINED> instruction: 0x000249bc
   173c4:	andeq	sl, r3, r8, lsl #1
   173c8:	andeq	sl, r3, r0, asr r0
   173cc:	ldrdeq	r4, [r2], -r8
   173d0:	andeq	r8, r3, ip, lsr #32
   173d4:	andeq	r4, r2, r8, ror #21
   173d8:	andeq	r4, r2, ip, ror #21
   173dc:	ldr	ip, [pc, #20]	; 173f8 <__printf_chk@plt+0x652c>
   173e0:	mov	r2, #0
   173e4:	str	r1, [r0, #8]
   173e8:	str	ip, [r0]
   173ec:	str	r2, [r0, #4]
   173f0:	strb	r2, [r0, #12]
   173f4:	bx	lr
   173f8:	andeq	r4, r2, r0, asr #10
   173fc:	bx	lr
   17400:	push	{r4, lr}
   17404:	mov	r4, r0
   17408:	bl	20dec <_ZdlPv@@Base>
   1740c:	mov	r0, r4
   17410:	pop	{r4, pc}
   17414:	push	{r4, r5, r6, lr}
   17418:	mov	r4, r0
   1741c:	ldr	ip, [pc, #44]	; 17450 <__printf_chk@plt+0x6584>
   17420:	str	r2, [r0, #8]
   17424:	ldr	r5, [sp, #16]
   17428:	mov	r2, #0
   1742c:	mov	r6, r3
   17430:	str	r2, [r0, #4]
   17434:	strb	r2, [r0, #12]
   17438:	str	ip, [r0], #16
   1743c:	bl	20ffc <_ZdlPv@@Base+0x210>
   17440:	str	r6, [r4, #28]
   17444:	str	r5, [r4, #32]
   17448:	mov	r0, r4
   1744c:	pop	{r4, r5, r6, pc}
   17450:	andeq	r3, r2, r0, asr #31
   17454:	ldr	ip, [pc, #20]	; 17470 <__printf_chk@plt+0x65a4>
   17458:	mov	r2, #0
   1745c:	str	r1, [r0, #8]
   17460:	str	ip, [r0]
   17464:	str	r2, [r0, #4]
   17468:	strb	r2, [r0, #12]
   1746c:	bx	lr
   17470:	andeq	r4, r2, ip, asr r5
   17474:	ldr	ip, [pc, #20]	; 17490 <__printf_chk@plt+0x65c4>
   17478:	mov	r2, #0
   1747c:	str	r1, [r0, #8]
   17480:	str	ip, [r0]
   17484:	str	r2, [r0, #4]
   17488:	strb	r2, [r0, #12]
   1748c:	bx	lr
   17490:	andeq	r4, r2, r8, ror r5
   17494:	push	{r4, r5, r6, lr}
   17498:	mov	r4, r0
   1749c:	ldr	ip, [sp, #20]
   174a0:	ldr	r0, [sp, #16]
   174a4:	add	r5, r4, #20
   174a8:	strb	r0, [r4, #16]
   174ac:	str	r1, [r4, #4]
   174b0:	strd	r2, [r4, #8]
   174b4:	str	ip, [r4]
   174b8:	mov	r0, r5
   174bc:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   174c0:	add	r0, r4, #32
   174c4:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   174c8:	mov	r0, r4
   174cc:	pop	{r4, r5, r6, pc}
   174d0:	mov	r0, r5
   174d4:	bl	21054 <_ZdlPv@@Base+0x268>
   174d8:	bl	10d58 <__cxa_end_cleanup@plt>
   174dc:	push	{r4, lr}
   174e0:	mov	r4, r0
   174e4:	add	r0, r0, #32
   174e8:	bl	21054 <_ZdlPv@@Base+0x268>
   174ec:	add	r0, r4, #20
   174f0:	bl	21054 <_ZdlPv@@Base+0x268>
   174f4:	mov	r0, r4
   174f8:	pop	{r4, pc}
   174fc:	add	r0, r4, #20
   17500:	bl	21054 <_ZdlPv@@Base+0x268>
   17504:	bl	10d58 <__cxa_end_cleanup@plt>
   17508:	ldr	r3, [pc, #820]	; 17844 <__printf_chk@plt+0x6978>
   1750c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17510:	mov	r4, r0
   17514:	sub	sp, sp, #68	; 0x44
   17518:	ldr	r5, [pc, #808]	; 17848 <__printf_chk@plt+0x697c>
   1751c:	ldr	r3, [r3]
   17520:	add	r0, sp, #36	; 0x24
   17524:	mov	r6, r1
   17528:	ldr	r1, [r4, #4]
   1752c:	str	r3, [sp, #60]	; 0x3c
   17530:	bl	21834 <_ZdlPv@@Base+0xa48>
   17534:	add	r1, sp, #36	; 0x24
   17538:	str	r5, [sp, #4]
   1753c:	str	r5, [sp]
   17540:	mov	r3, r5
   17544:	mov	r2, r5
   17548:	ldr	r0, [pc, #764]	; 1784c <__printf_chk@plt+0x6980>
   1754c:	bl	157c0 <__printf_chk@plt+0x48f4>
   17550:	add	r0, sp, #36	; 0x24
   17554:	bl	21054 <_ZdlPv@@Base+0x268>
   17558:	ldr	r3, [r6]
   1755c:	ldr	r1, [r4, #8]
   17560:	sub	r3, r3, #1
   17564:	cmp	r1, r3
   17568:	beq	17598 <__printf_chk@plt+0x66cc>
   1756c:	add	r0, sp, #36	; 0x24
   17570:	bl	21834 <_ZdlPv@@Base+0xa48>
   17574:	mov	r3, r5
   17578:	str	r5, [sp, #4]
   1757c:	str	r5, [sp]
   17580:	mov	r2, r5
   17584:	add	r1, sp, #36	; 0x24
   17588:	ldr	r0, [pc, #704]	; 17850 <__printf_chk@plt+0x6984>
   1758c:	bl	157c0 <__printf_chk@plt+0x48f4>
   17590:	add	r0, sp, #36	; 0x24
   17594:	bl	21054 <_ZdlPv@@Base+0x268>
   17598:	ldr	r7, [pc, #692]	; 17854 <__printf_chk@plt+0x6988>
   1759c:	mov	r2, #3
   175a0:	mov	r1, #1
   175a4:	ldr	r3, [r7]
   175a8:	ldr	r0, [pc, #680]	; 17858 <__printf_chk@plt+0x698c>
   175ac:	bl	10dac <fwrite@plt>
   175b0:	add	r0, sp, #24
   175b4:	ldr	r1, [r4, #4]
   175b8:	bl	21834 <_ZdlPv@@Base+0xa48>
   175bc:	ldr	r2, [r4, #4]
   175c0:	mov	r1, #1
   175c4:	str	r2, [sp]
   175c8:	ldr	r3, [pc, #652]	; 1785c <__printf_chk@plt+0x6990>
   175cc:	mov	r2, #14
   175d0:	ldr	r0, [pc, #648]	; 17860 <__printf_chk@plt+0x6994>
   175d4:	bl	10e6c <__sprintf_chk@plt>
   175d8:	ldr	r1, [pc, #640]	; 17860 <__printf_chk@plt+0x6994>
   175dc:	add	r0, sp, #36	; 0x24
   175e0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   175e4:	str	r5, [sp, #4]
   175e8:	str	r5, [sp]
   175ec:	ldr	r3, [pc, #596]	; 17848 <__printf_chk@plt+0x697c>
   175f0:	add	r2, sp, #36	; 0x24
   175f4:	add	r1, sp, #24
   175f8:	ldr	r0, [pc, #612]	; 17864 <__printf_chk@plt+0x6998>
   175fc:	bl	157c0 <__printf_chk@plt+0x48f4>
   17600:	add	r0, sp, #36	; 0x24
   17604:	bl	21054 <_ZdlPv@@Base+0x268>
   17608:	add	r0, sp, #24
   1760c:	bl	21054 <_ZdlPv@@Base+0x268>
   17610:	ldrb	r3, [r4, #16]
   17614:	ldr	fp, [pc, #556]	; 17848 <__printf_chk@plt+0x697c>
   17618:	add	sl, sp, #48	; 0x30
   1761c:	cmp	r3, #0
   17620:	movne	r3, #0
   17624:	ldrne	r2, [pc, #572]	; 17868 <__printf_chk@plt+0x699c>
   17628:	ldrne	r6, [pc, #572]	; 1786c <__printf_chk@plt+0x69a0>
   1762c:	ldreq	r6, [pc, #572]	; 17870 <__printf_chk@plt+0x69a4>
   17630:	strne	r6, [sp, #48]	; 0x30
   17634:	streq	r3, [sp, #52]	; 0x34
   17638:	streq	r6, [sp, #48]	; 0x30
   1763c:	add	r9, fp, #100	; 0x64
   17640:	add	r8, fp, #116	; 0x74
   17644:	strdne	r2, [sp, #52]	; 0x34
   17648:	b	17750 <__printf_chk@plt+0x6884>
   1764c:	ldr	r1, [r7]
   17650:	mov	r0, #39	; 0x27
   17654:	bl	10da0 <fputc@plt>
   17658:	ldr	r2, [r4, #12]
   1765c:	ldr	r3, [pc, #528]	; 17874 <__printf_chk@plt+0x69a8>
   17660:	str	r2, [sp]
   17664:	mov	r1, #1
   17668:	mov	r2, #14
   1766c:	mov	r0, r9
   17670:	bl	10e6c <__sprintf_chk@plt>
   17674:	mov	r1, r9
   17678:	add	r0, sp, #12
   1767c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   17680:	ldr	r2, [r4, #4]
   17684:	mov	r1, #1
   17688:	str	r2, [sp]
   1768c:	ldr	r3, [pc, #456]	; 1785c <__printf_chk@plt+0x6990>
   17690:	mov	r2, #14
   17694:	mov	r0, r8
   17698:	bl	10e6c <__sprintf_chk@plt>
   1769c:	mov	r1, r8
   176a0:	add	r0, sp, #24
   176a4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   176a8:	mov	r1, r6
   176ac:	add	r0, sp, #36	; 0x24
   176b0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   176b4:	str	r5, [sp, #4]
   176b8:	str	r5, [sp]
   176bc:	add	r3, sp, #36	; 0x24
   176c0:	add	r2, sp, #24
   176c4:	add	r1, sp, #12
   176c8:	ldr	r0, [pc, #424]	; 17878 <__printf_chk@plt+0x69ac>
   176cc:	bl	157c0 <__printf_chk@plt+0x48f4>
   176d0:	add	r0, sp, #36	; 0x24
   176d4:	bl	21054 <_ZdlPv@@Base+0x268>
   176d8:	add	r0, sp, #24
   176dc:	bl	21054 <_ZdlPv@@Base+0x268>
   176e0:	add	r0, sp, #12
   176e4:	bl	21054 <_ZdlPv@@Base+0x268>
   176e8:	ldr	r3, [r4, #36]	; 0x24
   176ec:	cmp	r3, #0
   176f0:	bne	17790 <__printf_chk@plt+0x68c4>
   176f4:	ldr	r3, [r4, #24]
   176f8:	cmp	r3, #0
   176fc:	beq	17730 <__printf_chk@plt+0x6864>
   17700:	ldr	r1, [r4, #4]
   17704:	add	r0, sp, #36	; 0x24
   17708:	bl	21834 <_ZdlPv@@Base+0xa48>
   1770c:	str	r5, [sp, #4]
   17710:	str	r5, [sp]
   17714:	mov	r3, fp
   17718:	add	r2, sp, #36	; 0x24
   1771c:	add	r1, r4, #20
   17720:	ldr	r0, [pc, #340]	; 1787c <__printf_chk@plt+0x69b0>
   17724:	bl	157c0 <__printf_chk@plt+0x48f4>
   17728:	add	r0, sp, #36	; 0x24
   1772c:	bl	21054 <_ZdlPv@@Base+0x268>
   17730:	ldr	r3, [r7]
   17734:	mov	r2, #5
   17738:	mov	r1, #1
   1773c:	ldr	r0, [pc, #316]	; 17880 <__printf_chk@plt+0x69b4>
   17740:	bl	10dac <fwrite@plt>
   17744:	ldr	r6, [sl, #4]!
   17748:	cmp	r6, #0
   1774c:	beq	177b0 <__printf_chk@plt+0x68e4>
   17750:	ldr	r3, [r7]
   17754:	mov	r2, #14
   17758:	mov	r1, #1
   1775c:	ldr	r0, [pc, #288]	; 17884 <__printf_chk@plt+0x69b8>
   17760:	bl	10dac <fwrite@plt>
   17764:	ldr	r3, [r4, #36]	; 0x24
   17768:	cmp	r3, #0
   1776c:	beq	1764c <__printf_chk@plt+0x6780>
   17770:	str	r5, [sp, #4]
   17774:	str	r5, [sp]
   17778:	mov	r3, fp
   1777c:	ldr	r2, [pc, #196]	; 17848 <__printf_chk@plt+0x697c>
   17780:	add	r1, r4, #32
   17784:	ldr	r0, [pc, #252]	; 17888 <__printf_chk@plt+0x69bc>
   17788:	bl	157c0 <__printf_chk@plt+0x48f4>
   1778c:	b	1764c <__printf_chk@plt+0x6780>
   17790:	str	r5, [sp, #4]
   17794:	str	r5, [sp]
   17798:	mov	r3, fp
   1779c:	ldr	r2, [pc, #164]	; 17848 <__printf_chk@plt+0x697c>
   177a0:	add	r1, r4, #32
   177a4:	ldr	r0, [pc, #224]	; 1788c <__printf_chk@plt+0x69c0>
   177a8:	bl	157c0 <__printf_chk@plt+0x48f4>
   177ac:	b	176f4 <__printf_chk@plt+0x6828>
   177b0:	ldr	r3, [r7]
   177b4:	mov	r2, #4
   177b8:	mov	r1, #1
   177bc:	ldr	r0, [pc, #204]	; 17890 <__printf_chk@plt+0x69c4>
   177c0:	bl	10dac <fwrite@plt>
   177c4:	ldr	r3, [pc, #120]	; 17844 <__printf_chk@plt+0x6978>
   177c8:	ldr	r2, [sp, #60]	; 0x3c
   177cc:	ldr	r3, [r3]
   177d0:	cmp	r2, r3
   177d4:	bne	177e0 <__printf_chk@plt+0x6914>
   177d8:	add	sp, sp, #68	; 0x44
   177dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   177e0:	bl	10d4c <__stack_chk_fail@plt>
   177e4:	add	r0, sp, #36	; 0x24
   177e8:	bl	21054 <_ZdlPv@@Base+0x268>
   177ec:	bl	10d58 <__cxa_end_cleanup@plt>
   177f0:	add	r0, sp, #36	; 0x24
   177f4:	bl	21054 <_ZdlPv@@Base+0x268>
   177f8:	add	r0, sp, #24
   177fc:	bl	21054 <_ZdlPv@@Base+0x268>
   17800:	add	r0, sp, #12
   17804:	bl	21054 <_ZdlPv@@Base+0x268>
   17808:	bl	10d58 <__cxa_end_cleanup@plt>
   1780c:	b	177f8 <__printf_chk@plt+0x692c>
   17810:	b	17800 <__printf_chk@plt+0x6934>
   17814:	add	r0, sp, #36	; 0x24
   17818:	bl	21054 <_ZdlPv@@Base+0x268>
   1781c:	add	r0, sp, #24
   17820:	bl	21054 <_ZdlPv@@Base+0x268>
   17824:	bl	10d58 <__cxa_end_cleanup@plt>
   17828:	b	1781c <__printf_chk@plt+0x6950>
   1782c:	add	r0, sp, #36	; 0x24
   17830:	bl	21054 <_ZdlPv@@Base+0x268>
   17834:	bl	10d58 <__cxa_end_cleanup@plt>
   17838:	add	r0, sp, #36	; 0x24
   1783c:	bl	21054 <_ZdlPv@@Base+0x268>
   17840:	bl	10d58 <__cxa_end_cleanup@plt>
   17844:	andeq	r7, r3, r8, asr #27
   17848:	andeq	sl, r3, r0, asr r0
   1784c:	strdeq	r4, [r2], -r0
   17850:	andeq	r4, r2, r4, lsl #22
   17854:	andeq	r8, r3, ip, lsr #32
   17858:	andeq	r4, r2, r4, lsl fp
   1785c:	andeq	r4, r2, r8, lsl fp
   17860:	andeq	sl, r3, r4, asr #1
   17864:	andeq	r4, r2, r0, lsr #22
   17868:	andeq	r4, r2, r4, asr #22
   1786c:	andeq	r4, r2, ip, ror #20
   17870:	andeq	r5, r2, r8, lsl #15
   17874:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   17878:	andeq	r4, r2, ip, asr fp
   1787c:	muleq	r2, r0, fp
   17880:	andeq	r4, r2, ip, lsr #23
   17884:	andeq	r4, r2, r8, asr #22
   17888:	andeq	r4, r2, r8, asr fp
   1788c:	andeq	r4, r2, r8, lsl #23
   17890:			; <UNDEFINED> instruction: 0x00024bb4
   17894:	ldr	r3, [pc, #640]	; 17b1c <__printf_chk@plt+0x6c50>
   17898:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1789c:	mov	r4, r0
   178a0:	sub	sp, sp, #68	; 0x44
   178a4:	ldr	r3, [r3]
   178a8:	ldr	r1, [r0, #4]
   178ac:	add	r0, sp, #24
   178b0:	str	r3, [sp, #60]	; 0x3c
   178b4:	bl	21834 <_ZdlPv@@Base+0xa48>
   178b8:	ldr	r2, [r4, #4]
   178bc:	mov	r1, #1
   178c0:	str	r2, [sp]
   178c4:	ldr	r3, [pc, #596]	; 17b20 <__printf_chk@plt+0x6c54>
   178c8:	mov	r2, #14
   178cc:	ldr	r0, [pc, #592]	; 17b24 <__printf_chk@plt+0x6c58>
   178d0:	bl	10e6c <__sprintf_chk@plt>
   178d4:	add	r0, sp, #36	; 0x24
   178d8:	ldr	r1, [pc, #580]	; 17b24 <__printf_chk@plt+0x6c58>
   178dc:	bl	20f68 <_ZdlPv@@Base+0x17c>
   178e0:	ldr	r5, [pc, #576]	; 17b28 <__printf_chk@plt+0x6c5c>
   178e4:	add	r2, sp, #36	; 0x24
   178e8:	str	r5, [sp, #4]
   178ec:	str	r5, [sp]
   178f0:	mov	r3, r5
   178f4:	add	r1, sp, #24
   178f8:	ldr	r0, [pc, #556]	; 17b2c <__printf_chk@plt+0x6c60>
   178fc:	bl	157c0 <__printf_chk@plt+0x48f4>
   17900:	add	r0, sp, #36	; 0x24
   17904:	bl	21054 <_ZdlPv@@Base+0x268>
   17908:	add	r0, sp, #24
   1790c:	bl	21054 <_ZdlPv@@Base+0x268>
   17910:	ldrb	r3, [r4, #16]
   17914:	ldr	fp, [pc, #524]	; 17b28 <__printf_chk@plt+0x6c5c>
   17918:	add	sl, sp, #48	; 0x30
   1791c:	cmp	r3, #0
   17920:	movne	r3, #0
   17924:	ldrne	r2, [pc, #516]	; 17b30 <__printf_chk@plt+0x6c64>
   17928:	ldrne	r6, [pc, #516]	; 17b34 <__printf_chk@plt+0x6c68>
   1792c:	ldreq	r6, [pc, #516]	; 17b38 <__printf_chk@plt+0x6c6c>
   17930:	strne	r6, [sp, #48]	; 0x30
   17934:	streq	r3, [sp, #52]	; 0x34
   17938:	streq	r6, [sp, #48]	; 0x30
   1793c:	add	r9, fp, #100	; 0x64
   17940:	add	r8, fp, #116	; 0x74
   17944:	ldr	r7, [pc, #496]	; 17b3c <__printf_chk@plt+0x6c70>
   17948:	strdne	r2, [sp, #52]	; 0x34
   1794c:	b	17a54 <__printf_chk@plt+0x6b88>
   17950:	ldr	r1, [r7]
   17954:	mov	r0, #39	; 0x27
   17958:	bl	10da0 <fputc@plt>
   1795c:	ldr	r2, [r4, #12]
   17960:	ldr	r3, [pc, #472]	; 17b40 <__printf_chk@plt+0x6c74>
   17964:	str	r2, [sp]
   17968:	mov	r1, #1
   1796c:	mov	r2, #14
   17970:	mov	r0, r9
   17974:	bl	10e6c <__sprintf_chk@plt>
   17978:	mov	r1, r9
   1797c:	add	r0, sp, #12
   17980:	bl	20f68 <_ZdlPv@@Base+0x17c>
   17984:	ldr	r2, [r4, #4]
   17988:	mov	r1, #1
   1798c:	str	r2, [sp]
   17990:	ldr	r3, [pc, #392]	; 17b20 <__printf_chk@plt+0x6c54>
   17994:	mov	r2, #14
   17998:	mov	r0, r8
   1799c:	bl	10e6c <__sprintf_chk@plt>
   179a0:	mov	r1, r8
   179a4:	add	r0, sp, #24
   179a8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   179ac:	mov	r1, r6
   179b0:	add	r0, sp, #36	; 0x24
   179b4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   179b8:	str	r5, [sp, #4]
   179bc:	str	r5, [sp]
   179c0:	add	r3, sp, #36	; 0x24
   179c4:	add	r2, sp, #24
   179c8:	add	r1, sp, #12
   179cc:	ldr	r0, [pc, #368]	; 17b44 <__printf_chk@plt+0x6c78>
   179d0:	bl	157c0 <__printf_chk@plt+0x48f4>
   179d4:	add	r0, sp, #36	; 0x24
   179d8:	bl	21054 <_ZdlPv@@Base+0x268>
   179dc:	add	r0, sp, #24
   179e0:	bl	21054 <_ZdlPv@@Base+0x268>
   179e4:	add	r0, sp, #12
   179e8:	bl	21054 <_ZdlPv@@Base+0x268>
   179ec:	ldr	r3, [r4, #36]	; 0x24
   179f0:	cmp	r3, #0
   179f4:	bne	17a94 <__printf_chk@plt+0x6bc8>
   179f8:	ldr	r3, [r4, #24]
   179fc:	cmp	r3, #0
   17a00:	beq	17a34 <__printf_chk@plt+0x6b68>
   17a04:	ldr	r1, [r4, #4]
   17a08:	add	r0, sp, #36	; 0x24
   17a0c:	bl	21834 <_ZdlPv@@Base+0xa48>
   17a10:	str	r5, [sp, #4]
   17a14:	str	r5, [sp]
   17a18:	mov	r3, fp
   17a1c:	add	r2, sp, #36	; 0x24
   17a20:	add	r1, r4, #20
   17a24:	ldr	r0, [pc, #284]	; 17b48 <__printf_chk@plt+0x6c7c>
   17a28:	bl	157c0 <__printf_chk@plt+0x48f4>
   17a2c:	add	r0, sp, #36	; 0x24
   17a30:	bl	21054 <_ZdlPv@@Base+0x268>
   17a34:	ldr	r3, [r7]
   17a38:	mov	r2, #5
   17a3c:	mov	r1, #1
   17a40:	ldr	r0, [pc, #260]	; 17b4c <__printf_chk@plt+0x6c80>
   17a44:	bl	10dac <fwrite@plt>
   17a48:	ldr	r6, [sl, #4]!
   17a4c:	cmp	r6, #0
   17a50:	beq	17ab4 <__printf_chk@plt+0x6be8>
   17a54:	ldr	r3, [r7]
   17a58:	mov	r2, #34	; 0x22
   17a5c:	mov	r1, #1
   17a60:	ldr	r0, [pc, #232]	; 17b50 <__printf_chk@plt+0x6c84>
   17a64:	bl	10dac <fwrite@plt>
   17a68:	ldr	r3, [r4, #36]	; 0x24
   17a6c:	cmp	r3, #0
   17a70:	beq	17950 <__printf_chk@plt+0x6a84>
   17a74:	str	r5, [sp, #4]
   17a78:	str	r5, [sp]
   17a7c:	mov	r3, fp
   17a80:	ldr	r2, [pc, #160]	; 17b28 <__printf_chk@plt+0x6c5c>
   17a84:	add	r1, r4, #32
   17a88:	ldr	r0, [pc, #196]	; 17b54 <__printf_chk@plt+0x6c88>
   17a8c:	bl	157c0 <__printf_chk@plt+0x48f4>
   17a90:	b	17950 <__printf_chk@plt+0x6a84>
   17a94:	str	r5, [sp, #4]
   17a98:	str	r5, [sp]
   17a9c:	mov	r3, fp
   17aa0:	ldr	r2, [pc, #128]	; 17b28 <__printf_chk@plt+0x6c5c>
   17aa4:	add	r1, r4, #32
   17aa8:	ldr	r0, [pc, #168]	; 17b58 <__printf_chk@plt+0x6c8c>
   17aac:	bl	157c0 <__printf_chk@plt+0x48f4>
   17ab0:	b	179f8 <__printf_chk@plt+0x6b2c>
   17ab4:	ldr	r3, [pc, #96]	; 17b1c <__printf_chk@plt+0x6c50>
   17ab8:	ldr	r2, [sp, #60]	; 0x3c
   17abc:	ldr	r3, [r3]
   17ac0:	cmp	r2, r3
   17ac4:	bne	17ad0 <__printf_chk@plt+0x6c04>
   17ac8:	add	sp, sp, #68	; 0x44
   17acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ad0:	bl	10d4c <__stack_chk_fail@plt>
   17ad4:	add	r0, sp, #36	; 0x24
   17ad8:	bl	21054 <_ZdlPv@@Base+0x268>
   17adc:	bl	10d58 <__cxa_end_cleanup@plt>
   17ae0:	add	r0, sp, #36	; 0x24
   17ae4:	bl	21054 <_ZdlPv@@Base+0x268>
   17ae8:	add	r0, sp, #24
   17aec:	bl	21054 <_ZdlPv@@Base+0x268>
   17af0:	add	r0, sp, #12
   17af4:	bl	21054 <_ZdlPv@@Base+0x268>
   17af8:	bl	10d58 <__cxa_end_cleanup@plt>
   17afc:	b	17ae8 <__printf_chk@plt+0x6c1c>
   17b00:	b	17af0 <__printf_chk@plt+0x6c24>
   17b04:	add	r0, sp, #36	; 0x24
   17b08:	bl	21054 <_ZdlPv@@Base+0x268>
   17b0c:	add	r0, sp, #24
   17b10:	bl	21054 <_ZdlPv@@Base+0x268>
   17b14:	bl	10d58 <__cxa_end_cleanup@plt>
   17b18:	b	17b0c <__printf_chk@plt+0x6c40>
   17b1c:	andeq	r7, r3, r8, asr #27
   17b20:	andeq	r4, r2, r8, lsl fp
   17b24:	andeq	sl, r3, r4, asr #1
   17b28:	andeq	sl, r3, r0, asr r0
   17b2c:			; <UNDEFINED> instruction: 0x00024bbc
   17b30:	andeq	r4, r2, r4, asr #22
   17b34:	andeq	r4, r2, ip, ror #20
   17b38:	andeq	r5, r2, r8, lsl #15
   17b3c:	andeq	r8, r3, ip, lsr #32
   17b40:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   17b44:	andeq	r4, r2, r4, lsr #24
   17b48:	andeq	r4, r2, ip, asr ip
   17b4c:	andeq	r4, r2, ip, lsr #23
   17b50:	andeq	r4, r2, r0, lsl #24
   17b54:	andeq	r4, r2, r8, asr fp
   17b58:	andeq	r4, r2, r8, lsl #23
   17b5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17b60:	mov	r4, r0
   17b64:	ldr	ip, [pc, #400]	; 17cfc <__printf_chk@plt+0x6e30>
   17b68:	ldrb	r0, [sp, #32]
   17b6c:	mov	r7, r1
   17b70:	cmp	r1, ip
   17b74:	strb	r0, [r4, #14]
   17b78:	addls	r0, r7, r7, lsl #1
   17b7c:	mov	r1, r4
   17b80:	str	r3, [r4, #8]
   17b84:	lslls	r0, r0, #2
   17b88:	mov	r3, #0
   17b8c:	str	r3, [r4]
   17b90:	str	r3, [r4, #16]
   17b94:	str	r3, [r4, #20]
   17b98:	str	r3, [r4, #24]
   17b9c:	str	r7, [r4, #4]
   17ba0:	addls	r0, r0, #8
   17ba4:	str	r3, [r1, #28]!
   17ba8:	mvnhi	r0, #0
   17bac:	str	r3, [r4, #36]	; 0x24
   17bb0:	str	r3, [r4, #40]	; 0x28
   17bb4:	str	r3, [r4, #44]	; 0x2c
   17bb8:	str	r3, [r4, #60]	; 0x3c
   17bbc:	str	r3, [r4, #64]	; 0x40
   17bc0:	str	r3, [r4, #68]	; 0x44
   17bc4:	str	r3, [r4, #72]	; 0x48
   17bc8:	str	r2, [r4, #76]	; 0x4c
   17bcc:	str	r1, [r4, #32]
   17bd0:	bl	10d04 <_Znaj@plt>
   17bd4:	mov	r3, #12
   17bd8:	subs	r5, r7, #1
   17bdc:	add	r9, r0, #8
   17be0:	mov	r8, r0
   17be4:	stm	r0, {r3, r7}
   17be8:	movpl	r6, r9
   17bec:	bmi	17c08 <__printf_chk@plt+0x6d3c>
   17bf0:	mov	r0, r6
   17bf4:	bl	20ef8 <_ZdlPv@@Base+0x10c>
   17bf8:	sub	r5, r5, #1
   17bfc:	cmn	r5, #1
   17c00:	add	r6, r6, #12
   17c04:	bne	17bf0 <__printf_chk@plt+0x6d24>
   17c08:	ldr	r0, [r4, #4]
   17c0c:	str	r9, [r4, #48]	; 0x30
   17c10:	cmp	r0, #1
   17c14:	movle	r3, #0
   17c18:	ble	17c38 <__printf_chk@plt+0x6d6c>
   17c1c:	sub	r0, r0, #1
   17c20:	cmn	r0, #-536870910	; 0xe0000002
   17c24:	lslle	r0, r0, #2
   17c28:	mvngt	r0, #0
   17c2c:	bl	10d04 <_Znaj@plt>
   17c30:	mov	r3, r0
   17c34:	ldr	r0, [r4, #4]
   17c38:	str	r3, [r4, #52]	; 0x34
   17c3c:	bl	10d04 <_Znaj@plt>
   17c40:	str	r0, [r4, #56]	; 0x38
   17c44:	ldr	r0, [r4, #4]
   17c48:	bl	10d04 <_Znaj@plt>
   17c4c:	ldr	r3, [r4, #4]
   17c50:	cmp	r3, #0
   17c54:	str	r0, [r4, #80]	; 0x50
   17c58:	ble	17cb0 <__printf_chk@plt+0x6de4>
   17c5c:	mov	r3, #0
   17c60:	mov	r1, r3
   17c64:	ldr	r2, [r4, #56]	; 0x38
   17c68:	strb	r1, [r2, r3]
   17c6c:	ldr	r2, [r4, #80]	; 0x50
   17c70:	strb	r1, [r2, r3]
   17c74:	ldr	r2, [r4, #4]
   17c78:	add	r3, r3, #1
   17c7c:	cmp	r2, r3
   17c80:	bgt	17c64 <__printf_chk@plt+0x6d98>
   17c84:	cmp	r2, #1
   17c88:	ble	17cb0 <__printf_chk@plt+0x6de4>
   17c8c:	mov	r3, #0
   17c90:	mov	r1, #3
   17c94:	ldr	r2, [r4, #52]	; 0x34
   17c98:	str	r1, [r2, r3, lsl #2]
   17c9c:	ldr	r2, [r4, #4]
   17ca0:	add	r3, r3, #1
   17ca4:	sub	r2, r2, #1
   17ca8:	cmp	r2, r3
   17cac:	bgt	17c94 <__printf_chk@plt+0x6dc8>
   17cb0:	mov	r3, #0
   17cb4:	strh	r3, [r4, #12]
   17cb8:	mov	r0, r4
   17cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17cc0:	cmp	r9, #0
   17cc4:	beq	17cf0 <__printf_chk@plt+0x6e24>
   17cc8:	sub	r4, r7, r5
   17ccc:	mov	r3, #12
   17cd0:	mla	r4, r3, r4, r9
   17cd4:	sub	r4, r4, #12
   17cd8:	cmp	r4, r9
   17cdc:	beq	17cf0 <__printf_chk@plt+0x6e24>
   17ce0:	sub	r4, r4, #12
   17ce4:	mov	r0, r4
   17ce8:	bl	21054 <_ZdlPv@@Base+0x268>
   17cec:	b	17cd8 <__printf_chk@plt+0x6e0c>
   17cf0:	mov	r0, r8
   17cf4:	bl	10d7c <_ZdaPv@plt>
   17cf8:	bl	10d58 <__cxa_end_cleanup@plt>
   17cfc:	beq	feac27ac <stdout@@GLIBC_2.4+0xfea8a780>
   17d00:	push	{r4, r5, r6, lr}
   17d04:	mov	r4, r0
   17d08:	ldr	r3, [r0]
   17d0c:	cmp	r3, #0
   17d10:	movgt	r5, #0
   17d14:	ble	17d54 <__printf_chk@plt+0x6e88>
   17d18:	ldr	r3, [r4, #36]	; 0x24
   17d1c:	lsl	r6, r5, #2
   17d20:	ldr	r0, [r3, r5, lsl #2]
   17d24:	cmp	r0, #0
   17d28:	beq	17d30 <__printf_chk@plt+0x6e64>
   17d2c:	bl	10d7c <_ZdaPv@plt>
   17d30:	ldr	r3, [r4, #40]	; 0x28
   17d34:	ldr	r0, [r3, r6]
   17d38:	cmp	r0, #0
   17d3c:	beq	17d44 <__printf_chk@plt+0x6e78>
   17d40:	bl	10d7c <_ZdaPv@plt>
   17d44:	ldr	r3, [r4]
   17d48:	add	r5, r5, #1
   17d4c:	cmp	r3, r5
   17d50:	bgt	17d18 <__printf_chk@plt+0x6e4c>
   17d54:	ldr	r0, [r4, #36]	; 0x24
   17d58:	cmp	r0, #0
   17d5c:	beq	17d64 <__printf_chk@plt+0x6e98>
   17d60:	bl	10d7c <_ZdaPv@plt>
   17d64:	ldr	r0, [r4, #40]	; 0x28
   17d68:	cmp	r0, #0
   17d6c:	beq	17d74 <__printf_chk@plt+0x6ea8>
   17d70:	bl	10d7c <_ZdaPv@plt>
   17d74:	ldr	r3, [r4, #28]
   17d78:	cmp	r3, #0
   17d7c:	beq	17da4 <__printf_chk@plt+0x6ed8>
   17d80:	ldr	r2, [r3, #4]
   17d84:	mov	r0, r3
   17d88:	str	r2, [r4, #28]
   17d8c:	ldr	r3, [r3]
   17d90:	ldr	r3, [r3, #4]
   17d94:	blx	r3
   17d98:	ldr	r3, [r4, #28]
   17d9c:	cmp	r3, #0
   17da0:	bne	17d80 <__printf_chk@plt+0x6eb4>
   17da4:	ldr	r3, [r4, #48]	; 0x30
   17da8:	cmp	r3, #0
   17dac:	beq	17de0 <__printf_chk@plt+0x6f14>
   17db0:	ldr	r5, [r3, #-4]
   17db4:	add	r5, r5, r5, lsl #1
   17db8:	add	r5, r3, r5, lsl #2
   17dbc:	b	17dd0 <__printf_chk@plt+0x6f04>
   17dc0:	sub	r5, r5, #12
   17dc4:	mov	r0, r5
   17dc8:	bl	21054 <_ZdlPv@@Base+0x268>
   17dcc:	ldr	r3, [r4, #48]	; 0x30
   17dd0:	cmp	r5, r3
   17dd4:	bne	17dc0 <__printf_chk@plt+0x6ef4>
   17dd8:	sub	r0, r5, #8
   17ddc:	bl	10d7c <_ZdaPv@plt>
   17de0:	ldr	r0, [r4, #52]	; 0x34
   17de4:	cmp	r0, #0
   17de8:	beq	17df0 <__printf_chk@plt+0x6f24>
   17dec:	bl	10d7c <_ZdaPv@plt>
   17df0:	ldr	r0, [r4, #56]	; 0x38
   17df4:	cmp	r0, #0
   17df8:	beq	17e00 <__printf_chk@plt+0x6f34>
   17dfc:	bl	10d7c <_ZdaPv@plt>
   17e00:	ldr	r0, [r4, #80]	; 0x50
   17e04:	cmp	r0, #0
   17e08:	beq	17e10 <__printf_chk@plt+0x6f44>
   17e0c:	bl	10d7c <_ZdaPv@plt>
   17e10:	ldr	r3, [r4, #20]
   17e14:	cmp	r3, #0
   17e18:	beq	17e40 <__printf_chk@plt+0x6f74>
   17e1c:	ldr	r2, [r3, #4]
   17e20:	mov	r0, r3
   17e24:	str	r2, [r4, #20]
   17e28:	ldr	r3, [r3]
   17e2c:	ldr	r3, [r3, #8]
   17e30:	blx	r3
   17e34:	ldr	r3, [r4, #20]
   17e38:	cmp	r3, #0
   17e3c:	bne	17e1c <__printf_chk@plt+0x6f50>
   17e40:	ldr	r5, [r4, #16]
   17e44:	cmp	r5, #0
   17e48:	beq	17e70 <__printf_chk@plt+0x6fa4>
   17e4c:	ldr	r3, [r5]
   17e50:	mov	r0, r5
   17e54:	str	r3, [r4, #16]
   17e58:	bl	174dc <__printf_chk@plt+0x6610>
   17e5c:	mov	r0, r5
   17e60:	bl	20dec <_ZdlPv@@Base>
   17e64:	ldr	r5, [r4, #16]
   17e68:	cmp	r5, #0
   17e6c:	bne	17e4c <__printf_chk@plt+0x6f80>
   17e70:	ldr	r0, [r4, #44]	; 0x2c
   17e74:	cmp	r0, #0
   17e78:	beq	17e90 <__printf_chk@plt+0x6fc4>
   17e7c:	bl	10d7c <_ZdaPv@plt>
   17e80:	b	17e90 <__printf_chk@plt+0x6fc4>
   17e84:	ldr	r3, [r0]
   17e88:	str	r3, [r4, #24]
   17e8c:	bl	20dec <_ZdlPv@@Base>
   17e90:	ldr	r0, [r4, #24]
   17e94:	cmp	r0, #0
   17e98:	bne	17e84 <__printf_chk@plt+0x6fb8>
   17e9c:	mov	r0, r4
   17ea0:	pop	{r4, r5, r6, pc}
   17ea4:	ldr	r0, [r4, #48]	; 0x30
   17ea8:	sub	r0, r0, #8
   17eac:	bl	10d7c <_ZdaPv@plt>
   17eb0:	bl	10d58 <__cxa_end_cleanup@plt>
   17eb4:	mov	r0, r5
   17eb8:	bl	20dec <_ZdlPv@@Base>
   17ebc:	bl	10d58 <__cxa_end_cleanup@plt>
   17ec0:	strb	r1, [r0, #12]
   17ec4:	strb	r2, [r0, #13]
   17ec8:	bx	lr
   17ecc:	push	{r4, r5, r6, lr}
   17ed0:	subs	r4, r1, #0
   17ed4:	mov	r5, r0
   17ed8:	mov	r6, r2
   17edc:	blt	17f04 <__printf_chk@plt+0x7038>
   17ee0:	ldr	r3, [r0, #4]
   17ee4:	cmp	r3, r4
   17ee8:	ble	17f04 <__printf_chk@plt+0x7038>
   17eec:	add	r4, r4, r4, lsl #1
   17ef0:	ldr	r0, [r5, #48]	; 0x30
   17ef4:	mov	r1, r6
   17ef8:	add	r0, r0, r4, lsl #2
   17efc:	pop	{r4, r5, r6, lr}
   17f00:	b	21074 <_ZdlPv@@Base+0x288>
   17f04:	ldr	r1, [pc, #8]	; 17f14 <__printf_chk@plt+0x7048>
   17f08:	mov	r0, #1296	; 0x510
   17f0c:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   17f10:	b	17eec <__printf_chk@plt+0x7020>
   17f14:	andeq	r4, r2, r4, lsr #17
   17f18:	push	{r4, r5, r6, lr}
   17f1c:	subs	r4, r1, #0
   17f20:	mov	r5, r0
   17f24:	mov	r6, r2
   17f28:	blt	17f48 <__printf_chk@plt+0x707c>
   17f2c:	ldr	r3, [r0, #4]
   17f30:	sub	r3, r3, #1
   17f34:	cmp	r3, r4
   17f38:	ble	17f48 <__printf_chk@plt+0x707c>
   17f3c:	ldr	r3, [r5, #52]	; 0x34
   17f40:	str	r6, [r3, r4, lsl #2]
   17f44:	pop	{r4, r5, r6, pc}
   17f48:	ldr	r1, [pc, #8]	; 17f58 <__printf_chk@plt+0x708c>
   17f4c:	ldr	r0, [pc, #8]	; 17f5c <__printf_chk@plt+0x7090>
   17f50:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   17f54:	b	17f3c <__printf_chk@plt+0x7070>
   17f58:	andeq	r4, r2, r4, lsr #17
   17f5c:	andeq	r0, r0, r6, lsl r5
   17f60:	push	{r4, r5, r6, lr}
   17f64:	subs	r4, r1, #0
   17f68:	mov	r5, r0
   17f6c:	blt	17f8c <__printf_chk@plt+0x70c0>
   17f70:	ldr	r3, [r0, #4]
   17f74:	cmp	r3, r4
   17f78:	ble	17f8c <__printf_chk@plt+0x70c0>
   17f7c:	ldr	r3, [r5, #56]	; 0x38
   17f80:	mov	r2, #1
   17f84:	strb	r2, [r3, r4]
   17f88:	pop	{r4, r5, r6, pc}
   17f8c:	ldr	r1, [pc, #8]	; 17f9c <__printf_chk@plt+0x70d0>
   17f90:	ldr	r0, [pc, #8]	; 17fa0 <__printf_chk@plt+0x70d4>
   17f94:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   17f98:	b	17f7c <__printf_chk@plt+0x70b0>
   17f9c:	andeq	r4, r2, r4, lsr #17
   17fa0:	andeq	r0, r0, ip, lsl r5
   17fa4:	push	{r4, r5, r6, lr}
   17fa8:	subs	r4, r1, #0
   17fac:	mov	r5, r0
   17fb0:	blt	17fd0 <__printf_chk@plt+0x7104>
   17fb4:	ldr	r3, [r0, #4]
   17fb8:	cmp	r3, r4
   17fbc:	ble	17fd0 <__printf_chk@plt+0x7104>
   17fc0:	ldr	r3, [r5, #80]	; 0x50
   17fc4:	mov	r2, #1
   17fc8:	strb	r2, [r3, r4]
   17fcc:	pop	{r4, r5, r6, pc}
   17fd0:	ldr	r1, [pc, #8]	; 17fe0 <__printf_chk@plt+0x7114>
   17fd4:	ldr	r0, [pc, #8]	; 17fe4 <__printf_chk@plt+0x7118>
   17fd8:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   17fdc:	b	17fc0 <__printf_chk@plt+0x70f4>
   17fe0:	andeq	r4, r2, r4, lsr #17
   17fe4:	andeq	r0, r0, r2, lsr #10
   17fe8:	ldr	r2, [r0, #20]
   17fec:	cmp	r2, #0
   17ff0:	bne	17ffc <__printf_chk@plt+0x7130>
   17ff4:	b	18014 <__printf_chk@plt+0x7148>
   17ff8:	mov	r2, r3
   17ffc:	ldr	r3, [r2, #4]
   18000:	cmp	r3, #0
   18004:	bne	17ff8 <__printf_chk@plt+0x712c>
   18008:	add	r2, r2, #4
   1800c:	str	r1, [r2]
   18010:	bx	lr
   18014:	add	r2, r0, #20
   18018:	str	r1, [r2]
   1801c:	bx	lr
   18020:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18024:	mov	r5, r0
   18028:	mov	r0, #36	; 0x24
   1802c:	mov	r9, r1
   18030:	mov	r8, r2
   18034:	mov	r7, r3
   18038:	ldr	r6, [sp, #32]
   1803c:	bl	20d9c <_Znwj@@Base>
   18040:	ldr	ip, [pc, #104]	; 180b0 <__printf_chk@plt+0x71e4>
   18044:	mov	r3, #0
   18048:	mov	r1, r8
   1804c:	mov	r4, r0
   18050:	str	r9, [r0, #8]
   18054:	str	r3, [r0, #4]
   18058:	strb	r3, [r0, #12]
   1805c:	str	ip, [r0], #16
   18060:	bl	20ffc <_ZdlPv@@Base+0x210>
   18064:	ldr	r2, [r5, #20]
   18068:	str	r7, [r4, #28]
   1806c:	cmp	r2, #0
   18070:	str	r6, [r4, #32]
   18074:	bne	18080 <__printf_chk@plt+0x71b4>
   18078:	b	18098 <__printf_chk@plt+0x71cc>
   1807c:	mov	r2, r3
   18080:	ldr	r3, [r2, #4]
   18084:	cmp	r3, #0
   18088:	bne	1807c <__printf_chk@plt+0x71b0>
   1808c:	add	r2, r2, #4
   18090:	str	r4, [r2]
   18094:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18098:	add	r2, r5, #20
   1809c:	str	r4, [r2]
   180a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   180a4:	mov	r0, r4
   180a8:	bl	20dec <_ZdlPv@@Base>
   180ac:	bl	10d58 <__cxa_end_cleanup@plt>
   180b0:	andeq	r3, r2, r0, asr #31
   180b4:	push	{r4, r5, r6, lr}
   180b8:	mov	r4, r0
   180bc:	mov	r0, #16
   180c0:	mov	r5, r1
   180c4:	bl	20d9c <_Znwj@@Base>
   180c8:	ldr	r2, [r4, #20]
   180cc:	ldr	ip, [pc, #68]	; 18118 <__printf_chk@plt+0x724c>
   180d0:	mov	r3, #0
   180d4:	cmp	r2, #0
   180d8:	str	r5, [r0, #8]
   180dc:	str	ip, [r0]
   180e0:	str	r3, [r0, #4]
   180e4:	strb	r3, [r0, #12]
   180e8:	bne	180f4 <__printf_chk@plt+0x7228>
   180ec:	b	1810c <__printf_chk@plt+0x7240>
   180f0:	mov	r2, r3
   180f4:	ldr	r3, [r2, #4]
   180f8:	cmp	r3, #0
   180fc:	bne	180f0 <__printf_chk@plt+0x7224>
   18100:	add	r2, r2, #4
   18104:	str	r0, [r2]
   18108:	pop	{r4, r5, r6, pc}
   1810c:	add	r2, r4, #20
   18110:	str	r0, [r2]
   18114:	pop	{r4, r5, r6, pc}
   18118:	andeq	r4, r2, ip, asr r5
   1811c:	push	{r4, r5, r6, lr}
   18120:	mov	r4, r0
   18124:	mov	r0, #16
   18128:	mov	r5, r1
   1812c:	bl	20d9c <_Znwj@@Base>
   18130:	ldr	r2, [r4, #20]
   18134:	ldr	ip, [pc, #68]	; 18180 <__printf_chk@plt+0x72b4>
   18138:	mov	r3, #0
   1813c:	cmp	r2, #0
   18140:	str	r5, [r0, #8]
   18144:	str	ip, [r0]
   18148:	str	r3, [r0, #4]
   1814c:	strb	r3, [r0, #12]
   18150:	bne	1815c <__printf_chk@plt+0x7290>
   18154:	b	18174 <__printf_chk@plt+0x72a8>
   18158:	mov	r2, r3
   1815c:	ldr	r3, [r2, #4]
   18160:	cmp	r3, #0
   18164:	bne	18158 <__printf_chk@plt+0x728c>
   18168:	add	r2, r2, #4
   1816c:	str	r0, [r2]
   18170:	pop	{r4, r5, r6, pc}
   18174:	add	r2, r4, #20
   18178:	str	r0, [r2]
   1817c:	pop	{r4, r5, r6, pc}
   18180:	andeq	r4, r2, r8, ror r5
   18184:	ldr	r3, [r0]
   18188:	cmp	r3, r1
   1818c:	bxgt	lr
   18190:	b	15608 <__printf_chk@plt+0x473c>
   18194:	push	{r4, r5, r6, r7, lr}
   18198:	sub	sp, sp, #44	; 0x2c
   1819c:	ldr	r6, [pc, #332]	; 182f0 <__printf_chk@plt+0x7424>
   181a0:	cmp	r1, #0
   181a4:	cmpge	r2, #0
   181a8:	mov	r5, r1
   181ac:	ldr	r3, [r6]
   181b0:	mov	r4, r2
   181b4:	mov	r7, r0
   181b8:	str	r3, [sp, #36]	; 0x24
   181bc:	blt	181cc <__printf_chk@plt+0x7300>
   181c0:	ldr	r3, [r0]
   181c4:	cmp	r3, r1
   181c8:	bgt	18264 <__printf_chk@plt+0x7398>
   181cc:	ldr	r1, [pc, #288]	; 182f4 <__printf_chk@plt+0x7428>
   181d0:	ldr	r0, [pc, #288]	; 182f8 <__printf_chk@plt+0x742c>
   181d4:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   181d8:	cmp	r4, #0
   181dc:	beq	18278 <__printf_chk@plt+0x73ac>
   181e0:	ldr	r2, [r7, #36]	; 0x24
   181e4:	lsl	r1, r4, #2
   181e8:	ldr	r3, [r2, r5, lsl #2]
   181ec:	ldr	r2, [r3, r4, lsl #2]
   181f0:	cmp	r2, #0
   181f4:	beq	18234 <__printf_chk@plt+0x7368>
   181f8:	ldr	r3, [r2, #16]
   181fc:	cmp	r3, r5
   18200:	bgt	18210 <__printf_chk@plt+0x7344>
   18204:	ldr	r1, [r2, #20]
   18208:	cmp	r1, r5
   1820c:	bge	18290 <__printf_chk@plt+0x73c4>
   18210:	ldr	r1, [pc, #220]	; 182f4 <__printf_chk@plt+0x7428>
   18214:	ldr	r0, [pc, #224]	; 182fc <__printf_chk@plt+0x7430>
   18218:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1821c:	ldr	r2, [sp, #36]	; 0x24
   18220:	ldr	r3, [r6]
   18224:	cmp	r2, r3
   18228:	bne	182ec <__printf_chk@plt+0x7420>
   1822c:	add	sp, sp, #44	; 0x2c
   18230:	pop	{r4, r5, r6, r7, pc}
   18234:	add	r3, r3, r1
   18238:	ldr	r3, [r3, #-4]
   1823c:	cmp	r3, #0
   18240:	beq	1821c <__printf_chk@plt+0x7350>
   18244:	ldr	r2, [r3, #16]
   18248:	cmp	r2, r5
   1824c:	bne	182bc <__printf_chk@plt+0x73f0>
   18250:	str	r4, [r3, #28]
   18254:	ldr	r2, [r7, #36]	; 0x24
   18258:	ldr	r2, [r2, r5, lsl #2]
   1825c:	str	r3, [r2, r4, lsl #2]
   18260:	b	1821c <__printf_chk@plt+0x7350>
   18264:	ldr	r3, [r0, #4]
   18268:	cmp	r3, r2
   1826c:	ble	181cc <__printf_chk@plt+0x7300>
   18270:	cmp	r4, #0
   18274:	bne	181e0 <__printf_chk@plt+0x7314>
   18278:	ldr	r3, [pc, #128]	; 18300 <__printf_chk@plt+0x7434>
   1827c:	ldr	r0, [pc, #128]	; 18304 <__printf_chk@plt+0x7438>
   18280:	mov	r2, r3
   18284:	mov	r1, r3
   18288:	bl	1fb84 <__printf_chk@plt+0xecb8>
   1828c:	b	1821c <__printf_chk@plt+0x7350>
   18290:	ldr	r0, [r2, #24]
   18294:	cmp	r0, r4
   18298:	bgt	18210 <__printf_chk@plt+0x7344>
   1829c:	ldr	r2, [r2, #28]
   182a0:	cmp	r2, r4
   182a4:	blt	18210 <__printf_chk@plt+0x7344>
   182a8:	cmp	r3, r1
   182ac:	beq	18210 <__printf_chk@plt+0x7344>
   182b0:	cmp	r0, r2
   182b4:	bne	1821c <__printf_chk@plt+0x7350>
   182b8:	b	18210 <__printf_chk@plt+0x7344>
   182bc:	add	r1, r5, #1
   182c0:	mov	r0, sp
   182c4:	bl	1f7c4 <__printf_chk@plt+0xe8f8>
   182c8:	add	r1, r4, #1
   182cc:	add	r0, sp, #16
   182d0:	bl	1f7c4 <__printf_chk@plt+0xe8f8>
   182d4:	add	r2, sp, #16
   182d8:	mov	r1, sp
   182dc:	ldr	r3, [pc, #28]	; 18300 <__printf_chk@plt+0x7434>
   182e0:	ldr	r0, [pc, #32]	; 18308 <__printf_chk@plt+0x743c>
   182e4:	bl	1fb84 <__printf_chk@plt+0xecb8>
   182e8:	b	1821c <__printf_chk@plt+0x7350>
   182ec:	bl	10d4c <__stack_chk_fail@plt>
   182f0:	andeq	r7, r3, r8, asr #27
   182f4:	andeq	r4, r2, r4, lsr #17
   182f8:	andeq	r0, r0, r9, ror #10
   182fc:	andeq	r0, r0, r3, ror r5
   18300:	andeq	sl, r3, r8, lsl #29
   18304:	andeq	r4, r2, r0, lsl #25
   18308:	andeq	r4, r2, ip, lsr #25
   1830c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18310:	sub	sp, sp, #44	; 0x2c
   18314:	ldr	r8, [pc, #424]	; 184c4 <__printf_chk@plt+0x75f8>
   18318:	cmp	r1, #0
   1831c:	cmpge	r2, #0
   18320:	mov	r5, r1
   18324:	ldr	r3, [r8]
   18328:	mov	r4, r2
   1832c:	mov	r7, r0
   18330:	str	r3, [sp, #36]	; 0x24
   18334:	blt	18344 <__printf_chk@plt+0x7478>
   18338:	ldr	r3, [r0]
   1833c:	cmp	r3, r1
   18340:	bgt	18438 <__printf_chk@plt+0x756c>
   18344:	ldr	r1, [pc, #380]	; 184c8 <__printf_chk@plt+0x75fc>
   18348:	ldr	r0, [pc, #380]	; 184cc <__printf_chk@plt+0x7600>
   1834c:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   18350:	cmp	r5, #0
   18354:	beq	1844c <__printf_chk@plt+0x7580>
   18358:	ldr	r2, [r7, #36]	; 0x24
   1835c:	lsl	fp, r5, #2
   18360:	lsl	r6, r4, #2
   18364:	ldr	r3, [r2, r5, lsl #2]
   18368:	ldr	r1, [r3, r4, lsl #2]
   1836c:	cmp	r1, #0
   18370:	beq	183b0 <__printf_chk@plt+0x74e4>
   18374:	ldr	r3, [r1, #16]
   18378:	cmp	r3, r5
   1837c:	bgt	1838c <__printf_chk@plt+0x74c0>
   18380:	ldr	r2, [r1, #20]
   18384:	cmp	r2, r5
   18388:	bge	18464 <__printf_chk@plt+0x7598>
   1838c:	ldr	r1, [pc, #308]	; 184c8 <__printf_chk@plt+0x75fc>
   18390:	ldr	r0, [pc, #312]	; 184d0 <__printf_chk@plt+0x7604>
   18394:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   18398:	ldr	r2, [sp, #36]	; 0x24
   1839c:	ldr	r3, [r8]
   183a0:	cmp	r2, r3
   183a4:	bne	184c0 <__printf_chk@plt+0x75f4>
   183a8:	add	sp, sp, #44	; 0x2c
   183ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   183b0:	add	r2, r2, fp
   183b4:	ldr	r2, [r2, #-4]
   183b8:	ldr	r9, [r2, r4, lsl #2]
   183bc:	cmp	r9, #0
   183c0:	beq	18398 <__printf_chk@plt+0x74cc>
   183c4:	ldr	r2, [r9, #24]
   183c8:	cmp	r2, r4
   183cc:	bne	18490 <__printf_chk@plt+0x75c4>
   183d0:	ldr	r1, [r9, #28]
   183d4:	cmp	r4, r1
   183d8:	bgt	18430 <__printf_chk@plt+0x7564>
   183dc:	ldr	sl, [pc, #228]	; 184c8 <__printf_chk@plt+0x75fc>
   183e0:	add	r4, r4, #1
   183e4:	cmp	r1, r4
   183e8:	str	r9, [r3, r6]
   183ec:	blt	18430 <__printf_chk@plt+0x7564>
   183f0:	ldr	r3, [r7, #36]	; 0x24
   183f4:	add	r6, r6, #4
   183f8:	ldr	r3, [r3, fp]
   183fc:	ldr	r2, [r3, r6]
   18400:	cmp	r2, #0
   18404:	beq	183e0 <__printf_chk@plt+0x7514>
   18408:	mov	r1, sl
   1840c:	mov	r0, #1440	; 0x5a0
   18410:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   18414:	ldr	r3, [r7, #36]	; 0x24
   18418:	ldr	r1, [r9, #28]
   1841c:	add	r4, r4, #1
   18420:	ldr	r3, [r3, fp]
   18424:	cmp	r1, r4
   18428:	str	r9, [r3, r6]
   1842c:	bge	183f0 <__printf_chk@plt+0x7524>
   18430:	str	r5, [r9, #20]
   18434:	b	18398 <__printf_chk@plt+0x74cc>
   18438:	ldr	r3, [r0, #4]
   1843c:	cmp	r3, r2
   18440:	ble	18344 <__printf_chk@plt+0x7478>
   18444:	cmp	r5, #0
   18448:	bne	18358 <__printf_chk@plt+0x748c>
   1844c:	ldr	r3, [pc, #128]	; 184d4 <__printf_chk@plt+0x7608>
   18450:	ldr	r0, [pc, #128]	; 184d8 <__printf_chk@plt+0x760c>
   18454:	mov	r2, r3
   18458:	mov	r1, r3
   1845c:	bl	1fb84 <__printf_chk@plt+0xecb8>
   18460:	b	18398 <__printf_chk@plt+0x74cc>
   18464:	ldr	r0, [r1, #24]
   18468:	cmp	r0, r4
   1846c:	bgt	1838c <__printf_chk@plt+0x74c0>
   18470:	ldr	r1, [r1, #28]
   18474:	cmp	r1, r4
   18478:	blt	1838c <__printf_chk@plt+0x74c0>
   1847c:	cmp	r3, r2
   18480:	beq	1838c <__printf_chk@plt+0x74c0>
   18484:	cmp	r0, r1
   18488:	bne	18398 <__printf_chk@plt+0x74cc>
   1848c:	b	1838c <__printf_chk@plt+0x74c0>
   18490:	add	r1, r5, #1
   18494:	mov	r0, sp
   18498:	bl	1f7c4 <__printf_chk@plt+0xe8f8>
   1849c:	add	r1, r4, #1
   184a0:	add	r0, sp, #16
   184a4:	bl	1f7c4 <__printf_chk@plt+0xe8f8>
   184a8:	add	r2, sp, #16
   184ac:	mov	r1, sp
   184b0:	ldr	r3, [pc, #28]	; 184d4 <__printf_chk@plt+0x7608>
   184b4:	ldr	r0, [pc, #32]	; 184dc <__printf_chk@plt+0x7610>
   184b8:	bl	1fb84 <__printf_chk@plt+0xecb8>
   184bc:	b	18398 <__printf_chk@plt+0x74cc>
   184c0:	bl	10d4c <__stack_chk_fail@plt>
   184c4:	andeq	r7, r3, r8, asr #27
   184c8:	andeq	r4, r2, r4, lsr #17
   184cc:	andeq	r0, r0, r8, lsl #11
   184d0:	muleq	r0, r2, r5
   184d4:	andeq	sl, r3, r8, lsl #29
   184d8:	ldrdeq	r4, [r2], -ip
   184dc:	andeq	r4, r2, r4, lsl #26
   184e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   184e4:	subs	r7, r0, #0
   184e8:	beq	18698 <__printf_chk@plt+0x77cc>
   184ec:	ldrb	r6, [r7]
   184f0:	cmp	r6, #0
   184f4:	beq	18698 <__printf_chk@plt+0x77cc>
   184f8:	ldrb	r4, [r2]
   184fc:	mov	r3, r7
   18500:	mov	ip, r6
   18504:	cmp	r4, ip
   18508:	mov	r5, r3
   1850c:	ldrb	lr, [r3, #1]!
   18510:	beq	18610 <__printf_chk@plt+0x7744>
   18514:	cmp	ip, #92	; 0x5c
   18518:	mov	ip, lr
   1851c:	beq	1864c <__printf_chk@plt+0x7780>
   18520:	cmp	lr, #0
   18524:	bne	18504 <__printf_chk@plt+0x7638>
   18528:	ldr	r9, [pc, #368]	; 186a0 <__printf_chk@plt+0x77d4>
   1852c:	mov	r3, r6
   18530:	mov	lr, r7
   18534:	mvn	r0, #0
   18538:	mov	r5, lr
   1853c:	cmp	r4, r3
   18540:	ldrb	ip, [r5, #1]!
   18544:	beq	18570 <__printf_chk@plt+0x76a4>
   18548:	cmp	r1, r3
   1854c:	beq	18670 <__printf_chk@plt+0x77a4>
   18550:	cmp	ip, #0
   18554:	beq	18594 <__printf_chk@plt+0x76c8>
   18558:	mov	lr, r5
   1855c:	mov	r3, ip
   18560:	mov	r5, lr
   18564:	cmp	r4, r3
   18568:	ldrb	ip, [r5, #1]!
   1856c:	bne	18548 <__printf_chk@plt+0x767c>
   18570:	cmp	ip, #0
   18574:	beq	18594 <__printf_chk@plt+0x76c8>
   18578:	ldrb	r8, [r2, #1]
   1857c:	mov	lr, r5
   18580:	cmp	r8, ip
   18584:	ldrb	r3, [lr, #1]!
   18588:	beq	1865c <__printf_chk@plt+0x7790>
   1858c:	subs	ip, r3, #0
   18590:	bne	18580 <__printf_chk@plt+0x76b4>
   18594:	cmp	r0, #0
   18598:	popge	{r4, r5, r6, r7, r8, r9, pc}
   1859c:	ldr	lr, [pc, #252]	; 186a0 <__printf_chk@plt+0x77d4>
   185a0:	mov	r3, r7
   185a4:	cmp	r4, r6
   185a8:	ldrb	r1, [r3, #1]!
   185ac:	beq	185d8 <__printf_chk@plt+0x770c>
   185b0:	ldrb	ip, [lr, r6]
   185b4:	cmp	ip, #0
   185b8:	beq	1868c <__printf_chk@plt+0x77c0>
   185bc:	cmp	r1, #0
   185c0:	sub	r0, r3, r7
   185c4:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   185c8:	mov	r6, r1
   185cc:	cmp	r4, r6
   185d0:	ldrb	r1, [r3, #1]!
   185d4:	bne	185b0 <__printf_chk@plt+0x76e4>
   185d8:	cmp	r1, #0
   185dc:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   185e0:	ldrb	ip, [r2, #1]
   185e4:	ldrb	r6, [r3, #1]!
   185e8:	cmp	ip, r1
   185ec:	beq	18604 <__printf_chk@plt+0x7738>
   185f0:	subs	r1, r6, #0
   185f4:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   185f8:	cmp	ip, r1
   185fc:	ldrb	r6, [r3, #1]!
   18600:	bne	185f0 <__printf_chk@plt+0x7724>
   18604:	cmp	r6, #0
   18608:	bne	185a4 <__printf_chk@plt+0x76d8>
   1860c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18610:	cmp	lr, #0
   18614:	add	r3, r5, #1
   18618:	beq	18528 <__printf_chk@plt+0x765c>
   1861c:	ldrb	r0, [r2, #1]
   18620:	ldrb	ip, [r3, #1]!
   18624:	cmp	r0, lr
   18628:	beq	18640 <__printf_chk@plt+0x7774>
   1862c:	subs	lr, ip, #0
   18630:	beq	18528 <__printf_chk@plt+0x765c>
   18634:	cmp	r0, lr
   18638:	ldrb	ip, [r3, #1]!
   1863c:	bne	1862c <__printf_chk@plt+0x7760>
   18640:	cmp	ip, #0
   18644:	bne	18504 <__printf_chk@plt+0x7638>
   18648:	b	18528 <__printf_chk@plt+0x765c>
   1864c:	cmp	lr, #38	; 0x26
   18650:	bne	18520 <__printf_chk@plt+0x7654>
   18654:	sub	r0, r5, r7
   18658:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1865c:	cmp	r3, #0
   18660:	bne	18538 <__printf_chk@plt+0x766c>
   18664:	cmp	r0, #0
   18668:	blt	1859c <__printf_chk@plt+0x76d0>
   1866c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18670:	ldrb	r3, [r9, ip]
   18674:	cmp	r3, #0
   18678:	beq	18550 <__printf_chk@plt+0x7684>
   1867c:	cmp	ip, #0
   18680:	sub	r0, lr, r7
   18684:	bne	18558 <__printf_chk@plt+0x768c>
   18688:	b	18594 <__printf_chk@plt+0x76c8>
   1868c:	cmp	r1, #0
   18690:	bne	185c8 <__printf_chk@plt+0x76fc>
   18694:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18698:	mvn	r0, #0
   1869c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   186a0:	andeq	sl, r3, r4, lsl #15
   186a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   186a8:	sub	sp, sp, #68	; 0x44
   186ac:	ldr	r8, [pc, #2112]	; 18ef4 <__printf_chk@plt+0x8028>
   186b0:	ldr	lr, [r0]
   186b4:	mov	r4, r3
   186b8:	ldr	ip, [r8]
   186bc:	ldr	r3, [sp, #108]	; 0x6c
   186c0:	cmp	r1, lr
   186c4:	mov	r5, r0
   186c8:	mov	r6, r1
   186cc:	mov	r7, r2
   186d0:	str	ip, [sp, #60]	; 0x3c
   186d4:	ldr	fp, [sp, #104]	; 0x68
   186d8:	str	r3, [sp, #12]
   186dc:	blt	186e4 <__printf_chk@plt+0x7818>
   186e0:	bl	15608 <__printf_chk@plt+0x473c>
   186e4:	add	r0, sp, #40	; 0x28
   186e8:	ldr	r1, [pc, #2056]	; 18ef8 <__printf_chk@plt+0x802c>
   186ec:	bl	20f68 <_ZdlPv@@Base+0x17c>
   186f0:	ldr	r2, [r4, #4]
   186f4:	ldr	r3, [sp, #44]	; 0x2c
   186f8:	cmp	r2, r3
   186fc:	beq	187f4 <__printf_chk@plt+0x7928>
   18700:	add	r0, sp, #40	; 0x28
   18704:	bl	21054 <_ZdlPv@@Base+0x268>
   18708:	ldr	r1, [pc, #2028]	; 18efc <__printf_chk@plt+0x8030>
   1870c:	add	r0, sp, #40	; 0x28
   18710:	bl	20f68 <_ZdlPv@@Base+0x17c>
   18714:	ldr	r2, [r4, #4]
   18718:	ldr	r3, [sp, #44]	; 0x2c
   1871c:	cmp	r2, r3
   18720:	beq	18900 <__printf_chk@plt+0x7a34>
   18724:	add	r0, sp, #40	; 0x28
   18728:	bl	21054 <_ZdlPv@@Base+0x268>
   1872c:	ldr	r1, [pc, #1996]	; 18f00 <__printf_chk@plt+0x8034>
   18730:	add	r0, sp, #40	; 0x28
   18734:	bl	20f68 <_ZdlPv@@Base+0x17c>
   18738:	ldr	r2, [r4, #4]
   1873c:	ldr	r3, [sp, #44]	; 0x2c
   18740:	cmp	r2, r3
   18744:	beq	18950 <__printf_chk@plt+0x7a84>
   18748:	add	r0, sp, #40	; 0x28
   1874c:	bl	21054 <_ZdlPv@@Base+0x268>
   18750:	ldr	r1, [pc, #1964]	; 18f04 <__printf_chk@plt+0x8038>
   18754:	add	r0, sp, #40	; 0x28
   18758:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1875c:	ldr	r2, [r4, #4]
   18760:	ldr	r3, [sp, #44]	; 0x2c
   18764:	cmp	r2, r3
   18768:	beq	189f0 <__printf_chk@plt+0x7b24>
   1876c:	add	r0, sp, #40	; 0x28
   18770:	bl	21054 <_ZdlPv@@Base+0x268>
   18774:	ldr	r1, [pc, #1932]	; 18f08 <__printf_chk@plt+0x803c>
   18778:	add	r0, sp, #40	; 0x28
   1877c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   18780:	ldr	r2, [r4, #4]
   18784:	ldr	r3, [sp, #44]	; 0x2c
   18788:	cmp	r2, r3
   1878c:	beq	18ab0 <__printf_chk@plt+0x7be4>
   18790:	add	r0, sp, #40	; 0x28
   18794:	bl	21054 <_ZdlPv@@Base+0x268>
   18798:	ldr	r3, [r4, #4]
   1879c:	cmp	r3, #2
   187a0:	ble	187b4 <__printf_chk@plt+0x78e8>
   187a4:	ldr	r3, [r4]
   187a8:	ldrb	r2, [r3]
   187ac:	cmp	r2, #92	; 0x5c
   187b0:	beq	18d70 <__printf_chk@plt+0x7ea4>
   187b4:	mov	r1, #10
   187b8:	mov	r0, r4
   187bc:	bl	2162c <_ZdlPv@@Base+0x840>
   187c0:	ldr	r3, [fp, #40]	; 0x28
   187c4:	cmp	r3, #8
   187c8:	ldrls	pc, [pc, r3, lsl #2]
   187cc:	b	18ed8 <__printf_chk@plt+0x800c>
   187d0:	andeq	r8, r1, r4, lsl #24
   187d4:	andeq	r8, r1, r0, asr #23
   187d8:	andeq	r8, r1, r8, asr fp
   187dc:	andeq	r8, r1, ip, lsr #25
   187e0:	andeq	r8, r1, r8, asr #24
   187e4:	andeq	r8, r1, ip, lsl #25
   187e8:	andeq	r8, r1, r4, asr #22
   187ec:	andeq	r8, r1, r4, lsr #22
   187f0:	andeq	r8, r1, r8, ror #21
   187f4:	cmp	r2, #0
   187f8:	bne	18938 <__printf_chk@plt+0x7a6c>
   187fc:	add	r0, sp, #40	; 0x28
   18800:	bl	21054 <_ZdlPv@@Base+0x268>
   18804:	mov	r0, #40	; 0x28
   18808:	bl	20d9c <_Znwj@@Base>
   1880c:	ldr	r1, [pc, #1784]	; 18f0c <__printf_chk@plt+0x8040>
   18810:	mov	r4, r0
   18814:	mov	r2, #0
   18818:	mvn	r3, #0
   1881c:	str	r5, [r4, #32]
   18820:	str	fp, [r4, #36]	; 0x24
   18824:	stm	r4, {r1, r2}
   18828:	str	r2, [r4, #12]
   1882c:	lsl	sl, r6, #2
   18830:	lsl	r9, r7, #2
   18834:	str	r3, [r4, #8]
   18838:	str	r3, [r4, #16]
   1883c:	str	r3, [r4, #20]
   18840:	str	r3, [r4, #24]
   18844:	str	r3, [r4, #28]
   18848:	ldr	r3, [r5, #36]	; 0x24
   1884c:	ldr	r3, [r3, sl]
   18850:	ldr	r3, [r3, r9]
   18854:	cmp	r3, #0
   18858:	beq	188c0 <__printf_chk@plt+0x79f4>
   1885c:	add	r1, r6, #1
   18860:	add	r0, sp, #24
   18864:	bl	1f7c4 <__printf_chk@plt+0xe8f8>
   18868:	add	r1, r7, #1
   1886c:	add	r0, sp, #40	; 0x28
   18870:	bl	1f7c4 <__printf_chk@plt+0xe8f8>
   18874:	ldr	r2, [pc, #1684]	; 18f10 <__printf_chk@plt+0x8044>
   18878:	add	r1, sp, #40	; 0x28
   1887c:	add	r3, sp, #24
   18880:	str	r1, [sp]
   18884:	ldr	r0, [sp, #12]
   18888:	str	r2, [sp, #4]
   1888c:	ldr	r1, [sp, #112]	; 0x70
   18890:	ldr	r2, [pc, #1660]	; 18f14 <__printf_chk@plt+0x8048>
   18894:	bl	1fc50 <__printf_chk@plt+0xed84>
   18898:	ldr	r3, [r4]
   1889c:	mov	r0, r4
   188a0:	ldr	r3, [r3, #4]
   188a4:	blx	r3
   188a8:	ldr	r2, [sp, #60]	; 0x3c
   188ac:	ldr	r3, [r8]
   188b0:	cmp	r2, r3
   188b4:	bne	18e94 <__printf_chk@plt+0x7fc8>
   188b8:	add	sp, sp, #68	; 0x44
   188bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   188c0:	ldr	r2, [sp, #112]	; 0x70
   188c4:	ldr	r3, [r5, #32]
   188c8:	str	r2, [r4, #8]
   188cc:	ldr	r2, [sp, #12]
   188d0:	str	r6, [r4, #20]
   188d4:	str	r2, [r4, #12]
   188d8:	str	r6, [r4, #16]
   188dc:	str	r7, [r4, #28]
   188e0:	str	r7, [r4, #24]
   188e4:	str	r4, [r3]
   188e8:	ldr	r3, [r5, #36]	; 0x24
   188ec:	add	r2, r4, #4
   188f0:	str	r2, [r5, #32]
   188f4:	ldr	r3, [r3, sl]
   188f8:	str	r4, [r3, r9]
   188fc:	b	188a8 <__printf_chk@plt+0x79dc>
   18900:	cmp	r2, #0
   18904:	beq	1891c <__printf_chk@plt+0x7a50>
   18908:	ldr	r1, [sp, #40]	; 0x28
   1890c:	ldr	r0, [r4]
   18910:	bl	10e60 <memcmp@plt>
   18914:	cmp	r0, #0
   18918:	bne	18724 <__printf_chk@plt+0x7858>
   1891c:	add	r0, sp, #40	; 0x28
   18920:	bl	21054 <_ZdlPv@@Base+0x268>
   18924:	mov	r0, #40	; 0x28
   18928:	bl	20d9c <_Znwj@@Base>
   1892c:	ldr	r1, [pc, #1508]	; 18f18 <__printf_chk@plt+0x804c>
   18930:	mov	r4, r0
   18934:	b	18814 <__printf_chk@plt+0x7948>
   18938:	ldr	r1, [sp, #40]	; 0x28
   1893c:	ldr	r0, [r4]
   18940:	bl	10e60 <memcmp@plt>
   18944:	cmp	r0, #0
   18948:	beq	187fc <__printf_chk@plt+0x7930>
   1894c:	b	18700 <__printf_chk@plt+0x7834>
   18950:	cmp	r2, #0
   18954:	bne	18a70 <__printf_chk@plt+0x7ba4>
   18958:	add	r0, sp, #40	; 0x28
   1895c:	bl	21054 <_ZdlPv@@Base+0x268>
   18960:	cmp	r7, #0
   18964:	lsl	sl, r6, #2
   18968:	lsl	r9, r7, #2
   1896c:	ble	189a8 <__printf_chk@plt+0x7adc>
   18970:	ldr	r3, [r5, #36]	; 0x24
   18974:	ldr	r3, [r3, r6, lsl #2]
   18978:	add	r3, r3, r9
   1897c:	ldr	r0, [r3, #-4]
   18980:	cmp	r0, #0
   18984:	beq	189a8 <__printf_chk@plt+0x7adc>
   18988:	ldr	r3, [r0]
   1898c:	ldr	r3, [r3, #28]
   18990:	blx	r3
   18994:	cmp	r0, #0
   18998:	beq	189a8 <__printf_chk@plt+0x7adc>
   1899c:	ldr	r3, [r0, #16]
   189a0:	cmp	r3, r6
   189a4:	beq	18a88 <__printf_chk@plt+0x7bbc>
   189a8:	mov	r0, #44	; 0x2c
   189ac:	bl	20d9c <_Znwj@@Base>
   189b0:	ldr	r3, [pc, #1380]	; 18f1c <__printf_chk@plt+0x8050>
   189b4:	mov	r4, r0
   189b8:	str	r3, [r4]
   189bc:	mvn	r3, #0
   189c0:	mov	r2, #0
   189c4:	str	r5, [r4, #32]
   189c8:	str	fp, [r4, #36]	; 0x24
   189cc:	str	r2, [r4, #4]
   189d0:	str	r2, [r4, #12]
   189d4:	strh	r2, [r4, #40]	; 0x28
   189d8:	str	r3, [r4, #8]
   189dc:	str	r3, [r4, #16]
   189e0:	str	r3, [r4, #20]
   189e4:	str	r3, [r4, #24]
   189e8:	str	r3, [r4, #28]
   189ec:	b	18848 <__printf_chk@plt+0x797c>
   189f0:	cmp	r2, #0
   189f4:	beq	18a0c <__printf_chk@plt+0x7b40>
   189f8:	ldr	r1, [sp, #40]	; 0x28
   189fc:	ldr	r0, [r4]
   18a00:	bl	10e60 <memcmp@plt>
   18a04:	cmp	r0, #0
   18a08:	bne	1876c <__printf_chk@plt+0x78a0>
   18a0c:	add	r0, sp, #40	; 0x28
   18a10:	bl	21054 <_ZdlPv@@Base+0x268>
   18a14:	cmp	r7, #0
   18a18:	lsl	sl, r6, #2
   18a1c:	lsl	r9, r7, #2
   18a20:	ble	18a5c <__printf_chk@plt+0x7b90>
   18a24:	ldr	r3, [r5, #36]	; 0x24
   18a28:	ldr	r3, [r3, r6, lsl #2]
   18a2c:	add	r3, r3, r9
   18a30:	ldr	r0, [r3, #-4]
   18a34:	cmp	r0, #0
   18a38:	beq	18a5c <__printf_chk@plt+0x7b90>
   18a3c:	ldr	r3, [r0]
   18a40:	ldr	r3, [r3, #32]
   18a44:	blx	r3
   18a48:	cmp	r0, #0
   18a4c:	beq	18a5c <__printf_chk@plt+0x7b90>
   18a50:	ldr	r3, [r0, #16]
   18a54:	cmp	r3, r6
   18a58:	beq	18d24 <__printf_chk@plt+0x7e58>
   18a5c:	mov	r0, #44	; 0x2c
   18a60:	bl	20d9c <_Znwj@@Base>
   18a64:	ldr	r3, [pc, #1204]	; 18f20 <__printf_chk@plt+0x8054>
   18a68:	mov	r4, r0
   18a6c:	b	189b8 <__printf_chk@plt+0x7aec>
   18a70:	ldr	r1, [sp, #40]	; 0x28
   18a74:	ldr	r0, [r4]
   18a78:	bl	10e60 <memcmp@plt>
   18a7c:	cmp	r0, #0
   18a80:	beq	18958 <__printf_chk@plt+0x7a8c>
   18a84:	b	18748 <__printf_chk@plt+0x787c>
   18a88:	ldr	r2, [r0, #36]	; 0x24
   18a8c:	ldrb	r3, [fp, #37]	; 0x25
   18a90:	ldrb	r2, [r2, #37]	; 0x25
   18a94:	cmp	r2, r3
   18a98:	bne	189a8 <__printf_chk@plt+0x7adc>
   18a9c:	str	r7, [r0, #28]
   18aa0:	ldr	r3, [r5, #36]	; 0x24
   18aa4:	ldr	r3, [r3, r6, lsl #2]
   18aa8:	str	r0, [r3, r7, lsl #2]
   18aac:	b	188a8 <__printf_chk@plt+0x79dc>
   18ab0:	cmp	r2, #0
   18ab4:	beq	18acc <__printf_chk@plt+0x7c00>
   18ab8:	ldr	r1, [sp, #40]	; 0x28
   18abc:	ldr	r0, [r4]
   18ac0:	bl	10e60 <memcmp@plt>
   18ac4:	cmp	r0, #0
   18ac8:	bne	18790 <__printf_chk@plt+0x78c4>
   18acc:	add	r0, sp, #40	; 0x28
   18ad0:	bl	21054 <_ZdlPv@@Base+0x268>
   18ad4:	mov	r2, r7
   18ad8:	mov	r1, r6
   18adc:	mov	r0, r5
   18ae0:	bl	1830c <__printf_chk@plt+0x7440>
   18ae4:	b	188a8 <__printf_chk@plt+0x79dc>
   18ae8:	ldr	r3, [r4, #4]
   18aec:	cmp	r3, #0
   18af0:	bne	18db0 <__printf_chk@plt+0x7ee4>
   18af4:	mov	r0, #44	; 0x2c
   18af8:	bl	20d9c <_Znwj@@Base>
   18afc:	ldr	r1, [pc, #1052]	; 18f20 <__printf_chk@plt+0x8054>
   18b00:	mov	r4, r0
   18b04:	mov	r2, #0
   18b08:	str	r5, [r4, #32]
   18b0c:	str	fp, [r4, #36]	; 0x24
   18b10:	mvn	r3, #0
   18b14:	stm	r4, {r1, r2}
   18b18:	str	r2, [r4, #12]
   18b1c:	strh	r2, [r4, #40]	; 0x28
   18b20:	b	1882c <__printf_chk@plt+0x7960>
   18b24:	ldr	r3, [r4, #4]
   18b28:	cmp	r3, #0
   18b2c:	bne	18dd0 <__printf_chk@plt+0x7f04>
   18b30:	mov	r0, #44	; 0x2c
   18b34:	bl	20d9c <_Znwj@@Base>
   18b38:	ldr	r1, [pc, #988]	; 18f1c <__printf_chk@plt+0x8050>
   18b3c:	mov	r4, r0
   18b40:	b	18b04 <__printf_chk@plt+0x7c38>
   18b44:	mov	r2, r7
   18b48:	mov	r1, r6
   18b4c:	mov	r0, r5
   18b50:	bl	1830c <__printf_chk@plt+0x7440>
   18b54:	b	188a8 <__printf_chk@plt+0x79dc>
   18b58:	ldr	r3, [r4, #4]
   18b5c:	str	r0, [sp, #20]
   18b60:	cmp	r3, #0
   18b64:	lsl	sl, r6, #2
   18b68:	lsl	r9, r7, #2
   18b6c:	beq	18d3c <__printf_chk@plt+0x7e70>
   18b70:	mov	r0, r4
   18b74:	bl	21660 <_ZdlPv@@Base+0x874>
   18b78:	ldr	r2, [sp, #20]
   18b7c:	cmp	r2, #0
   18b80:	str	r0, [sp, #16]
   18b84:	mov	r0, #44	; 0x2c
   18b88:	blt	18e34 <__printf_chk@plt+0x7f68>
   18b8c:	bl	20d9c <_Znwj@@Base>
   18b90:	ldr	r1, [pc, #908]	; 18f24 <__printf_chk@plt+0x8058>
   18b94:	mov	r4, r0
   18b98:	ldr	r3, [sp, #16]
   18b9c:	mov	r2, #0
   18ba0:	str	r3, [r4, #40]	; 0x28
   18ba4:	mvn	r3, #0
   18ba8:	str	r5, [r4, #32]
   18bac:	str	fp, [r4, #36]	; 0x24
   18bb0:	str	r1, [r4]
   18bb4:	str	r2, [r4, #4]
   18bb8:	str	r2, [r4, #12]
   18bbc:	b	189d8 <__printf_chk@plt+0x7b0c>
   18bc0:	ldr	r3, [r4, #4]
   18bc4:	str	r0, [sp, #20]
   18bc8:	cmp	r3, #0
   18bcc:	lsl	sl, r6, #2
   18bd0:	lsl	r9, r7, #2
   18bd4:	beq	18d3c <__printf_chk@plt+0x7e70>
   18bd8:	mov	r0, r4
   18bdc:	bl	21660 <_ZdlPv@@Base+0x874>
   18be0:	ldr	r2, [sp, #20]
   18be4:	cmp	r2, #0
   18be8:	str	r0, [sp, #16]
   18bec:	mov	r0, #44	; 0x2c
   18bf0:	blt	18e04 <__printf_chk@plt+0x7f38>
   18bf4:	bl	20d9c <_Znwj@@Base>
   18bf8:	ldr	r1, [pc, #808]	; 18f28 <__printf_chk@plt+0x805c>
   18bfc:	mov	r4, r0
   18c00:	b	18b98 <__printf_chk@plt+0x7ccc>
   18c04:	ldr	r3, [r4, #4]
   18c08:	str	r0, [sp, #20]
   18c0c:	cmp	r3, #0
   18c10:	lsl	sl, r6, #2
   18c14:	lsl	r9, r7, #2
   18c18:	beq	18d3c <__printf_chk@plt+0x7e70>
   18c1c:	mov	r0, r4
   18c20:	bl	21660 <_ZdlPv@@Base+0x874>
   18c24:	ldr	r2, [sp, #20]
   18c28:	cmp	r2, #0
   18c2c:	str	r0, [sp, #16]
   18c30:	mov	r0, #44	; 0x2c
   18c34:	blt	18e24 <__printf_chk@plt+0x7f58>
   18c38:	bl	20d9c <_Znwj@@Base>
   18c3c:	ldr	r1, [pc, #744]	; 18f2c <__printf_chk@plt+0x8060>
   18c40:	mov	r4, r0
   18c44:	b	18b98 <__printf_chk@plt+0x7ccc>
   18c48:	ldr	r3, [r4, #4]
   18c4c:	str	r0, [sp, #20]
   18c50:	cmp	r3, #0
   18c54:	lsl	sl, r6, #2
   18c58:	lsl	r9, r7, #2
   18c5c:	beq	18d3c <__printf_chk@plt+0x7e70>
   18c60:	mov	r0, r4
   18c64:	bl	21660 <_ZdlPv@@Base+0x874>
   18c68:	ldr	r2, [sp, #20]
   18c6c:	cmp	r2, #0
   18c70:	str	r0, [sp, #16]
   18c74:	mov	r0, #44	; 0x2c
   18c78:	blt	18e14 <__printf_chk@plt+0x7f48>
   18c7c:	bl	20d9c <_Znwj@@Base>
   18c80:	ldr	r1, [pc, #680]	; 18f30 <__printf_chk@plt+0x8064>
   18c84:	mov	r4, r0
   18c88:	b	18b98 <__printf_chk@plt+0x7ccc>
   18c8c:	ldr	r3, [r4, #4]
   18c90:	cmp	r3, #0
   18c94:	bne	18df0 <__printf_chk@plt+0x7f24>
   18c98:	mov	r2, r7
   18c9c:	mov	r1, r6
   18ca0:	mov	r0, r5
   18ca4:	bl	18194 <__printf_chk@plt+0x72c8>
   18ca8:	b	188a8 <__printf_chk@plt+0x79dc>
   18cac:	ldr	r3, [r4, #4]
   18cb0:	str	r0, [sp, #20]
   18cb4:	cmp	r3, #0
   18cb8:	lsl	sl, r6, #2
   18cbc:	lsl	r9, r7, #2
   18cc0:	beq	18d3c <__printf_chk@plt+0x7e70>
   18cc4:	mov	r0, r4
   18cc8:	bl	21660 <_ZdlPv@@Base+0x874>
   18ccc:	ldr	r2, [sp, #20]
   18cd0:	cmp	r2, #0
   18cd4:	str	r0, [sp, #16]
   18cd8:	blt	18e44 <__printf_chk@plt+0x7f78>
   18cdc:	ldr	r3, [pc, #556]	; 18f10 <__printf_chk@plt+0x8044>
   18ce0:	ldr	r2, [pc, #588]	; 18f34 <__printf_chk@plt+0x8068>
   18ce4:	str	r3, [sp, #4]
   18ce8:	str	r3, [sp]
   18cec:	ldr	r1, [sp, #112]	; 0x70
   18cf0:	ldr	r0, [sp, #12]
   18cf4:	bl	1fc50 <__printf_chk@plt+0xed84>
   18cf8:	mov	r0, #44	; 0x2c
   18cfc:	bl	20d9c <_Znwj@@Base>
   18d00:	ldr	r1, [pc, #548]	; 18f2c <__printf_chk@plt+0x8060>
   18d04:	mov	r2, #0
   18d08:	mvn	r3, #0
   18d0c:	mov	r4, r0
   18d10:	str	r5, [r0, #32]
   18d14:	str	fp, [r0, #36]	; 0x24
   18d18:	ldr	r0, [sp, #16]
   18d1c:	str	r0, [r4, #40]	; 0x28
   18d20:	b	18bb0 <__printf_chk@plt+0x7ce4>
   18d24:	ldr	r2, [r0, #36]	; 0x24
   18d28:	ldrb	r3, [fp, #37]	; 0x25
   18d2c:	ldrb	r2, [r2, #37]	; 0x25
   18d30:	cmp	r2, r3
   18d34:	bne	18a5c <__printf_chk@plt+0x7b90>
   18d38:	b	18a9c <__printf_chk@plt+0x7bd0>
   18d3c:	mov	r0, #40	; 0x28
   18d40:	str	r3, [sp, #16]
   18d44:	bl	20d9c <_Znwj@@Base>
   18d48:	ldr	r3, [sp, #16]
   18d4c:	ldr	r2, [pc, #484]	; 18f38 <__printf_chk@plt+0x806c>
   18d50:	str	r3, [r0, #4]
   18d54:	str	r3, [r0, #12]
   18d58:	mov	r4, r0
   18d5c:	mvn	r3, #0
   18d60:	str	r5, [r0, #32]
   18d64:	str	fp, [r0, #36]	; 0x24
   18d68:	str	r2, [r0]
   18d6c:	b	189d8 <__printf_chk@plt+0x7b0c>
   18d70:	ldrb	r3, [r3, #1]
   18d74:	cmp	r3, #82	; 0x52
   18d78:	bne	187b4 <__printf_chk@plt+0x78e8>
   18d7c:	mov	r1, #10
   18d80:	mov	r0, r4
   18d84:	bl	2162c <_ZdlPv@@Base+0x840>
   18d88:	cmp	r0, #0
   18d8c:	blt	18e98 <__printf_chk@plt+0x7fcc>
   18d90:	ldr	r3, [pc, #376]	; 18f10 <__printf_chk@plt+0x8044>
   18d94:	ldr	r0, [sp, #12]
   18d98:	str	r3, [sp, #4]
   18d9c:	str	r3, [sp]
   18da0:	ldr	r2, [pc, #404]	; 18f3c <__printf_chk@plt+0x8070>
   18da4:	ldr	r1, [sp, #112]	; 0x70
   18da8:	bl	1fc50 <__printf_chk@plt+0xed84>
   18dac:	b	188a8 <__printf_chk@plt+0x79dc>
   18db0:	ldr	r3, [pc, #344]	; 18f10 <__printf_chk@plt+0x8044>
   18db4:	ldr	r2, [pc, #388]	; 18f40 <__printf_chk@plt+0x8074>
   18db8:	str	r3, [sp, #4]
   18dbc:	str	r3, [sp]
   18dc0:	ldr	r1, [sp, #112]	; 0x70
   18dc4:	ldr	r0, [sp, #12]
   18dc8:	bl	1fc50 <__printf_chk@plt+0xed84>
   18dcc:	b	18af4 <__printf_chk@plt+0x7c28>
   18dd0:	ldr	r3, [pc, #312]	; 18f10 <__printf_chk@plt+0x8044>
   18dd4:	ldr	r2, [pc, #360]	; 18f44 <__printf_chk@plt+0x8078>
   18dd8:	str	r3, [sp, #4]
   18ddc:	str	r3, [sp]
   18de0:	ldr	r1, [sp, #112]	; 0x70
   18de4:	ldr	r0, [sp, #12]
   18de8:	bl	1fc50 <__printf_chk@plt+0xed84>
   18dec:	b	18b30 <__printf_chk@plt+0x7c64>
   18df0:	ldr	r1, [pc, #336]	; 18f48 <__printf_chk@plt+0x807c>
   18df4:	ldr	r0, [pc, #336]	; 18f4c <__printf_chk@plt+0x8080>
   18df8:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   18dfc:	b	18c98 <__printf_chk@plt+0x7dcc>
   18e00:	mov	r0, #44	; 0x2c
   18e04:	bl	20d9c <_Znwj@@Base>
   18e08:	ldr	r1, [pc, #320]	; 18f50 <__printf_chk@plt+0x8084>
   18e0c:	mov	r4, r0
   18e10:	b	18b98 <__printf_chk@plt+0x7ccc>
   18e14:	bl	20d9c <_Znwj@@Base>
   18e18:	ldr	r1, [pc, #308]	; 18f54 <__printf_chk@plt+0x8088>
   18e1c:	mov	r4, r0
   18e20:	b	18b98 <__printf_chk@plt+0x7ccc>
   18e24:	bl	20d9c <_Znwj@@Base>
   18e28:	ldr	r1, [pc, #296]	; 18f58 <__printf_chk@plt+0x808c>
   18e2c:	mov	r4, r0
   18e30:	b	18b98 <__printf_chk@plt+0x7ccc>
   18e34:	bl	20d9c <_Znwj@@Base>
   18e38:	ldr	r1, [pc, #284]	; 18f5c <__printf_chk@plt+0x8090>
   18e3c:	mov	r4, r0
   18e40:	b	18b98 <__printf_chk@plt+0x7ccc>
   18e44:	ldrb	r1, [r5, #14]
   18e48:	add	r2, r5, #12
   18e4c:	bl	184e0 <__printf_chk@plt+0x7614>
   18e50:	subs	r1, r0, #0
   18e54:	blt	18e00 <__printf_chk@plt+0x7f34>
   18e58:	mov	r0, #48	; 0x30
   18e5c:	str	r1, [sp, #20]
   18e60:	bl	20d9c <_Znwj@@Base>
   18e64:	ldr	r3, [sp, #16]
   18e68:	ldr	r1, [sp, #20]
   18e6c:	mov	r2, #0
   18e70:	mov	r4, r0
   18e74:	ldr	r0, [pc, #228]	; 18f60 <__printf_chk@plt+0x8094>
   18e78:	str	r3, [r4, #40]	; 0x28
   18e7c:	str	r5, [r4, #32]
   18e80:	str	fp, [r4, #36]	; 0x24
   18e84:	mvn	r3, #0
   18e88:	str	r1, [r4, #44]	; 0x2c
   18e8c:	str	r0, [r4]
   18e90:	b	18bb4 <__printf_chk@plt+0x7ce8>
   18e94:	bl	10d4c <__stack_chk_fail@plt>
   18e98:	ldm	r4, {r1, r2}
   18e9c:	add	r0, sp, #40	; 0x28
   18ea0:	sub	r2, r2, #2
   18ea4:	add	r1, r1, #2
   18ea8:	bl	20f0c <_ZdlPv@@Base+0x120>
   18eac:	add	r0, sp, #40	; 0x28
   18eb0:	bl	21660 <_ZdlPv@@Base+0x874>
   18eb4:	mov	r9, r0
   18eb8:	add	r0, sp, #40	; 0x28
   18ebc:	bl	21054 <_ZdlPv@@Base+0x268>
   18ec0:	mov	r0, #44	; 0x2c
   18ec4:	bl	20d9c <_Znwj@@Base>
   18ec8:	ldr	r1, [pc, #148]	; 18f64 <__printf_chk@plt+0x8098>
   18ecc:	mov	r4, r0
   18ed0:	str	r9, [r0, #40]	; 0x28
   18ed4:	b	18814 <__printf_chk@plt+0x7948>
   18ed8:	ldr	r1, [pc, #104]	; 18f48 <__printf_chk@plt+0x807c>
   18edc:	ldr	r0, [pc, #132]	; 18f68 <__printf_chk@plt+0x809c>
   18ee0:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   18ee4:	b	188a8 <__printf_chk@plt+0x79dc>
   18ee8:	add	r0, sp, #40	; 0x28
   18eec:	bl	21054 <_ZdlPv@@Base+0x268>
   18ef0:	bl	10d58 <__cxa_end_cleanup@plt>
   18ef4:	andeq	r7, r3, r8, asr #27
   18ef8:	andeq	r4, r2, r4, lsr sp
   18efc:	andeq	r4, r2, r8, lsr sp
   18f00:	andeq	r4, r2, ip, lsr sp
   18f04:	andeq	r4, r2, r0, asr #26
   18f08:	andeq	r4, r2, r4, asr #26
   18f0c:			; <UNDEFINED> instruction: 0x000244b8
   18f10:	andeq	sl, r3, r8, lsl #29
   18f14:	ldrdeq	r4, [r2], -r8
   18f18:	strdeq	r4, [r2], -ip
   18f1c:	andeq	r4, r2, r0, lsr r4
   18f20:	andeq	r4, r2, r4, ror r4
   18f24:	andeq	r4, r2, r8, lsr r3
   18f28:	andeq	r4, r2, r4, ror r3
   18f2c:	strdeq	r4, [r2], -ip
   18f30:			; <UNDEFINED> instruction: 0x000243b0
   18f34:	andeq	r4, r2, r0, ror #26
   18f38:	muleq	r2, r8, r0
   18f3c:	andeq	r4, r2, r8, asr #26
   18f40:	andeq	r4, r2, ip, lsr #27
   18f44:	andeq	r4, r2, r0, lsl #27
   18f48:	andeq	r4, r2, r4, lsr #17
   18f4c:	andeq	r0, r0, r5, lsl #12
   18f50:	andeq	r4, r2, r0, lsr r2
   18f54:			; <UNDEFINED> instruction: 0x000242b8
   18f58:	andeq	r4, r2, r8, lsr #3
   18f5c:	andeq	r4, r2, ip, ror #3
   18f60:	andeq	r4, r2, r4, ror r2
   18f64:	andeq	r4, r2, r0, lsr #2
   18f68:	andeq	r0, r0, r6, asr r6
   18f6c:	push	{r4, r5, r6, lr}
   18f70:	mov	r4, r0
   18f74:	ldr	r3, [r0]
   18f78:	mov	r6, r1
   18f7c:	cmp	r1, r3
   18f80:	mov	r5, r2
   18f84:	blt	18f8c <__printf_chk@plt+0x80c0>
   18f88:	bl	15608 <__printf_chk@plt+0x473c>
   18f8c:	ldr	r3, [r4, #4]
   18f90:	cmp	r3, #0
   18f94:	poplt	{r4, r5, r6, pc}
   18f98:	lsl	r1, r6, #2
   18f9c:	sub	r2, r5, #1
   18fa0:	mov	r3, #0
   18fa4:	ldr	r0, [r4, #40]	; 0x28
   18fa8:	ldrb	ip, [r2, #1]!
   18fac:	ldr	r0, [r0, r1]
   18fb0:	strb	ip, [r0, r3]
   18fb4:	ldr	r0, [r4, #4]
   18fb8:	add	r3, r3, #1
   18fbc:	cmp	r0, r3
   18fc0:	bge	18fa4 <__printf_chk@plt+0x80d8>
   18fc4:	pop	{r4, r5, r6, pc}
   18fc8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18fcc:	ldr	r5, [r0, #28]
   18fd0:	cmp	r5, #0
   18fd4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18fd8:	ldr	r8, [pc, #132]	; 19064 <__printf_chk@plt+0x8198>
   18fdc:	ldr	r7, [pc, #132]	; 19068 <__printf_chk@plt+0x819c>
   18fe0:	mov	sl, r0
   18fe4:	ldr	r6, [r5, #16]
   18fe8:	ldr	r3, [r5, #20]
   18fec:	cmp	r6, r3
   18ff0:	bgt	19054 <__printf_chk@plt+0x8188>
   18ff4:	ldr	r2, [r5, #28]
   18ff8:	ldr	r4, [r5, #24]
   18ffc:	cmp	r4, r2
   19000:	bgt	19048 <__printf_chk@plt+0x817c>
   19004:	lsl	r9, r6, #2
   19008:	b	19014 <__printf_chk@plt+0x8148>
   1900c:	cmp	r2, r4
   19010:	blt	19044 <__printf_chk@plt+0x8178>
   19014:	ldr	r3, [sl, #36]	; 0x24
   19018:	ldr	r3, [r3, r9]
   1901c:	ldr	r3, [r3, r4, lsl #2]
   19020:	add	r4, r4, #1
   19024:	cmp	r3, r5
   19028:	beq	1900c <__printf_chk@plt+0x8140>
   1902c:	mov	r1, r8
   19030:	mov	r0, r7
   19034:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   19038:	ldr	r2, [r5, #28]
   1903c:	cmp	r2, r4
   19040:	bge	19014 <__printf_chk@plt+0x8148>
   19044:	ldr	r3, [r5, #20]
   19048:	add	r6, r6, #1
   1904c:	cmp	r3, r6
   19050:	bge	18ff8 <__printf_chk@plt+0x812c>
   19054:	ldr	r5, [r5, #4]
   19058:	cmp	r5, #0
   1905c:	bne	18fe4 <__printf_chk@plt+0x8118>
   19060:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19064:	andeq	r4, r2, r4, lsr #17
   19068:	andeq	r0, r0, lr, ror r6
   1906c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19070:	mov	fp, r0
   19074:	ldr	r0, [r0]
   19078:	bl	10d04 <_Znaj@plt>
   1907c:	ldr	r3, [fp]
   19080:	cmp	r3, #0
   19084:	str	r0, [fp, #44]	; 0x2c
   19088:	pople	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1908c:	ldr	r0, [fp, #4]
   19090:	mov	r5, #0
   19094:	cmp	r0, #0
   19098:	ldr	sl, [pc, #264]	; 191a8 <__printf_chk@plt+0x82dc>
   1909c:	mov	r8, r5
   190a0:	ble	19154 <__printf_chk@plt+0x8288>
   190a4:	mov	r3, #0
   190a8:	mov	r6, r3
   190ac:	mov	r7, r3
   190b0:	lsl	r9, r5, #2
   190b4:	b	190c8 <__printf_chk@plt+0x81fc>
   190b8:	ldr	r3, [r4, #28]
   190bc:	add	r3, r3, #1
   190c0:	cmp	r0, r3
   190c4:	ble	19178 <__printf_chk@plt+0x82ac>
   190c8:	ldr	r1, [fp, #36]	; 0x24
   190cc:	ldr	r1, [r1, r9]
   190d0:	ldr	r4, [r1, r3, lsl #2]
   190d4:	cmp	r4, #0
   190d8:	beq	190bc <__printf_chk@plt+0x81f0>
   190dc:	ldr	r1, [r4, #16]
   190e0:	ldr	r3, [r4, #20]
   190e4:	cmp	r1, r3
   190e8:	bne	190b8 <__printf_chk@plt+0x81ec>
   190ec:	ldr	r3, [r4]
   190f0:	mov	r0, r4
   190f4:	ldr	r3, [r3, #40]	; 0x28
   190f8:	blx	r3
   190fc:	add	r3, r0, #1
   19100:	cmp	r3, #3
   19104:	ldrls	pc, [pc, r3, lsl #2]
   19108:	b	1911c <__printf_chk@plt+0x8250>
   1910c:	andeq	r9, r1, r0, lsr r1
   19110:	andeq	r9, r1, r8, lsr #2
   19114:	andeq	r9, r1, ip, ror #2
   19118:	andeq	r9, r1, r0, ror #2
   1911c:	mov	r1, sl
   19120:	ldr	r0, [pc, #132]	; 191ac <__printf_chk@plt+0x82e0>
   19124:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   19128:	ldr	r0, [fp, #4]
   1912c:	b	190b8 <__printf_chk@plt+0x81ec>
   19130:	ldr	r3, [fp, #44]	; 0x2c
   19134:	strb	r8, [r3, r5]
   19138:	ldr	r3, [fp]
   1913c:	add	r5, r5, #1
   19140:	cmp	r3, r5
   19144:	pople	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19148:	ldr	r0, [fp, #4]
   1914c:	cmp	r0, #0
   19150:	bgt	190a4 <__printf_chk@plt+0x81d8>
   19154:	ldr	r2, [fp, #44]	; 0x2c
   19158:	add	r2, r2, r5
   1915c:	b	191a0 <__printf_chk@plt+0x82d4>
   19160:	mov	r6, #1
   19164:	ldr	r0, [fp, #4]
   19168:	b	190b8 <__printf_chk@plt+0x81ec>
   1916c:	mov	r7, r0
   19170:	ldr	r0, [fp, #4]
   19174:	b	190b8 <__printf_chk@plt+0x81ec>
   19178:	ldr	r3, [fp, #44]	; 0x2c
   1917c:	cmp	r6, #0
   19180:	add	r2, r3, r5
   19184:	movne	r2, #2
   19188:	strbne	r2, [r3, r5]
   1918c:	bne	19138 <__printf_chk@plt+0x826c>
   19190:	cmp	r7, #0
   19194:	movne	r3, #1
   19198:	strbne	r3, [r2]
   1919c:	bne	19138 <__printf_chk@plt+0x826c>
   191a0:	strb	r8, [r2]
   191a4:	b	19138 <__printf_chk@plt+0x826c>
   191a8:	andeq	r4, r2, r4, lsr #17
   191ac:			; <UNDEFINED> instruction: 0x000006b2
   191b0:	ldr	r1, [r0, #4]
   191b4:	cmp	r1, #0
   191b8:	ble	191e8 <__printf_chk@plt+0x831c>
   191bc:	ldr	r3, [r0, #80]	; 0x50
   191c0:	mov	r0, #0
   191c4:	add	r1, r3, r1
   191c8:	sub	r1, r1, #1
   191cc:	sub	r3, r3, #1
   191d0:	ldrb	r2, [r3, #1]!
   191d4:	cmp	r2, #0
   191d8:	addne	r0, r0, #1
   191dc:	cmp	r3, r1
   191e0:	bne	191d0 <__printf_chk@plt+0x8304>
   191e4:	bx	lr
   191e8:	mov	r0, #0
   191ec:	bx	lr
   191f0:	push	{r4, r5, r6, lr}
   191f4:	mov	r5, r0
   191f8:	ldr	r6, [pc, #328]	; 19348 <__printf_chk@plt+0x847c>
   191fc:	ldr	r4, [pc, #328]	; 1934c <__printf_chk@plt+0x8480>
   19200:	sub	sp, sp, #24
   19204:	ldr	ip, [r6]
   19208:	mov	r1, #1
   1920c:	ldr	r3, [r4]
   19210:	mov	r2, #19
   19214:	ldr	r0, [pc, #308]	; 19350 <__printf_chk@plt+0x8484>
   19218:	str	ip, [sp, #20]
   1921c:	bl	10dac <fwrite@plt>
   19220:	ldr	r1, [r5, #8]
   19224:	cmp	r1, #0
   19228:	ble	192c0 <__printf_chk@plt+0x83f4>
   1922c:	add	r0, sp, #8
   19230:	bl	21834 <_ZdlPv@@Base+0xa48>
   19234:	ldr	r3, [pc, #280]	; 19354 <__printf_chk@plt+0x8488>
   19238:	add	r1, sp, #8
   1923c:	str	r3, [sp, #4]
   19240:	str	r3, [sp]
   19244:	mov	r2, r3
   19248:	ldr	r0, [pc, #264]	; 19358 <__printf_chk@plt+0x848c>
   1924c:	bl	157c0 <__printf_chk@plt+0x48f4>
   19250:	add	r0, sp, #8
   19254:	bl	21054 <_ZdlPv@@Base+0x268>
   19258:	ldr	r2, [r5, #76]	; 0x4c
   1925c:	ldr	r3, [r4]
   19260:	tst	r2, #1
   19264:	beq	192e4 <__printf_chk@plt+0x8418>
   19268:	ldr	r2, [pc, #236]	; 1935c <__printf_chk@plt+0x8490>
   1926c:	ldr	r2, [r2]
   19270:	cmp	r2, #0
   19274:	bne	19308 <__printf_chk@plt+0x843c>
   19278:	ldr	r2, [pc, #224]	; 19360 <__printf_chk@plt+0x8494>
   1927c:	mov	r1, #1
   19280:	ldr	r0, [pc, #220]	; 19364 <__printf_chk@plt+0x8498>
   19284:	bl	10dac <fwrite@plt>
   19288:	ldr	r3, [r5, #76]	; 0x4c
   1928c:	tst	r3, #32
   19290:	beq	19320 <__printf_chk@plt+0x8454>
   19294:	ldr	r3, [r4]
   19298:	mov	r2, #14
   1929c:	mov	r1, #1
   192a0:	ldr	r0, [pc, #192]	; 19368 <__printf_chk@plt+0x849c>
   192a4:	bl	10dac <fwrite@plt>
   192a8:	ldr	r2, [sp, #20]
   192ac:	ldr	r3, [r6]
   192b0:	cmp	r2, r3
   192b4:	bne	19338 <__printf_chk@plt+0x846c>
   192b8:	add	sp, sp, #24
   192bc:	pop	{r4, r5, r6, pc}
   192c0:	ldr	r3, [r4]
   192c4:	mov	r2, #16
   192c8:	mov	r1, #1
   192cc:	ldr	r0, [pc, #152]	; 1936c <__printf_chk@plt+0x84a0>
   192d0:	bl	10dac <fwrite@plt>
   192d4:	ldr	r2, [r5, #76]	; 0x4c
   192d8:	ldr	r3, [r4]
   192dc:	tst	r2, #1
   192e0:	bne	19268 <__printf_chk@plt+0x839c>
   192e4:	mov	r2, #18
   192e8:	mov	r1, #1
   192ec:	ldr	r0, [pc, #124]	; 19370 <__printf_chk@plt+0x84a4>
   192f0:	bl	10dac <fwrite@plt>
   192f4:	ldr	r2, [pc, #96]	; 1935c <__printf_chk@plt+0x8490>
   192f8:	ldr	r3, [r4]
   192fc:	ldr	r2, [r2]
   19300:	cmp	r2, #0
   19304:	beq	19278 <__printf_chk@plt+0x83ac>
   19308:	mov	r2, #10
   1930c:	mov	r1, #1
   19310:	ldr	r0, [pc, #92]	; 19374 <__printf_chk@plt+0x84a8>
   19314:	bl	10dac <fwrite@plt>
   19318:	ldr	r3, [r4]
   1931c:	b	19278 <__printf_chk@plt+0x83ac>
   19320:	ldr	r3, [r4]
   19324:	mov	r2, #884	; 0x374
   19328:	mov	r1, #1
   1932c:	ldr	r0, [pc, #68]	; 19378 <__printf_chk@plt+0x84ac>
   19330:	bl	10dac <fwrite@plt>
   19334:	b	19294 <__printf_chk@plt+0x83c8>
   19338:	bl	10d4c <__stack_chk_fail@plt>
   1933c:	add	r0, sp, #8
   19340:	bl	21054 <_ZdlPv@@Base+0x268>
   19344:	bl	10d58 <__cxa_end_cleanup@plt>
   19348:	andeq	r7, r3, r8, asr #27
   1934c:	andeq	r8, r3, ip, lsr #32
   19350:	strdeq	r4, [r2], -ip
   19354:	andeq	sl, r3, r0, asr r0
   19358:	andeq	r4, r2, r0, lsl lr
   1935c:	andeq	r8, r3, r4, lsr r0
   19360:	andeq	r0, r0, sl, ror #5
   19364:	andeq	r4, r2, r4, asr lr
   19368:			; <UNDEFINED> instruction: 0x000254b8
   1936c:	andeq	r4, r2, r0, lsr #28
   19370:	andeq	r4, r2, r4, lsr lr
   19374:	andeq	r4, r2, r8, asr #28
   19378:	andeq	r5, r2, r0, asr #2
   1937c:	push	{r4, r5, lr}
   19380:	sub	sp, sp, #12
   19384:	ldr	r5, [pc, #48]	; 193bc <__printf_chk@plt+0x84f0>
   19388:	mov	r4, r0
   1938c:	stm	sp, {r1, r2}
   19390:	ldr	r3, [pc, #40]	; 193c0 <__printf_chk@plt+0x84f4>
   19394:	mov	r2, #26
   19398:	mov	r0, r5
   1939c:	mov	r1, #1
   193a0:	bl	10e6c <__sprintf_chk@plt>
   193a4:	mov	r1, r5
   193a8:	mov	r0, r4
   193ac:	bl	20f68 <_ZdlPv@@Base+0x17c>
   193b0:	mov	r0, r4
   193b4:	add	sp, sp, #12
   193b8:	pop	{r4, r5, pc}
   193bc:	ldrdeq	sl, [r3], -r4
   193c0:	andeq	r5, r2, r8, asr #9
   193c4:	push	{r4, r5, lr}
   193c8:	sub	sp, sp, #12
   193cc:	ldr	r5, [pc, #48]	; 19404 <__printf_chk@plt+0x8538>
   193d0:	mov	r4, r0
   193d4:	stm	sp, {r1, r2}
   193d8:	ldr	r3, [pc, #40]	; 19408 <__printf_chk@plt+0x853c>
   193dc:	mov	r2, #26
   193e0:	mov	r0, r5
   193e4:	mov	r1, #1
   193e8:	bl	10e6c <__sprintf_chk@plt>
   193ec:	mov	r1, r5
   193f0:	mov	r0, r4
   193f4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   193f8:	mov	r0, r4
   193fc:	add	sp, sp, #12
   19400:	pop	{r4, r5, pc}
   19404:	muleq	r3, r8, r0
   19408:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1940c:	push	{r4, r5, lr}
   19410:	sub	sp, sp, #12
   19414:	ldr	r5, [pc, #48]	; 1944c <__printf_chk@plt+0x8580>
   19418:	mov	r4, r0
   1941c:	stm	sp, {r1, r2}
   19420:	ldr	r3, [pc, #40]	; 19450 <__printf_chk@plt+0x8584>
   19424:	mov	r2, #26
   19428:	mov	r0, r5
   1942c:	mov	r1, #1
   19430:	bl	10e6c <__sprintf_chk@plt>
   19434:	mov	r1, r5
   19438:	mov	r0, r4
   1943c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19440:	mov	r0, r4
   19444:	add	sp, sp, #12
   19448:	pop	{r4, r5, pc}
   1944c:	andeq	sl, r3, ip, rrx
   19450:	andeq	r4, r2, r4, lsr r9
   19454:	push	{r4, r5, r6, r7, lr}
   19458:	sub	sp, sp, #12
   1945c:	ldr	r6, [pc, #96]	; 194c4 <__printf_chk@plt+0x85f8>
   19460:	mov	r5, r1
   19464:	str	r1, [sp]
   19468:	mov	r7, r2
   1946c:	mov	r4, r0
   19470:	ldr	r3, [pc, #80]	; 194c8 <__printf_chk@plt+0x85fc>
   19474:	mov	r0, r6
   19478:	mov	r2, #24
   1947c:	mov	r1, #1
   19480:	bl	10e6c <__sprintf_chk@plt>
   19484:	cmp	r5, r7
   19488:	beq	194ac <__printf_chk@plt+0x85e0>
   1948c:	mov	r0, r6
   19490:	bl	10dd0 <strlen@plt>
   19494:	str	r7, [sp]
   19498:	ldr	r3, [pc, #44]	; 194cc <__printf_chk@plt+0x8600>
   1949c:	mvn	r2, #0
   194a0:	mov	r1, #1
   194a4:	add	r0, r6, r0
   194a8:	bl	10e6c <__sprintf_chk@plt>
   194ac:	ldr	r1, [pc, #16]	; 194c4 <__printf_chk@plt+0x85f8>
   194b0:	mov	r0, r4
   194b4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   194b8:	mov	r0, r4
   194bc:	add	sp, sp, #12
   194c0:	pop	{r4, r5, r6, r7, pc}
   194c4:	strdeq	sl, [r3], -r0
   194c8:	ldrdeq	r5, [r2], -r4
   194cc:	ldrdeq	r5, [r2], -ip
   194d0:	push	{r4, r5, r6, lr}
   194d4:	sub	sp, sp, #48	; 0x30
   194d8:	ldr	r6, [pc, #352]	; 19640 <__printf_chk@plt+0x8774>
   194dc:	ldr	r2, [r0, #24]
   194e0:	mov	r4, r0
   194e4:	ldr	ip, [r6]
   194e8:	ldr	r3, [pc, #340]	; 19644 <__printf_chk@plt+0x8778>
   194ec:	str	r2, [sp]
   194f0:	mov	r1, #1
   194f4:	mov	r2, #14
   194f8:	ldr	r0, [pc, #328]	; 19648 <__printf_chk@plt+0x877c>
   194fc:	str	ip, [sp, #44]	; 0x2c
   19500:	bl	10e6c <__sprintf_chk@plt>
   19504:	ldr	r1, [pc, #316]	; 19648 <__printf_chk@plt+0x877c>
   19508:	add	r0, sp, #8
   1950c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19510:	ldr	r2, [r4, #28]
   19514:	ldr	r1, [r4, #24]
   19518:	add	r0, sp, #20
   1951c:	bl	19454 <__printf_chk@plt+0x8588>
   19520:	ldr	r2, [r4, #24]
   19524:	ldr	r3, [r4, #16]
   19528:	mov	r1, #1
   1952c:	str	r2, [sp, #4]
   19530:	str	r3, [sp]
   19534:	mov	r2, #26
   19538:	ldr	r3, [pc, #268]	; 1964c <__printf_chk@plt+0x8780>
   1953c:	ldr	r0, [pc, #268]	; 19650 <__printf_chk@plt+0x8784>
   19540:	bl	10e6c <__sprintf_chk@plt>
   19544:	add	r0, sp, #32
   19548:	ldr	r1, [pc, #256]	; 19650 <__printf_chk@plt+0x8784>
   1954c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19550:	ldr	r5, [pc, #252]	; 19654 <__printf_chk@plt+0x8788>
   19554:	add	r3, sp, #32
   19558:	str	r5, [sp, #4]
   1955c:	str	r5, [sp]
   19560:	add	r2, sp, #20
   19564:	add	r1, sp, #8
   19568:	ldr	r0, [pc, #232]	; 19658 <__printf_chk@plt+0x878c>
   1956c:	bl	157c0 <__printf_chk@plt+0x48f4>
   19570:	add	r0, sp, #32
   19574:	bl	21054 <_ZdlPv@@Base+0x268>
   19578:	add	r0, sp, #20
   1957c:	bl	21054 <_ZdlPv@@Base+0x268>
   19580:	add	r0, sp, #8
   19584:	bl	21054 <_ZdlPv@@Base+0x268>
   19588:	ldr	r2, [r4, #24]
   1958c:	ldr	r3, [r4, #16]
   19590:	mov	r1, #1
   19594:	str	r2, [sp, #4]
   19598:	str	r3, [sp]
   1959c:	mov	r2, #26
   195a0:	ldr	r3, [pc, #180]	; 1965c <__printf_chk@plt+0x8790>
   195a4:	add	r0, r5, #72	; 0x48
   195a8:	bl	10e6c <__sprintf_chk@plt>
   195ac:	add	r1, r5, #72	; 0x48
   195b0:	add	r0, sp, #32
   195b4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   195b8:	mov	r3, r5
   195bc:	str	r5, [sp, #4]
   195c0:	str	r5, [sp]
   195c4:	mov	r2, r5
   195c8:	add	r1, sp, #32
   195cc:	ldr	r0, [pc, #140]	; 19660 <__printf_chk@plt+0x8794>
   195d0:	bl	157c0 <__printf_chk@plt+0x48f4>
   195d4:	add	r0, sp, #32
   195d8:	bl	21054 <_ZdlPv@@Base+0x268>
   195dc:	ldr	r3, [pc, #128]	; 19664 <__printf_chk@plt+0x8798>
   195e0:	mov	r2, #4
   195e4:	mov	r1, #1
   195e8:	ldr	r3, [r3]
   195ec:	ldr	r0, [pc, #116]	; 19668 <__printf_chk@plt+0x879c>
   195f0:	bl	10dac <fwrite@plt>
   195f4:	ldr	r2, [sp, #44]	; 0x2c
   195f8:	ldr	r3, [r6]
   195fc:	cmp	r2, r3
   19600:	bne	1960c <__printf_chk@plt+0x8740>
   19604:	add	sp, sp, #48	; 0x30
   19608:	pop	{r4, r5, r6, pc}
   1960c:	bl	10d4c <__stack_chk_fail@plt>
   19610:	add	r0, sp, #32
   19614:	bl	21054 <_ZdlPv@@Base+0x268>
   19618:	bl	10d58 <__cxa_end_cleanup@plt>
   1961c:	add	r0, sp, #32
   19620:	bl	21054 <_ZdlPv@@Base+0x268>
   19624:	add	r0, sp, #20
   19628:	bl	21054 <_ZdlPv@@Base+0x268>
   1962c:	add	r0, sp, #8
   19630:	bl	21054 <_ZdlPv@@Base+0x268>
   19634:	bl	10d58 <__cxa_end_cleanup@plt>
   19638:	b	19624 <__printf_chk@plt+0x8758>
   1963c:	b	1962c <__printf_chk@plt+0x8760>
   19640:	andeq	r7, r3, r8, asr #27
   19644:			; <UNDEFINED> instruction: 0x000249bc
   19648:	andeq	sl, r3, r8, lsl #1
   1964c:	andeq	r5, r2, r8, asr #9
   19650:	ldrdeq	sl, [r3], -r4
   19654:	andeq	sl, r3, r0, asr r0
   19658:	andeq	r5, r2, r0, ror #9
   1965c:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   19660:	andeq	r4, r2, r0, ror #19
   19664:	andeq	r8, r3, ip, lsr #32
   19668:	andeq	r4, r2, r8, ror #19
   1966c:	push	{r4, r5, r6, lr}
   19670:	sub	sp, sp, #48	; 0x30
   19674:	ldr	r6, [pc, #352]	; 197dc <__printf_chk@plt+0x8910>
   19678:	ldr	r2, [r0, #24]
   1967c:	mov	r4, r0
   19680:	ldr	ip, [r6]
   19684:	ldr	r3, [pc, #340]	; 197e0 <__printf_chk@plt+0x8914>
   19688:	str	r2, [sp]
   1968c:	mov	r1, #1
   19690:	mov	r2, #14
   19694:	ldr	r0, [pc, #328]	; 197e4 <__printf_chk@plt+0x8918>
   19698:	str	ip, [sp, #44]	; 0x2c
   1969c:	bl	10e6c <__sprintf_chk@plt>
   196a0:	ldr	r1, [pc, #316]	; 197e4 <__printf_chk@plt+0x8918>
   196a4:	add	r0, sp, #8
   196a8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   196ac:	ldr	r2, [r4, #28]
   196b0:	ldr	r1, [r4, #24]
   196b4:	add	r0, sp, #20
   196b8:	bl	19454 <__printf_chk@plt+0x8588>
   196bc:	ldr	r2, [r4, #24]
   196c0:	ldr	r3, [r4, #16]
   196c4:	mov	r1, #1
   196c8:	str	r2, [sp, #4]
   196cc:	str	r3, [sp]
   196d0:	mov	r2, #26
   196d4:	ldr	r3, [pc, #268]	; 197e8 <__printf_chk@plt+0x891c>
   196d8:	ldr	r0, [pc, #268]	; 197ec <__printf_chk@plt+0x8920>
   196dc:	bl	10e6c <__sprintf_chk@plt>
   196e0:	add	r0, sp, #32
   196e4:	ldr	r1, [pc, #256]	; 197ec <__printf_chk@plt+0x8920>
   196e8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   196ec:	ldr	r5, [pc, #252]	; 197f0 <__printf_chk@plt+0x8924>
   196f0:	add	r3, sp, #32
   196f4:	str	r5, [sp, #4]
   196f8:	str	r5, [sp]
   196fc:	add	r2, sp, #20
   19700:	add	r1, sp, #8
   19704:	ldr	r0, [pc, #232]	; 197f4 <__printf_chk@plt+0x8928>
   19708:	bl	157c0 <__printf_chk@plt+0x48f4>
   1970c:	add	r0, sp, #32
   19710:	bl	21054 <_ZdlPv@@Base+0x268>
   19714:	add	r0, sp, #20
   19718:	bl	21054 <_ZdlPv@@Base+0x268>
   1971c:	add	r0, sp, #8
   19720:	bl	21054 <_ZdlPv@@Base+0x268>
   19724:	ldr	r2, [r4, #24]
   19728:	ldr	r3, [r4, #16]
   1972c:	mov	r1, #1
   19730:	str	r2, [sp, #4]
   19734:	str	r3, [sp]
   19738:	mov	r2, #26
   1973c:	ldr	r3, [pc, #180]	; 197f8 <__printf_chk@plt+0x892c>
   19740:	add	r0, r5, #72	; 0x48
   19744:	bl	10e6c <__sprintf_chk@plt>
   19748:	add	r1, r5, #72	; 0x48
   1974c:	add	r0, sp, #32
   19750:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19754:	mov	r3, r5
   19758:	str	r5, [sp, #4]
   1975c:	str	r5, [sp]
   19760:	mov	r2, r5
   19764:	add	r1, sp, #32
   19768:	ldr	r0, [pc, #140]	; 197fc <__printf_chk@plt+0x8930>
   1976c:	bl	157c0 <__printf_chk@plt+0x48f4>
   19770:	add	r0, sp, #32
   19774:	bl	21054 <_ZdlPv@@Base+0x268>
   19778:	ldr	r3, [pc, #128]	; 19800 <__printf_chk@plt+0x8934>
   1977c:	mov	r2, #4
   19780:	mov	r1, #1
   19784:	ldr	r3, [r3]
   19788:	ldr	r0, [pc, #116]	; 19804 <__printf_chk@plt+0x8938>
   1978c:	bl	10dac <fwrite@plt>
   19790:	ldr	r2, [sp, #44]	; 0x2c
   19794:	ldr	r3, [r6]
   19798:	cmp	r2, r3
   1979c:	bne	197a8 <__printf_chk@plt+0x88dc>
   197a0:	add	sp, sp, #48	; 0x30
   197a4:	pop	{r4, r5, r6, pc}
   197a8:	bl	10d4c <__stack_chk_fail@plt>
   197ac:	add	r0, sp, #32
   197b0:	bl	21054 <_ZdlPv@@Base+0x268>
   197b4:	bl	10d58 <__cxa_end_cleanup@plt>
   197b8:	add	r0, sp, #32
   197bc:	bl	21054 <_ZdlPv@@Base+0x268>
   197c0:	add	r0, sp, #20
   197c4:	bl	21054 <_ZdlPv@@Base+0x268>
   197c8:	add	r0, sp, #8
   197cc:	bl	21054 <_ZdlPv@@Base+0x268>
   197d0:	bl	10d58 <__cxa_end_cleanup@plt>
   197d4:	b	197c0 <__printf_chk@plt+0x88f4>
   197d8:	b	197c8 <__printf_chk@plt+0x88fc>
   197dc:	andeq	r7, r3, r8, asr #27
   197e0:			; <UNDEFINED> instruction: 0x000249bc
   197e4:	andeq	sl, r3, r8, lsl #1
   197e8:	andeq	r5, r2, r8, asr #9
   197ec:	ldrdeq	sl, [r3], -r4
   197f0:	andeq	sl, r3, r0, asr r0
   197f4:	andeq	r5, r2, r0, lsl #10
   197f8:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   197fc:	andeq	r4, r2, r0, ror #19
   19800:	andeq	r8, r3, ip, lsr #32
   19804:	andeq	r4, r2, r8, ror #19
   19808:	ldr	r3, [r0, #36]	; 0x24
   1980c:	push	{r4, r5, r6, r7, lr}
   19810:	sub	sp, sp, #28
   19814:	ldr	r6, [pc, #356]	; 19980 <__printf_chk@plt+0x8ab4>
   19818:	ldrb	r3, [r3, #37]	; 0x25
   1981c:	mov	r5, r0
   19820:	ldr	r2, [r6]
   19824:	cmp	r3, #0
   19828:	mov	r7, r1
   1982c:	str	r2, [sp, #20]
   19830:	bne	198f0 <__printf_chk@plt+0x8a24>
   19834:	cmp	r7, #0
   19838:	beq	19910 <__printf_chk@plt+0x8a44>
   1983c:	ldr	r2, [r5, #24]
   19840:	ldr	r0, [pc, #316]	; 19984 <__printf_chk@plt+0x8ab8>
   19844:	ldr	r3, [pc, #316]	; 19988 <__printf_chk@plt+0x8abc>
   19848:	sub	r4, r0, #56	; 0x38
   1984c:	str	r2, [sp]
   19850:	mov	r1, #1
   19854:	mov	r2, #14
   19858:	bl	10e6c <__sprintf_chk@plt>
   1985c:	add	r1, r4, #56	; 0x38
   19860:	add	r0, sp, #8
   19864:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19868:	add	r1, sp, #8
   1986c:	str	r4, [sp, #4]
   19870:	str	r4, [sp]
   19874:	mov	r3, r4
   19878:	mov	r2, r4
   1987c:	ldr	r0, [pc, #264]	; 1998c <__printf_chk@plt+0x8ac0>
   19880:	bl	157c0 <__printf_chk@plt+0x48f4>
   19884:	add	r0, sp, #8
   19888:	bl	21054 <_ZdlPv@@Base+0x268>
   1988c:	ldr	r2, [r5, #28]
   19890:	ldr	r1, [r5, #24]
   19894:	add	r0, sp, #8
   19898:	bl	19454 <__printf_chk@plt+0x8588>
   1989c:	mov	r3, r4
   198a0:	str	r4, [sp, #4]
   198a4:	str	r4, [sp]
   198a8:	mov	r2, r4
   198ac:	add	r1, sp, #8
   198b0:	ldr	r0, [pc, #216]	; 19990 <__printf_chk@plt+0x8ac4>
   198b4:	bl	157c0 <__printf_chk@plt+0x48f4>
   198b8:	add	r0, sp, #8
   198bc:	bl	21054 <_ZdlPv@@Base+0x268>
   198c0:	cmp	r7, #0
   198c4:	beq	19948 <__printf_chk@plt+0x8a7c>
   198c8:	ldr	r3, [r5, #36]	; 0x24
   198cc:	ldrb	r3, [r3, #37]	; 0x25
   198d0:	cmp	r3, #0
   198d4:	bne	1992c <__printf_chk@plt+0x8a60>
   198d8:	ldr	r2, [sp, #20]
   198dc:	ldr	r3, [r6]
   198e0:	cmp	r2, r3
   198e4:	bne	19964 <__printf_chk@plt+0x8a98>
   198e8:	add	sp, sp, #28
   198ec:	pop	{r4, r5, r6, r7, pc}
   198f0:	ldr	r3, [pc, #156]	; 19994 <__printf_chk@plt+0x8ac8>
   198f4:	mov	r2, #8
   198f8:	mov	r1, #1
   198fc:	ldr	r3, [r3]
   19900:	ldr	r0, [pc, #144]	; 19998 <__printf_chk@plt+0x8acc>
   19904:	bl	10dac <fwrite@plt>
   19908:	cmp	r7, #0
   1990c:	bne	1983c <__printf_chk@plt+0x8970>
   19910:	ldr	r3, [pc, #124]	; 19994 <__printf_chk@plt+0x8ac8>
   19914:	mov	r2, #9
   19918:	mov	r1, #1
   1991c:	ldr	r3, [r3]
   19920:	ldr	r0, [pc, #116]	; 1999c <__printf_chk@plt+0x8ad0>
   19924:	bl	10dac <fwrite@plt>
   19928:	b	1983c <__printf_chk@plt+0x8970>
   1992c:	ldr	r3, [pc, #96]	; 19994 <__printf_chk@plt+0x8ac8>
   19930:	mov	r2, #7
   19934:	mov	r1, #1
   19938:	ldr	r3, [r3]
   1993c:	ldr	r0, [pc, #92]	; 199a0 <__printf_chk@plt+0x8ad4>
   19940:	bl	10dac <fwrite@plt>
   19944:	b	198d8 <__printf_chk@plt+0x8a0c>
   19948:	ldr	r3, [pc, #68]	; 19994 <__printf_chk@plt+0x8ac8>
   1994c:	mov	r2, #8
   19950:	mov	r1, #1
   19954:	ldr	r3, [r3]
   19958:	ldr	r0, [pc, #68]	; 199a4 <__printf_chk@plt+0x8ad8>
   1995c:	bl	10dac <fwrite@plt>
   19960:	b	198c8 <__printf_chk@plt+0x89fc>
   19964:	bl	10d4c <__stack_chk_fail@plt>
   19968:	add	r0, sp, #8
   1996c:	bl	21054 <_ZdlPv@@Base+0x268>
   19970:	bl	10d58 <__cxa_end_cleanup@plt>
   19974:	add	r0, sp, #8
   19978:	bl	21054 <_ZdlPv@@Base+0x268>
   1997c:	bl	10d58 <__cxa_end_cleanup@plt>
   19980:	andeq	r7, r3, r8, asr #27
   19984:	andeq	sl, r3, r8, lsl #1
   19988:			; <UNDEFINED> instruction: 0x000249bc
   1998c:	ldrdeq	r4, [r2], -r8
   19990:	andeq	r5, r2, r4, lsr #10
   19994:	andeq	r8, r3, ip, lsr #32
   19998:	andeq	r4, r2, r8, lsr #21
   1999c:	andeq	r4, r2, ip, lsl #20
   199a0:	ldrdeq	r4, [r2], -r0
   199a4:	andeq	r4, r2, ip, lsr sl
   199a8:	ldr	r3, [r0, #36]	; 0x24
   199ac:	push	{r4, r5, r6, lr}
   199b0:	sub	sp, sp, #40	; 0x28
   199b4:	ldr	r5, [pc, #324]	; 19b00 <__printf_chk@plt+0x8c34>
   199b8:	ldrb	r3, [r3, #37]	; 0x25
   199bc:	mov	r4, r0
   199c0:	ldr	r2, [r5]
   199c4:	cmp	r3, #0
   199c8:	mov	r6, r1
   199cc:	str	r2, [sp, #36]	; 0x24
   199d0:	bne	19a70 <__printf_chk@plt+0x8ba4>
   199d4:	cmp	r6, #0
   199d8:	beq	19a90 <__printf_chk@plt+0x8bc4>
   199dc:	add	r0, sp, #12
   199e0:	ldr	r2, [r4, #28]
   199e4:	ldr	r1, [r4, #24]
   199e8:	bl	19454 <__printf_chk@plt+0x8588>
   199ec:	ldr	r2, [r4, #24]
   199f0:	mov	r1, #1
   199f4:	str	r2, [sp]
   199f8:	ldr	r3, [pc, #260]	; 19b04 <__printf_chk@plt+0x8c38>
   199fc:	mov	r2, #14
   19a00:	ldr	r0, [pc, #256]	; 19b08 <__printf_chk@plt+0x8c3c>
   19a04:	bl	10e6c <__sprintf_chk@plt>
   19a08:	add	r0, sp, #24
   19a0c:	ldr	r1, [pc, #244]	; 19b08 <__printf_chk@plt+0x8c3c>
   19a10:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19a14:	ldr	r3, [pc, #240]	; 19b0c <__printf_chk@plt+0x8c40>
   19a18:	add	r2, sp, #24
   19a1c:	str	r3, [sp, #4]
   19a20:	str	r3, [sp]
   19a24:	add	r1, sp, #12
   19a28:	ldr	r0, [pc, #224]	; 19b10 <__printf_chk@plt+0x8c44>
   19a2c:	bl	157c0 <__printf_chk@plt+0x48f4>
   19a30:	add	r0, sp, #24
   19a34:	bl	21054 <_ZdlPv@@Base+0x268>
   19a38:	add	r0, sp, #12
   19a3c:	bl	21054 <_ZdlPv@@Base+0x268>
   19a40:	cmp	r6, #0
   19a44:	beq	19ac8 <__printf_chk@plt+0x8bfc>
   19a48:	ldr	r3, [r4, #36]	; 0x24
   19a4c:	ldrb	r3, [r3, #37]	; 0x25
   19a50:	cmp	r3, #0
   19a54:	bne	19aac <__printf_chk@plt+0x8be0>
   19a58:	ldr	r2, [sp, #36]	; 0x24
   19a5c:	ldr	r3, [r5]
   19a60:	cmp	r2, r3
   19a64:	bne	19ae4 <__printf_chk@plt+0x8c18>
   19a68:	add	sp, sp, #40	; 0x28
   19a6c:	pop	{r4, r5, r6, pc}
   19a70:	ldr	r3, [pc, #156]	; 19b14 <__printf_chk@plt+0x8c48>
   19a74:	mov	r2, #8
   19a78:	mov	r1, #1
   19a7c:	ldr	r3, [r3]
   19a80:	ldr	r0, [pc, #144]	; 19b18 <__printf_chk@plt+0x8c4c>
   19a84:	bl	10dac <fwrite@plt>
   19a88:	cmp	r6, #0
   19a8c:	bne	199dc <__printf_chk@plt+0x8b10>
   19a90:	ldr	r3, [pc, #124]	; 19b14 <__printf_chk@plt+0x8c48>
   19a94:	mov	r2, #9
   19a98:	mov	r1, #1
   19a9c:	ldr	r3, [r3]
   19aa0:	ldr	r0, [pc, #116]	; 19b1c <__printf_chk@plt+0x8c50>
   19aa4:	bl	10dac <fwrite@plt>
   19aa8:	b	199dc <__printf_chk@plt+0x8b10>
   19aac:	ldr	r3, [pc, #96]	; 19b14 <__printf_chk@plt+0x8c48>
   19ab0:	mov	r2, #7
   19ab4:	mov	r1, #1
   19ab8:	ldr	r3, [r3]
   19abc:	ldr	r0, [pc, #92]	; 19b20 <__printf_chk@plt+0x8c54>
   19ac0:	bl	10dac <fwrite@plt>
   19ac4:	b	19a58 <__printf_chk@plt+0x8b8c>
   19ac8:	ldr	r3, [pc, #68]	; 19b14 <__printf_chk@plt+0x8c48>
   19acc:	mov	r2, #8
   19ad0:	mov	r1, #1
   19ad4:	ldr	r3, [r3]
   19ad8:	ldr	r0, [pc, #68]	; 19b24 <__printf_chk@plt+0x8c58>
   19adc:	bl	10dac <fwrite@plt>
   19ae0:	b	19a48 <__printf_chk@plt+0x8b7c>
   19ae4:	bl	10d4c <__stack_chk_fail@plt>
   19ae8:	b	19af4 <__printf_chk@plt+0x8c28>
   19aec:	add	r0, sp, #24
   19af0:	bl	21054 <_ZdlPv@@Base+0x268>
   19af4:	add	r0, sp, #12
   19af8:	bl	21054 <_ZdlPv@@Base+0x268>
   19afc:	bl	10d58 <__cxa_end_cleanup@plt>
   19b00:	andeq	r7, r3, r8, asr #27
   19b04:			; <UNDEFINED> instruction: 0x000249bc
   19b08:	andeq	sl, r3, r8, lsl #1
   19b0c:	andeq	sl, r3, r0, asr r0
   19b10:	andeq	r5, r2, r4, asr #10
   19b14:	andeq	r8, r3, ip, lsr #32
   19b18:	andeq	r4, r2, r8, lsr #21
   19b1c:	andeq	r4, r2, ip, lsl #20
   19b20:	ldrdeq	r4, [r2], -r0
   19b24:	andeq	r4, r2, ip, lsr sl
   19b28:	push	{r4, r5, r6, lr}
   19b2c:	mov	r4, r0
   19b30:	ldr	r6, [pc, #244]	; 19c2c <__printf_chk@plt+0x8d60>
   19b34:	sub	sp, sp, #24
   19b38:	ldr	r2, [r0, #24]
   19b3c:	ldr	r0, [pc, #236]	; 19c30 <__printf_chk@plt+0x8d64>
   19b40:	ldr	ip, [r6]
   19b44:	sub	r5, r0, #56	; 0x38
   19b48:	ldr	r3, [pc, #228]	; 19c34 <__printf_chk@plt+0x8d68>
   19b4c:	str	r2, [sp]
   19b50:	mov	r1, #1
   19b54:	mov	r2, #14
   19b58:	str	ip, [sp, #20]
   19b5c:	bl	10e6c <__sprintf_chk@plt>
   19b60:	add	r1, r5, #56	; 0x38
   19b64:	add	r0, sp, #8
   19b68:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19b6c:	add	r1, sp, #8
   19b70:	str	r5, [sp, #4]
   19b74:	str	r5, [sp]
   19b78:	mov	r3, r5
   19b7c:	mov	r2, r5
   19b80:	ldr	r0, [pc, #176]	; 19c38 <__printf_chk@plt+0x8d6c>
   19b84:	bl	157c0 <__printf_chk@plt+0x48f4>
   19b88:	add	r0, sp, #8
   19b8c:	bl	21054 <_ZdlPv@@Base+0x268>
   19b90:	ldr	r0, [r4, #36]	; 0x24
   19b94:	bl	16f78 <__printf_chk@plt+0x60ac>
   19b98:	ldr	r2, [r4, #28]
   19b9c:	ldr	r1, [r4, #24]
   19ba0:	add	r0, sp, #8
   19ba4:	bl	19454 <__printf_chk@plt+0x8588>
   19ba8:	mov	r3, r5
   19bac:	str	r5, [sp, #4]
   19bb0:	str	r5, [sp]
   19bb4:	mov	r2, r5
   19bb8:	add	r1, sp, #8
   19bbc:	ldr	r0, [pc, #120]	; 19c3c <__printf_chk@plt+0x8d70>
   19bc0:	bl	157c0 <__printf_chk@plt+0x48f4>
   19bc4:	ldr	r5, [pc, #116]	; 19c40 <__printf_chk@plt+0x8d74>
   19bc8:	add	r0, sp, #8
   19bcc:	bl	21054 <_ZdlPv@@Base+0x268>
   19bd0:	ldr	r1, [r5]
   19bd4:	ldr	r0, [r4, #40]	; 0x28
   19bd8:	bl	10e84 <fputs@plt>
   19bdc:	ldr	r3, [r5]
   19be0:	mov	r2, #6
   19be4:	mov	r1, #1
   19be8:	ldr	r0, [pc, #84]	; 19c44 <__printf_chk@plt+0x8d78>
   19bec:	bl	10dac <fwrite@plt>
   19bf0:	ldr	r0, [r4, #36]	; 0x24
   19bf4:	bl	170c0 <__printf_chk@plt+0x61f4>
   19bf8:	ldr	r2, [sp, #20]
   19bfc:	ldr	r3, [r6]
   19c00:	cmp	r2, r3
   19c04:	bne	19c10 <__printf_chk@plt+0x8d44>
   19c08:	add	sp, sp, #24
   19c0c:	pop	{r4, r5, r6, pc}
   19c10:	bl	10d4c <__stack_chk_fail@plt>
   19c14:	add	r0, sp, #8
   19c18:	bl	21054 <_ZdlPv@@Base+0x268>
   19c1c:	bl	10d58 <__cxa_end_cleanup@plt>
   19c20:	add	r0, sp, #8
   19c24:	bl	21054 <_ZdlPv@@Base+0x268>
   19c28:	bl	10d58 <__cxa_end_cleanup@plt>
   19c2c:	andeq	r7, r3, r8, asr #27
   19c30:	andeq	sl, r3, r8, lsl #1
   19c34:			; <UNDEFINED> instruction: 0x000249bc
   19c38:	ldrdeq	r4, [r2], -r8
   19c3c:	muleq	r2, r4, r5
   19c40:	andeq	r8, r3, ip, lsr #32
   19c44:	andeq	r5, r2, r8, lsr #11
   19c48:	push	{r4, r5, r6, r7, lr}
   19c4c:	sub	sp, sp, #12
   19c50:	ldr	r6, [pc, #96]	; 19cb8 <__printf_chk@plt+0x8dec>
   19c54:	mov	r5, r1
   19c58:	str	r1, [sp]
   19c5c:	mov	r7, r2
   19c60:	mov	r4, r0
   19c64:	ldr	r3, [pc, #80]	; 19cbc <__printf_chk@plt+0x8df0>
   19c68:	mov	r0, r6
   19c6c:	mov	r2, #26
   19c70:	mov	r1, #1
   19c74:	bl	10e6c <__sprintf_chk@plt>
   19c78:	cmp	r5, r7
   19c7c:	beq	19ca0 <__printf_chk@plt+0x8dd4>
   19c80:	mov	r0, r6
   19c84:	bl	10dd0 <strlen@plt>
   19c88:	str	r7, [sp]
   19c8c:	ldr	r3, [pc, #44]	; 19cc0 <__printf_chk@plt+0x8df4>
   19c90:	mvn	r2, #0
   19c94:	mov	r1, #1
   19c98:	add	r0, r6, r0
   19c9c:	bl	10e6c <__sprintf_chk@plt>
   19ca0:	ldr	r1, [pc, #16]	; 19cb8 <__printf_chk@plt+0x8dec>
   19ca4:	mov	r0, r4
   19ca8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19cac:	mov	r0, r4
   19cb0:	add	sp, sp, #12
   19cb4:	pop	{r4, r5, r6, r7, pc}
   19cb8:	andeq	sl, r3, r8, lsl #2
   19cbc:			; <UNDEFINED> instruction: 0x000255b0
   19cc0:	ldrdeq	r5, [r2], -ip
   19cc4:	push	{r4, r5, r6, r7, lr}
   19cc8:	sub	sp, sp, #12
   19ccc:	ldr	r6, [pc, #96]	; 19d34 <__printf_chk@plt+0x8e68>
   19cd0:	mov	r5, r1
   19cd4:	str	r1, [sp]
   19cd8:	mov	r7, r2
   19cdc:	mov	r4, r0
   19ce0:	ldr	r3, [pc, #80]	; 19d38 <__printf_chk@plt+0x8e6c>
   19ce4:	mov	r0, r6
   19ce8:	mov	r2, #26
   19cec:	mov	r1, #1
   19cf0:	bl	10e6c <__sprintf_chk@plt>
   19cf4:	cmp	r5, r7
   19cf8:	beq	19d1c <__printf_chk@plt+0x8e50>
   19cfc:	mov	r0, r6
   19d00:	bl	10dd0 <strlen@plt>
   19d04:	str	r7, [sp]
   19d08:	ldr	r3, [pc, #44]	; 19d3c <__printf_chk@plt+0x8e70>
   19d0c:	mvn	r2, #0
   19d10:	mov	r1, #1
   19d14:	add	r0, r6, r0
   19d18:	bl	10e6c <__sprintf_chk@plt>
   19d1c:	ldr	r1, [pc, #16]	; 19d34 <__printf_chk@plt+0x8e68>
   19d20:	mov	r0, r4
   19d24:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19d28:	mov	r0, r4
   19d2c:	add	sp, sp, #12
   19d30:	pop	{r4, r5, r6, r7, pc}
   19d34:	andeq	sl, r3, r4, lsr #2
   19d38:			; <UNDEFINED> instruction: 0x000255b8
   19d3c:	ldrdeq	r5, [r2], -ip
   19d40:	push	{r4, r5, r6, r7, lr}
   19d44:	mov	r4, r0
   19d48:	ldr	r7, [pc, #312]	; 19e88 <__printf_chk@plt+0x8fbc>
   19d4c:	sub	sp, sp, #76	; 0x4c
   19d50:	ldr	r2, [r0, #28]
   19d54:	ldr	r3, [r7]
   19d58:	ldr	r1, [r0, #24]
   19d5c:	add	r0, sp, #8
   19d60:	str	r3, [sp, #68]	; 0x44
   19d64:	bl	19454 <__printf_chk@plt+0x8588>
   19d68:	ldr	r2, [r4, #28]
   19d6c:	ldr	r1, [r4, #24]
   19d70:	add	r0, sp, #20
   19d74:	bl	19c48 <__printf_chk@plt+0x8d7c>
   19d78:	add	r0, sp, #32
   19d7c:	ldr	r2, [r4, #28]
   19d80:	ldr	r1, [r4, #24]
   19d84:	bl	19cc4 <__printf_chk@plt+0x8df8>
   19d88:	ldr	r2, [r4, #24]
   19d8c:	mov	r1, #1
   19d90:	str	r2, [sp]
   19d94:	ldr	r3, [pc, #240]	; 19e8c <__printf_chk@plt+0x8fc0>
   19d98:	mov	r2, #14
   19d9c:	ldr	r0, [pc, #236]	; 19e90 <__printf_chk@plt+0x8fc4>
   19da0:	add	r5, sp, #44	; 0x2c
   19da4:	bl	10e6c <__sprintf_chk@plt>
   19da8:	mov	r0, r5
   19dac:	ldr	r1, [pc, #220]	; 19e90 <__printf_chk@plt+0x8fc4>
   19db0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19db4:	ldr	r2, [r4, #24]
   19db8:	ldr	r3, [r4, #16]
   19dbc:	mov	r1, #1
   19dc0:	str	r2, [sp, #4]
   19dc4:	str	r3, [sp]
   19dc8:	mov	r2, #26
   19dcc:	ldr	r3, [pc, #192]	; 19e94 <__printf_chk@plt+0x8fc8>
   19dd0:	ldr	r0, [pc, #192]	; 19e98 <__printf_chk@plt+0x8fcc>
   19dd4:	add	r6, sp, #56	; 0x38
   19dd8:	bl	10e6c <__sprintf_chk@plt>
   19ddc:	mov	r0, r6
   19de0:	ldr	r1, [pc, #176]	; 19e98 <__printf_chk@plt+0x8fcc>
   19de4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19de8:	stm	sp, {r5, r6}
   19dec:	add	r3, sp, #32
   19df0:	add	r2, sp, #20
   19df4:	add	r1, sp, #8
   19df8:	ldr	r0, [pc, #156]	; 19e9c <__printf_chk@plt+0x8fd0>
   19dfc:	bl	157c0 <__printf_chk@plt+0x48f4>
   19e00:	mov	r0, r6
   19e04:	bl	21054 <_ZdlPv@@Base+0x268>
   19e08:	mov	r0, r5
   19e0c:	bl	21054 <_ZdlPv@@Base+0x268>
   19e10:	add	r0, sp, #32
   19e14:	bl	21054 <_ZdlPv@@Base+0x268>
   19e18:	add	r0, sp, #20
   19e1c:	bl	21054 <_ZdlPv@@Base+0x268>
   19e20:	add	r0, sp, #8
   19e24:	bl	21054 <_ZdlPv@@Base+0x268>
   19e28:	mov	r0, r4
   19e2c:	bl	17150 <__printf_chk@plt+0x6284>
   19e30:	ldr	r2, [sp, #68]	; 0x44
   19e34:	ldr	r3, [r7]
   19e38:	cmp	r2, r3
   19e3c:	bne	19e48 <__printf_chk@plt+0x8f7c>
   19e40:	add	sp, sp, #76	; 0x4c
   19e44:	pop	{r4, r5, r6, r7, pc}
   19e48:	bl	10d4c <__stack_chk_fail@plt>
   19e4c:	mov	r0, r6
   19e50:	bl	21054 <_ZdlPv@@Base+0x268>
   19e54:	mov	r0, r5
   19e58:	bl	21054 <_ZdlPv@@Base+0x268>
   19e5c:	add	r0, sp, #32
   19e60:	bl	21054 <_ZdlPv@@Base+0x268>
   19e64:	add	r0, sp, #20
   19e68:	bl	21054 <_ZdlPv@@Base+0x268>
   19e6c:	add	r0, sp, #8
   19e70:	bl	21054 <_ZdlPv@@Base+0x268>
   19e74:	bl	10d58 <__cxa_end_cleanup@plt>
   19e78:	b	19e54 <__printf_chk@plt+0x8f88>
   19e7c:	b	19e5c <__printf_chk@plt+0x8f90>
   19e80:	b	19e64 <__printf_chk@plt+0x8f98>
   19e84:	b	19e6c <__printf_chk@plt+0x8fa0>
   19e88:	andeq	r7, r3, r8, asr #27
   19e8c:			; <UNDEFINED> instruction: 0x000249bc
   19e90:	andeq	sl, r3, r8, lsl #1
   19e94:	andeq	r5, r2, r8, asr #9
   19e98:	ldrdeq	sl, [r3], -r4
   19e9c:	andeq	r5, r2, r0, asr #11
   19ea0:	push	{r4, r5, r6, r7, lr}
   19ea4:	sub	sp, sp, #12
   19ea8:	ldr	r6, [pc, #96]	; 19f10 <__printf_chk@plt+0x9044>
   19eac:	mov	r5, r1
   19eb0:	str	r1, [sp]
   19eb4:	mov	r7, r2
   19eb8:	mov	r4, r0
   19ebc:	ldr	r3, [pc, #80]	; 19f14 <__printf_chk@plt+0x9048>
   19ec0:	mov	r0, r6
   19ec4:	mov	r2, #25
   19ec8:	mov	r1, #1
   19ecc:	bl	10e6c <__sprintf_chk@plt>
   19ed0:	cmp	r5, r7
   19ed4:	beq	19ef8 <__printf_chk@plt+0x902c>
   19ed8:	mov	r0, r6
   19edc:	bl	10dd0 <strlen@plt>
   19ee0:	str	r7, [sp]
   19ee4:	ldr	r3, [pc, #44]	; 19f18 <__printf_chk@plt+0x904c>
   19ee8:	mvn	r2, #0
   19eec:	mov	r1, #1
   19ef0:	add	r0, r6, r0
   19ef4:	bl	10e6c <__sprintf_chk@plt>
   19ef8:	ldr	r1, [pc, #16]	; 19f10 <__printf_chk@plt+0x9044>
   19efc:	mov	r0, r4
   19f00:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19f04:	mov	r0, r4
   19f08:	add	sp, sp, #12
   19f0c:	pop	{r4, r5, r6, r7, pc}
   19f10:	andeq	sl, r3, r0, asr #2
   19f14:	strdeq	r5, [r2], -ip
   19f18:	ldrdeq	r5, [r2], -ip
   19f1c:	push	{r4, r5, r6, lr}
   19f20:	sub	sp, sp, #48	; 0x30
   19f24:	ldr	r6, [pc, #320]	; 1a06c <__printf_chk@plt+0x91a0>
   19f28:	ldr	r2, [r0, #24]
   19f2c:	mov	r4, r0
   19f30:	ldr	ip, [r6]
   19f34:	ldr	r3, [pc, #308]	; 1a070 <__printf_chk@plt+0x91a4>
   19f38:	str	r2, [sp]
   19f3c:	mov	r1, #1
   19f40:	mov	r2, #14
   19f44:	ldr	r0, [pc, #296]	; 1a074 <__printf_chk@plt+0x91a8>
   19f48:	str	ip, [sp, #44]	; 0x2c
   19f4c:	bl	10e6c <__sprintf_chk@plt>
   19f50:	ldr	r1, [pc, #284]	; 1a074 <__printf_chk@plt+0x91a8>
   19f54:	add	r0, sp, #8
   19f58:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19f5c:	ldr	r2, [r4, #28]
   19f60:	ldr	r1, [r4, #24]
   19f64:	add	r0, sp, #20
   19f68:	bl	19454 <__printf_chk@plt+0x8588>
   19f6c:	add	r0, sp, #32
   19f70:	ldr	r2, [r4, #28]
   19f74:	ldr	r1, [r4, #24]
   19f78:	bl	19ea0 <__printf_chk@plt+0x8fd4>
   19f7c:	ldr	r5, [pc, #244]	; 1a078 <__printf_chk@plt+0x91ac>
   19f80:	add	r3, sp, #32
   19f84:	str	r5, [sp, #4]
   19f88:	str	r5, [sp]
   19f8c:	add	r2, sp, #20
   19f90:	add	r1, sp, #8
   19f94:	ldr	r0, [pc, #224]	; 1a07c <__printf_chk@plt+0x91b0>
   19f98:	bl	157c0 <__printf_chk@plt+0x48f4>
   19f9c:	add	r0, sp, #32
   19fa0:	bl	21054 <_ZdlPv@@Base+0x268>
   19fa4:	add	r0, sp, #20
   19fa8:	bl	21054 <_ZdlPv@@Base+0x268>
   19fac:	add	r0, sp, #8
   19fb0:	bl	21054 <_ZdlPv@@Base+0x268>
   19fb4:	ldr	r2, [r4, #24]
   19fb8:	ldr	r3, [r4, #16]
   19fbc:	mov	r1, #1
   19fc0:	str	r2, [sp, #4]
   19fc4:	str	r3, [sp]
   19fc8:	mov	r2, #26
   19fcc:	ldr	r3, [pc, #172]	; 1a080 <__printf_chk@plt+0x91b4>
   19fd0:	add	r0, r5, #72	; 0x48
   19fd4:	bl	10e6c <__sprintf_chk@plt>
   19fd8:	add	r1, r5, #72	; 0x48
   19fdc:	add	r0, sp, #32
   19fe0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   19fe4:	mov	r3, r5
   19fe8:	str	r5, [sp, #4]
   19fec:	str	r5, [sp]
   19ff0:	mov	r2, r5
   19ff4:	add	r1, sp, #32
   19ff8:	ldr	r0, [pc, #132]	; 1a084 <__printf_chk@plt+0x91b8>
   19ffc:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a000:	add	r0, sp, #32
   1a004:	bl	21054 <_ZdlPv@@Base+0x268>
   1a008:	ldr	r3, [pc, #120]	; 1a088 <__printf_chk@plt+0x91bc>
   1a00c:	mov	r2, #4
   1a010:	mov	r1, #1
   1a014:	ldr	r3, [r3]
   1a018:	ldr	r0, [pc, #108]	; 1a08c <__printf_chk@plt+0x91c0>
   1a01c:	bl	10dac <fwrite@plt>
   1a020:	ldr	r2, [sp, #44]	; 0x2c
   1a024:	ldr	r3, [r6]
   1a028:	cmp	r2, r3
   1a02c:	bne	1a038 <__printf_chk@plt+0x916c>
   1a030:	add	sp, sp, #48	; 0x30
   1a034:	pop	{r4, r5, r6, pc}
   1a038:	bl	10d4c <__stack_chk_fail@plt>
   1a03c:	add	r0, sp, #32
   1a040:	bl	21054 <_ZdlPv@@Base+0x268>
   1a044:	bl	10d58 <__cxa_end_cleanup@plt>
   1a048:	add	r0, sp, #32
   1a04c:	bl	21054 <_ZdlPv@@Base+0x268>
   1a050:	add	r0, sp, #20
   1a054:	bl	21054 <_ZdlPv@@Base+0x268>
   1a058:	add	r0, sp, #8
   1a05c:	bl	21054 <_ZdlPv@@Base+0x268>
   1a060:	bl	10d58 <__cxa_end_cleanup@plt>
   1a064:	b	1a050 <__printf_chk@plt+0x9184>
   1a068:	b	1a058 <__printf_chk@plt+0x918c>
   1a06c:	andeq	r7, r3, r8, asr #27
   1a070:			; <UNDEFINED> instruction: 0x000249bc
   1a074:	andeq	sl, r3, r8, lsl #1
   1a078:	andeq	sl, r3, r0, asr r0
   1a07c:	andeq	r5, r2, r0, lsl #10
   1a080:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1a084:	andeq	r4, r2, r0, ror #19
   1a088:	andeq	r8, r3, ip, lsr #32
   1a08c:	andeq	r4, r2, r8, ror #19
   1a090:	push	{r4, r5, r6, lr}
   1a094:	mov	r4, r0
   1a098:	ldr	r6, [pc, #236]	; 1a18c <__printf_chk@plt+0x92c0>
   1a09c:	sub	sp, sp, #40	; 0x28
   1a0a0:	ldr	r2, [r0, #24]
   1a0a4:	ldr	r0, [pc, #228]	; 1a190 <__printf_chk@plt+0x92c4>
   1a0a8:	ldr	ip, [r6]
   1a0ac:	sub	r5, r0, #56	; 0x38
   1a0b0:	ldr	r3, [pc, #220]	; 1a194 <__printf_chk@plt+0x92c8>
   1a0b4:	str	r2, [sp]
   1a0b8:	mov	r1, #1
   1a0bc:	mov	r2, #14
   1a0c0:	str	ip, [sp, #36]	; 0x24
   1a0c4:	bl	10e6c <__sprintf_chk@plt>
   1a0c8:	add	r1, r5, #56	; 0x38
   1a0cc:	add	r0, sp, #24
   1a0d0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1a0d4:	add	r1, sp, #24
   1a0d8:	str	r5, [sp, #4]
   1a0dc:	str	r5, [sp]
   1a0e0:	mov	r3, r5
   1a0e4:	mov	r2, r5
   1a0e8:	ldr	r0, [pc, #168]	; 1a198 <__printf_chk@plt+0x92cc>
   1a0ec:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a0f0:	add	r0, sp, #24
   1a0f4:	bl	21054 <_ZdlPv@@Base+0x268>
   1a0f8:	add	r0, sp, #12
   1a0fc:	ldr	r2, [r4, #28]
   1a100:	ldr	r1, [r4, #24]
   1a104:	bl	19454 <__printf_chk@plt+0x8588>
   1a108:	ldr	r2, [r4, #28]
   1a10c:	ldr	r1, [r4, #24]
   1a110:	add	r0, sp, #24
   1a114:	bl	19ea0 <__printf_chk@plt+0x8fd4>
   1a118:	str	r5, [sp, #4]
   1a11c:	str	r5, [sp]
   1a120:	mov	r3, r5
   1a124:	add	r2, sp, #24
   1a128:	add	r1, sp, #12
   1a12c:	ldr	r0, [pc, #104]	; 1a19c <__printf_chk@plt+0x92d0>
   1a130:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a134:	add	r0, sp, #24
   1a138:	bl	21054 <_ZdlPv@@Base+0x268>
   1a13c:	add	r0, sp, #12
   1a140:	bl	21054 <_ZdlPv@@Base+0x268>
   1a144:	mov	r0, r4
   1a148:	bl	17150 <__printf_chk@plt+0x6284>
   1a14c:	ldr	r2, [sp, #36]	; 0x24
   1a150:	ldr	r3, [r6]
   1a154:	cmp	r2, r3
   1a158:	bne	1a164 <__printf_chk@plt+0x9298>
   1a15c:	add	sp, sp, #40	; 0x28
   1a160:	pop	{r4, r5, r6, pc}
   1a164:	bl	10d4c <__stack_chk_fail@plt>
   1a168:	add	r0, sp, #24
   1a16c:	bl	21054 <_ZdlPv@@Base+0x268>
   1a170:	add	r0, sp, #12
   1a174:	bl	21054 <_ZdlPv@@Base+0x268>
   1a178:	bl	10d58 <__cxa_end_cleanup@plt>
   1a17c:	b	1a170 <__printf_chk@plt+0x92a4>
   1a180:	add	r0, sp, #24
   1a184:	bl	21054 <_ZdlPv@@Base+0x268>
   1a188:	bl	10d58 <__cxa_end_cleanup@plt>
   1a18c:	andeq	r7, r3, r8, asr #27
   1a190:	andeq	sl, r3, r8, lsl #1
   1a194:			; <UNDEFINED> instruction: 0x000249bc
   1a198:	ldrdeq	r4, [r2], -r8
   1a19c:	andeq	r5, r2, r4, lsl #12
   1a1a0:	push	{r4, r5, lr}
   1a1a4:	sub	sp, sp, #12
   1a1a8:	ldr	r5, [pc, #48]	; 1a1e0 <__printf_chk@plt+0x9314>
   1a1ac:	mov	r4, r0
   1a1b0:	str	r1, [sp]
   1a1b4:	ldr	r3, [pc, #40]	; 1a1e4 <__printf_chk@plt+0x9318>
   1a1b8:	mov	r2, #14
   1a1bc:	mov	r0, r5
   1a1c0:	mov	r1, #1
   1a1c4:	bl	10e6c <__sprintf_chk@plt>
   1a1c8:	mov	r1, r5
   1a1cc:	mov	r0, r4
   1a1d0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1a1d4:	mov	r0, r4
   1a1d8:	add	sp, sp, #12
   1a1dc:	pop	{r4, r5, pc}
   1a1e0:	andeq	sl, r3, ip, asr r1
   1a1e4:	andeq	r5, r2, ip, lsl r6
   1a1e8:	push	{r4, r5, lr}
   1a1ec:	sub	sp, sp, #12
   1a1f0:	ldr	r5, [pc, #48]	; 1a228 <__printf_chk@plt+0x935c>
   1a1f4:	mov	r4, r0
   1a1f8:	str	r1, [sp]
   1a1fc:	ldr	r3, [pc, #40]	; 1a22c <__printf_chk@plt+0x9360>
   1a200:	mov	r2, #14
   1a204:	mov	r0, r5
   1a208:	mov	r1, #1
   1a20c:	bl	10e6c <__sprintf_chk@plt>
   1a210:	mov	r1, r5
   1a214:	mov	r0, r4
   1a218:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1a21c:	mov	r0, r4
   1a220:	add	sp, sp, #12
   1a224:	pop	{r4, r5, pc}
   1a228:	andeq	sl, r3, r0, asr #32
   1a22c:	andeq	r4, r2, r4, asr #17
   1a230:	push	{r4, r5, lr}
   1a234:	sub	sp, sp, #12
   1a238:	ldr	r5, [pc, #48]	; 1a270 <__printf_chk@plt+0x93a4>
   1a23c:	mov	r4, r0
   1a240:	str	r1, [sp]
   1a244:	ldr	r3, [pc, #40]	; 1a274 <__printf_chk@plt+0x93a8>
   1a248:	mov	r2, #14
   1a24c:	mov	r0, r5
   1a250:	mov	r1, #1
   1a254:	bl	10e6c <__sprintf_chk@plt>
   1a258:	mov	r1, r5
   1a25c:	mov	r0, r4
   1a260:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1a264:	mov	r0, r4
   1a268:	add	sp, sp, #12
   1a26c:	pop	{r4, r5, pc}
   1a270:	andeq	sl, r3, r8, lsl #1
   1a274:			; <UNDEFINED> instruction: 0x000249bc
   1a278:	push	{r4, r5, lr}
   1a27c:	sub	sp, sp, #12
   1a280:	ldr	r5, [pc, #48]	; 1a2b8 <__printf_chk@plt+0x93ec>
   1a284:	mov	r4, r0
   1a288:	str	r1, [sp]
   1a28c:	ldr	r3, [pc, #40]	; 1a2bc <__printf_chk@plt+0x93f0>
   1a290:	mov	r2, #14
   1a294:	mov	r0, r5
   1a298:	mov	r1, #1
   1a29c:	bl	10e6c <__sprintf_chk@plt>
   1a2a0:	mov	r1, r5
   1a2a4:	mov	r0, r4
   1a2a8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1a2ac:	mov	r0, r4
   1a2b0:	add	sp, sp, #12
   1a2b4:	pop	{r4, r5, pc}
   1a2b8:	andeq	sl, r3, ip, asr r0
   1a2bc:	andeq	r4, r2, r0, lsr #18
   1a2c0:	push	{r4, r5, lr}
   1a2c4:	sub	sp, sp, #12
   1a2c8:	ldr	r5, [pc, #48]	; 1a300 <__printf_chk@plt+0x9434>
   1a2cc:	mov	r4, r0
   1a2d0:	str	r1, [sp]
   1a2d4:	ldr	r3, [pc, #40]	; 1a304 <__printf_chk@plt+0x9438>
   1a2d8:	mov	r2, #14
   1a2dc:	mov	r0, r5
   1a2e0:	mov	r1, #1
   1a2e4:	bl	10e6c <__sprintf_chk@plt>
   1a2e8:	mov	r1, r5
   1a2ec:	mov	r0, r4
   1a2f0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1a2f4:	mov	r0, r4
   1a2f8:	add	sp, sp, #12
   1a2fc:	pop	{r4, r5, pc}
   1a300:	strheq	sl, [r3], -r4
   1a304:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1a308:	push	{r4, r5, lr}
   1a30c:	sub	sp, sp, #12
   1a310:	ldr	r5, [pc, #48]	; 1a348 <__printf_chk@plt+0x947c>
   1a314:	mov	r4, r0
   1a318:	str	r1, [sp]
   1a31c:	ldr	r3, [pc, #40]	; 1a34c <__printf_chk@plt+0x9480>
   1a320:	mov	r2, #14
   1a324:	mov	r0, r5
   1a328:	mov	r1, #1
   1a32c:	bl	10e6c <__sprintf_chk@plt>
   1a330:	mov	r1, r5
   1a334:	mov	r0, r4
   1a338:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1a33c:	mov	r0, r4
   1a340:	add	sp, sp, #12
   1a344:	pop	{r4, r5, pc}
   1a348:	andeq	sl, r3, r4, asr #1
   1a34c:	andeq	r4, r2, r8, lsl fp
   1a350:	push	{r4, r5, r6, r7, lr}
   1a354:	sub	sp, sp, #68	; 0x44
   1a358:	ldr	r7, [pc, #220]	; 1a43c <__printf_chk@plt+0x9570>
   1a35c:	mov	r2, r1
   1a360:	mov	r4, r0
   1a364:	ldr	r3, [r7]
   1a368:	mov	r5, r1
   1a36c:	mov	r1, r0
   1a370:	add	r0, sp, #12
   1a374:	str	r3, [sp, #60]	; 0x3c
   1a378:	bl	19454 <__printf_chk@plt+0x8588>
   1a37c:	mov	r2, r5
   1a380:	mov	r1, r4
   1a384:	add	r0, sp, #24
   1a388:	bl	19ea0 <__printf_chk@plt+0x8fd4>
   1a38c:	add	r0, sp, #36	; 0x24
   1a390:	mov	r2, r5
   1a394:	mov	r1, r4
   1a398:	bl	19c48 <__printf_chk@plt+0x8d7c>
   1a39c:	add	r6, sp, #48	; 0x30
   1a3a0:	mov	r2, r5
   1a3a4:	mov	r1, r4
   1a3a8:	mov	r0, r6
   1a3ac:	bl	19cc4 <__printf_chk@plt+0x8df8>
   1a3b0:	ldr	r3, [pc, #136]	; 1a440 <__printf_chk@plt+0x9574>
   1a3b4:	str	r6, [sp]
   1a3b8:	str	r3, [sp, #4]
   1a3bc:	add	r2, sp, #24
   1a3c0:	add	r3, sp, #36	; 0x24
   1a3c4:	add	r1, sp, #12
   1a3c8:	ldr	r0, [pc, #116]	; 1a444 <__printf_chk@plt+0x9578>
   1a3cc:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a3d0:	mov	r0, r6
   1a3d4:	bl	21054 <_ZdlPv@@Base+0x268>
   1a3d8:	add	r0, sp, #36	; 0x24
   1a3dc:	bl	21054 <_ZdlPv@@Base+0x268>
   1a3e0:	add	r0, sp, #24
   1a3e4:	bl	21054 <_ZdlPv@@Base+0x268>
   1a3e8:	add	r0, sp, #12
   1a3ec:	bl	21054 <_ZdlPv@@Base+0x268>
   1a3f0:	ldr	r2, [sp, #60]	; 0x3c
   1a3f4:	ldr	r3, [r7]
   1a3f8:	cmp	r2, r3
   1a3fc:	bne	1a408 <__printf_chk@plt+0x953c>
   1a400:	add	sp, sp, #68	; 0x44
   1a404:	pop	{r4, r5, r6, r7, pc}
   1a408:	bl	10d4c <__stack_chk_fail@plt>
   1a40c:	mov	r0, r6
   1a410:	bl	21054 <_ZdlPv@@Base+0x268>
   1a414:	add	r0, sp, #36	; 0x24
   1a418:	bl	21054 <_ZdlPv@@Base+0x268>
   1a41c:	add	r0, sp, #24
   1a420:	bl	21054 <_ZdlPv@@Base+0x268>
   1a424:	add	r0, sp, #12
   1a428:	bl	21054 <_ZdlPv@@Base+0x268>
   1a42c:	bl	10d58 <__cxa_end_cleanup@plt>
   1a430:	b	1a414 <__printf_chk@plt+0x9548>
   1a434:	b	1a41c <__printf_chk@plt+0x9550>
   1a438:	b	1a424 <__printf_chk@plt+0x9558>
   1a43c:	andeq	r7, r3, r8, asr #27
   1a440:	andeq	sl, r3, r0, asr r0
   1a444:	andeq	r5, r2, r4, lsr #12
   1a448:	push	{r4, r5, r6, r7, lr}
   1a44c:	sub	sp, sp, #68	; 0x44
   1a450:	ldr	r7, [pc, #220]	; 1a534 <__printf_chk@plt+0x9668>
   1a454:	mov	r2, r1
   1a458:	mov	r4, r0
   1a45c:	ldr	r3, [r7]
   1a460:	mov	r5, r1
   1a464:	mov	r1, r0
   1a468:	add	r0, sp, #12
   1a46c:	str	r3, [sp, #60]	; 0x3c
   1a470:	bl	19454 <__printf_chk@plt+0x8588>
   1a474:	mov	r2, r5
   1a478:	mov	r1, r4
   1a47c:	add	r0, sp, #24
   1a480:	bl	19c48 <__printf_chk@plt+0x8d7c>
   1a484:	add	r0, sp, #36	; 0x24
   1a488:	mov	r2, r5
   1a48c:	mov	r1, r4
   1a490:	bl	19cc4 <__printf_chk@plt+0x8df8>
   1a494:	add	r6, sp, #48	; 0x30
   1a498:	mov	r2, r5
   1a49c:	mov	r1, r4
   1a4a0:	mov	r0, r6
   1a4a4:	bl	19ea0 <__printf_chk@plt+0x8fd4>
   1a4a8:	ldr	r3, [pc, #136]	; 1a538 <__printf_chk@plt+0x966c>
   1a4ac:	str	r6, [sp]
   1a4b0:	str	r3, [sp, #4]
   1a4b4:	add	r2, sp, #24
   1a4b8:	add	r3, sp, #36	; 0x24
   1a4bc:	add	r1, sp, #12
   1a4c0:	ldr	r0, [pc, #116]	; 1a53c <__printf_chk@plt+0x9670>
   1a4c4:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a4c8:	mov	r0, r6
   1a4cc:	bl	21054 <_ZdlPv@@Base+0x268>
   1a4d0:	add	r0, sp, #36	; 0x24
   1a4d4:	bl	21054 <_ZdlPv@@Base+0x268>
   1a4d8:	add	r0, sp, #24
   1a4dc:	bl	21054 <_ZdlPv@@Base+0x268>
   1a4e0:	add	r0, sp, #12
   1a4e4:	bl	21054 <_ZdlPv@@Base+0x268>
   1a4e8:	ldr	r2, [sp, #60]	; 0x3c
   1a4ec:	ldr	r3, [r7]
   1a4f0:	cmp	r2, r3
   1a4f4:	bne	1a500 <__printf_chk@plt+0x9634>
   1a4f8:	add	sp, sp, #68	; 0x44
   1a4fc:	pop	{r4, r5, r6, r7, pc}
   1a500:	bl	10d4c <__stack_chk_fail@plt>
   1a504:	mov	r0, r6
   1a508:	bl	21054 <_ZdlPv@@Base+0x268>
   1a50c:	add	r0, sp, #36	; 0x24
   1a510:	bl	21054 <_ZdlPv@@Base+0x268>
   1a514:	add	r0, sp, #24
   1a518:	bl	21054 <_ZdlPv@@Base+0x268>
   1a51c:	add	r0, sp, #12
   1a520:	bl	21054 <_ZdlPv@@Base+0x268>
   1a524:	bl	10d58 <__cxa_end_cleanup@plt>
   1a528:	b	1a50c <__printf_chk@plt+0x9640>
   1a52c:	b	1a514 <__printf_chk@plt+0x9648>
   1a530:	b	1a51c <__printf_chk@plt+0x9650>
   1a534:	andeq	r7, r3, r8, asr #27
   1a538:	andeq	sl, r3, r0, asr r0
   1a53c:	andeq	r5, r2, r0, asr r6
   1a540:	ldr	r3, [pc, #796]	; 1a864 <__printf_chk@plt+0x9998>
   1a544:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a548:	sub	sp, sp, #44	; 0x2c
   1a54c:	ldr	r3, [r3]
   1a550:	cmp	r2, r1
   1a554:	mov	r8, r1
   1a558:	mov	r6, r2
   1a55c:	mov	r7, r0
   1a560:	str	r3, [sp, #36]	; 0x24
   1a564:	ble	1a7fc <__printf_chk@plt+0x9930>
   1a568:	add	r0, sp, #12
   1a56c:	mov	r2, r6
   1a570:	mov	r1, r8
   1a574:	bl	19454 <__printf_chk@plt+0x8588>
   1a578:	add	r0, sp, #24
   1a57c:	mov	r2, r8
   1a580:	mov	r1, r8
   1a584:	bl	19454 <__printf_chk@plt+0x8588>
   1a588:	ldr	r4, [pc, #728]	; 1a868 <__printf_chk@plt+0x999c>
   1a58c:	add	r2, sp, #24
   1a590:	str	r4, [sp, #4]
   1a594:	str	r4, [sp]
   1a598:	mov	r3, r4
   1a59c:	add	r1, sp, #12
   1a5a0:	ldr	r0, [pc, #708]	; 1a86c <__printf_chk@plt+0x99a0>
   1a5a4:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a5a8:	add	r0, sp, #24
   1a5ac:	bl	21054 <_ZdlPv@@Base+0x268>
   1a5b0:	add	r0, sp, #12
   1a5b4:	add	r5, r8, #1
   1a5b8:	bl	21054 <_ZdlPv@@Base+0x268>
   1a5bc:	cmp	r6, r5
   1a5c0:	blt	1a654 <__printf_chk@plt+0x9788>
   1a5c4:	ldr	fp, [pc, #676]	; 1a870 <__printf_chk@plt+0x99a4>
   1a5c8:	ldr	sl, [pc, #676]	; 1a874 <__printf_chk@plt+0x99a8>
   1a5cc:	mov	r9, r4
   1a5d0:	ldr	r3, [r7, #76]	; 0x4c
   1a5d4:	tst	r3, #2
   1a5d8:	bne	1a614 <__printf_chk@plt+0x9748>
   1a5dc:	ldr	r3, [r7, #52]	; 0x34
   1a5e0:	add	r0, sp, #24
   1a5e4:	add	r3, r3, r5, lsl #2
   1a5e8:	ldr	r1, [r3, #-4]
   1a5ec:	bl	21834 <_ZdlPv@@Base+0xa48>
   1a5f0:	str	r4, [sp, #4]
   1a5f4:	str	r4, [sp]
   1a5f8:	mov	r3, r9
   1a5fc:	ldr	r2, [pc, #612]	; 1a868 <__printf_chk@plt+0x999c>
   1a600:	add	r1, sp, #24
   1a604:	mov	r0, fp
   1a608:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a60c:	add	r0, sp, #24
   1a610:	bl	21054 <_ZdlPv@@Base+0x268>
   1a614:	mov	r2, r5
   1a618:	mov	r1, r5
   1a61c:	add	r0, sp, #24
   1a620:	bl	19454 <__printf_chk@plt+0x8588>
   1a624:	str	r4, [sp, #4]
   1a628:	str	r4, [sp]
   1a62c:	mov	r3, r9
   1a630:	ldr	r2, [pc, #560]	; 1a868 <__printf_chk@plt+0x999c>
   1a634:	add	r1, sp, #24
   1a638:	mov	r0, sl
   1a63c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a640:	add	r0, sp, #24
   1a644:	add	r5, r5, #1
   1a648:	bl	21054 <_ZdlPv@@Base+0x268>
   1a64c:	cmp	r6, r5
   1a650:	bge	1a5d0 <__printf_chk@plt+0x9704>
   1a654:	ldr	sl, [pc, #540]	; 1a878 <__printf_chk@plt+0x99ac>
   1a658:	mov	r2, #2
   1a65c:	mov	r1, #1
   1a660:	ldr	r3, [sl]
   1a664:	ldr	r0, [pc, #528]	; 1a87c <__printf_chk@plt+0x99b0>
   1a668:	bl	10dac <fwrite@plt>
   1a66c:	sub	r1, r6, r8
   1a670:	add	r1, r1, #1
   1a674:	add	r0, sp, #24
   1a678:	bl	21834 <_ZdlPv@@Base+0xa48>
   1a67c:	ldr	r3, [pc, #484]	; 1a868 <__printf_chk@plt+0x999c>
   1a680:	str	r4, [sp, #4]
   1a684:	str	r4, [sp]
   1a688:	mov	r2, r3
   1a68c:	add	r1, sp, #24
   1a690:	ldr	r0, [pc, #488]	; 1a880 <__printf_chk@plt+0x99b4>
   1a694:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a698:	add	r0, sp, #24
   1a69c:	bl	21054 <_ZdlPv@@Base+0x268>
   1a6a0:	ldr	r3, [sl]
   1a6a4:	mov	r2, #18
   1a6a8:	mov	r1, #1
   1a6ac:	ldr	r0, [pc, #464]	; 1a884 <__printf_chk@plt+0x99b8>
   1a6b0:	bl	10dac <fwrite@plt>
   1a6b4:	cmp	r6, r8
   1a6b8:	blt	1a7ac <__printf_chk@plt+0x98e0>
   1a6bc:	ldr	fp, [pc, #420]	; 1a868 <__printf_chk@plt+0x999c>
   1a6c0:	ldr	r9, [pc, #448]	; 1a888 <__printf_chk@plt+0x99bc>
   1a6c4:	mov	r5, r8
   1a6c8:	mov	r2, r5
   1a6cc:	mov	r1, r5
   1a6d0:	add	r0, sp, #24
   1a6d4:	bl	19454 <__printf_chk@plt+0x8588>
   1a6d8:	str	r4, [sp, #4]
   1a6dc:	str	r4, [sp]
   1a6e0:	mov	r3, fp
   1a6e4:	ldr	r2, [pc, #380]	; 1a868 <__printf_chk@plt+0x999c>
   1a6e8:	add	r1, sp, #24
   1a6ec:	mov	r0, r9
   1a6f0:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a6f4:	add	r0, sp, #24
   1a6f8:	add	r5, r5, #1
   1a6fc:	bl	21054 <_ZdlPv@@Base+0x268>
   1a700:	cmp	r6, r5
   1a704:	bge	1a6c8 <__printf_chk@plt+0x97fc>
   1a708:	ldr	r2, [r7, #56]	; 0x38
   1a70c:	sub	r3, r8, #1
   1a710:	add	r2, r2, r3
   1a714:	mov	r3, r8
   1a718:	ldrb	r1, [r2, #1]!
   1a71c:	cmp	r1, #0
   1a720:	beq	1a7dc <__printf_chk@plt+0x9910>
   1a724:	ldr	r2, [r7, #4]
   1a728:	cmp	r2, #0
   1a72c:	ble	1a7ac <__printf_chk@plt+0x98e0>
   1a730:	mov	r5, #0
   1a734:	ldr	fp, [pc, #300]	; 1a868 <__printf_chk@plt+0x999c>
   1a738:	ldr	r9, [pc, #328]	; 1a888 <__printf_chk@plt+0x99bc>
   1a73c:	b	1a74c <__printf_chk@plt+0x9880>
   1a740:	add	r5, r5, #1
   1a744:	cmp	r2, r5
   1a748:	ble	1a7ac <__printf_chk@plt+0x98e0>
   1a74c:	cmp	r6, r5
   1a750:	movge	r3, #0
   1a754:	movlt	r3, #1
   1a758:	cmp	r8, r5
   1a75c:	orrgt	r3, r3, #1
   1a760:	cmp	r3, #0
   1a764:	beq	1a740 <__printf_chk@plt+0x9874>
   1a768:	mov	r2, r5
   1a76c:	mov	r1, r5
   1a770:	add	r0, sp, #24
   1a774:	bl	19454 <__printf_chk@plt+0x8588>
   1a778:	str	r4, [sp, #4]
   1a77c:	str	r4, [sp]
   1a780:	mov	r3, fp
   1a784:	ldr	r2, [pc, #220]	; 1a868 <__printf_chk@plt+0x999c>
   1a788:	add	r1, sp, #24
   1a78c:	mov	r0, r9
   1a790:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a794:	add	r0, sp, #24
   1a798:	bl	21054 <_ZdlPv@@Base+0x268>
   1a79c:	ldr	r2, [r7, #4]
   1a7a0:	add	r5, r5, #1
   1a7a4:	cmp	r2, r5
   1a7a8:	bgt	1a74c <__printf_chk@plt+0x9880>
   1a7ac:	ldr	r3, [sl]
   1a7b0:	mov	r2, #4
   1a7b4:	mov	r1, #1
   1a7b8:	ldr	r0, [pc, #204]	; 1a88c <__printf_chk@plt+0x99c0>
   1a7bc:	bl	10dac <fwrite@plt>
   1a7c0:	ldr	r3, [pc, #156]	; 1a864 <__printf_chk@plt+0x9998>
   1a7c4:	ldr	r2, [sp, #36]	; 0x24
   1a7c8:	ldr	r3, [r3]
   1a7cc:	cmp	r2, r3
   1a7d0:	bne	1a80c <__printf_chk@plt+0x9940>
   1a7d4:	add	sp, sp, #44	; 0x2c
   1a7d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a7dc:	ldr	r1, [r7, #80]	; 0x50
   1a7e0:	ldrb	r1, [r1, r3]
   1a7e4:	cmp	r1, #0
   1a7e8:	bne	1a724 <__printf_chk@plt+0x9858>
   1a7ec:	add	r3, r3, #1
   1a7f0:	cmp	r6, r3
   1a7f4:	bge	1a718 <__printf_chk@plt+0x984c>
   1a7f8:	b	1a7ac <__printf_chk@plt+0x98e0>
   1a7fc:	ldr	r1, [pc, #140]	; 1a890 <__printf_chk@plt+0x99c4>
   1a800:	ldr	r0, [pc, #140]	; 1a894 <__printf_chk@plt+0x99c8>
   1a804:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1a808:	b	1a568 <__printf_chk@plt+0x969c>
   1a80c:	bl	10d4c <__stack_chk_fail@plt>
   1a810:	add	r0, sp, #24
   1a814:	bl	21054 <_ZdlPv@@Base+0x268>
   1a818:	bl	10d58 <__cxa_end_cleanup@plt>
   1a81c:	add	r0, sp, #24
   1a820:	bl	21054 <_ZdlPv@@Base+0x268>
   1a824:	bl	10d58 <__cxa_end_cleanup@plt>
   1a828:	add	r0, sp, #24
   1a82c:	bl	21054 <_ZdlPv@@Base+0x268>
   1a830:	bl	10d58 <__cxa_end_cleanup@plt>
   1a834:	add	r0, sp, #24
   1a838:	bl	21054 <_ZdlPv@@Base+0x268>
   1a83c:	bl	10d58 <__cxa_end_cleanup@plt>
   1a840:	add	r0, sp, #24
   1a844:	bl	21054 <_ZdlPv@@Base+0x268>
   1a848:	bl	10d58 <__cxa_end_cleanup@plt>
   1a84c:	add	r0, sp, #24
   1a850:	bl	21054 <_ZdlPv@@Base+0x268>
   1a854:	add	r0, sp, #12
   1a858:	bl	21054 <_ZdlPv@@Base+0x268>
   1a85c:	bl	10d58 <__cxa_end_cleanup@plt>
   1a860:	b	1a854 <__printf_chk@plt+0x9988>
   1a864:	andeq	r7, r3, r8, asr #27
   1a868:	andeq	sl, r3, r0, asr r0
   1a86c:	muleq	r2, r8, r6
   1a870:			; <UNDEFINED> instruction: 0x000256b4
   1a874:			; <UNDEFINED> instruction: 0x000256bc
   1a878:	andeq	r8, r3, ip, lsr #32
   1a87c:	andeq	r6, r2, r0, lsr #32
   1a880:	andeq	r5, r2, r4, asr #13
   1a884:	andeq	r5, r2, r0, ror #13
   1a888:	strdeq	r5, [r2], -r4
   1a88c:			; <UNDEFINED> instruction: 0x00024bb4
   1a890:	andeq	r4, r2, r4, lsr #17
   1a894:	andeq	r0, r0, r3, ror #15
   1a898:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a89c:	mov	r6, r2
   1a8a0:	ldr	r8, [pc, #412]	; 1aa44 <__printf_chk@plt+0x9b78>
   1a8a4:	sub	sp, sp, #44	; 0x2c
   1a8a8:	cmp	r6, r1
   1a8ac:	ldr	r2, [r8]
   1a8b0:	mov	r5, r1
   1a8b4:	mov	r7, r0
   1a8b8:	mov	r4, r3
   1a8bc:	str	r2, [sp, #36]	; 0x24
   1a8c0:	ble	1a9f8 <__printf_chk@plt+0x9b2c>
   1a8c4:	ldr	r0, [r7, #80]	; 0x50
   1a8c8:	add	r2, r0, r5
   1a8cc:	ldrb	r3, [r0, r5]
   1a8d0:	cmp	r3, #0
   1a8d4:	bne	1a9ec <__printf_chk@plt+0x9b20>
   1a8d8:	rsb	r0, r0, #1
   1a8dc:	b	1a8ec <__printf_chk@plt+0x9a20>
   1a8e0:	ldrb	r1, [r2, #1]!
   1a8e4:	cmp	r1, #0
   1a8e8:	bne	1a9ec <__printf_chk@plt+0x9b20>
   1a8ec:	add	r1, r0, r2
   1a8f0:	cmp	r1, r6
   1a8f4:	ble	1a8e0 <__printf_chk@plt+0x9a14>
   1a8f8:	cmp	r4, #0
   1a8fc:	bne	1a9d4 <__printf_chk@plt+0x9b08>
   1a900:	add	r0, sp, #12
   1a904:	mov	r2, r6
   1a908:	mov	r1, r5
   1a90c:	bl	19454 <__printf_chk@plt+0x8588>
   1a910:	add	r0, sp, #24
   1a914:	mov	r2, r5
   1a918:	mov	r1, r5
   1a91c:	bl	19454 <__printf_chk@plt+0x8588>
   1a920:	ldr	r9, [pc, #288]	; 1aa48 <__printf_chk@plt+0x9b7c>
   1a924:	add	r2, sp, #24
   1a928:	str	r9, [sp, #4]
   1a92c:	str	r9, [sp]
   1a930:	mov	r3, r9
   1a934:	add	r1, sp, #12
   1a938:	ldr	r0, [pc, #268]	; 1aa4c <__printf_chk@plt+0x9b80>
   1a93c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a940:	add	r0, sp, #24
   1a944:	bl	21054 <_ZdlPv@@Base+0x268>
   1a948:	add	r0, sp, #12
   1a94c:	add	r4, r5, #1
   1a950:	bl	21054 <_ZdlPv@@Base+0x268>
   1a954:	cmp	r6, r4
   1a958:	blt	1a9c4 <__printf_chk@plt+0x9af8>
   1a95c:	ldr	fp, [pc, #236]	; 1aa50 <__printf_chk@plt+0x9b84>
   1a960:	mov	sl, r9
   1a964:	lsl	r5, r5, #2
   1a968:	ldr	r3, [r7, #52]	; 0x34
   1a96c:	add	r0, sp, #12
   1a970:	ldr	r1, [r3, r5]
   1a974:	bl	21834 <_ZdlPv@@Base+0xa48>
   1a978:	mov	r2, r4
   1a97c:	mov	r1, r4
   1a980:	add	r0, sp, #24
   1a984:	bl	19454 <__printf_chk@plt+0x8588>
   1a988:	str	r9, [sp, #4]
   1a98c:	str	r9, [sp]
   1a990:	mov	r3, sl
   1a994:	add	r2, sp, #24
   1a998:	add	r1, sp, #12
   1a99c:	mov	r0, fp
   1a9a0:	bl	157c0 <__printf_chk@plt+0x48f4>
   1a9a4:	add	r0, sp, #24
   1a9a8:	bl	21054 <_ZdlPv@@Base+0x268>
   1a9ac:	add	r0, sp, #12
   1a9b0:	add	r4, r4, #1
   1a9b4:	bl	21054 <_ZdlPv@@Base+0x268>
   1a9b8:	cmp	r6, r4
   1a9bc:	add	r5, r5, #4
   1a9c0:	bge	1a968 <__printf_chk@plt+0x9a9c>
   1a9c4:	ldr	r3, [pc, #136]	; 1aa54 <__printf_chk@plt+0x9b88>
   1a9c8:	mov	r0, #10
   1a9cc:	ldr	r1, [r3]
   1a9d0:	bl	10d64 <putc@plt>
   1a9d4:	ldr	r2, [sp, #36]	; 0x24
   1a9d8:	ldr	r3, [r8]
   1a9dc:	cmp	r2, r3
   1a9e0:	bne	1aa10 <__printf_chk@plt+0x9b44>
   1a9e4:	add	sp, sp, #44	; 0x2c
   1a9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9ec:	cmp	r4, #0
   1a9f0:	bne	1a900 <__printf_chk@plt+0x9a34>
   1a9f4:	b	1a9d4 <__printf_chk@plt+0x9b08>
   1a9f8:	ldr	r1, [pc, #88]	; 1aa58 <__printf_chk@plt+0x9b8c>
   1a9fc:	ldr	r0, [pc, #88]	; 1aa5c <__printf_chk@plt+0x9b90>
   1aa00:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1aa04:	cmp	r6, r5
   1aa08:	bge	1a8c4 <__printf_chk@plt+0x99f8>
   1aa0c:	b	1a8f8 <__printf_chk@plt+0x9a2c>
   1aa10:	bl	10d4c <__stack_chk_fail@plt>
   1aa14:	add	r0, sp, #24
   1aa18:	bl	21054 <_ZdlPv@@Base+0x268>
   1aa1c:	add	r0, sp, #12
   1aa20:	bl	21054 <_ZdlPv@@Base+0x268>
   1aa24:	bl	10d58 <__cxa_end_cleanup@plt>
   1aa28:	b	1aa1c <__printf_chk@plt+0x9b50>
   1aa2c:	add	r0, sp, #24
   1aa30:	bl	21054 <_ZdlPv@@Base+0x268>
   1aa34:	add	r0, sp, #12
   1aa38:	bl	21054 <_ZdlPv@@Base+0x268>
   1aa3c:	bl	10d58 <__cxa_end_cleanup@plt>
   1aa40:	b	1aa34 <__printf_chk@plt+0x9b68>
   1aa44:	andeq	r7, r3, r8, asr #27
   1aa48:	andeq	sl, r3, r0, asr r0
   1aa4c:	andeq	r5, r2, ip, lsl #14
   1aa50:	andeq	r5, r2, ip, lsl r7
   1aa54:	andeq	r8, r3, ip, lsr #32
   1aa58:	andeq	r4, r2, r4, lsr #17
   1aa5c:	andeq	r0, r0, r4, lsl #16
   1aa60:	str	r3, [r0]
   1aa64:	stmib	r0, {r1, r2}
   1aa68:	bx	lr
   1aa6c:	push	{r4, r5, r6, lr}
   1aa70:	mov	r3, #0
   1aa74:	ldr	r4, [r0, #28]
   1aa78:	str	r3, [r0, #24]
   1aa7c:	cmp	r4, r3
   1aa80:	popeq	{r4, r5, r6, pc}
   1aa84:	mov	r5, r0
   1aa88:	mov	r0, r3
   1aa8c:	b	1aa9c <__printf_chk@plt+0x9bd0>
   1aa90:	ldr	r4, [r4, #4]
   1aa94:	cmp	r4, #0
   1aa98:	beq	1ab18 <__printf_chk@plt+0x9c4c>
   1aa9c:	ldr	ip, [r4, #28]
   1aaa0:	ldr	r1, [r4, #24]
   1aaa4:	cmp	ip, r1
   1aaa8:	beq	1aa90 <__printf_chk@plt+0x9bc4>
   1aaac:	cmp	r0, #0
   1aab0:	beq	1aaec <__printf_chk@plt+0x9c20>
   1aab4:	mov	r3, r0
   1aab8:	b	1aac8 <__printf_chk@plt+0x9bfc>
   1aabc:	ldr	r3, [r3]
   1aac0:	cmp	r3, #0
   1aac4:	beq	1aaec <__printf_chk@plt+0x9c20>
   1aac8:	ldr	r2, [r3, #4]
   1aacc:	cmp	r1, r2
   1aad0:	bne	1aabc <__printf_chk@plt+0x9bf0>
   1aad4:	ldr	r2, [r3, #8]
   1aad8:	cmp	ip, r2
   1aadc:	beq	1aa90 <__printf_chk@plt+0x9bc4>
   1aae0:	ldr	r3, [r3]
   1aae4:	cmp	r3, #0
   1aae8:	bne	1aac8 <__printf_chk@plt+0x9bfc>
   1aaec:	mov	r0, #12
   1aaf0:	bl	20d9c <_Znwj@@Base>
   1aaf4:	ldr	r1, [r4, #24]
   1aaf8:	ldr	r2, [r4, #28]
   1aafc:	ldr	r3, [r5, #24]
   1ab00:	str	r0, [r5, #24]
   1ab04:	ldr	r4, [r4, #4]
   1ab08:	stmib	r0, {r1, r2}
   1ab0c:	cmp	r4, #0
   1ab10:	str	r3, [r0]
   1ab14:	bne	1aa9c <__printf_chk@plt+0x9bd0>
   1ab18:	cmp	r0, #0
   1ab1c:	str	r4, [r5, #24]
   1ab20:	popeq	{r4, r5, r6, pc}
   1ab24:	add	r6, r5, #24
   1ab28:	mov	r1, r6
   1ab2c:	ldr	ip, [r0]
   1ab30:	str	r4, [r0]
   1ab34:	cmp	ip, #0
   1ab38:	str	r0, [r1]
   1ab3c:	popeq	{r4, r5, r6, pc}
   1ab40:	ldr	r4, [r5, #24]
   1ab44:	cmp	r4, #0
   1ab48:	beq	1aba0 <__printf_chk@plt+0x9cd4>
   1ab4c:	ldr	r2, [ip, #8]
   1ab50:	ldr	r3, [r4, #8]
   1ab54:	mov	r1, r6
   1ab58:	cmp	r2, r3
   1ab5c:	bge	1ab80 <__printf_chk@plt+0x9cb4>
   1ab60:	b	1ab98 <__printf_chk@plt+0x9ccc>
   1ab64:	mov	r1, r4
   1ab68:	ldr	r4, [r4]
   1ab6c:	cmp	r4, #0
   1ab70:	beq	1ab98 <__printf_chk@plt+0x9ccc>
   1ab74:	ldr	r3, [r4, #8]
   1ab78:	cmp	r3, r2
   1ab7c:	bgt	1ab98 <__printf_chk@plt+0x9ccc>
   1ab80:	cmp	r2, r3
   1ab84:	bne	1ab64 <__printf_chk@plt+0x9c98>
   1ab88:	ldr	lr, [ip, #4]
   1ab8c:	ldr	r3, [r4, #4]
   1ab90:	cmp	lr, r3
   1ab94:	ble	1ab64 <__printf_chk@plt+0x9c98>
   1ab98:	mov	r0, ip
   1ab9c:	b	1ab2c <__printf_chk@plt+0x9c60>
   1aba0:	mov	r1, r6
   1aba4:	b	1ab98 <__printf_chk@plt+0x9ccc>
   1aba8:	ldr	r3, [r0, #76]	; 0x4c
   1abac:	push	{r4, lr}
   1abb0:	tst	r3, #28
   1abb4:	ldr	lr, [r0, #4]
   1abb8:	beq	1ac00 <__printf_chk@plt+0x9d34>
   1abbc:	mov	r2, #2
   1abc0:	mov	r3, #1
   1abc4:	str	r3, [r0, #64]	; 0x40
   1abc8:	str	r3, [r0, #60]	; 0x3c
   1abcc:	cmp	lr, #1
   1abd0:	str	r2, [r0, #68]	; 0x44
   1abd4:	pople	{r4, pc}
   1abd8:	ldr	r3, [r0, #52]	; 0x34
   1abdc:	sub	ip, r3, #8
   1abe0:	add	ip, ip, lr, lsl #2
   1abe4:	sub	r3, r3, #4
   1abe8:	ldr	r1, [r3, #4]!
   1abec:	add	r2, r2, r1
   1abf0:	cmp	ip, r3
   1abf4:	str	r2, [r0, #68]	; 0x44
   1abf8:	bne	1abe8 <__printf_chk@plt+0x9d1c>
   1abfc:	pop	{r4, pc}
   1ac00:	ldr	ip, [r0]
   1ac04:	cmp	ip, #0
   1ac08:	ble	1ac44 <__printf_chk@plt+0x9d78>
   1ac0c:	ldr	r3, [r0, #40]	; 0x28
   1ac10:	mov	r4, #1
   1ac14:	sub	r3, r3, #4
   1ac18:	add	ip, r3, ip, lsl #2
   1ac1c:	ldr	r2, [r3, #4]!
   1ac20:	ldrb	r1, [r2]
   1ac24:	cmp	r1, #0
   1ac28:	strne	r4, [r0, #60]	; 0x3c
   1ac2c:	ldrne	r2, [r3]
   1ac30:	ldrb	r2, [r2, lr]
   1ac34:	cmp	r2, #0
   1ac38:	strne	r4, [r0, #64]	; 0x40
   1ac3c:	cmp	r3, ip
   1ac40:	bne	1ac1c <__printf_chk@plt+0x9d50>
   1ac44:	ldrd	r2, [r0, #60]	; 0x3c
   1ac48:	add	r2, r2, r3
   1ac4c:	b	1abcc <__printf_chk@plt+0x9d00>
   1ac50:	ldr	r2, [pc, #1308]	; 1b174 <__printf_chk@plt+0xa2a8>
   1ac54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ac58:	mov	fp, r0
   1ac5c:	sub	sp, sp, #52	; 0x34
   1ac60:	ldr	r0, [pc, #1296]	; 1b178 <__printf_chk@plt+0xa2ac>
   1ac64:	ldr	ip, [r2]
   1ac68:	mov	r3, #0
   1ac6c:	sub	r5, r0, #100	; 0x64
   1ac70:	mov	r2, #14
   1ac74:	str	r3, [sp]
   1ac78:	mov	r1, #1
   1ac7c:	ldr	r3, [pc, #1272]	; 1b17c <__printf_chk@plt+0xa2b0>
   1ac80:	str	ip, [sp, #44]	; 0x2c
   1ac84:	bl	10e6c <__sprintf_chk@plt>
   1ac88:	add	r1, r5, #100	; 0x64
   1ac8c:	add	r0, sp, #32
   1ac90:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ac94:	add	r1, sp, #32
   1ac98:	str	r5, [sp, #4]
   1ac9c:	str	r5, [sp]
   1aca0:	mov	r3, r5
   1aca4:	mov	r2, r5
   1aca8:	ldr	r0, [pc, #1232]	; 1b180 <__printf_chk@plt+0xa2b4>
   1acac:	bl	157c0 <__printf_chk@plt+0x48f4>
   1acb0:	add	r0, sp, #32
   1acb4:	bl	21054 <_ZdlPv@@Base+0x268>
   1acb8:	mov	r3, #0
   1acbc:	str	r3, [sp]
   1acc0:	mov	r2, #14
   1acc4:	ldr	r3, [pc, #1208]	; 1b184 <__printf_chk@plt+0xa2b8>
   1acc8:	mov	r1, #1
   1accc:	add	r0, r5, #56	; 0x38
   1acd0:	bl	10e6c <__sprintf_chk@plt>
   1acd4:	add	r1, r5, #56	; 0x38
   1acd8:	add	r0, sp, #20
   1acdc:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ace0:	ldr	r1, [fp, #60]	; 0x3c
   1ace4:	add	r0, sp, #32
   1ace8:	bl	21834 <_ZdlPv@@Base+0xa48>
   1acec:	str	r5, [sp, #4]
   1acf0:	str	r5, [sp]
   1acf4:	mov	r3, r5
   1acf8:	add	r2, sp, #32
   1acfc:	add	r1, sp, #20
   1ad00:	ldr	r0, [pc, #1152]	; 1b188 <__printf_chk@plt+0xa2bc>
   1ad04:	bl	157c0 <__printf_chk@plt+0x48f4>
   1ad08:	add	r0, sp, #32
   1ad0c:	bl	21054 <_ZdlPv@@Base+0x268>
   1ad10:	add	r0, sp, #20
   1ad14:	add	r6, r5, #12
   1ad18:	bl	21054 <_ZdlPv@@Base+0x268>
   1ad1c:	ldr	r9, [pc, #1128]	; 1b18c <__printf_chk@plt+0xa2c0>
   1ad20:	ldr	sl, [pc, #1116]	; 1b184 <__printf_chk@plt+0xa2b8>
   1ad24:	add	r7, r6, #44	; 0x2c
   1ad28:	mov	r4, #0
   1ad2c:	mov	r8, #1
   1ad30:	b	1ae68 <__printf_chk@plt+0x9f9c>
   1ad34:	mov	r3, sl
   1ad38:	mov	r2, #14
   1ad3c:	mov	r1, #1
   1ad40:	str	r8, [sp]
   1ad44:	mov	r0, r7
   1ad48:	bl	10e6c <__sprintf_chk@plt>
   1ad4c:	mov	r1, r7
   1ad50:	add	r0, sp, #8
   1ad54:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ad58:	mov	r1, #1
   1ad5c:	str	r4, [sp]
   1ad60:	mov	r3, r9
   1ad64:	mov	r2, #14
   1ad68:	mov	r0, r6
   1ad6c:	bl	10e6c <__sprintf_chk@plt>
   1ad70:	mov	r1, r6
   1ad74:	add	r0, sp, #20
   1ad78:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ad7c:	ldr	r3, [fp, #52]	; 0x34
   1ad80:	add	r0, sp, #32
   1ad84:	ldr	r1, [r3, r4, lsl #2]
   1ad88:	bl	21834 <_ZdlPv@@Base+0xa48>
   1ad8c:	str	r5, [sp, #4]
   1ad90:	str	r5, [sp]
   1ad94:	add	r3, sp, #32
   1ad98:	add	r2, sp, #20
   1ad9c:	add	r1, sp, #8
   1ada0:	ldr	r0, [pc, #1000]	; 1b190 <__printf_chk@plt+0xa2c4>
   1ada4:	bl	157c0 <__printf_chk@plt+0x48f4>
   1ada8:	add	r0, sp, #32
   1adac:	bl	21054 <_ZdlPv@@Base+0x268>
   1adb0:	add	r0, sp, #20
   1adb4:	bl	21054 <_ZdlPv@@Base+0x268>
   1adb8:	add	r0, sp, #8
   1adbc:	bl	21054 <_ZdlPv@@Base+0x268>
   1adc0:	ldr	r3, [pc, #948]	; 1b17c <__printf_chk@plt+0xa2b0>
   1adc4:	mov	r2, #14
   1adc8:	mov	r1, #1
   1adcc:	str	r8, [sp]
   1add0:	ldr	r0, [pc, #928]	; 1b178 <__printf_chk@plt+0xa2ac>
   1add4:	bl	10e6c <__sprintf_chk@plt>
   1add8:	ldr	r1, [pc, #920]	; 1b178 <__printf_chk@plt+0xa2ac>
   1addc:	add	r0, sp, #8
   1ade0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ade4:	mov	r1, #1
   1ade8:	str	r4, [sp]
   1adec:	mov	r3, r9
   1adf0:	mov	r2, #14
   1adf4:	mov	r0, r6
   1adf8:	bl	10e6c <__sprintf_chk@plt>
   1adfc:	mov	r1, r6
   1ae00:	add	r0, sp, #20
   1ae04:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ae08:	mov	r1, #1
   1ae0c:	str	r8, [sp]
   1ae10:	mov	r3, sl
   1ae14:	mov	r2, #14
   1ae18:	mov	r0, r7
   1ae1c:	bl	10e6c <__sprintf_chk@plt>
   1ae20:	mov	r1, r7
   1ae24:	add	r0, sp, #32
   1ae28:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ae2c:	str	r5, [sp, #4]
   1ae30:	str	r5, [sp]
   1ae34:	add	r3, sp, #32
   1ae38:	add	r2, sp, #20
   1ae3c:	add	r1, sp, #8
   1ae40:	ldr	r0, [pc, #844]	; 1b194 <__printf_chk@plt+0xa2c8>
   1ae44:	bl	157c0 <__printf_chk@plt+0x48f4>
   1ae48:	add	r0, sp, #32
   1ae4c:	bl	21054 <_ZdlPv@@Base+0x268>
   1ae50:	add	r0, sp, #20
   1ae54:	bl	21054 <_ZdlPv@@Base+0x268>
   1ae58:	add	r0, sp, #8
   1ae5c:	add	r8, r8, #1
   1ae60:	add	r4, r4, #1
   1ae64:	bl	21054 <_ZdlPv@@Base+0x268>
   1ae68:	mov	r3, r9
   1ae6c:	mov	r2, #14
   1ae70:	mov	r1, #1
   1ae74:	str	r4, [sp]
   1ae78:	mov	r0, r6
   1ae7c:	bl	10e6c <__sprintf_chk@plt>
   1ae80:	mov	r1, r6
   1ae84:	add	r0, sp, #8
   1ae88:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ae8c:	mov	r1, #1
   1ae90:	str	r4, [sp]
   1ae94:	mov	r3, sl
   1ae98:	mov	r2, #14
   1ae9c:	mov	r0, r7
   1aea0:	bl	10e6c <__sprintf_chk@plt>
   1aea4:	mov	r1, r7
   1aea8:	add	r0, sp, #20
   1aeac:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1aeb0:	mov	r2, r4
   1aeb4:	mov	r1, r4
   1aeb8:	add	r0, sp, #32
   1aebc:	bl	19454 <__printf_chk@plt+0x8588>
   1aec0:	str	r5, [sp, #4]
   1aec4:	str	r5, [sp]
   1aec8:	add	r3, sp, #32
   1aecc:	add	r2, sp, #20
   1aed0:	add	r1, sp, #8
   1aed4:	ldr	r0, [pc, #700]	; 1b198 <__printf_chk@plt+0xa2cc>
   1aed8:	bl	157c0 <__printf_chk@plt+0x48f4>
   1aedc:	add	r0, sp, #32
   1aee0:	bl	21054 <_ZdlPv@@Base+0x268>
   1aee4:	add	r0, sp, #20
   1aee8:	bl	21054 <_ZdlPv@@Base+0x268>
   1aeec:	add	r0, sp, #8
   1aef0:	bl	21054 <_ZdlPv@@Base+0x268>
   1aef4:	ldr	r3, [fp, #4]
   1aef8:	cmp	r3, r8
   1aefc:	bgt	1ad34 <__printf_chk@plt+0x9e68>
   1af00:	mov	r2, #14
   1af04:	str	r3, [sp]
   1af08:	mov	r1, #1
   1af0c:	ldr	r3, [pc, #616]	; 1b17c <__printf_chk@plt+0xa2b0>
   1af10:	ldr	r0, [pc, #608]	; 1b178 <__printf_chk@plt+0xa2ac>
   1af14:	bl	10e6c <__sprintf_chk@plt>
   1af18:	ldr	r1, [pc, #600]	; 1b178 <__printf_chk@plt+0xa2ac>
   1af1c:	add	r0, sp, #8
   1af20:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1af24:	mov	r1, #1
   1af28:	str	r4, [sp]
   1af2c:	ldr	r3, [pc, #600]	; 1b18c <__printf_chk@plt+0xa2c0>
   1af30:	mov	r2, #14
   1af34:	ldr	r0, [pc, #608]	; 1b19c <__printf_chk@plt+0xa2d0>
   1af38:	bl	10e6c <__sprintf_chk@plt>
   1af3c:	ldr	r1, [pc, #600]	; 1b19c <__printf_chk@plt+0xa2d0>
   1af40:	add	r0, sp, #20
   1af44:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1af48:	ldr	r1, [fp, #64]	; 0x40
   1af4c:	add	r0, sp, #32
   1af50:	bl	21834 <_ZdlPv@@Base+0xa48>
   1af54:	str	r5, [sp, #4]
   1af58:	str	r5, [sp]
   1af5c:	add	r3, sp, #32
   1af60:	add	r2, sp, #20
   1af64:	add	r1, sp, #8
   1af68:	ldr	r0, [pc, #544]	; 1b190 <__printf_chk@plt+0xa2c4>
   1af6c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1af70:	add	r0, sp, #32
   1af74:	bl	21054 <_ZdlPv@@Base+0x268>
   1af78:	add	r0, sp, #20
   1af7c:	bl	21054 <_ZdlPv@@Base+0x268>
   1af80:	add	r0, sp, #8
   1af84:	bl	21054 <_ZdlPv@@Base+0x268>
   1af88:	ldr	r2, [fp, #4]
   1af8c:	ldr	r3, [pc, #488]	; 1b17c <__printf_chk@plt+0xa2b0>
   1af90:	str	r2, [sp]
   1af94:	mov	r1, #1
   1af98:	mov	r2, #14
   1af9c:	ldr	r0, [pc, #468]	; 1b178 <__printf_chk@plt+0xa2ac>
   1afa0:	bl	10e6c <__sprintf_chk@plt>
   1afa4:	ldr	r1, [pc, #460]	; 1b178 <__printf_chk@plt+0xa2ac>
   1afa8:	add	r0, sp, #32
   1afac:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1afb0:	ldr	r3, [pc, #488]	; 1b1a0 <__printf_chk@plt+0xa2d4>
   1afb4:	str	r5, [sp, #4]
   1afb8:	str	r5, [sp]
   1afbc:	mov	r2, r3
   1afc0:	add	r1, sp, #32
   1afc4:	ldr	r0, [pc, #472]	; 1b1a4 <__printf_chk@plt+0xa2d8>
   1afc8:	bl	157c0 <__printf_chk@plt+0x48f4>
   1afcc:	add	r0, sp, #32
   1afd0:	bl	21054 <_ZdlPv@@Base+0x268>
   1afd4:	ldr	r3, [fp, #76]	; 0x4c
   1afd8:	tst	r3, #16
   1afdc:	bne	1affc <__printf_chk@plt+0xa130>
   1afe0:	ldr	r3, [pc, #396]	; 1b174 <__printf_chk@plt+0xa2a8>
   1afe4:	ldr	r2, [sp, #44]	; 0x2c
   1afe8:	ldr	r3, [r3]
   1afec:	cmp	r2, r3
   1aff0:	bne	1b098 <__printf_chk@plt+0xa1cc>
   1aff4:	add	sp, sp, #52	; 0x34
   1aff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1affc:	mov	r3, #0
   1b000:	mov	r2, #14
   1b004:	str	r3, [sp]
   1b008:	mov	r1, #1
   1b00c:	ldr	r3, [pc, #360]	; 1b17c <__printf_chk@plt+0xa2b0>
   1b010:	ldr	r0, [pc, #352]	; 1b178 <__printf_chk@plt+0xa2ac>
   1b014:	bl	10e6c <__sprintf_chk@plt>
   1b018:	ldr	r1, [pc, #344]	; 1b178 <__printf_chk@plt+0xa2ac>
   1b01c:	add	r0, sp, #32
   1b020:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1b024:	ldr	r3, [pc, #372]	; 1b1a0 <__printf_chk@plt+0xa2d4>
   1b028:	str	r5, [sp, #4]
   1b02c:	str	r5, [sp]
   1b030:	mov	r2, r3
   1b034:	add	r1, sp, #32
   1b038:	ldr	r0, [pc, #360]	; 1b1a8 <__printf_chk@plt+0xa2dc>
   1b03c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b040:	add	r0, sp, #32
   1b044:	bl	21054 <_ZdlPv@@Base+0x268>
   1b048:	ldr	r2, [fp, #4]
   1b04c:	ldr	r3, [pc, #296]	; 1b17c <__printf_chk@plt+0xa2b0>
   1b050:	str	r2, [sp]
   1b054:	mov	r1, #1
   1b058:	mov	r2, #14
   1b05c:	ldr	r0, [pc, #276]	; 1b178 <__printf_chk@plt+0xa2ac>
   1b060:	bl	10e6c <__sprintf_chk@plt>
   1b064:	ldr	r1, [pc, #268]	; 1b178 <__printf_chk@plt+0xa2ac>
   1b068:	add	r0, sp, #32
   1b06c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1b070:	ldr	r3, [pc, #296]	; 1b1a0 <__printf_chk@plt+0xa2d4>
   1b074:	str	r5, [sp, #4]
   1b078:	str	r5, [sp]
   1b07c:	mov	r2, r3
   1b080:	add	r1, sp, #32
   1b084:	ldr	r0, [pc, #288]	; 1b1ac <__printf_chk@plt+0xa2e0>
   1b088:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b08c:	add	r0, sp, #32
   1b090:	bl	21054 <_ZdlPv@@Base+0x268>
   1b094:	b	1afe0 <__printf_chk@plt+0xa114>
   1b098:	bl	10d4c <__stack_chk_fail@plt>
   1b09c:	add	r0, sp, #32
   1b0a0:	bl	21054 <_ZdlPv@@Base+0x268>
   1b0a4:	bl	10d58 <__cxa_end_cleanup@plt>
   1b0a8:	add	r0, sp, #32
   1b0ac:	bl	21054 <_ZdlPv@@Base+0x268>
   1b0b0:	bl	10d58 <__cxa_end_cleanup@plt>
   1b0b4:	add	r0, sp, #32
   1b0b8:	bl	21054 <_ZdlPv@@Base+0x268>
   1b0bc:	add	r0, sp, #20
   1b0c0:	bl	21054 <_ZdlPv@@Base+0x268>
   1b0c4:	bl	10d58 <__cxa_end_cleanup@plt>
   1b0c8:	b	1b0bc <__printf_chk@plt+0xa1f0>
   1b0cc:	add	r0, sp, #8
   1b0d0:	bl	21054 <_ZdlPv@@Base+0x268>
   1b0d4:	bl	10d58 <__cxa_end_cleanup@plt>
   1b0d8:	add	r0, sp, #32
   1b0dc:	bl	21054 <_ZdlPv@@Base+0x268>
   1b0e0:	add	r0, sp, #20
   1b0e4:	bl	21054 <_ZdlPv@@Base+0x268>
   1b0e8:	add	r0, sp, #8
   1b0ec:	bl	21054 <_ZdlPv@@Base+0x268>
   1b0f0:	bl	10d58 <__cxa_end_cleanup@plt>
   1b0f4:	b	1b0e0 <__printf_chk@plt+0xa214>
   1b0f8:	b	1b0e8 <__printf_chk@plt+0xa21c>
   1b0fc:	add	r0, sp, #32
   1b100:	bl	21054 <_ZdlPv@@Base+0x268>
   1b104:	add	r0, sp, #20
   1b108:	bl	21054 <_ZdlPv@@Base+0x268>
   1b10c:	add	r0, sp, #8
   1b110:	bl	21054 <_ZdlPv@@Base+0x268>
   1b114:	bl	10d58 <__cxa_end_cleanup@plt>
   1b118:	b	1b104 <__printf_chk@plt+0xa238>
   1b11c:	b	1b10c <__printf_chk@plt+0xa240>
   1b120:	add	r0, sp, #32
   1b124:	bl	21054 <_ZdlPv@@Base+0x268>
   1b128:	add	r0, sp, #20
   1b12c:	bl	21054 <_ZdlPv@@Base+0x268>
   1b130:	add	r0, sp, #8
   1b134:	bl	21054 <_ZdlPv@@Base+0x268>
   1b138:	bl	10d58 <__cxa_end_cleanup@plt>
   1b13c:	b	1b128 <__printf_chk@plt+0xa25c>
   1b140:	b	1b130 <__printf_chk@plt+0xa264>
   1b144:	add	r0, sp, #32
   1b148:	bl	21054 <_ZdlPv@@Base+0x268>
   1b14c:	add	r0, sp, #20
   1b150:	bl	21054 <_ZdlPv@@Base+0x268>
   1b154:	b	1b0cc <__printf_chk@plt+0xa200>
   1b158:	b	1b14c <__printf_chk@plt+0xa280>
   1b15c:	add	r0, sp, #32
   1b160:	bl	21054 <_ZdlPv@@Base+0x268>
   1b164:	bl	10d58 <__cxa_end_cleanup@plt>
   1b168:	add	r0, sp, #32
   1b16c:	bl	21054 <_ZdlPv@@Base+0x268>
   1b170:	bl	10d58 <__cxa_end_cleanup@plt>
   1b174:	andeq	r7, r3, r8, asr #27
   1b178:	strheq	sl, [r3], -r4
   1b17c:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1b180:	andeq	r5, r2, r4, lsr r7
   1b184:			; <UNDEFINED> instruction: 0x000249bc
   1b188:	andeq	r5, r2, r0, asr #14
   1b18c:	andeq	r4, r2, r0, lsr #18
   1b190:	andeq	r5, r2, ip, ror #14
   1b194:	andeq	r5, r2, ip, lsl #15
   1b198:	andeq	r5, r2, r4, asr r7
   1b19c:	andeq	sl, r3, ip, asr r0
   1b1a0:	andeq	sl, r3, r0, asr r0
   1b1a4:	andeq	r5, r2, r4, lsr #15
   1b1a8:			; <UNDEFINED> instruction: 0x000257b4
   1b1ac:	andeq	r5, r2, r0, asr #15
   1b1b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b1b4:	sub	sp, sp, #44	; 0x2c
   1b1b8:	ldr	sl, [pc, #444]	; 1b37c <__printf_chk@plt+0xa4b0>
   1b1bc:	ldr	r3, [r0, #4]
   1b1c0:	ldr	r2, [sl]
   1b1c4:	cmp	r3, #0
   1b1c8:	str	r2, [sp, #36]	; 0x24
   1b1cc:	ble	1b290 <__printf_chk@plt+0xa3c4>
   1b1d0:	mov	r6, r0
   1b1d4:	ldr	r8, [pc, #420]	; 1b380 <__printf_chk@plt+0xa4b4>
   1b1d8:	ldr	r9, [pc, #420]	; 1b384 <__printf_chk@plt+0xa4b8>
   1b1dc:	ldr	fp, [pc, #420]	; 1b388 <__printf_chk@plt+0xa4bc>
   1b1e0:	mov	r4, #0
   1b1e4:	mvn	r7, #0
   1b1e8:	b	1b224 <__printf_chk@plt+0xa358>
   1b1ec:	bl	19454 <__printf_chk@plt+0x8588>
   1b1f0:	ldr	r3, [pc, #392]	; 1b380 <__printf_chk@plt+0xa4b4>
   1b1f4:	str	r8, [sp, #4]
   1b1f8:	str	r8, [sp]
   1b1fc:	mov	r1, r5
   1b200:	mov	r2, r3
   1b204:	mov	r0, r9
   1b208:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b20c:	mov	r0, r5
   1b210:	bl	21054 <_ZdlPv@@Base+0x268>
   1b214:	ldr	r3, [r6, #4]
   1b218:	add	r4, r4, #1
   1b21c:	cmp	r3, r4
   1b220:	ble	1b288 <__printf_chk@plt+0xa3bc>
   1b224:	ldr	r2, [r6, #56]	; 0x38
   1b228:	ldrb	r2, [r2, r4]
   1b22c:	cmp	r2, #0
   1b230:	beq	1b218 <__printf_chk@plt+0xa34c>
   1b234:	add	r5, sp, #24
   1b238:	cmn	r7, #1
   1b23c:	mov	r0, r5
   1b240:	mov	r2, r4
   1b244:	mov	r1, r4
   1b248:	bne	1b1ec <__printf_chk@plt+0xa320>
   1b24c:	bl	19454 <__printf_chk@plt+0x8588>
   1b250:	ldr	r3, [pc, #296]	; 1b380 <__printf_chk@plt+0xa4b4>
   1b254:	str	r8, [sp, #4]
   1b258:	str	r8, [sp]
   1b25c:	mov	r1, r5
   1b260:	mov	r2, r3
   1b264:	mov	r0, fp
   1b268:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b26c:	mov	r0, r5
   1b270:	bl	21054 <_ZdlPv@@Base+0x268>
   1b274:	ldr	r3, [r6, #4]
   1b278:	mov	r7, r4
   1b27c:	add	r4, r4, #1
   1b280:	cmp	r3, r4
   1b284:	bgt	1b224 <__printf_chk@plt+0xa358>
   1b288:	cmn	r7, #1
   1b28c:	bne	1b2a8 <__printf_chk@plt+0xa3dc>
   1b290:	ldr	r2, [sp, #36]	; 0x24
   1b294:	ldr	r3, [sl]
   1b298:	cmp	r2, r3
   1b29c:	bne	1b348 <__printf_chk@plt+0xa47c>
   1b2a0:	add	sp, sp, #44	; 0x2c
   1b2a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b2a8:	ldr	r3, [pc, #220]	; 1b38c <__printf_chk@plt+0xa4c0>
   1b2ac:	mov	r0, #10
   1b2b0:	add	r4, r7, #1
   1b2b4:	ldr	r1, [r3]
   1b2b8:	bl	10d64 <putc@plt>
   1b2bc:	ldr	r3, [r6, #4]
   1b2c0:	cmp	r4, r3
   1b2c4:	bge	1b290 <__printf_chk@plt+0xa3c4>
   1b2c8:	ldr	r8, [pc, #176]	; 1b380 <__printf_chk@plt+0xa4b4>
   1b2cc:	ldr	r9, [pc, #188]	; 1b390 <__printf_chk@plt+0xa4c4>
   1b2d0:	b	1b2e0 <__printf_chk@plt+0xa414>
   1b2d4:	add	r4, r4, #1
   1b2d8:	cmp	r3, r4
   1b2dc:	ble	1b290 <__printf_chk@plt+0xa3c4>
   1b2e0:	ldr	r2, [r6, #56]	; 0x38
   1b2e4:	ldrb	r2, [r2, r4]
   1b2e8:	cmp	r2, #0
   1b2ec:	beq	1b2d4 <__printf_chk@plt+0xa408>
   1b2f0:	mov	r2, r4
   1b2f4:	mov	r1, r4
   1b2f8:	add	r0, sp, #12
   1b2fc:	add	r5, sp, #24
   1b300:	bl	19454 <__printf_chk@plt+0x8588>
   1b304:	mov	r0, r5
   1b308:	mov	r2, r7
   1b30c:	mov	r1, r7
   1b310:	bl	19454 <__printf_chk@plt+0x8588>
   1b314:	str	r8, [sp, #4]
   1b318:	str	r8, [sp]
   1b31c:	ldr	r3, [pc, #92]	; 1b380 <__printf_chk@plt+0xa4b4>
   1b320:	mov	r2, r5
   1b324:	add	r1, sp, #12
   1b328:	mov	r0, r9
   1b32c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b330:	mov	r0, r5
   1b334:	bl	21054 <_ZdlPv@@Base+0x268>
   1b338:	add	r0, sp, #12
   1b33c:	bl	21054 <_ZdlPv@@Base+0x268>
   1b340:	ldr	r3, [r6, #4]
   1b344:	b	1b2d4 <__printf_chk@plt+0xa408>
   1b348:	bl	10d4c <__stack_chk_fail@plt>
   1b34c:	mov	r0, r5
   1b350:	bl	21054 <_ZdlPv@@Base+0x268>
   1b354:	bl	10d58 <__cxa_end_cleanup@plt>
   1b358:	mov	r0, r5
   1b35c:	bl	21054 <_ZdlPv@@Base+0x268>
   1b360:	bl	10d58 <__cxa_end_cleanup@plt>
   1b364:	b	1b370 <__printf_chk@plt+0xa4a4>
   1b368:	mov	r0, r5
   1b36c:	bl	21054 <_ZdlPv@@Base+0x268>
   1b370:	add	r0, sp, #12
   1b374:	bl	21054 <_ZdlPv@@Base+0x268>
   1b378:	bl	10d58 <__cxa_end_cleanup@plt>
   1b37c:	andeq	r7, r3, r8, asr #27
   1b380:	andeq	sl, r3, r0, asr r0
   1b384:	ldrdeq	r5, [r2], -ip
   1b388:	andeq	r5, r2, ip, asr #15
   1b38c:	andeq	r8, r3, ip, lsr #32
   1b390:	andeq	r5, r2, r8, ror #15
   1b394:	ldr	r3, [pc, #688]	; 1b64c <__printf_chk@plt+0xa780>
   1b398:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b39c:	mov	r7, r0
   1b3a0:	ldr	sl, [pc, #680]	; 1b650 <__printf_chk@plt+0xa784>
   1b3a4:	ldr	ip, [r3]
   1b3a8:	sub	sp, sp, #36	; 0x24
   1b3ac:	mov	r5, r1
   1b3b0:	ldr	r3, [sl]
   1b3b4:	mov	r2, #51	; 0x33
   1b3b8:	mov	r1, #1
   1b3bc:	ldr	r0, [pc, #656]	; 1b654 <__printf_chk@plt+0xa788>
   1b3c0:	str	ip, [sp, #28]
   1b3c4:	bl	10dac <fwrite@plt>
   1b3c8:	ldr	r3, [r7]
   1b3cc:	cmp	r3, r5
   1b3d0:	ble	1b618 <__printf_chk@plt+0xa74c>
   1b3d4:	ldr	r9, [pc, #636]	; 1b658 <__printf_chk@plt+0xa78c>
   1b3d8:	ldr	r1, [r7, #4]
   1b3dc:	ldr	fp, [pc, #632]	; 1b65c <__printf_chk@plt+0xa790>
   1b3e0:	lsl	r3, r5, #2
   1b3e4:	sub	r8, r9, #100	; 0x64
   1b3e8:	mov	r6, #0
   1b3ec:	str	r3, [sp, #8]
   1b3f0:	sub	r3, r3, #4
   1b3f4:	str	r3, [sp, #12]
   1b3f8:	cmp	r6, r1
   1b3fc:	blt	1b444 <__printf_chk@plt+0xa578>
   1b400:	ldr	r3, [sl]
   1b404:	mov	r2, #4
   1b408:	mov	r1, #1
   1b40c:	ldr	r0, [pc, #588]	; 1b660 <__printf_chk@plt+0xa794>
   1b410:	bl	10dac <fwrite@plt>
   1b414:	ldr	r3, [sl]
   1b418:	mov	r2, #17
   1b41c:	mov	r1, #1
   1b420:	ldr	r0, [pc, #572]	; 1b664 <__printf_chk@plt+0xa798>
   1b424:	bl	10dac <fwrite@plt>
   1b428:	ldr	r3, [pc, #540]	; 1b64c <__printf_chk@plt+0xa780>
   1b42c:	ldr	r2, [sp, #28]
   1b430:	ldr	r3, [r3]
   1b434:	cmp	r2, r3
   1b438:	bne	1b630 <__printf_chk@plt+0xa764>
   1b43c:	add	sp, sp, #36	; 0x24
   1b440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b444:	ldr	r2, [sp, #8]
   1b448:	ldr	r3, [r7, #36]	; 0x24
   1b44c:	ldr	r3, [r3, r2]
   1b450:	add	r2, r3, r6, lsl #2
   1b454:	ldr	r3, [r3, r6, lsl #2]
   1b458:	cmp	r3, #0
   1b45c:	beq	1b470 <__printf_chk@plt+0xa5a4>
   1b460:	ldr	r0, [r3, #16]
   1b464:	cmp	r0, r5
   1b468:	addne	r6, r6, #1
   1b46c:	bne	1b3f8 <__printf_chk@plt+0xa52c>
   1b470:	mov	r4, r6
   1b474:	b	1b488 <__printf_chk@plt+0xa5bc>
   1b478:	add	r4, r4, #1
   1b47c:	cmp	r4, r1
   1b480:	beq	1b4a4 <__printf_chk@plt+0xa5d8>
   1b484:	ldr	r3, [r2, #4]!
   1b488:	cmp	r3, #0
   1b48c:	beq	1b478 <__printf_chk@plt+0xa5ac>
   1b490:	ldr	r3, [r3, #16]
   1b494:	cmp	r3, r5
   1b498:	beq	1b478 <__printf_chk@plt+0xa5ac>
   1b49c:	cmp	r6, r4
   1b4a0:	bge	1b400 <__printf_chk@plt+0xa534>
   1b4a4:	mov	r3, fp
   1b4a8:	mov	r2, #14
   1b4ac:	mov	r1, #1
   1b4b0:	str	r6, [sp]
   1b4b4:	mov	r0, r9
   1b4b8:	bl	10e6c <__sprintf_chk@plt>
   1b4bc:	mov	r1, r9
   1b4c0:	add	r0, sp, #16
   1b4c4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1b4c8:	ldr	r3, [pc, #408]	; 1b668 <__printf_chk@plt+0xa79c>
   1b4cc:	str	r8, [sp, #4]
   1b4d0:	str	r8, [sp]
   1b4d4:	add	r1, sp, #16
   1b4d8:	mov	r2, r3
   1b4dc:	ldr	r0, [pc, #392]	; 1b66c <__printf_chk@plt+0xa7a0>
   1b4e0:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b4e4:	add	r0, sp, #16
   1b4e8:	bl	21054 <_ZdlPv@@Base+0x268>
   1b4ec:	cmp	r5, #0
   1b4f0:	ble	1b50c <__printf_chk@plt+0xa640>
   1b4f4:	ldr	r3, [r7, #40]	; 0x28
   1b4f8:	ldr	r2, [sp, #12]
   1b4fc:	ldr	r3, [r3, r2]
   1b500:	ldrb	r3, [r3, r6]
   1b504:	cmp	r3, #2
   1b508:	beq	1b5e8 <__printf_chk@plt+0xa71c>
   1b50c:	ldr	r3, [r7]
   1b510:	cmp	r3, r5
   1b514:	ble	1b530 <__printf_chk@plt+0xa664>
   1b518:	ldr	r3, [r7, #40]	; 0x28
   1b51c:	ldr	r2, [sp, #8]
   1b520:	ldr	r3, [r3, r2]
   1b524:	ldrb	r3, [r3, r6]
   1b528:	cmp	r3, #2
   1b52c:	beq	1b5e8 <__printf_chk@plt+0xa71c>
   1b530:	ldr	r1, [sl]
   1b534:	mov	r0, #39	; 0x27
   1b538:	bl	10da0 <fputc@plt>
   1b53c:	mov	r3, fp
   1b540:	mov	r2, #14
   1b544:	mov	r1, #1
   1b548:	str	r4, [sp]
   1b54c:	mov	r0, r9
   1b550:	bl	10e6c <__sprintf_chk@plt>
   1b554:	mov	r1, r9
   1b558:	add	r0, sp, #16
   1b55c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1b560:	str	r8, [sp, #4]
   1b564:	str	r8, [sp]
   1b568:	mov	r3, r8
   1b56c:	ldr	r2, [pc, #244]	; 1b668 <__printf_chk@plt+0xa79c>
   1b570:	add	r1, sp, #16
   1b574:	ldr	r0, [pc, #244]	; 1b670 <__printf_chk@plt+0xa7a4>
   1b578:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b57c:	add	r0, sp, #16
   1b580:	bl	21054 <_ZdlPv@@Base+0x268>
   1b584:	cmp	r5, #0
   1b588:	ble	1b5a4 <__printf_chk@plt+0xa6d8>
   1b58c:	ldr	r3, [r7, #40]	; 0x28
   1b590:	ldr	r2, [sp, #12]
   1b594:	ldr	r3, [r3, r2]
   1b598:	ldrb	r3, [r3, r4]
   1b59c:	cmp	r3, #2
   1b5a0:	beq	1b600 <__printf_chk@plt+0xa734>
   1b5a4:	ldr	r3, [r7]
   1b5a8:	cmp	r3, r5
   1b5ac:	ble	1b5c8 <__printf_chk@plt+0xa6fc>
   1b5b0:	ldr	r3, [r7, #40]	; 0x28
   1b5b4:	ldr	r2, [sp, #8]
   1b5b8:	ldr	r3, [r3, r2]
   1b5bc:	ldrb	r3, [r3, r4]
   1b5c0:	cmp	r3, #2
   1b5c4:	beq	1b600 <__printf_chk@plt+0xa734>
   1b5c8:	mov	r1, #1
   1b5cc:	ldr	r3, [sl]
   1b5d0:	mov	r2, #3
   1b5d4:	ldr	r0, [pc, #152]	; 1b674 <__printf_chk@plt+0xa7a8>
   1b5d8:	bl	10dac <fwrite@plt>
   1b5dc:	mov	r6, r4
   1b5e0:	ldr	r1, [r7, #4]
   1b5e4:	b	1b3f8 <__printf_chk@plt+0xa52c>
   1b5e8:	ldr	r3, [sl]
   1b5ec:	mov	r2, #3
   1b5f0:	mov	r1, #1
   1b5f4:	ldr	r0, [pc, #124]	; 1b678 <__printf_chk@plt+0xa7ac>
   1b5f8:	bl	10dac <fwrite@plt>
   1b5fc:	b	1b530 <__printf_chk@plt+0xa664>
   1b600:	ldr	r3, [sl]
   1b604:	mov	r2, #3
   1b608:	mov	r1, #1
   1b60c:	ldr	r0, [pc, #104]	; 1b67c <__printf_chk@plt+0xa7b0>
   1b610:	bl	10dac <fwrite@plt>
   1b614:	b	1b5c8 <__printf_chk@plt+0xa6fc>
   1b618:	ldr	r3, [sl]
   1b61c:	mov	r2, #16
   1b620:	mov	r1, #1
   1b624:	ldr	r0, [pc, #84]	; 1b680 <__printf_chk@plt+0xa7b4>
   1b628:	bl	10dac <fwrite@plt>
   1b62c:	b	1b400 <__printf_chk@plt+0xa534>
   1b630:	bl	10d4c <__stack_chk_fail@plt>
   1b634:	add	r0, sp, #16
   1b638:	bl	21054 <_ZdlPv@@Base+0x268>
   1b63c:	bl	10d58 <__cxa_end_cleanup@plt>
   1b640:	add	r0, sp, #16
   1b644:	bl	21054 <_ZdlPv@@Base+0x268>
   1b648:	bl	10d58 <__cxa_end_cleanup@plt>
   1b64c:	andeq	r7, r3, r8, asr #27
   1b650:	andeq	r8, r3, ip, lsr #32
   1b654:	strdeq	r5, [r2], -r8
   1b658:	strheq	sl, [r3], -r4
   1b65c:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1b660:	andeq	r5, r2, r0, asr #16
   1b664:	andeq	r5, r2, r0, ror #17
   1b668:	andeq	sl, r3, r0, asr r0
   1b66c:	strdeq	r4, [r2], -ip
   1b670:	andeq	r4, r2, r4, lsr #20
   1b674:			; <UNDEFINED> instruction: 0x000258b0
   1b678:	andeq	r4, r2, ip, ror #20
   1b67c:	andeq	r4, r2, r4, asr #22
   1b680:	andeq	r5, r2, ip, lsr #16
   1b684:	mov	r3, r0
   1b688:	mov	r2, #1
   1b68c:	mov	r0, r1
   1b690:	strb	r2, [r3, #12]
   1b694:	ldr	r1, [r3, #8]
   1b698:	b	1b394 <__printf_chk@plt+0xa4c8>
   1b69c:	ldr	r3, [pc, #1024]	; 1baa4 <__printf_chk@plt+0xabd8>
   1b6a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b6a4:	mov	fp, r0
   1b6a8:	ldr	r9, [pc, #1016]	; 1baa8 <__printf_chk@plt+0xabdc>
   1b6ac:	ldr	ip, [r3]
   1b6b0:	sub	sp, sp, #44	; 0x2c
   1b6b4:	mov	r5, r1
   1b6b8:	ldr	r3, [r9]
   1b6bc:	mov	r2, #54	; 0x36
   1b6c0:	mov	r1, #1
   1b6c4:	ldr	r0, [pc, #992]	; 1baac <__printf_chk@plt+0xabe0>
   1b6c8:	str	ip, [sp, #36]	; 0x24
   1b6cc:	bl	10dac <fwrite@plt>
   1b6d0:	ldr	r3, [fp]
   1b6d4:	cmp	r3, r5
   1b6d8:	ble	1ba58 <__printf_chk@plt+0xab8c>
   1b6dc:	ldr	r8, [pc, #972]	; 1bab0 <__printf_chk@plt+0xabe4>
   1b6e0:	ldr	r1, [fp, #4]
   1b6e4:	lsl	r3, r5, #2
   1b6e8:	sub	r6, r8, #100	; 0x64
   1b6ec:	mov	r7, #0
   1b6f0:	str	r3, [sp, #16]
   1b6f4:	sub	r3, r3, #4
   1b6f8:	str	r3, [sp, #20]
   1b6fc:	cmp	r7, r1
   1b700:	blt	1b734 <__printf_chk@plt+0xa868>
   1b704:	ldr	r3, [r9]
   1b708:	mov	r2, #21
   1b70c:	mov	r1, #1
   1b710:	ldr	r0, [pc, #924]	; 1bab4 <__printf_chk@plt+0xabe8>
   1b714:	bl	10dac <fwrite@plt>
   1b718:	ldr	r3, [pc, #900]	; 1baa4 <__printf_chk@plt+0xabd8>
   1b71c:	ldr	r2, [sp, #36]	; 0x24
   1b720:	ldr	r3, [r3]
   1b724:	cmp	r2, r3
   1b728:	bne	1ba70 <__printf_chk@plt+0xaba4>
   1b72c:	add	sp, sp, #44	; 0x2c
   1b730:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b734:	ldr	r2, [sp, #16]
   1b738:	ldr	r3, [fp, #36]	; 0x24
   1b73c:	ldr	r3, [r3, r2]
   1b740:	add	r2, r3, r7, lsl #2
   1b744:	ldr	r3, [r3, r7, lsl #2]
   1b748:	cmp	r3, #0
   1b74c:	beq	1b760 <__printf_chk@plt+0xa894>
   1b750:	ldr	r0, [r3, #16]
   1b754:	cmp	r0, r5
   1b758:	addne	r7, r7, #1
   1b75c:	bne	1b6fc <__printf_chk@plt+0xa830>
   1b760:	mov	r4, r7
   1b764:	b	1b778 <__printf_chk@plt+0xa8ac>
   1b768:	add	r4, r4, #1
   1b76c:	cmp	r4, r1
   1b770:	beq	1b794 <__printf_chk@plt+0xa8c8>
   1b774:	ldr	r3, [r2, #4]!
   1b778:	cmp	r3, #0
   1b77c:	beq	1b768 <__printf_chk@plt+0xa89c>
   1b780:	ldr	r3, [r3, #16]
   1b784:	cmp	r3, r5
   1b788:	beq	1b768 <__printf_chk@plt+0xa89c>
   1b78c:	cmp	r7, r4
   1b790:	bge	1b704 <__printf_chk@plt+0xa838>
   1b794:	cmp	r5, #0
   1b798:	ble	1b998 <__printf_chk@plt+0xaacc>
   1b79c:	ldr	r3, [fp, #40]	; 0x28
   1b7a0:	ldr	r2, [sp, #20]
   1b7a4:	ldr	r2, [r3, r2]
   1b7a8:	ldrb	r1, [r2, r7]
   1b7ac:	cmp	r1, #2
   1b7b0:	beq	1ba10 <__printf_chk@plt+0xab44>
   1b7b4:	ldr	r1, [fp]
   1b7b8:	cmp	r1, r5
   1b7bc:	bgt	1b9a8 <__printf_chk@plt+0xaadc>
   1b7c0:	ldrb	r3, [r2, r4]
   1b7c4:	cmp	r3, #2
   1b7c8:	beq	1ba48 <__printf_chk@plt+0xab7c>
   1b7cc:	mov	sl, #0
   1b7d0:	str	sl, [sp, #12]
   1b7d4:	ldr	r3, [pc, #732]	; 1bab8 <__printf_chk@plt+0xabec>
   1b7d8:	mov	r2, #14
   1b7dc:	mov	r1, #1
   1b7e0:	str	r7, [sp]
   1b7e4:	mov	r0, r8
   1b7e8:	bl	10e6c <__sprintf_chk@plt>
   1b7ec:	mov	r1, r8
   1b7f0:	add	r0, sp, #24
   1b7f4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1b7f8:	ldr	r3, [pc, #700]	; 1babc <__printf_chk@plt+0xabf0>
   1b7fc:	str	r6, [sp, #4]
   1b800:	str	r6, [sp]
   1b804:	add	r1, sp, #24
   1b808:	mov	r2, r3
   1b80c:	ldr	r0, [pc, #684]	; 1bac0 <__printf_chk@plt+0xabf4>
   1b810:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b814:	add	r0, sp, #24
   1b818:	bl	21054 <_ZdlPv@@Base+0x268>
   1b81c:	cmp	sl, #0
   1b820:	beq	1b830 <__printf_chk@plt+0xa964>
   1b824:	ldr	r1, [r9]
   1b828:	mov	r0, sl
   1b82c:	bl	10e84 <fputs@plt>
   1b830:	ldr	r1, [r9]
   1b834:	mov	r0, #39	; 0x27
   1b838:	bl	10da0 <fputc@plt>
   1b83c:	ldr	r3, [pc, #628]	; 1bab8 <__printf_chk@plt+0xabec>
   1b840:	mov	r2, #14
   1b844:	mov	r1, #1
   1b848:	str	r4, [sp]
   1b84c:	mov	r0, r8
   1b850:	bl	10e6c <__sprintf_chk@plt>
   1b854:	mov	r1, r8
   1b858:	add	r0, sp, #24
   1b85c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1b860:	str	r6, [sp, #4]
   1b864:	str	r6, [sp]
   1b868:	mov	r3, r6
   1b86c:	ldr	r2, [pc, #584]	; 1babc <__printf_chk@plt+0xabf0>
   1b870:	add	r1, sp, #24
   1b874:	ldr	r0, [pc, #584]	; 1bac4 <__printf_chk@plt+0xabf8>
   1b878:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b87c:	add	r0, sp, #24
   1b880:	bl	21054 <_ZdlPv@@Base+0x268>
   1b884:	ldr	r3, [sp, #12]
   1b888:	cmp	r3, #0
   1b88c:	beq	1b89c <__printf_chk@plt+0xa9d0>
   1b890:	ldr	r1, [r9]
   1b894:	mov	r0, r3
   1b898:	bl	10e84 <fputs@plt>
   1b89c:	ldr	r3, [r9]
   1b8a0:	mov	r2, #3
   1b8a4:	mov	r1, #1
   1b8a8:	ldr	r0, [pc, #536]	; 1bac8 <__printf_chk@plt+0xabfc>
   1b8ac:	bl	10dac <fwrite@plt>
   1b8b0:	ldr	r3, [pc, #512]	; 1bab8 <__printf_chk@plt+0xabec>
   1b8b4:	mov	r2, #14
   1b8b8:	mov	r1, #1
   1b8bc:	str	r7, [sp]
   1b8c0:	mov	r0, r8
   1b8c4:	bl	10e6c <__sprintf_chk@plt>
   1b8c8:	mov	r1, r8
   1b8cc:	add	r0, sp, #24
   1b8d0:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1b8d4:	str	r6, [sp, #4]
   1b8d8:	str	r6, [sp]
   1b8dc:	mov	r3, r6
   1b8e0:	ldr	r2, [pc, #468]	; 1babc <__printf_chk@plt+0xabf0>
   1b8e4:	add	r1, sp, #24
   1b8e8:	ldr	r0, [pc, #476]	; 1bacc <__printf_chk@plt+0xac00>
   1b8ec:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b8f0:	add	r0, sp, #24
   1b8f4:	bl	21054 <_ZdlPv@@Base+0x268>
   1b8f8:	cmp	sl, #0
   1b8fc:	beq	1b90c <__printf_chk@plt+0xaa40>
   1b900:	mov	r0, sl
   1b904:	ldr	r1, [r9]
   1b908:	bl	10e84 <fputs@plt>
   1b90c:	ldr	r1, [r9]
   1b910:	mov	r0, #39	; 0x27
   1b914:	bl	10da0 <fputc@plt>
   1b918:	ldr	r3, [pc, #408]	; 1bab8 <__printf_chk@plt+0xabec>
   1b91c:	mov	r2, #14
   1b920:	mov	r1, #1
   1b924:	str	r4, [sp]
   1b928:	mov	r0, r8
   1b92c:	bl	10e6c <__sprintf_chk@plt>
   1b930:	mov	r1, r8
   1b934:	add	r0, sp, #24
   1b938:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1b93c:	str	r6, [sp, #4]
   1b940:	str	r6, [sp]
   1b944:	mov	r3, r6
   1b948:	ldr	r2, [pc, #364]	; 1babc <__printf_chk@plt+0xabf0>
   1b94c:	add	r1, sp, #24
   1b950:	ldr	r0, [pc, #364]	; 1bac4 <__printf_chk@plt+0xabf8>
   1b954:	bl	157c0 <__printf_chk@plt+0x48f4>
   1b958:	add	r0, sp, #24
   1b95c:	bl	21054 <_ZdlPv@@Base+0x268>
   1b960:	ldr	r3, [sp, #12]
   1b964:	cmp	r3, #0
   1b968:	beq	1b978 <__printf_chk@plt+0xaaac>
   1b96c:	mov	r0, r3
   1b970:	ldr	r1, [r9]
   1b974:	bl	10e84 <fputs@plt>
   1b978:	mov	r1, #1
   1b97c:	ldr	r3, [r9]
   1b980:	mov	r2, #3
   1b984:	ldr	r0, [pc, #316]	; 1bac8 <__printf_chk@plt+0xabfc>
   1b988:	bl	10dac <fwrite@plt>
   1b98c:	mov	r7, r4
   1b990:	ldr	r1, [fp, #4]
   1b994:	b	1b6fc <__printf_chk@plt+0xa830>
   1b998:	ldr	r3, [fp]
   1b99c:	cmp	r3, r5
   1b9a0:	ble	1b7cc <__printf_chk@plt+0xa900>
   1b9a4:	ldr	r3, [fp, #40]	; 0x28
   1b9a8:	ldr	r2, [sp, #16]
   1b9ac:	ldr	r2, [r3, r2]
   1b9b0:	ldrb	r1, [r2, r7]
   1b9b4:	cmp	r1, #2
   1b9b8:	beq	1ba38 <__printf_chk@plt+0xab6c>
   1b9bc:	cmp	r5, #0
   1b9c0:	movle	sl, #0
   1b9c4:	ble	1b9e8 <__printf_chk@plt+0xab1c>
   1b9c8:	ldr	r2, [sp, #20]
   1b9cc:	ldr	r2, [r3, r2]
   1b9d0:	ldrb	r2, [r2, r4]
   1b9d4:	cmp	r2, #2
   1b9d8:	movne	sl, #0
   1b9dc:	beq	1ba48 <__printf_chk@plt+0xab7c>
   1b9e0:	ldr	r2, [sp, #16]
   1b9e4:	ldr	r2, [r3, r2]
   1b9e8:	ldrb	r3, [r2, r4]
   1b9ec:	cmp	r3, #2
   1b9f0:	beq	1ba04 <__printf_chk@plt+0xab38>
   1b9f4:	mov	r3, #0
   1b9f8:	str	r3, [sp, #12]
   1b9fc:	b	1b7d4 <__printf_chk@plt+0xa908>
   1ba00:	ldr	sl, [pc, #200]	; 1bad0 <__printf_chk@plt+0xac04>
   1ba04:	ldr	r3, [pc, #200]	; 1bad4 <__printf_chk@plt+0xac08>
   1ba08:	str	r3, [sp, #12]
   1ba0c:	b	1b7d4 <__printf_chk@plt+0xa908>
   1ba10:	ldr	r2, [sp, #20]
   1ba14:	ldr	r2, [r3, r2]
   1ba18:	ldrb	r2, [r2, r4]
   1ba1c:	cmp	r2, #2
   1ba20:	beq	1ba00 <__printf_chk@plt+0xab34>
   1ba24:	ldr	r2, [fp]
   1ba28:	ldr	sl, [pc, #160]	; 1bad0 <__printf_chk@plt+0xac04>
   1ba2c:	cmp	r2, r5
   1ba30:	ble	1b9f4 <__printf_chk@plt+0xab28>
   1ba34:	b	1b9e0 <__printf_chk@plt+0xab14>
   1ba38:	cmp	r5, #0
   1ba3c:	bgt	1ba10 <__printf_chk@plt+0xab44>
   1ba40:	ldr	sl, [pc, #136]	; 1bad0 <__printf_chk@plt+0xac04>
   1ba44:	b	1b9e0 <__printf_chk@plt+0xab14>
   1ba48:	ldr	r3, [pc, #132]	; 1bad4 <__printf_chk@plt+0xac08>
   1ba4c:	mov	sl, #0
   1ba50:	str	r3, [sp, #12]
   1ba54:	b	1b7d4 <__printf_chk@plt+0xa908>
   1ba58:	ldr	r3, [r9]
   1ba5c:	mov	r2, #51	; 0x33
   1ba60:	mov	r1, #1
   1ba64:	ldr	r0, [pc, #108]	; 1bad8 <__printf_chk@plt+0xac0c>
   1ba68:	bl	10dac <fwrite@plt>
   1ba6c:	b	1b704 <__printf_chk@plt+0xa838>
   1ba70:	bl	10d4c <__stack_chk_fail@plt>
   1ba74:	add	r0, sp, #24
   1ba78:	bl	21054 <_ZdlPv@@Base+0x268>
   1ba7c:	bl	10d58 <__cxa_end_cleanup@plt>
   1ba80:	add	r0, sp, #24
   1ba84:	bl	21054 <_ZdlPv@@Base+0x268>
   1ba88:	bl	10d58 <__cxa_end_cleanup@plt>
   1ba8c:	add	r0, sp, #24
   1ba90:	bl	21054 <_ZdlPv@@Base+0x268>
   1ba94:	bl	10d58 <__cxa_end_cleanup@plt>
   1ba98:	add	r0, sp, #24
   1ba9c:	bl	21054 <_ZdlPv@@Base+0x268>
   1baa0:	bl	10d58 <__cxa_end_cleanup@plt>
   1baa4:	andeq	r7, r3, r8, asr #27
   1baa8:	andeq	r8, r3, ip, lsr #32
   1baac:	andeq	r5, r2, r8, asr #16
   1bab0:	strheq	sl, [r3], -r4
   1bab4:	ldrdeq	r5, [r2], -ip
   1bab8:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1babc:	andeq	sl, r3, r0, asr r0
   1bac0:			; <UNDEFINED> instruction: 0x000258b4
   1bac4:	andeq	r4, r2, r4, lsr #20
   1bac8:			; <UNDEFINED> instruction: 0x000258b0
   1bacc:	andeq	r5, r2, r8, asr #17
   1bad0:	andeq	r4, r2, ip, ror #20
   1bad4:	andeq	r4, r2, r4, asr #22
   1bad8:	andeq	r5, r2, r0, lsl #17
   1badc:	mov	r3, r0
   1bae0:	mov	r2, #1
   1bae4:	mov	r0, r1
   1bae8:	strb	r2, [r3, #12]
   1baec:	ldr	r1, [r3, #8]
   1baf0:	b	1b69c <__printf_chk@plt+0xa7d0>
   1baf4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1baf8:	mov	r5, r1
   1bafc:	ldr	r1, [r0, #44]	; 0x2c
   1bb00:	mov	r7, r2
   1bb04:	mov	r6, r0
   1bb08:	ldrb	r2, [r1, r5]
   1bb0c:	mov	r9, r3
   1bb10:	mov	r8, r5
   1bb14:	cmp	r2, #0
   1bb18:	beq	1bbec <__printf_chk@plt+0xad20>
   1bb1c:	ldr	r3, [r0]
   1bb20:	sub	r3, r3, #1
   1bb24:	cmp	r3, r5
   1bb28:	ble	1bbec <__printf_chk@plt+0xad20>
   1bb2c:	cmp	r2, #2
   1bb30:	mov	r0, r9
   1bb34:	ldreq	r1, [pc, #584]	; 1bd84 <__printf_chk@plt+0xaeb8>
   1bb38:	ldrne	r1, [pc, #584]	; 1bd88 <__printf_chk@plt+0xaebc>
   1bb3c:	bl	210bc <_ZdlPv@@Base+0x2d0>
   1bb40:	add	r8, r5, #1
   1bb44:	cmp	r7, #0
   1bb48:	ble	1bb74 <__printf_chk@plt+0xaca8>
   1bb4c:	ldr	r1, [r6, #36]	; 0x24
   1bb50:	sub	r2, r8, #-1073741823	; 0xc0000001
   1bb54:	sub	r3, r7, #-1073741823	; 0xc0000001
   1bb58:	ldr	r2, [r1, r2, lsl #2]
   1bb5c:	ldr	r4, [r2, r3, lsl #2]
   1bb60:	cmp	r4, #0
   1bb64:	beq	1bb78 <__printf_chk@plt+0xacac>
   1bb68:	ldrd	r2, [r4, #16]
   1bb6c:	cmp	r2, r3
   1bb70:	beq	1bcd8 <__printf_chk@plt+0xae0c>
   1bb74:	mov	r4, #0
   1bb78:	ldr	r3, [r6, #4]
   1bb7c:	cmp	r3, r7
   1bb80:	ble	1bba8 <__printf_chk@plt+0xacdc>
   1bb84:	ldr	r3, [r6, #36]	; 0x24
   1bb88:	sub	r2, r8, #-1073741823	; 0xc0000001
   1bb8c:	ldr	r3, [r3, r2, lsl #2]
   1bb90:	ldr	r5, [r3, r7, lsl #2]
   1bb94:	cmp	r5, #0
   1bb98:	beq	1bba8 <__printf_chk@plt+0xacdc>
   1bb9c:	ldrd	r2, [r5, #16]
   1bba0:	cmp	r2, r3
   1bba4:	beq	1bc70 <__printf_chk@plt+0xada4>
   1bba8:	ldr	r3, [r6, #44]	; 0x2c
   1bbac:	add	r8, r3, r8
   1bbb0:	ldrb	r3, [r8, #-1]
   1bbb4:	cmp	r3, #0
   1bbb8:	movne	r5, #0
   1bbbc:	bne	1bca0 <__printf_chk@plt+0xadd4>
   1bbc0:	cmp	r4, #0
   1bbc4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bbc8:	ldr	r1, [pc, #444]	; 1bd8c <__printf_chk@plt+0xaec0>
   1bbcc:	mov	r0, r9
   1bbd0:	bl	211f0 <_ZdlPv@@Base+0x404>
   1bbd4:	cmp	r4, #2
   1bbd8:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bbdc:	mov	r0, r9
   1bbe0:	ldr	r1, [pc, #424]	; 1bd90 <__printf_chk@plt+0xaec4>
   1bbe4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bbe8:	b	211f0 <_ZdlPv@@Base+0x404>
   1bbec:	ldr	r1, [pc, #416]	; 1bd94 <__printf_chk@plt+0xaec8>
   1bbf0:	mov	r0, r9
   1bbf4:	bl	210bc <_ZdlPv@@Base+0x2d0>
   1bbf8:	cmp	r5, #0
   1bbfc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bc00:	ldr	r4, [r6, #20]
   1bc04:	cmp	r4, #0
   1bc08:	beq	1bb44 <__printf_chk@plt+0xac78>
   1bc0c:	ldr	r3, [r4, #8]
   1bc10:	cmp	r5, r3
   1bc14:	bge	1bc34 <__printf_chk@plt+0xad68>
   1bc18:	b	1bb44 <__printf_chk@plt+0xac78>
   1bc1c:	ldr	r4, [r4, #4]
   1bc20:	cmp	r4, #0
   1bc24:	beq	1bb44 <__printf_chk@plt+0xac78>
   1bc28:	ldr	r3, [r4, #8]
   1bc2c:	cmp	r3, r5
   1bc30:	bgt	1bb44 <__printf_chk@plt+0xac78>
   1bc34:	cmp	r5, r3
   1bc38:	bne	1bc1c <__printf_chk@plt+0xad50>
   1bc3c:	ldr	r3, [r4]
   1bc40:	mov	r0, r4
   1bc44:	ldr	r3, [r3, #12]
   1bc48:	blx	r3
   1bc4c:	cmp	r0, #0
   1bc50:	mov	r0, r4
   1bc54:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bc58:	ldr	r3, [r4]
   1bc5c:	ldr	r3, [r3, #16]
   1bc60:	blx	r3
   1bc64:	cmp	r0, #0
   1bc68:	beq	1bc1c <__printf_chk@plt+0xad50>
   1bc6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bc70:	ldr	r3, [r5]
   1bc74:	mov	r0, r5
   1bc78:	ldr	r3, [r3, #32]
   1bc7c:	blx	r3
   1bc80:	cmp	r0, #0
   1bc84:	movne	r5, #2
   1bc88:	beq	1bd64 <__printf_chk@plt+0xae98>
   1bc8c:	ldr	r3, [r6, #44]	; 0x2c
   1bc90:	add	r8, r3, r8
   1bc94:	ldrb	r3, [r8, #-1]
   1bc98:	cmp	r3, #0
   1bc9c:	beq	1bd20 <__printf_chk@plt+0xae54>
   1bca0:	cmp	r3, #2
   1bca4:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bca8:	sub	r2, r4, #2
   1bcac:	sub	r3, r5, #2
   1bcb0:	clz	r2, r2
   1bcb4:	clz	r3, r3
   1bcb8:	lsr	r2, r2, #5
   1bcbc:	lsr	r3, r3, #5
   1bcc0:	cmp	r2, r3
   1bcc4:	beq	1bd10 <__printf_chk@plt+0xae44>
   1bcc8:	mov	r0, r9
   1bccc:	ldr	r1, [pc, #196]	; 1bd98 <__printf_chk@plt+0xaecc>
   1bcd0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bcd4:	b	211f0 <_ZdlPv@@Base+0x404>
   1bcd8:	ldr	r3, [r4]
   1bcdc:	mov	r0, r4
   1bce0:	ldr	r3, [r3, #32]
   1bce4:	blx	r3
   1bce8:	cmp	r0, #0
   1bcec:	movne	r4, #2
   1bcf0:	bne	1bb78 <__printf_chk@plt+0xacac>
   1bcf4:	ldr	r3, [r4]
   1bcf8:	mov	r0, r4
   1bcfc:	ldr	r3, [r3, #28]
   1bd00:	blx	r3
   1bd04:	adds	r4, r0, #0
   1bd08:	movne	r4, #1
   1bd0c:	b	1bb78 <__printf_chk@plt+0xacac>
   1bd10:	cmp	r5, #1
   1bd14:	cmpne	r4, #1
   1bd18:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bd1c:	b	1bbdc <__printf_chk@plt+0xad10>
   1bd20:	ldr	r1, [pc, #100]	; 1bd8c <__printf_chk@plt+0xaec0>
   1bd24:	mov	r0, r9
   1bd28:	bl	211f0 <_ZdlPv@@Base+0x404>
   1bd2c:	sub	r5, r5, #2
   1bd30:	sub	r3, r4, #2
   1bd34:	clz	r5, r5
   1bd38:	clz	r3, r3
   1bd3c:	lsr	r5, r5, #5
   1bd40:	lsr	r3, r3, #5
   1bd44:	cmp	r3, r5
   1bd48:	bne	1bbdc <__printf_chk@plt+0xad10>
   1bd4c:	cmp	r4, #2
   1bd50:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bd54:	mov	r0, r9
   1bd58:	ldr	r1, [pc, #60]	; 1bd9c <__printf_chk@plt+0xaed0>
   1bd5c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bd60:	b	211f0 <_ZdlPv@@Base+0x404>
   1bd64:	ldr	r3, [r5]
   1bd68:	mov	r0, r5
   1bd6c:	ldr	r3, [r3, #28]
   1bd70:	blx	r3
   1bd74:	cmp	r0, #0
   1bd78:	movne	r5, #1
   1bd7c:	bne	1bc8c <__printf_chk@plt+0xadc0>
   1bd80:	b	1bba8 <__printf_chk@plt+0xacdc>
   1bd84:	strdeq	r5, [r2], -r4
   1bd88:	andeq	r5, r2, r4, lsl #18
   1bd8c:	andeq	r5, r2, r0, lsl r9
   1bd90:	andeq	r4, r2, ip, ror #20
   1bd94:	andeq	r5, r2, r8, lsl #15
   1bd98:	andeq	r5, r2, ip, lsl r9
   1bd9c:	andeq	r4, r2, r4, asr #22
   1bda0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bda4:	mov	r5, r1
   1bda8:	ldr	r1, [r0, #44]	; 0x2c
   1bdac:	mov	r9, r3
   1bdb0:	mov	r7, r0
   1bdb4:	ldrb	r3, [r1, r5]
   1bdb8:	mov	r8, r2
   1bdbc:	cmp	r3, #0
   1bdc0:	cmpne	r5, #0
   1bdc4:	bgt	1be28 <__printf_chk@plt+0xaf5c>
   1bdc8:	ldr	r4, [r0, #20]
   1bdcc:	cmp	r4, #0
   1bdd0:	beq	1bdfc <__printf_chk@plt+0xaf30>
   1bdd4:	ldr	r6, [r4, #8]
   1bdd8:	cmp	r5, r6
   1bddc:	bge	1bdf0 <__printf_chk@plt+0xaf24>
   1bde0:	b	1becc <__printf_chk@plt+0xb000>
   1bde4:	ldr	r6, [r4, #8]
   1bde8:	cmp	r6, r5
   1bdec:	bgt	1becc <__printf_chk@plt+0xb000>
   1bdf0:	ldr	r4, [r4, #4]
   1bdf4:	cmp	r4, #0
   1bdf8:	bne	1bde4 <__printf_chk@plt+0xaf18>
   1bdfc:	ldr	r1, [r7]
   1be00:	sub	r1, r1, #1
   1be04:	cmp	r1, r5
   1be08:	beq	1befc <__printf_chk@plt+0xb030>
   1be0c:	ldr	r3, [r7, #44]	; 0x2c
   1be10:	add	r5, r5, #1
   1be14:	ldrb	r3, [r3, r5]
   1be18:	cmp	r3, #1
   1be1c:	beq	1bf4c <__printf_chk@plt+0xb080>
   1be20:	cmp	r3, #2
   1be24:	beq	1bff8 <__printf_chk@plt+0xb12c>
   1be28:	ldr	r1, [pc, #568]	; 1c068 <__printf_chk@plt+0xb19c>
   1be2c:	mov	r0, r9
   1be30:	bl	210bc <_ZdlPv@@Base+0x2d0>
   1be34:	cmp	r8, #0
   1be38:	ble	1be60 <__printf_chk@plt+0xaf94>
   1be3c:	ldr	r2, [r7, #36]	; 0x24
   1be40:	sub	r3, r8, #-1073741823	; 0xc0000001
   1be44:	ldr	r2, [r2, r5, lsl #2]
   1be48:	ldr	r4, [r2, r3, lsl #2]
   1be4c:	cmp	r4, #0
   1be50:	beq	1be64 <__printf_chk@plt+0xaf98>
   1be54:	ldrd	r2, [r4, #16]
   1be58:	cmp	r2, r3
   1be5c:	beq	1bf5c <__printf_chk@plt+0xb090>
   1be60:	mov	r4, #0
   1be64:	ldr	r3, [r7, #4]
   1be68:	cmp	r3, r8
   1be6c:	ble	1be90 <__printf_chk@plt+0xafc4>
   1be70:	ldr	r3, [r7, #36]	; 0x24
   1be74:	ldr	r3, [r3, r5, lsl #2]
   1be78:	ldr	r6, [r3, r8, lsl #2]
   1be7c:	cmp	r6, #0
   1be80:	beq	1be90 <__printf_chk@plt+0xafc4>
   1be84:	ldrd	r2, [r6, #16]
   1be88:	cmp	r2, r3
   1be8c:	beq	1bf94 <__printf_chk@plt+0xb0c8>
   1be90:	ldr	r3, [r7, #44]	; 0x2c
   1be94:	ldrb	r3, [r3, r5]
   1be98:	cmp	r3, #0
   1be9c:	bne	1bf0c <__printf_chk@plt+0xb040>
   1bea0:	cmp	r4, #0
   1bea4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bea8:	ldr	r1, [pc, #444]	; 1c06c <__printf_chk@plt+0xb1a0>
   1beac:	mov	r0, r9
   1beb0:	bl	210bc <_ZdlPv@@Base+0x2d0>
   1beb4:	cmp	r4, #2
   1beb8:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bebc:	mov	r0, r9
   1bec0:	ldr	r1, [pc, #424]	; 1c070 <__printf_chk@plt+0xb1a4>
   1bec4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bec8:	b	211f0 <_ZdlPv@@Base+0x404>
   1becc:	add	r3, r5, #1
   1bed0:	cmp	r3, r6
   1bed4:	bne	1bdfc <__printf_chk@plt+0xaf30>
   1bed8:	ldr	r3, [r4]
   1bedc:	mov	r0, r4
   1bee0:	ldr	r3, [r3, #16]
   1bee4:	blx	r3
   1bee8:	cmp	r0, #0
   1beec:	bne	1c02c <__printf_chk@plt+0xb160>
   1bef0:	ldr	r3, [r4, #8]
   1bef4:	cmp	r6, r3
   1bef8:	bne	1bdfc <__printf_chk@plt+0xaf30>
   1befc:	mov	r0, r9
   1bf00:	ldr	r1, [pc, #352]	; 1c068 <__printf_chk@plt+0xb19c>
   1bf04:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bf08:	b	210bc <_ZdlPv@@Base+0x2d0>
   1bf0c:	cmp	r3, #2
   1bf10:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf14:	mov	r3, #1
   1bf18:	mov	r6, #0
   1bf1c:	cmp	r4, #2
   1bf20:	moveq	r3, #0
   1bf24:	andne	r3, r3, #1
   1bf28:	cmp	r3, #0
   1bf2c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf30:	orr	r4, r4, r6
   1bf34:	tst	r4, #1
   1bf38:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf3c:	mov	r0, r9
   1bf40:	ldr	r1, [pc, #300]	; 1c074 <__printf_chk@plt+0xb1a8>
   1bf44:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bf48:	b	211f0 <_ZdlPv@@Base+0x404>
   1bf4c:	ldr	r1, [pc, #292]	; 1c078 <__printf_chk@plt+0xb1ac>
   1bf50:	mov	r0, r9
   1bf54:	bl	210bc <_ZdlPv@@Base+0x2d0>
   1bf58:	b	1be34 <__printf_chk@plt+0xaf68>
   1bf5c:	ldr	r3, [r4]
   1bf60:	mov	r0, r4
   1bf64:	ldr	r3, [r3, #32]
   1bf68:	blx	r3
   1bf6c:	cmp	r0, #0
   1bf70:	movne	r4, #2
   1bf74:	bne	1be64 <__printf_chk@plt+0xaf98>
   1bf78:	ldr	r3, [r4]
   1bf7c:	mov	r0, r4
   1bf80:	ldr	r3, [r3, #28]
   1bf84:	blx	r3
   1bf88:	adds	r4, r0, #0
   1bf8c:	movne	r4, #1
   1bf90:	b	1be64 <__printf_chk@plt+0xaf98>
   1bf94:	ldr	r3, [r6]
   1bf98:	mov	r0, r6
   1bf9c:	ldr	r3, [r3, #32]
   1bfa0:	blx	r3
   1bfa4:	cmp	r0, #0
   1bfa8:	movne	r6, #2
   1bfac:	beq	1c03c <__printf_chk@plt+0xb170>
   1bfb0:	ldr	r3, [r7, #44]	; 0x2c
   1bfb4:	ldrb	r3, [r3, r5]
   1bfb8:	cmp	r3, #0
   1bfbc:	bne	1c008 <__printf_chk@plt+0xb13c>
   1bfc0:	ldr	r1, [pc, #164]	; 1c06c <__printf_chk@plt+0xb1a0>
   1bfc4:	mov	r0, r9
   1bfc8:	bl	210bc <_ZdlPv@@Base+0x2d0>
   1bfcc:	sub	r6, r6, #2
   1bfd0:	sub	r3, r4, #2
   1bfd4:	clz	r6, r6
   1bfd8:	clz	r3, r3
   1bfdc:	lsr	r6, r6, #5
   1bfe0:	lsr	r3, r3, #5
   1bfe4:	cmp	r3, r6
   1bfe8:	bne	1bebc <__printf_chk@plt+0xaff0>
   1bfec:	cmp	r4, #2
   1bff0:	beq	1bf3c <__printf_chk@plt+0xb070>
   1bff4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bff8:	ldr	r1, [pc, #124]	; 1c07c <__printf_chk@plt+0xb1b0>
   1bffc:	mov	r0, r9
   1c000:	bl	210bc <_ZdlPv@@Base+0x2d0>
   1c004:	b	1be34 <__printf_chk@plt+0xaf68>
   1c008:	cmp	r3, #2
   1c00c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c010:	cmp	r4, #2
   1c014:	cmpeq	r6, #2
   1c018:	bne	1c05c <__printf_chk@plt+0xb190>
   1c01c:	mov	r0, r9
   1c020:	ldr	r1, [pc, #88]	; 1c080 <__printf_chk@plt+0xb1b4>
   1c024:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c028:	b	211f0 <_ZdlPv@@Base+0x404>
   1c02c:	mov	r0, r9
   1c030:	ldr	r1, [pc, #72]	; 1c080 <__printf_chk@plt+0xb1b4>
   1c034:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c038:	b	210bc <_ZdlPv@@Base+0x2d0>
   1c03c:	ldr	r3, [r6]
   1c040:	mov	r0, r6
   1c044:	ldr	r3, [r3, #28]
   1c048:	blx	r3
   1c04c:	cmp	r0, #0
   1c050:	movne	r6, #1
   1c054:	bne	1bfb0 <__printf_chk@plt+0xb0e4>
   1c058:	b	1be90 <__printf_chk@plt+0xafc4>
   1c05c:	subs	r3, r6, #2
   1c060:	movne	r3, #1
   1c064:	b	1bf1c <__printf_chk@plt+0xb050>
   1c068:	andeq	r5, r2, r8, lsl #15
   1c06c:	andeq	r5, r2, r8, lsr #18
   1c070:	andeq	r4, r2, r4, asr #22
   1c074:	andeq	r4, r2, ip, ror #20
   1c078:	muleq	r2, r4, r0
   1c07c:	andeq	r5, r2, r0, lsr #18
   1c080:	andeq	r5, r2, ip, lsl r9
   1c084:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c088:	sub	sp, sp, #12
   1c08c:	mov	r4, r0
   1c090:	mov	r0, #44	; 0x2c
   1c094:	mov	r5, r3
   1c098:	mov	r8, r1
   1c09c:	mov	r7, r2
   1c0a0:	ldr	r9, [sp, #40]	; 0x28
   1c0a4:	bl	20d9c <_Znwj@@Base>
   1c0a8:	ldr	r3, [r4, #16]
   1c0ac:	mov	r2, r7
   1c0b0:	str	r3, [sp, #4]
   1c0b4:	str	r9, [sp]
   1c0b8:	mov	r3, r5
   1c0bc:	mov	r1, r8
   1c0c0:	mov	r6, r0
   1c0c4:	bl	17494 <__printf_chk@plt+0x65c8>
   1c0c8:	add	r3, r6, #20
   1c0cc:	mov	r1, r8
   1c0d0:	mov	r2, r5
   1c0d4:	mov	r0, r4
   1c0d8:	str	r6, [r4, #16]
   1c0dc:	bl	1baf4 <__printf_chk@plt+0xac28>
   1c0e0:	ldr	r3, [r4, #16]
   1c0e4:	mov	r2, r5
   1c0e8:	mov	r1, r7
   1c0ec:	add	r3, r3, #32
   1c0f0:	mov	r0, r4
   1c0f4:	add	sp, sp, #12
   1c0f8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1c0fc:	b	1bda0 <__printf_chk@plt+0xaed4>
   1c100:	mov	r0, r6
   1c104:	bl	20dec <_ZdlPv@@Base>
   1c108:	bl	10d58 <__cxa_end_cleanup@plt>
   1c10c:	push	{r4, r5, r6, lr}
   1c110:	mov	r5, r0
   1c114:	ldr	r6, [pc, #220]	; 1c1f8 <__printf_chk@plt+0xb32c>
   1c118:	mov	r2, #74	; 0x4a
   1c11c:	mov	r1, #1
   1c120:	ldr	r3, [r6]
   1c124:	ldr	r0, [pc, #208]	; 1c1fc <__printf_chk@plt+0xb330>
   1c128:	bl	10dac <fwrite@plt>
   1c12c:	ldr	r3, [r5, #76]	; 0x4c
   1c130:	tst	r3, #28
   1c134:	bne	1c1a8 <__printf_chk@plt+0xb2dc>
   1c138:	ldr	r3, [r6]
   1c13c:	mov	r2, #15
   1c140:	mov	r1, #1
   1c144:	ldr	r0, [pc, #180]	; 1c200 <__printf_chk@plt+0xb334>
   1c148:	bl	10dac <fwrite@plt>
   1c14c:	ldr	r4, [r5, #16]
   1c150:	cmp	r4, #0
   1c154:	beq	1c170 <__printf_chk@plt+0xb2a4>
   1c158:	mov	r0, r4
   1c15c:	mov	r1, r5
   1c160:	bl	17508 <__printf_chk@plt+0x663c>
   1c164:	ldr	r4, [r4]
   1c168:	cmp	r4, #0
   1c16c:	bne	1c158 <__printf_chk@plt+0xb28c>
   1c170:	ldr	r2, [r5, #76]	; 0x4c
   1c174:	ldr	r3, [r6]
   1c178:	tst	r2, #16
   1c17c:	bne	1c1e0 <__printf_chk@plt+0xb314>
   1c180:	mov	r2, #13
   1c184:	mov	r1, #1
   1c188:	ldr	r0, [pc, #116]	; 1c204 <__printf_chk@plt+0xb338>
   1c18c:	bl	10dac <fwrite@plt>
   1c190:	ldr	r3, [r6]
   1c194:	mov	r2, #82	; 0x52
   1c198:	mov	r1, #1
   1c19c:	ldr	r0, [pc, #100]	; 1c208 <__printf_chk@plt+0xb33c>
   1c1a0:	pop	{r4, r5, r6, lr}
   1c1a4:	b	10dac <fwrite@plt>
   1c1a8:	ldr	r3, [r6]
   1c1ac:	mov	r2, #24
   1c1b0:	mov	r1, #1
   1c1b4:	ldr	r0, [pc, #80]	; 1c20c <__printf_chk@plt+0xb340>
   1c1b8:	bl	10dac <fwrite@plt>
   1c1bc:	mov	r0, r5
   1c1c0:	mov	r1, #0
   1c1c4:	bl	1b394 <__printf_chk@plt+0xa4c8>
   1c1c8:	ldr	r3, [r6]
   1c1cc:	mov	r2, #4
   1c1d0:	mov	r1, #1
   1c1d4:	ldr	r0, [pc, #52]	; 1c210 <__printf_chk@plt+0xb344>
   1c1d8:	bl	10dac <fwrite@plt>
   1c1dc:	b	1c138 <__printf_chk@plt+0xb26c>
   1c1e0:	mov	r2, #230	; 0xe6
   1c1e4:	mov	r1, #1
   1c1e8:	ldr	r0, [pc, #36]	; 1c214 <__printf_chk@plt+0xb348>
   1c1ec:	bl	10dac <fwrite@plt>
   1c1f0:	ldr	r3, [r6]
   1c1f4:	b	1c180 <__printf_chk@plt+0xb2b4>
   1c1f8:	andeq	r8, r3, ip, lsr #32
   1c1fc:	andeq	r5, r2, r8, lsr r9
   1c200:	andeq	r5, r2, r0, lsr #19
   1c204:	muleq	r2, r8, sl
   1c208:	andeq	r5, r2, r8, lsr #21
   1c20c:	andeq	r5, r2, r4, lsl #19
   1c210:			; <UNDEFINED> instruction: 0x00024bb4
   1c214:			; <UNDEFINED> instruction: 0x000259b0
   1c218:	push	{r4, r5, r6, lr}
   1c21c:	subs	r6, r1, #0
   1c220:	mov	r5, r0
   1c224:	mov	r4, r2
   1c228:	blt	1c23c <__printf_chk@plt+0xb370>
   1c22c:	ldr	r3, [r0]
   1c230:	cmp	r2, #0
   1c234:	cmpge	r3, r6
   1c238:	bgt	1c298 <__printf_chk@plt+0xb3cc>
   1c23c:	ldr	r1, [pc, #140]	; 1c2d0 <__printf_chk@plt+0xb404>
   1c240:	ldr	r0, [pc, #140]	; 1c2d4 <__printf_chk@plt+0xb408>
   1c244:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1c248:	cmp	r4, #0
   1c24c:	beq	1c290 <__printf_chk@plt+0xb3c4>
   1c250:	ldr	r3, [r5, #4]
   1c254:	cmp	r3, r4
   1c258:	beq	1c290 <__printf_chk@plt+0xb3c4>
   1c25c:	ldr	r3, [r5, #36]	; 0x24
   1c260:	ldr	r3, [r3, r6, lsl #2]
   1c264:	ldr	r0, [r3, r4, lsl #2]
   1c268:	cmp	r0, #0
   1c26c:	beq	1c290 <__printf_chk@plt+0xb3c4>
   1c270:	ldr	r3, [r0, #24]
   1c274:	cmp	r3, r4
   1c278:	beq	1c290 <__printf_chk@plt+0xb3c4>
   1c27c:	ldr	r3, [r0]
   1c280:	ldr	r3, [r3, #32]
   1c284:	blx	r3
   1c288:	cmp	r0, #0
   1c28c:	beq	1c2a8 <__printf_chk@plt+0xb3dc>
   1c290:	mov	r0, #0
   1c294:	pop	{r4, r5, r6, pc}
   1c298:	ldr	r3, [r0, #4]
   1c29c:	cmp	r3, r2
   1c2a0:	bge	1c248 <__printf_chk@plt+0xb37c>
   1c2a4:	b	1c23c <__printf_chk@plt+0xb370>
   1c2a8:	ldr	r3, [r5, #36]	; 0x24
   1c2ac:	ldr	r3, [r3, r6, lsl #2]
   1c2b0:	ldr	r3, [r3, r4, lsl #2]
   1c2b4:	mov	r0, r3
   1c2b8:	ldr	r3, [r3]
   1c2bc:	ldr	r3, [r3, #28]
   1c2c0:	blx	r3
   1c2c4:	clz	r0, r0
   1c2c8:	lsr	r0, r0, #5
   1c2cc:	pop	{r4, r5, r6, pc}
   1c2d0:	andeq	r4, r2, r4, lsr #17
   1c2d4:	andeq	r0, r0, r4, lsl #21
   1c2d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c2dc:	mov	r4, r0
   1c2e0:	ldr	r3, [r0, #76]	; 0x4c
   1c2e4:	sub	sp, sp, #20
   1c2e8:	tst	r3, #8
   1c2ec:	ldr	r2, [r0]
   1c2f0:	beq	1c3b4 <__printf_chk@plt+0xb4e8>
   1c2f4:	ldr	r1, [r0, #4]
   1c2f8:	cmp	r1, #1
   1c2fc:	ble	1c3b4 <__printf_chk@plt+0xb4e8>
   1c300:	mov	r6, #1
   1c304:	mov	r8, #0
   1c308:	b	1c31c <__printf_chk@plt+0xb450>
   1c30c:	ldr	r3, [r4, #4]
   1c310:	add	r6, r6, #1
   1c314:	cmp	r3, r6
   1c318:	ble	1c3b0 <__printf_chk@plt+0xb4e4>
   1c31c:	mov	r7, #0
   1c320:	cmp	r7, r2
   1c324:	bge	1c30c <__printf_chk@plt+0xb440>
   1c328:	mov	r1, r7
   1c32c:	mov	r2, r6
   1c330:	mov	r0, r4
   1c334:	bl	1c218 <__printf_chk@plt+0xb34c>
   1c338:	cmp	r0, #0
   1c33c:	addne	r7, r7, #1
   1c340:	bne	1c3a8 <__printf_chk@plt+0xb4dc>
   1c344:	ldr	r2, [r4]
   1c348:	cmp	r2, r7
   1c34c:	ble	1c30c <__printf_chk@plt+0xb440>
   1c350:	mov	r5, r7
   1c354:	b	1c368 <__printf_chk@plt+0xb49c>
   1c358:	ldr	r3, [r4]
   1c35c:	cmp	r3, ip
   1c360:	ble	1c38c <__printf_chk@plt+0xb4c0>
   1c364:	mov	r5, ip
   1c368:	mov	r2, r6
   1c36c:	mov	r1, r5
   1c370:	mov	r0, r4
   1c374:	bl	1c218 <__printf_chk@plt+0xb34c>
   1c378:	add	ip, r5, #1
   1c37c:	cmp	r0, #0
   1c380:	beq	1c358 <__printf_chk@plt+0xb48c>
   1c384:	mov	ip, r5
   1c388:	sub	r5, r5, #1
   1c38c:	mov	r1, r7
   1c390:	str	r8, [sp]
   1c394:	mov	r2, r5
   1c398:	mov	r3, r6
   1c39c:	mov	r0, r4
   1c3a0:	mov	r7, ip
   1c3a4:	bl	1c084 <__printf_chk@plt+0xb1b8>
   1c3a8:	ldr	r2, [r4]
   1c3ac:	b	1c320 <__printf_chk@plt+0xb454>
   1c3b0:	ldr	r3, [r4, #76]	; 0x4c
   1c3b4:	tst	r3, #28
   1c3b8:	bne	1c660 <__printf_chk@plt+0xb794>
   1c3bc:	cmp	r2, #0
   1c3c0:	ble	1c524 <__printf_chk@plt+0xb658>
   1c3c4:	mov	fp, #0
   1c3c8:	ldr	r1, [r4, #4]
   1c3cc:	mov	r7, fp
   1c3d0:	mvn	r8, #0
   1c3d4:	cmp	r1, #0
   1c3d8:	add	r9, r7, #1
   1c3dc:	blt	1c510 <__printf_chk@plt+0xb644>
   1c3e0:	lsl	r3, r9, #2
   1c3e4:	str	r3, [sp, #8]
   1c3e8:	lsl	r3, r8, #2
   1c3ec:	lsl	r6, fp, #2
   1c3f0:	str	r3, [sp, #12]
   1c3f4:	mov	r5, #0
   1c3f8:	b	1c408 <__printf_chk@plt+0xb53c>
   1c3fc:	add	r5, r5, #1
   1c400:	cmp	r1, r5
   1c404:	blt	1c50c <__printf_chk@plt+0xb640>
   1c408:	ldr	r3, [r4, #40]	; 0x28
   1c40c:	ldr	r3, [r3, r6]
   1c410:	ldrb	r3, [r3, r5]
   1c414:	cmp	r3, #0
   1c418:	beq	1c3fc <__printf_chk@plt+0xb530>
   1c41c:	mov	r2, r5
   1c420:	mov	r1, r7
   1c424:	mov	r0, r4
   1c428:	bl	1c218 <__printf_chk@plt+0xb34c>
   1c42c:	cmp	r0, #0
   1c430:	bne	1c4fc <__printf_chk@plt+0xb630>
   1c434:	ldr	r2, [r4, #40]	; 0x28
   1c438:	ldr	r3, [r4]
   1c43c:	ldr	r1, [r2, r6]
   1c440:	sub	r3, r3, #1
   1c444:	cmp	r3, fp
   1c448:	ldrb	r0, [r1, r5]
   1c44c:	beq	1c464 <__printf_chk@plt+0xb598>
   1c450:	ldr	r3, [sp, #8]
   1c454:	ldr	r3, [r2, r3]
   1c458:	ldrb	r3, [r3, r5]
   1c45c:	cmp	r3, r0
   1c460:	beq	1c62c <__printf_chk@plt+0xb760>
   1c464:	cmp	r8, #0
   1c468:	blt	1c658 <__printf_chk@plt+0xb78c>
   1c46c:	ldr	r3, [sp, #12]
   1c470:	ldr	r3, [r2, r3]
   1c474:	ldrb	r3, [r3, r5]
   1c478:	cmp	r3, r0
   1c47c:	moveq	sl, r8
   1c480:	beq	1c4ac <__printf_chk@plt+0xb5e0>
   1c484:	b	1c658 <__printf_chk@plt+0xb78c>
   1c488:	ldr	r1, [r2, r6]
   1c48c:	cmn	r3, #1
   1c490:	ldrb	r0, [r1, r5]
   1c494:	beq	1c4d8 <__printf_chk@plt+0xb60c>
   1c498:	ldr	r2, [r2, r3, lsl #2]
   1c49c:	ldrb	r2, [r2, r5]
   1c4a0:	cmp	r2, r0
   1c4a4:	bne	1c4d8 <__printf_chk@plt+0xb60c>
   1c4a8:	mov	sl, r3
   1c4ac:	mov	r2, r5
   1c4b0:	mov	r1, sl
   1c4b4:	mov	r0, r4
   1c4b8:	bl	1c218 <__printf_chk@plt+0xb34c>
   1c4bc:	sub	r3, sl, #1
   1c4c0:	ldr	r2, [r4, #40]	; 0x28
   1c4c4:	cmp	r0, #0
   1c4c8:	beq	1c488 <__printf_chk@plt+0xb5bc>
   1c4cc:	ldr	r2, [r2, r6]
   1c4d0:	add	sl, sl, #1
   1c4d4:	ldrb	r0, [r2, r5]
   1c4d8:	cmp	r0, #1
   1c4dc:	movls	r0, #0
   1c4e0:	movhi	r0, #1
   1c4e4:	str	r0, [sp]
   1c4e8:	mov	r1, sl
   1c4ec:	mov	r3, r5
   1c4f0:	mov	r2, r7
   1c4f4:	mov	r0, r4
   1c4f8:	bl	1c084 <__printf_chk@plt+0xb1b8>
   1c4fc:	ldr	r1, [r4, #4]
   1c500:	add	r5, r5, #1
   1c504:	cmp	r1, r5
   1c508:	bge	1c408 <__printf_chk@plt+0xb53c>
   1c50c:	ldr	r2, [r4]
   1c510:	cmp	r2, r9
   1c514:	mov	r7, r9
   1c518:	add	fp, fp, #1
   1c51c:	add	r8, r8, #1
   1c520:	bgt	1c3d4 <__printf_chk@plt+0xb508>
   1c524:	ldr	r6, [r4, #16]
   1c528:	cmp	r6, #0
   1c52c:	bne	1c540 <__printf_chk@plt+0xb674>
   1c530:	b	1c624 <__printf_chk@plt+0xb758>
   1c534:	ldr	r6, [r6]
   1c538:	cmp	r6, #0
   1c53c:	beq	1c624 <__printf_chk@plt+0xb758>
   1c540:	ldrb	r3, [r6, #16]
   1c544:	cmp	r3, #0
   1c548:	beq	1c534 <__printf_chk@plt+0xb668>
   1c54c:	ldr	r5, [r6, #4]
   1c550:	ldr	r2, [r6, #8]
   1c554:	cmp	r5, r2
   1c558:	bgt	1c534 <__printf_chk@plt+0xb668>
   1c55c:	ldr	r3, [r6, #12]
   1c560:	cmp	r3, #0
   1c564:	ble	1c5b4 <__printf_chk@plt+0xb6e8>
   1c568:	ldr	r0, [r4, #36]	; 0x24
   1c56c:	sub	r1, r3, #-1073741823	; 0xc0000001
   1c570:	ldr	r0, [r0, r5, lsl #2]
   1c574:	ldr	r0, [r0, r1, lsl #2]
   1c578:	cmp	r0, #0
   1c57c:	beq	1c5b4 <__printf_chk@plt+0xb6e8>
   1c580:	ldr	ip, [r0, #28]
   1c584:	sub	r1, r3, #1
   1c588:	cmp	ip, r1
   1c58c:	bne	1c5b4 <__printf_chk@plt+0xb6e8>
   1c590:	ldr	r1, [r6, #4]
   1c594:	ldr	r3, [r0]
   1c598:	cmp	r2, r5
   1c59c:	cmpne	r1, r5
   1c5a0:	moveq	r1, #1
   1c5a4:	ldr	r3, [r3, #44]	; 0x2c
   1c5a8:	movne	r1, #0
   1c5ac:	blx	r3
   1c5b0:	ldr	r3, [r6, #12]
   1c5b4:	ldr	r2, [r4, #4]
   1c5b8:	cmp	r2, r3
   1c5bc:	ble	1c608 <__printf_chk@plt+0xb73c>
   1c5c0:	ldr	r2, [r4, #36]	; 0x24
   1c5c4:	ldr	r2, [r2, r5, lsl #2]
   1c5c8:	ldr	r0, [r2, r3, lsl #2]
   1c5cc:	cmp	r0, #0
   1c5d0:	beq	1c608 <__printf_chk@plt+0xb73c>
   1c5d4:	ldr	r2, [r0, #24]
   1c5d8:	cmp	r2, r3
   1c5dc:	bne	1c608 <__printf_chk@plt+0xb73c>
   1c5e0:	ldr	r3, [r6, #4]
   1c5e4:	cmp	r3, r5
   1c5e8:	ldr	r3, [r0]
   1c5ec:	ldrne	r1, [r6, #8]
   1c5f0:	moveq	r1, #1
   1c5f4:	subne	r1, r1, r5
   1c5f8:	ldr	r3, [r3, #48]	; 0x30
   1c5fc:	clzne	r1, r1
   1c600:	lsrne	r1, r1, #5
   1c604:	blx	r3
   1c608:	ldr	r2, [r6, #8]
   1c60c:	add	r5, r5, #1
   1c610:	cmp	r2, r5
   1c614:	bge	1c55c <__printf_chk@plt+0xb690>
   1c618:	ldr	r6, [r6]
   1c61c:	cmp	r6, #0
   1c620:	bne	1c540 <__printf_chk@plt+0xb674>
   1c624:	add	sp, sp, #20
   1c628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c62c:	mov	r2, r5
   1c630:	mov	r1, r9
   1c634:	mov	r0, r4
   1c638:	bl	1c218 <__printf_chk@plt+0xb34c>
   1c63c:	cmp	r0, #0
   1c640:	beq	1c4fc <__printf_chk@plt+0xb630>
   1c644:	ldr	r2, [r4, #40]	; 0x28
   1c648:	cmp	r8, #0
   1c64c:	ldr	r3, [r2, r6]
   1c650:	ldrb	r0, [r3, r5]
   1c654:	bge	1c46c <__printf_chk@plt+0xb5a0>
   1c658:	mov	sl, r7
   1c65c:	b	1c4d8 <__printf_chk@plt+0xb60c>
   1c660:	mov	r5, #0
   1c664:	sub	r2, r2, #1
   1c668:	mov	r3, r5
   1c66c:	mov	r1, r5
   1c670:	mov	r0, r4
   1c674:	str	r5, [sp]
   1c678:	bl	1c084 <__printf_chk@plt+0xb1b8>
   1c67c:	ldr	r2, [r4]
   1c680:	mov	r1, r5
   1c684:	str	r5, [sp]
   1c688:	sub	r2, r2, #1
   1c68c:	ldr	r3, [r4, #4]
   1c690:	mov	r0, r4
   1c694:	bl	1c084 <__printf_chk@plt+0xb1b8>
   1c698:	ldr	r2, [r4]
   1c69c:	b	1c3bc <__printf_chk@plt+0xb4f0>
   1c6a0:	push	{r4, r5, r6, lr}
   1c6a4:	subs	r4, r1, #0
   1c6a8:	mov	r5, r0
   1c6ac:	blt	1c704 <__printf_chk@plt+0xb838>
   1c6b0:	ldr	r3, [r0]
   1c6b4:	cmp	r3, r4
   1c6b8:	ble	1c704 <__printf_chk@plt+0xb838>
   1c6bc:	ldr	r0, [r5, #4]
   1c6c0:	cmp	r0, #0
   1c6c4:	ble	1c6fc <__printf_chk@plt+0xb830>
   1c6c8:	ldr	r2, [r5, #36]	; 0x24
   1c6cc:	mov	r3, #0
   1c6d0:	ldr	r1, [r2, r4, lsl #2]
   1c6d4:	sub	r1, r1, #4
   1c6d8:	ldr	r2, [r1, #4]!
   1c6dc:	add	r3, r3, #1
   1c6e0:	cmp	r2, #0
   1c6e4:	beq	1c6f4 <__printf_chk@plt+0xb828>
   1c6e8:	ldr	r2, [r2, #16]
   1c6ec:	cmp	r2, r4
   1c6f0:	bne	1c714 <__printf_chk@plt+0xb848>
   1c6f4:	cmp	r3, r0
   1c6f8:	bne	1c6d8 <__printf_chk@plt+0xb80c>
   1c6fc:	mov	r0, #1
   1c700:	pop	{r4, r5, r6, pc}
   1c704:	ldr	r1, [pc, #16]	; 1c71c <__printf_chk@plt+0xb850>
   1c708:	ldr	r0, [pc, #16]	; 1c720 <__printf_chk@plt+0xb854>
   1c70c:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1c710:	b	1c6bc <__printf_chk@plt+0xb7f0>
   1c714:	mov	r0, #0
   1c718:	pop	{r4, r5, r6, pc}
   1c71c:	andeq	r4, r2, r4, lsr #17
   1c720:	andeq	r0, r0, lr, lsl #21
   1c724:	push	{r4, r5, r6, lr}
   1c728:	subs	r4, r1, #0
   1c72c:	mov	r5, r0
   1c730:	blt	1c788 <__printf_chk@plt+0xb8bc>
   1c734:	ldr	r3, [r0]
   1c738:	cmp	r3, r4
   1c73c:	ble	1c788 <__printf_chk@plt+0xb8bc>
   1c740:	ldr	r0, [r5, #4]
   1c744:	cmp	r0, #0
   1c748:	ble	1c780 <__printf_chk@plt+0xb8b4>
   1c74c:	ldr	r2, [r5, #36]	; 0x24
   1c750:	mov	r3, #0
   1c754:	ldr	r1, [r2, r4, lsl #2]
   1c758:	sub	r1, r1, #4
   1c75c:	ldr	r2, [r1, #4]!
   1c760:	add	r3, r3, #1
   1c764:	cmp	r2, #0
   1c768:	beq	1c778 <__printf_chk@plt+0xb8ac>
   1c76c:	ldr	r2, [r2, #20]
   1c770:	cmp	r2, r4
   1c774:	bne	1c798 <__printf_chk@plt+0xb8cc>
   1c778:	cmp	r3, r0
   1c77c:	bne	1c75c <__printf_chk@plt+0xb890>
   1c780:	mov	r0, #1
   1c784:	pop	{r4, r5, r6, pc}
   1c788:	ldr	r1, [pc, #16]	; 1c7a0 <__printf_chk@plt+0xb8d4>
   1c78c:	ldr	r0, [pc, #16]	; 1c7a4 <__printf_chk@plt+0xb8d8>
   1c790:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1c794:	b	1c740 <__printf_chk@plt+0xb874>
   1c798:	mov	r0, #0
   1c79c:	pop	{r4, r5, r6, pc}
   1c7a0:	andeq	r4, r2, r4, lsr #17
   1c7a4:	muleq	r0, r7, sl
   1c7a8:	push	{r4, r5, r6, lr}
   1c7ac:	mov	r6, r0
   1c7b0:	ldr	r4, [pc, #328]	; 1c900 <__printf_chk@plt+0xba34>
   1c7b4:	ldr	r5, [pc, #328]	; 1c904 <__printf_chk@plt+0xba38>
   1c7b8:	sub	sp, sp, #40	; 0x28
   1c7bc:	ldr	ip, [r4]
   1c7c0:	ldr	r3, [r5]
   1c7c4:	mov	r2, #7
   1c7c8:	mov	r1, #1
   1c7cc:	ldr	r0, [pc, #308]	; 1c908 <__printf_chk@plt+0xba3c>
   1c7d0:	str	ip, [sp, #36]	; 0x24
   1c7d4:	bl	10dac <fwrite@plt>
   1c7d8:	ldr	r3, [r6, #76]	; 0x4c
   1c7dc:	tst	r3, #32
   1c7e0:	bne	1c7ec <__printf_chk@plt+0xb920>
   1c7e4:	tst	r3, #28
   1c7e8:	bne	1c8c8 <__printf_chk@plt+0xb9fc>
   1c7ec:	ands	r1, r3, #16
   1c7f0:	bne	1c820 <__printf_chk@plt+0xb954>
   1c7f4:	tst	r3, #12
   1c7f8:	bne	1c814 <__printf_chk@plt+0xb948>
   1c7fc:	ldr	r2, [sp, #36]	; 0x24
   1c800:	ldr	r3, [r4]
   1c804:	cmp	r2, r3
   1c808:	bne	1c8e4 <__printf_chk@plt+0xba18>
   1c80c:	add	sp, sp, #40	; 0x28
   1c810:	pop	{r4, r5, r6, pc}
   1c814:	mov	r0, r6
   1c818:	bl	1b394 <__printf_chk@plt+0xa4c8>
   1c81c:	b	1c7fc <__printf_chk@plt+0xb930>
   1c820:	ldr	r3, [r5]
   1c824:	mov	r2, #101	; 0x65
   1c828:	mov	r1, #1
   1c82c:	ldr	r0, [pc, #216]	; 1c90c <__printf_chk@plt+0xba40>
   1c830:	bl	10dac <fwrite@plt>
   1c834:	mov	r3, #0
   1c838:	mov	r2, #14
   1c83c:	str	r3, [sp]
   1c840:	mov	r1, #1
   1c844:	ldr	r3, [pc, #196]	; 1c910 <__printf_chk@plt+0xba44>
   1c848:	ldr	r0, [pc, #196]	; 1c914 <__printf_chk@plt+0xba48>
   1c84c:	bl	10e6c <__sprintf_chk@plt>
   1c850:	ldr	r1, [pc, #188]	; 1c914 <__printf_chk@plt+0xba48>
   1c854:	add	r0, sp, #12
   1c858:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1c85c:	ldr	r2, [r6, #4]
   1c860:	mov	r1, #1
   1c864:	str	r2, [sp]
   1c868:	ldr	r3, [pc, #160]	; 1c910 <__printf_chk@plt+0xba44>
   1c86c:	mov	r2, #14
   1c870:	ldr	r0, [pc, #156]	; 1c914 <__printf_chk@plt+0xba48>
   1c874:	bl	10e6c <__sprintf_chk@plt>
   1c878:	add	r0, sp, #24
   1c87c:	ldr	r1, [pc, #144]	; 1c914 <__printf_chk@plt+0xba48>
   1c880:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1c884:	ldr	r3, [pc, #140]	; 1c918 <__printf_chk@plt+0xba4c>
   1c888:	add	r2, sp, #24
   1c88c:	str	r3, [sp, #4]
   1c890:	str	r3, [sp]
   1c894:	add	r1, sp, #12
   1c898:	ldr	r0, [pc, #124]	; 1c91c <__printf_chk@plt+0xba50>
   1c89c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1c8a0:	add	r0, sp, #24
   1c8a4:	bl	21054 <_ZdlPv@@Base+0x268>
   1c8a8:	add	r0, sp, #12
   1c8ac:	bl	21054 <_ZdlPv@@Base+0x268>
   1c8b0:	ldr	r3, [r5]
   1c8b4:	mov	r2, #17
   1c8b8:	mov	r1, #1
   1c8bc:	ldr	r0, [pc, #92]	; 1c920 <__printf_chk@plt+0xba54>
   1c8c0:	bl	10dac <fwrite@plt>
   1c8c4:	b	1c7fc <__printf_chk@plt+0xb930>
   1c8c8:	ldr	r3, [r5]
   1c8cc:	mov	r2, #8
   1c8d0:	mov	r1, #1
   1c8d4:	ldr	r0, [pc, #72]	; 1c924 <__printf_chk@plt+0xba58>
   1c8d8:	bl	10dac <fwrite@plt>
   1c8dc:	ldr	r3, [r6, #76]	; 0x4c
   1c8e0:	b	1c7ec <__printf_chk@plt+0xb920>
   1c8e4:	bl	10d4c <__stack_chk_fail@plt>
   1c8e8:	b	1c8f4 <__printf_chk@plt+0xba28>
   1c8ec:	add	r0, sp, #24
   1c8f0:	bl	21054 <_ZdlPv@@Base+0x268>
   1c8f4:	add	r0, sp, #12
   1c8f8:	bl	21054 <_ZdlPv@@Base+0x268>
   1c8fc:	bl	10d58 <__cxa_end_cleanup@plt>
   1c900:	andeq	r7, r3, r8, asr #27
   1c904:	andeq	r8, r3, ip, lsr #32
   1c908:	strdeq	r5, [r2], -ip
   1c90c:	andeq	r5, r2, r0, lsl fp
   1c910:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1c914:	strheq	sl, [r3], -r4
   1c918:	andeq	sl, r3, r0, asr r0
   1c91c:	andeq	r5, r2, r8, ror fp
   1c920:	andeq	r5, r2, r0, ror #17
   1c924:	andeq	r5, r2, r4, lsl #22
   1c928:	push	{r4, r5, r6, lr}
   1c92c:	sub	sp, sp, #24
   1c930:	ldr	r6, [pc, #384]	; 1cab8 <__printf_chk@plt+0xbbec>
   1c934:	ldr	r4, [r0, #20]
   1c938:	mov	r5, r0
   1c93c:	ldr	r3, [r6]
   1c940:	cmp	r4, #0
   1c944:	str	r3, [sp, #20]
   1c948:	beq	1c97c <__printf_chk@plt+0xbab0>
   1c94c:	ldr	r2, [r5]
   1c950:	ldr	r3, [r4, #8]
   1c954:	cmp	r2, r3
   1c958:	bgt	1c970 <__printf_chk@plt+0xbaa4>
   1c95c:	ldr	r3, [r4]
   1c960:	mov	r1, r5
   1c964:	mov	r0, r4
   1c968:	ldr	r3, [r3]
   1c96c:	blx	r3
   1c970:	ldr	r4, [r4, #4]
   1c974:	cmp	r4, #0
   1c978:	bne	1c94c <__printf_chk@plt+0xba80>
   1c97c:	ldr	r3, [r5, #76]	; 0x4c
   1c980:	tst	r3, #32
   1c984:	beq	1ca8c <__printf_chk@plt+0xbbc0>
   1c988:	ldr	r2, [r5]
   1c98c:	ldr	r3, [pc, #296]	; 1cabc <__printf_chk@plt+0xbbf0>
   1c990:	str	r2, [sp]
   1c994:	mov	r1, #1
   1c998:	mov	r2, #14
   1c99c:	ldr	r0, [pc, #284]	; 1cac0 <__printf_chk@plt+0xbbf4>
   1c9a0:	bl	10e6c <__sprintf_chk@plt>
   1c9a4:	ldr	r1, [pc, #276]	; 1cac0 <__printf_chk@plt+0xbbf4>
   1c9a8:	add	r0, sp, #8
   1c9ac:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1c9b0:	ldr	r3, [pc, #268]	; 1cac4 <__printf_chk@plt+0xbbf8>
   1c9b4:	add	r1, sp, #8
   1c9b8:	str	r3, [sp, #4]
   1c9bc:	str	r3, [sp]
   1c9c0:	mov	r2, r3
   1c9c4:	ldr	r0, [pc, #252]	; 1cac8 <__printf_chk@plt+0xbbfc>
   1c9c8:	bl	157c0 <__printf_chk@plt+0x48f4>
   1c9cc:	ldr	r4, [pc, #248]	; 1cacc <__printf_chk@plt+0xbc00>
   1c9d0:	add	r0, sp, #8
   1c9d4:	bl	21054 <_ZdlPv@@Base+0x268>
   1c9d8:	ldr	r3, [r4]
   1c9dc:	mov	r2, #75	; 0x4b
   1c9e0:	mov	r1, #1
   1c9e4:	ldr	r0, [pc, #228]	; 1cad0 <__printf_chk@plt+0xbc04>
   1c9e8:	bl	10dac <fwrite@plt>
   1c9ec:	ldr	r3, [r5, #76]	; 0x4c
   1c9f0:	tst	r3, #32
   1c9f4:	bne	1ca84 <__printf_chk@plt+0xbbb8>
   1c9f8:	tst	r3, #28
   1c9fc:	ldr	r3, [r4]
   1ca00:	bne	1ca4c <__printf_chk@plt+0xbb80>
   1ca04:	mov	r2, #38	; 0x26
   1ca08:	mov	r1, #1
   1ca0c:	ldr	r0, [pc, #192]	; 1cad4 <__printf_chk@plt+0xbc08>
   1ca10:	bl	10dac <fwrite@plt>
   1ca14:	ldr	r2, [r5, #76]	; 0x4c
   1ca18:	ldr	r3, [r4]
   1ca1c:	tst	r2, #16
   1ca20:	bne	1ca6c <__printf_chk@plt+0xbba0>
   1ca24:	mov	r2, #21
   1ca28:	mov	r1, #1
   1ca2c:	ldr	r0, [pc, #164]	; 1cad8 <__printf_chk@plt+0xbc0c>
   1ca30:	bl	10dac <fwrite@plt>
   1ca34:	ldr	r2, [sp, #20]
   1ca38:	ldr	r3, [r6]
   1ca3c:	cmp	r2, r3
   1ca40:	bne	1caa8 <__printf_chk@plt+0xbbdc>
   1ca44:	add	sp, sp, #24
   1ca48:	pop	{r4, r5, r6, pc}
   1ca4c:	mov	r2, #11
   1ca50:	mov	r1, #1
   1ca54:	ldr	r0, [pc, #128]	; 1cadc <__printf_chk@plt+0xbc10>
   1ca58:	bl	10dac <fwrite@plt>
   1ca5c:	ldr	r2, [r5, #76]	; 0x4c
   1ca60:	ldr	r3, [r4]
   1ca64:	tst	r2, #16
   1ca68:	beq	1ca24 <__printf_chk@plt+0xbb58>
   1ca6c:	mov	r2, #7
   1ca70:	mov	r1, #1
   1ca74:	ldr	r0, [pc, #100]	; 1cae0 <__printf_chk@plt+0xbc14>
   1ca78:	bl	10dac <fwrite@plt>
   1ca7c:	ldr	r3, [r4]
   1ca80:	b	1ca24 <__printf_chk@plt+0xbb58>
   1ca84:	ldr	r3, [r4]
   1ca88:	b	1ca04 <__printf_chk@plt+0xbb38>
   1ca8c:	ldr	r3, [pc, #56]	; 1cacc <__printf_chk@plt+0xbc00>
   1ca90:	mov	r2, #10
   1ca94:	mov	r1, #1
   1ca98:	ldr	r3, [r3]
   1ca9c:	ldr	r0, [pc, #64]	; 1cae4 <__printf_chk@plt+0xbc18>
   1caa0:	bl	10dac <fwrite@plt>
   1caa4:	b	1c988 <__printf_chk@plt+0xbabc>
   1caa8:	bl	10d4c <__stack_chk_fail@plt>
   1caac:	add	r0, sp, #8
   1cab0:	bl	21054 <_ZdlPv@@Base+0x268>
   1cab4:	bl	10d58 <__cxa_end_cleanup@plt>
   1cab8:	andeq	r7, r3, r8, asr #27
   1cabc:	andeq	r4, r2, r8, lsl fp
   1cac0:	andeq	sl, r3, r4, asr #1
   1cac4:	andeq	sl, r3, r0, asr r0
   1cac8:			; <UNDEFINED> instruction: 0x00025bb8
   1cacc:	andeq	r8, r3, ip, lsr #32
   1cad0:	andeq	r5, r2, r0, asr #23
   1cad4:	andeq	r5, r2, r8, lsl ip
   1cad8:	andeq	r5, r2, r8, asr #24
   1cadc:	andeq	r5, r2, ip, lsl #24
   1cae0:	andeq	r5, r2, r0, asr #24
   1cae4:	andeq	r5, r2, ip, lsr #23
   1cae8:	ldr	r0, [r0]
   1caec:	bx	lr
   1caf0:	push	{r4, r5, r6, r7, r8, lr}
   1caf4:	sub	sp, sp, #48	; 0x30
   1caf8:	ldr	r4, [pc, #348]	; 1cc5c <__printf_chk@plt+0xbd90>
   1cafc:	ldr	r6, [pc, #348]	; 1cc60 <__printf_chk@plt+0xbd94>
   1cb00:	mov	r8, r1
   1cb04:	ldr	r2, [r4, #300]	; 0x12c
   1cb08:	ldr	r3, [r6]
   1cb0c:	cmp	r2, #0
   1cb10:	str	r3, [sp, #44]	; 0x2c
   1cb14:	mov	r7, r0
   1cb18:	bne	1cb34 <__printf_chk@plt+0xbc68>
   1cb1c:	ldr	r1, [r4, #304]	; 0x130
   1cb20:	cmp	r1, #0
   1cb24:	beq	1cb34 <__printf_chk@plt+0xbc68>
   1cb28:	bl	10e18 <strcmp@plt>
   1cb2c:	cmp	r0, #0
   1cb30:	beq	1cbf0 <__printf_chk@plt+0xbd24>
   1cb34:	add	r0, sp, #8
   1cb38:	mov	r1, r7
   1cb3c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1cb40:	ldr	r3, [sp, #12]
   1cb44:	ldr	r2, [sp, #16]
   1cb48:	cmp	r3, r2
   1cb4c:	bge	1cbe0 <__printf_chk@plt+0xbd14>
   1cb50:	ldr	r2, [sp, #8]
   1cb54:	add	r0, r3, #1
   1cb58:	mov	r1, #0
   1cb5c:	str	r0, [sp, #12]
   1cb60:	strb	r1, [r2, r3]
   1cb64:	add	r0, sp, #8
   1cb68:	bl	20d78 <__printf_chk@plt+0xfeac>
   1cb6c:	mov	r1, r8
   1cb70:	add	r0, sp, #20
   1cb74:	bl	21834 <_ZdlPv@@Base+0xa48>
   1cb78:	add	r5, sp, #32
   1cb7c:	mov	r0, r5
   1cb80:	ldr	r1, [sp, #8]
   1cb84:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1cb88:	ldr	r3, [pc, #212]	; 1cc64 <__printf_chk@plt+0xbd98>
   1cb8c:	mov	r2, r5
   1cb90:	str	r3, [sp, #4]
   1cb94:	str	r3, [sp]
   1cb98:	add	r1, sp, #20
   1cb9c:	ldr	r0, [pc, #196]	; 1cc68 <__printf_chk@plt+0xbd9c>
   1cba0:	bl	157c0 <__printf_chk@plt+0x48f4>
   1cba4:	mov	r0, r5
   1cba8:	bl	21054 <_ZdlPv@@Base+0x268>
   1cbac:	add	r0, sp, #20
   1cbb0:	bl	21054 <_ZdlPv@@Base+0x268>
   1cbb4:	mov	r3, #0
   1cbb8:	add	r0, sp, #8
   1cbbc:	str	r7, [r4, #304]	; 0x130
   1cbc0:	str	r3, [r4, #300]	; 0x12c
   1cbc4:	bl	21054 <_ZdlPv@@Base+0x268>
   1cbc8:	ldr	r2, [sp, #44]	; 0x2c
   1cbcc:	ldr	r3, [r6]
   1cbd0:	cmp	r2, r3
   1cbd4:	bne	1cc28 <__printf_chk@plt+0xbd5c>
   1cbd8:	add	sp, sp, #48	; 0x30
   1cbdc:	pop	{r4, r5, r6, r7, r8, pc}
   1cbe0:	add	r0, sp, #8
   1cbe4:	bl	211bc <_ZdlPv@@Base+0x3d0>
   1cbe8:	ldr	r3, [sp, #12]
   1cbec:	b	1cb50 <__printf_chk@plt+0xbc84>
   1cbf0:	add	r5, sp, #32
   1cbf4:	mov	r1, r8
   1cbf8:	mov	r0, r5
   1cbfc:	bl	21834 <_ZdlPv@@Base+0xa48>
   1cc00:	add	r3, r4, #16
   1cc04:	str	r3, [sp, #4]
   1cc08:	str	r3, [sp]
   1cc0c:	mov	r2, r3
   1cc10:	mov	r1, r5
   1cc14:	ldr	r0, [pc, #80]	; 1cc6c <__printf_chk@plt+0xbda0>
   1cc18:	bl	157c0 <__printf_chk@plt+0x48f4>
   1cc1c:	mov	r0, r5
   1cc20:	bl	21054 <_ZdlPv@@Base+0x268>
   1cc24:	b	1cbc8 <__printf_chk@plt+0xbcfc>
   1cc28:	bl	10d4c <__stack_chk_fail@plt>
   1cc2c:	mov	r0, r5
   1cc30:	bl	21054 <_ZdlPv@@Base+0x268>
   1cc34:	bl	10d58 <__cxa_end_cleanup@plt>
   1cc38:	mov	r0, r5
   1cc3c:	bl	21054 <_ZdlPv@@Base+0x268>
   1cc40:	add	r0, sp, #20
   1cc44:	bl	21054 <_ZdlPv@@Base+0x268>
   1cc48:	add	r0, sp, #8
   1cc4c:	bl	21054 <_ZdlPv@@Base+0x268>
   1cc50:	bl	10d58 <__cxa_end_cleanup@plt>
   1cc54:	b	1cc40 <__printf_chk@plt+0xbd74>
   1cc58:	b	1cc48 <__printf_chk@plt+0xbd7c>
   1cc5c:	andeq	sl, r3, r0, asr #32
   1cc60:	andeq	r7, r3, r8, asr #27
   1cc64:	andeq	sl, r3, r0, asr r0
   1cc68:	andeq	r5, r2, r8, ror #24
   1cc6c:	andeq	r5, r2, r0, ror #24
   1cc70:	ldr	r1, [r0, #8]
   1cc74:	ldr	r0, [r0, #12]
   1cc78:	b	1caf0 <__printf_chk@plt+0xbc24>
   1cc7c:	push	{r4, r5, r6, lr}
   1cc80:	mov	r4, r0
   1cc84:	ldr	r5, [pc, #112]	; 1ccfc <__printf_chk@plt+0xbe30>
   1cc88:	mov	r2, #3
   1cc8c:	mov	r1, #1
   1cc90:	ldr	r3, [r5]
   1cc94:	ldr	r0, [pc, #100]	; 1cd00 <__printf_chk@plt+0xbe34>
   1cc98:	bl	10dac <fwrite@plt>
   1cc9c:	ldr	r3, [r4]
   1cca0:	mov	r0, r4
   1cca4:	ldr	r3, [r3, #52]	; 0x34
   1cca8:	blx	r3
   1ccac:	ldr	r1, [r5]
   1ccb0:	mov	r0, #10
   1ccb4:	bl	10d64 <putc@plt>
   1ccb8:	ldr	r1, [r4, #8]
   1ccbc:	ldr	r0, [r4, #12]
   1ccc0:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1ccc4:	ldr	r3, [r5]
   1ccc8:	mov	r2, #2
   1cccc:	mov	r1, #1
   1ccd0:	ldr	r0, [pc, #44]	; 1cd04 <__printf_chk@plt+0xbe38>
   1ccd4:	bl	10dac <fwrite@plt>
   1ccd8:	ldr	r3, [r4]
   1ccdc:	mov	r0, r4
   1cce0:	mov	r1, #0
   1cce4:	ldr	r3, [r3, #56]	; 0x38
   1cce8:	blx	r3
   1ccec:	ldr	r1, [r5]
   1ccf0:	mov	r0, #10
   1ccf4:	pop	{r4, r5, r6, lr}
   1ccf8:	b	10d64 <putc@plt>
   1ccfc:	andeq	r8, r3, ip, lsr #32
   1cd00:	andeq	r5, r2, r4, ror ip
   1cd04:	andeq	r5, r2, r8, ror ip
   1cd08:	push	{r4, r5, r6, lr}
   1cd0c:	mov	r4, r0
   1cd10:	ldr	r5, [pc, #100]	; 1cd7c <__printf_chk@plt+0xbeb0>
   1cd14:	mov	r6, #1
   1cd18:	mov	r2, #10
   1cd1c:	strb	r6, [r0, #12]
   1cd20:	mov	r1, r6
   1cd24:	ldr	r3, [r5]
   1cd28:	ldr	r0, [pc, #80]	; 1cd80 <__printf_chk@plt+0xbeb4>
   1cd2c:	bl	10dac <fwrite@plt>
   1cd30:	ldrd	r0, [r4, #28]
   1cd34:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1cd38:	ldr	r2, [r4, #20]
   1cd3c:	cmp	r2, #0
   1cd40:	bne	1cd68 <__printf_chk@plt+0xbe9c>
   1cd44:	ldr	r3, [r5]
   1cd48:	mov	r2, #6
   1cd4c:	mov	r1, #1
   1cd50:	ldr	r0, [pc, #44]	; 1cd84 <__printf_chk@plt+0xbeb8>
   1cd54:	bl	10dac <fwrite@plt>
   1cd58:	ldr	r3, [pc, #40]	; 1cd88 <__printf_chk@plt+0xbebc>
   1cd5c:	mov	r2, #1
   1cd60:	str	r2, [r3, #300]	; 0x12c
   1cd64:	pop	{r4, r5, r6, pc}
   1cd68:	mov	r1, r6
   1cd6c:	ldr	r0, [r4, #16]
   1cd70:	ldr	r3, [r5]
   1cd74:	bl	10dac <fwrite@plt>
   1cd78:	b	1cd44 <__printf_chk@plt+0xbe78>
   1cd7c:	andeq	r8, r3, ip, lsr #32
   1cd80:	andeq	r5, r2, ip, ror ip
   1cd84:	andeq	r5, r2, r8, asr #26
   1cd88:	andeq	sl, r3, r0, asr #32
   1cd8c:	push	{r4, r5, lr}
   1cd90:	mov	r4, r0
   1cd94:	ldr	r5, [pc, #144]	; 1ce2c <__printf_chk@plt+0xbf60>
   1cd98:	sub	sp, sp, #28
   1cd9c:	ldr	r1, [r0, #8]
   1cda0:	ldr	r3, [r5]
   1cda4:	ldr	r0, [r0, #12]
   1cda8:	str	r3, [sp, #20]
   1cdac:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1cdb0:	ldr	r2, [r4, #28]
   1cdb4:	ldr	r1, [r4, #24]
   1cdb8:	add	r0, sp, #8
   1cdbc:	bl	19454 <__printf_chk@plt+0x8588>
   1cdc0:	ldr	r3, [pc, #104]	; 1ce30 <__printf_chk@plt+0xbf64>
   1cdc4:	add	r1, sp, #8
   1cdc8:	str	r3, [sp, #4]
   1cdcc:	str	r3, [sp]
   1cdd0:	mov	r2, r3
   1cdd4:	ldr	r0, [pc, #88]	; 1ce34 <__printf_chk@plt+0xbf68>
   1cdd8:	bl	157c0 <__printf_chk@plt+0x48f4>
   1cddc:	add	r0, sp, #8
   1cde0:	bl	21054 <_ZdlPv@@Base+0x268>
   1cde4:	mov	r0, r4
   1cde8:	bl	17150 <__printf_chk@plt+0x6284>
   1cdec:	ldr	r3, [pc, #68]	; 1ce38 <__printf_chk@plt+0xbf6c>
   1cdf0:	mov	r2, #7
   1cdf4:	mov	r1, #1
   1cdf8:	ldr	r3, [r3]
   1cdfc:	ldr	r0, [pc, #56]	; 1ce3c <__printf_chk@plt+0xbf70>
   1ce00:	bl	10dac <fwrite@plt>
   1ce04:	ldr	r2, [sp, #20]
   1ce08:	ldr	r3, [r5]
   1ce0c:	cmp	r2, r3
   1ce10:	bne	1ce1c <__printf_chk@plt+0xbf50>
   1ce14:	add	sp, sp, #28
   1ce18:	pop	{r4, r5, pc}
   1ce1c:	bl	10d4c <__stack_chk_fail@plt>
   1ce20:	add	r0, sp, #8
   1ce24:	bl	21054 <_ZdlPv@@Base+0x268>
   1ce28:	bl	10d58 <__cxa_end_cleanup@plt>
   1ce2c:	andeq	r7, r3, r8, asr #27
   1ce30:	andeq	sl, r3, r0, asr r0
   1ce34:	andeq	r5, r2, r8, lsl #25
   1ce38:	andeq	r8, r3, ip, lsr #32
   1ce3c:	andeq	r5, r2, r0, lsr #25
   1ce40:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ce44:	sub	sp, sp, #44	; 0x2c
   1ce48:	ldr	r9, [pc, #660]	; 1d0e4 <__printf_chk@plt+0xc218>
   1ce4c:	ldr	r2, [r0, #44]	; 0x2c
   1ce50:	mov	r4, r0
   1ce54:	ldr	r3, [r9]
   1ce58:	cmp	r2, #0
   1ce5c:	str	r3, [sp, #36]	; 0x24
   1ce60:	beq	1cfb8 <__printf_chk@plt+0xc0ec>
   1ce64:	ldr	r1, [r0, #8]
   1ce68:	ldr	r0, [r0, #12]
   1ce6c:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1ce70:	ldr	r2, [r4, #24]
   1ce74:	ldr	r3, [r4, #16]
   1ce78:	ldr	r0, [pc, #616]	; 1d0e8 <__printf_chk@plt+0xc21c>
   1ce7c:	str	r2, [sp, #4]
   1ce80:	sub	r6, r0, #132	; 0x84
   1ce84:	mov	r2, #26
   1ce88:	str	r3, [sp]
   1ce8c:	mov	r1, #1
   1ce90:	ldr	r3, [pc, #596]	; 1d0ec <__printf_chk@plt+0xc220>
   1ce94:	add	r7, sp, #24
   1ce98:	bl	10e6c <__sprintf_chk@plt>
   1ce9c:	add	r1, r6, #132	; 0x84
   1cea0:	mov	r0, r7
   1cea4:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1cea8:	mov	r1, r7
   1ceac:	str	r6, [sp, #4]
   1ceb0:	str	r6, [sp]
   1ceb4:	mov	r3, r6
   1ceb8:	mov	r2, r6
   1cebc:	ldr	r0, [pc, #556]	; 1d0f0 <__printf_chk@plt+0xc224>
   1cec0:	bl	157c0 <__printf_chk@plt+0x48f4>
   1cec4:	mov	r0, r7
   1cec8:	bl	21054 <_ZdlPv@@Base+0x268>
   1cecc:	ldr	r0, [r4, #36]	; 0x24
   1ced0:	bl	16f78 <__printf_chk@plt+0x60ac>
   1ced4:	ldr	r3, [r4, #44]	; 0x2c
   1ced8:	ldr	r8, [pc, #532]	; 1d0f4 <__printf_chk@plt+0xc228>
   1cedc:	cmp	r3, #0
   1cee0:	movgt	r5, #0
   1cee4:	ble	1cf08 <__printf_chk@plt+0xc03c>
   1cee8:	ldr	r3, [r4, #40]	; 0x28
   1ceec:	ldr	r1, [r8]
   1cef0:	ldrb	r0, [r3, r5]
   1cef4:	bl	10d64 <putc@plt>
   1cef8:	ldr	r3, [r4, #44]	; 0x2c
   1cefc:	add	r5, r5, #1
   1cf00:	cmp	r3, r5
   1cf04:	bgt	1cee8 <__printf_chk@plt+0xc01c>
   1cf08:	ldr	r0, [r4, #36]	; 0x24
   1cf0c:	bl	170c0 <__printf_chk@plt+0x61f4>
   1cf10:	ldr	r3, [r8]
   1cf14:	mov	r2, #7
   1cf18:	mov	r1, #1
   1cf1c:	ldr	r0, [pc, #468]	; 1d0f8 <__printf_chk@plt+0xc22c>
   1cf20:	bl	10dac <fwrite@plt>
   1cf24:	add	r0, sp, #12
   1cf28:	ldr	r2, [r4, #28]
   1cf2c:	ldr	r1, [r4, #24]
   1cf30:	bl	19c48 <__printf_chk@plt+0x8d7c>
   1cf34:	ldr	r2, [r4, #24]
   1cf38:	ldr	r3, [r4, #16]
   1cf3c:	mov	r1, #1
   1cf40:	str	r2, [sp, #4]
   1cf44:	str	r3, [sp]
   1cf48:	mov	r2, #26
   1cf4c:	ldr	r3, [pc, #408]	; 1d0ec <__printf_chk@plt+0xc220>
   1cf50:	ldr	r0, [pc, #400]	; 1d0e8 <__printf_chk@plt+0xc21c>
   1cf54:	bl	10e6c <__sprintf_chk@plt>
   1cf58:	ldr	r1, [pc, #392]	; 1d0e8 <__printf_chk@plt+0xc21c>
   1cf5c:	mov	r0, r7
   1cf60:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1cf64:	str	r6, [sp, #4]
   1cf68:	str	r6, [sp]
   1cf6c:	ldr	r3, [pc, #392]	; 1d0fc <__printf_chk@plt+0xc230>
   1cf70:	mov	r2, r7
   1cf74:	add	r1, sp, #12
   1cf78:	ldr	r0, [pc, #384]	; 1d100 <__printf_chk@plt+0xc234>
   1cf7c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1cf80:	mov	r0, r7
   1cf84:	bl	21054 <_ZdlPv@@Base+0x268>
   1cf88:	add	r0, sp, #12
   1cf8c:	bl	21054 <_ZdlPv@@Base+0x268>
   1cf90:	ldrd	r2, [r4, #40]	; 0x28
   1cf94:	ldrb	r3, [r2, r3]
   1cf98:	cmp	r3, #0
   1cf9c:	bne	1d024 <__printf_chk@plt+0xc158>
   1cfa0:	ldr	r2, [sp, #36]	; 0x24
   1cfa4:	ldr	r3, [r9]
   1cfa8:	cmp	r2, r3
   1cfac:	bne	1d0a4 <__printf_chk@plt+0xc1d8>
   1cfb0:	add	sp, sp, #44	; 0x2c
   1cfb4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1cfb8:	ldr	r2, [r0, #24]
   1cfbc:	ldr	r3, [r0, #16]
   1cfc0:	ldr	r0, [pc, #288]	; 1d0e8 <__printf_chk@plt+0xc21c>
   1cfc4:	str	r2, [sp, #4]
   1cfc8:	sub	r6, r0, #132	; 0x84
   1cfcc:	mov	r2, #26
   1cfd0:	str	r3, [sp]
   1cfd4:	mov	r1, #1
   1cfd8:	ldr	r3, [pc, #268]	; 1d0ec <__printf_chk@plt+0xc220>
   1cfdc:	add	r7, sp, #24
   1cfe0:	bl	10e6c <__sprintf_chk@plt>
   1cfe4:	add	r1, r6, #132	; 0x84
   1cfe8:	mov	r0, r7
   1cfec:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1cff0:	mov	r1, r7
   1cff4:	str	r6, [sp, #4]
   1cff8:	str	r6, [sp]
   1cffc:	mov	r3, r6
   1d000:	mov	r2, r6
   1d004:	ldr	r0, [pc, #248]	; 1d104 <__printf_chk@plt+0xc238>
   1d008:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d00c:	mov	r0, r7
   1d010:	bl	21054 <_ZdlPv@@Base+0x268>
   1d014:	ldrd	r2, [r4, #40]	; 0x28
   1d018:	ldrb	r3, [r2, r3]
   1d01c:	cmp	r3, #0
   1d020:	beq	1cfa0 <__printf_chk@plt+0xc0d4>
   1d024:	ldr	r1, [r4, #8]
   1d028:	ldr	r0, [r4, #12]
   1d02c:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1d030:	ldr	r2, [r4, #28]
   1d034:	ldr	r1, [r4, #24]
   1d038:	mov	r0, r7
   1d03c:	bl	19cc4 <__printf_chk@plt+0x8df8>
   1d040:	ldr	r3, [pc, #180]	; 1d0fc <__printf_chk@plt+0xc230>
   1d044:	str	r6, [sp, #4]
   1d048:	str	r6, [sp]
   1d04c:	mov	r2, r3
   1d050:	mov	r1, r7
   1d054:	ldr	r0, [pc, #172]	; 1d108 <__printf_chk@plt+0xc23c>
   1d058:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d05c:	mov	r0, r7
   1d060:	bl	21054 <_ZdlPv@@Base+0x268>
   1d064:	ldr	r5, [pc, #136]	; 1d0f4 <__printf_chk@plt+0xc228>
   1d068:	ldr	r0, [r4, #36]	; 0x24
   1d06c:	bl	16f78 <__printf_chk@plt+0x60ac>
   1d070:	ldr	r3, [r4, #44]	; 0x2c
   1d074:	ldr	r0, [r4, #40]	; 0x28
   1d078:	ldr	r1, [r5]
   1d07c:	add	r0, r0, r3
   1d080:	bl	10e84 <fputs@plt>
   1d084:	ldr	r0, [r4, #36]	; 0x24
   1d088:	bl	170c0 <__printf_chk@plt+0x61f4>
   1d08c:	ldr	r3, [r5]
   1d090:	mov	r2, #7
   1d094:	mov	r1, #1
   1d098:	ldr	r0, [pc, #88]	; 1d0f8 <__printf_chk@plt+0xc22c>
   1d09c:	bl	10dac <fwrite@plt>
   1d0a0:	b	1cfa0 <__printf_chk@plt+0xc0d4>
   1d0a4:	bl	10d4c <__stack_chk_fail@plt>
   1d0a8:	mov	r0, r7
   1d0ac:	bl	21054 <_ZdlPv@@Base+0x268>
   1d0b0:	add	r0, sp, #12
   1d0b4:	bl	21054 <_ZdlPv@@Base+0x268>
   1d0b8:	bl	10d58 <__cxa_end_cleanup@plt>
   1d0bc:	mov	r0, r7
   1d0c0:	bl	21054 <_ZdlPv@@Base+0x268>
   1d0c4:	bl	10d58 <__cxa_end_cleanup@plt>
   1d0c8:	b	1d0b0 <__printf_chk@plt+0xc1e4>
   1d0cc:	mov	r0, r7
   1d0d0:	bl	21054 <_ZdlPv@@Base+0x268>
   1d0d4:	bl	10d58 <__cxa_end_cleanup@plt>
   1d0d8:	mov	r0, r7
   1d0dc:	bl	21054 <_ZdlPv@@Base+0x268>
   1d0e0:	bl	10d58 <__cxa_end_cleanup@plt>
   1d0e4:	andeq	r7, r3, r8, asr #27
   1d0e8:	ldrdeq	sl, [r3], -r4
   1d0ec:	andeq	r5, r2, r8, asr #9
   1d0f0:	andeq	r5, r2, r8, lsr #25
   1d0f4:	andeq	r8, r3, ip, lsr #32
   1d0f8:	andeq	r5, r2, r0, lsr #25
   1d0fc:	andeq	sl, r3, r0, asr r0
   1d100:			; <UNDEFINED> instruction: 0x00025cbc
   1d104:	andeq	r5, r2, r4, lsr r7
   1d108:	andeq	r5, r2, r8, lsl #25
   1d10c:	push	{r4, r5, lr}
   1d110:	mov	r4, r0
   1d114:	ldr	r5, [pc, #144]	; 1d1ac <__printf_chk@plt+0xc2e0>
   1d118:	sub	sp, sp, #28
   1d11c:	ldr	r1, [r0, #8]
   1d120:	ldr	r3, [r5]
   1d124:	ldr	r0, [r0, #12]
   1d128:	str	r3, [sp, #20]
   1d12c:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1d130:	ldr	r2, [r4, #28]
   1d134:	ldr	r1, [r4, #24]
   1d138:	add	r0, sp, #8
   1d13c:	bl	19ea0 <__printf_chk@plt+0x8fd4>
   1d140:	ldr	r3, [pc, #104]	; 1d1b0 <__printf_chk@plt+0xc2e4>
   1d144:	add	r1, sp, #8
   1d148:	str	r3, [sp, #4]
   1d14c:	str	r3, [sp]
   1d150:	mov	r2, r3
   1d154:	ldr	r0, [pc, #88]	; 1d1b4 <__printf_chk@plt+0xc2e8>
   1d158:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d15c:	add	r0, sp, #8
   1d160:	bl	21054 <_ZdlPv@@Base+0x268>
   1d164:	mov	r0, r4
   1d168:	bl	17150 <__printf_chk@plt+0x6284>
   1d16c:	ldr	r3, [pc, #68]	; 1d1b8 <__printf_chk@plt+0xc2ec>
   1d170:	mov	r2, #7
   1d174:	mov	r1, #1
   1d178:	ldr	r3, [r3]
   1d17c:	ldr	r0, [pc, #56]	; 1d1bc <__printf_chk@plt+0xc2f0>
   1d180:	bl	10dac <fwrite@plt>
   1d184:	ldr	r2, [sp, #20]
   1d188:	ldr	r3, [r5]
   1d18c:	cmp	r2, r3
   1d190:	bne	1d19c <__printf_chk@plt+0xc2d0>
   1d194:	add	sp, sp, #28
   1d198:	pop	{r4, r5, pc}
   1d19c:	bl	10d4c <__stack_chk_fail@plt>
   1d1a0:	add	r0, sp, #8
   1d1a4:	bl	21054 <_ZdlPv@@Base+0x268>
   1d1a8:	bl	10d58 <__cxa_end_cleanup@plt>
   1d1ac:	andeq	r7, r3, r8, asr #27
   1d1b0:	andeq	sl, r3, r0, asr r0
   1d1b4:	andeq	r5, r2, r8, lsl #25
   1d1b8:	andeq	r8, r3, ip, lsr #32
   1d1bc:	andeq	r5, r2, r0, lsr #25
   1d1c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d1c4:	mov	r4, r0
   1d1c8:	ldr	fp, [pc, #1416]	; 1d758 <__printf_chk@plt+0xc88c>
   1d1cc:	ldr	ip, [r0, #24]
   1d1d0:	ldr	r0, [r0, #28]
   1d1d4:	sub	sp, sp, #60	; 0x3c
   1d1d8:	ldr	lr, [fp]
   1d1dc:	cmp	ip, r0
   1d1e0:	str	r1, [sp, #12]
   1d1e4:	mov	r8, r2
   1d1e8:	mov	r9, r3
   1d1ec:	str	lr, [sp, #52]	; 0x34
   1d1f0:	ldr	sl, [sp, #96]	; 0x60
   1d1f4:	bgt	1d230 <__printf_chk@plt+0xc364>
   1d1f8:	ldr	r3, [r4, #32]
   1d1fc:	ldr	r1, [r3, #80]	; 0x50
   1d200:	add	r3, r1, ip
   1d204:	ldrb	r2, [r1, ip]
   1d208:	cmp	r2, #0
   1d20c:	bne	1d57c <__printf_chk@plt+0xc6b0>
   1d210:	rsb	r1, r1, #1
   1d214:	b	1d224 <__printf_chk@plt+0xc358>
   1d218:	ldrb	r2, [r3, #1]!
   1d21c:	cmp	r2, #0
   1d220:	bne	1d57c <__printf_chk@plt+0xc6b0>
   1d224:	add	r2, r1, r3
   1d228:	cmp	r2, r0
   1d22c:	ble	1d218 <__printf_chk@plt+0xc34c>
   1d230:	ldr	r3, [sp, #100]	; 0x64
   1d234:	cmp	r3, #0
   1d238:	bne	1d564 <__printf_chk@plt+0xc698>
   1d23c:	ldr	r3, [r4, #16]
   1d240:	ldr	r0, [pc, #1300]	; 1d75c <__printf_chk@plt+0xc890>
   1d244:	mov	r2, #26
   1d248:	sub	r6, r0, #72	; 0x48
   1d24c:	stm	sp, {r3, ip}
   1d250:	mov	r1, #1
   1d254:	ldr	r3, [pc, #1284]	; 1d760 <__printf_chk@plt+0xc894>
   1d258:	bl	10e6c <__sprintf_chk@plt>
   1d25c:	add	r1, r6, #72	; 0x48
   1d260:	add	r0, sp, #40	; 0x28
   1d264:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1d268:	add	r1, sp, #40	; 0x28
   1d26c:	str	r6, [sp, #4]
   1d270:	str	r6, [sp]
   1d274:	mov	r3, r6
   1d278:	mov	r2, r6
   1d27c:	ldr	r0, [pc, #1248]	; 1d764 <__printf_chk@plt+0xc898>
   1d280:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d284:	ldr	r7, [pc, #1244]	; 1d768 <__printf_chk@plt+0xc89c>
   1d288:	add	r0, sp, #40	; 0x28
   1d28c:	bl	21054 <_ZdlPv@@Base+0x268>
   1d290:	mov	r2, #23
   1d294:	ldr	r3, [r7]
   1d298:	mov	r1, #1
   1d29c:	ldr	r0, [pc, #1224]	; 1d76c <__printf_chk@plt+0xc8a0>
   1d2a0:	bl	10dac <fwrite@plt>
   1d2a4:	mov	r2, #4
   1d2a8:	ldr	r3, [r7]
   1d2ac:	mov	r1, #1
   1d2b0:	ldr	r0, [pc, #1208]	; 1d770 <__printf_chk@plt+0xc8a4>
   1d2b4:	bl	10dac <fwrite@plt>
   1d2b8:	ldr	r5, [r4, #24]
   1d2bc:	ldr	r2, [r4, #28]
   1d2c0:	cmp	r5, r2
   1d2c4:	bgt	1d3c8 <__printf_chk@plt+0xc4fc>
   1d2c8:	add	r1, r5, r5, lsl #1
   1d2cc:	mov	r3, r5
   1d2d0:	add	r1, r9, r1, lsl #2
   1d2d4:	ldr	r0, [r1, #4]
   1d2d8:	cmp	r0, #0
   1d2dc:	bne	1d2f4 <__printf_chk@plt+0xc428>
   1d2e0:	ldr	r0, [r4, #32]
   1d2e4:	ldr	r0, [r0, #80]	; 0x50
   1d2e8:	ldrb	r0, [r0, r3]
   1d2ec:	cmp	r0, #0
   1d2f0:	beq	1d668 <__printf_chk@plt+0xc79c>
   1d2f4:	add	r3, r3, #1
   1d2f8:	cmp	r3, r2
   1d2fc:	add	r1, r1, #12
   1d300:	ble	1d2d4 <__printf_chk@plt+0xc408>
   1d304:	sub	r3, sl, #4
   1d308:	ldr	r8, [pc, #1124]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d30c:	mov	r1, r5
   1d310:	str	r3, [sp, #8]
   1d314:	b	1d340 <__printf_chk@plt+0xc474>
   1d318:	ldr	r3, [r7]
   1d31c:	mov	r2, #12
   1d320:	mov	r1, #1
   1d324:	ldr	r0, [pc, #1100]	; 1d778 <__printf_chk@plt+0xc8ac>
   1d328:	bl	10dac <fwrite@plt>
   1d32c:	ldr	r2, [r4, #28]
   1d330:	add	r5, r5, #1
   1d334:	cmp	r2, r5
   1d338:	ldr	r1, [r4, #24]
   1d33c:	blt	1d3cc <__printf_chk@plt+0xc500>
   1d340:	cmp	r1, r5
   1d344:	bge	1d390 <__printf_chk@plt+0xc4c4>
   1d348:	cmp	sl, #0
   1d34c:	beq	1d384 <__printf_chk@plt+0xc4b8>
   1d350:	ldr	r3, [sp, #8]
   1d354:	add	r0, sp, #40	; 0x28
   1d358:	ldr	r1, [r3, r5, lsl #2]
   1d35c:	bl	21834 <_ZdlPv@@Base+0xa48>
   1d360:	str	r6, [sp, #4]
   1d364:	str	r6, [sp]
   1d368:	mov	r3, r8
   1d36c:	ldr	r2, [pc, #1024]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d370:	add	r1, sp, #40	; 0x28
   1d374:	ldr	r0, [pc, #1024]	; 1d77c <__printf_chk@plt+0xc8b0>
   1d378:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d37c:	add	r0, sp, #40	; 0x28
   1d380:	bl	21054 <_ZdlPv@@Base+0x268>
   1d384:	ldr	r1, [r7]
   1d388:	mov	r0, #43	; 0x2b
   1d38c:	bl	10d64 <putc@plt>
   1d390:	ldr	r3, [r4, #32]
   1d394:	ldr	r3, [r3, #80]	; 0x50
   1d398:	ldrb	r3, [r3, r5]
   1d39c:	cmp	r3, #0
   1d3a0:	bne	1d318 <__printf_chk@plt+0xc44c>
   1d3a4:	add	r1, r5, r5, lsl #1
   1d3a8:	str	r6, [sp, #4]
   1d3ac:	str	r6, [sp]
   1d3b0:	add	r1, r9, r1, lsl #2
   1d3b4:	mov	r3, r8
   1d3b8:	ldr	r2, [pc, #948]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d3bc:	ldr	r0, [pc, #956]	; 1d780 <__printf_chk@plt+0xc8b4>
   1d3c0:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d3c4:	b	1d32c <__printf_chk@plt+0xc460>
   1d3c8:	mov	r1, r5
   1d3cc:	add	r0, sp, #40	; 0x28
   1d3d0:	bl	19454 <__printf_chk@plt+0x8588>
   1d3d4:	ldr	r3, [pc, #920]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d3d8:	str	r6, [sp, #4]
   1d3dc:	str	r6, [sp]
   1d3e0:	mov	r2, r3
   1d3e4:	add	r1, sp, #40	; 0x28
   1d3e8:	ldr	r0, [pc, #916]	; 1d784 <__printf_chk@plt+0xc8b8>
   1d3ec:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d3f0:	add	r0, sp, #40	; 0x28
   1d3f4:	bl	21054 <_ZdlPv@@Base+0x268>
   1d3f8:	ldr	r3, [sp, #12]
   1d3fc:	ldr	r1, [r7]
   1d400:	cmp	r3, #0
   1d404:	bne	1d58c <__printf_chk@plt+0xc6c0>
   1d408:	mov	r0, #10
   1d40c:	bl	10da0 <fputc@plt>
   1d410:	ldr	r3, [r7]
   1d414:	mov	r2, #10
   1d418:	mov	r1, #1
   1d41c:	ldr	r0, [pc, #868]	; 1d788 <__printf_chk@plt+0xc8bc>
   1d420:	bl	10dac <fwrite@plt>
   1d424:	ldr	r0, [r4, #36]	; 0x24
   1d428:	bl	16d84 <__printf_chk@plt+0x5eb8>
   1d42c:	ldr	r1, [r4, #8]
   1d430:	ldr	r0, [r4, #12]
   1d434:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1d438:	ldr	r1, [r7]
   1d43c:	ldr	r0, [r4, #40]	; 0x28
   1d440:	bl	10e84 <fputs@plt>
   1d444:	ldr	r3, [r7]
   1d448:	mov	r2, #14
   1d44c:	mov	r1, #1
   1d450:	ldr	r0, [pc, #820]	; 1d78c <__printf_chk@plt+0xc8c0>
   1d454:	bl	10dac <fwrite@plt>
   1d458:	ldr	r3, [r4, #36]	; 0x24
   1d45c:	ldrb	r3, [r3, #36]	; 0x24
   1d460:	cmp	r3, #0
   1d464:	bne	1d49c <__printf_chk@plt+0xc5d0>
   1d468:	ldr	r2, [r4, #28]
   1d46c:	ldr	r1, [r4, #24]
   1d470:	add	r0, sp, #40	; 0x28
   1d474:	bl	19454 <__printf_chk@plt+0x8588>
   1d478:	ldr	r3, [pc, #756]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d47c:	str	r6, [sp, #4]
   1d480:	str	r6, [sp]
   1d484:	mov	r2, r3
   1d488:	add	r1, sp, #40	; 0x28
   1d48c:	ldr	r0, [pc, #764]	; 1d790 <__printf_chk@plt+0xc8c4>
   1d490:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d494:	add	r0, sp, #40	; 0x28
   1d498:	bl	21054 <_ZdlPv@@Base+0x268>
   1d49c:	ldr	r2, [r4, #24]
   1d4a0:	ldr	r3, [r4, #16]
   1d4a4:	mov	r1, #1
   1d4a8:	str	r2, [sp, #4]
   1d4ac:	str	r3, [sp]
   1d4b0:	mov	r2, #26
   1d4b4:	ldr	r3, [pc, #728]	; 1d794 <__printf_chk@plt+0xc8c8>
   1d4b8:	ldr	r0, [pc, #728]	; 1d798 <__printf_chk@plt+0xc8cc>
   1d4bc:	bl	10e6c <__sprintf_chk@plt>
   1d4c0:	ldr	r1, [pc, #720]	; 1d798 <__printf_chk@plt+0xc8cc>
   1d4c4:	add	r0, sp, #40	; 0x28
   1d4c8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1d4cc:	ldr	r3, [pc, #672]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d4d0:	str	r6, [sp, #4]
   1d4d4:	str	r6, [sp]
   1d4d8:	mov	r2, r3
   1d4dc:	add	r1, sp, #40	; 0x28
   1d4e0:	ldr	r0, [pc, #692]	; 1d79c <__printf_chk@plt+0xc8d0>
   1d4e4:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d4e8:	add	r0, sp, #40	; 0x28
   1d4ec:	bl	21054 <_ZdlPv@@Base+0x268>
   1d4f0:	ldr	r2, [r4, #24]
   1d4f4:	ldr	r3, [r4, #16]
   1d4f8:	mov	r1, #1
   1d4fc:	str	r2, [sp, #4]
   1d500:	str	r3, [sp]
   1d504:	mov	r2, #26
   1d508:	ldr	r3, [pc, #656]	; 1d7a0 <__printf_chk@plt+0xc8d4>
   1d50c:	ldr	r0, [pc, #656]	; 1d7a4 <__printf_chk@plt+0xc8d8>
   1d510:	bl	10e6c <__sprintf_chk@plt>
   1d514:	ldr	r1, [pc, #648]	; 1d7a4 <__printf_chk@plt+0xc8d8>
   1d518:	add	r0, sp, #40	; 0x28
   1d51c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1d520:	ldr	r3, [pc, #588]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d524:	str	r6, [sp, #4]
   1d528:	str	r6, [sp]
   1d52c:	mov	r2, r3
   1d530:	add	r1, sp, #40	; 0x28
   1d534:	ldr	r0, [pc, #620]	; 1d7a8 <__printf_chk@plt+0xc8dc>
   1d538:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d53c:	add	r0, sp, #40	; 0x28
   1d540:	bl	21054 <_ZdlPv@@Base+0x268>
   1d544:	ldr	r3, [r7]
   1d548:	mov	r2, #25
   1d54c:	mov	r1, #1
   1d550:	ldr	r0, [pc, #596]	; 1d7ac <__printf_chk@plt+0xc8e0>
   1d554:	bl	10dac <fwrite@plt>
   1d558:	ldr	r3, [pc, #592]	; 1d7b0 <__printf_chk@plt+0xc8e4>
   1d55c:	mov	r2, #1
   1d560:	str	r2, [r3, #300]	; 0x12c
   1d564:	ldr	r2, [sp, #52]	; 0x34
   1d568:	ldr	r3, [fp]
   1d56c:	cmp	r2, r3
   1d570:	bne	1d6d0 <__printf_chk@plt+0xc804>
   1d574:	add	sp, sp, #60	; 0x3c
   1d578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d57c:	ldr	r3, [sp, #100]	; 0x64
   1d580:	cmp	r3, #0
   1d584:	bne	1d23c <__printf_chk@plt+0xc370>
   1d588:	b	1d564 <__printf_chk@plt+0xc698>
   1d58c:	mov	r3, r1
   1d590:	mov	r2, #3
   1d594:	mov	r1, #1
   1d598:	ldr	r0, [pc, #532]	; 1d7b4 <__printf_chk@plt+0xc8e8>
   1d59c:	bl	10dac <fwrite@plt>
   1d5a0:	ldr	r1, [r7]
   1d5a4:	mov	r0, #10
   1d5a8:	bl	10da0 <fputc@plt>
   1d5ac:	ldr	r3, [r7]
   1d5b0:	mov	r2, #10
   1d5b4:	mov	r1, #1
   1d5b8:	ldr	r0, [pc, #456]	; 1d788 <__printf_chk@plt+0xc8bc>
   1d5bc:	bl	10dac <fwrite@plt>
   1d5c0:	ldr	r0, [r4, #36]	; 0x24
   1d5c4:	bl	16d84 <__printf_chk@plt+0x5eb8>
   1d5c8:	ldr	r1, [r4, #8]
   1d5cc:	ldr	r0, [r4, #12]
   1d5d0:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1d5d4:	ldr	r1, [r7]
   1d5d8:	ldr	r0, [r4, #40]	; 0x28
   1d5dc:	bl	10e84 <fputs@plt>
   1d5e0:	ldr	r3, [r7]
   1d5e4:	mov	r2, #14
   1d5e8:	mov	r1, #1
   1d5ec:	ldr	r0, [pc, #408]	; 1d78c <__printf_chk@plt+0xc8c0>
   1d5f0:	bl	10dac <fwrite@plt>
   1d5f4:	ldr	r3, [r4, #36]	; 0x24
   1d5f8:	ldrb	r3, [r3, #36]	; 0x24
   1d5fc:	cmp	r3, #0
   1d600:	bne	1d49c <__printf_chk@plt+0xc5d0>
   1d604:	ldr	r2, [r4, #28]
   1d608:	ldr	r1, [r4, #24]
   1d60c:	add	r0, sp, #40	; 0x28
   1d610:	bl	19454 <__printf_chk@plt+0x8588>
   1d614:	ldr	r3, [pc, #344]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d618:	str	r6, [sp, #4]
   1d61c:	str	r6, [sp]
   1d620:	mov	r2, r3
   1d624:	add	r1, sp, #40	; 0x28
   1d628:	ldr	r0, [pc, #392]	; 1d7b8 <__printf_chk@plt+0xc8ec>
   1d62c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d630:	add	r0, sp, #40	; 0x28
   1d634:	bl	21054 <_ZdlPv@@Base+0x268>
   1d638:	ldr	r2, [r4, #28]
   1d63c:	ldr	r1, [r4, #24]
   1d640:	add	r0, sp, #40	; 0x28
   1d644:	bl	19ea0 <__printf_chk@plt+0x8fd4>
   1d648:	ldr	r3, [pc, #292]	; 1d774 <__printf_chk@plt+0xc8a8>
   1d64c:	str	r6, [sp, #4]
   1d650:	str	r6, [sp]
   1d654:	mov	r2, r3
   1d658:	add	r1, sp, #40	; 0x28
   1d65c:	ldr	r0, [pc, #300]	; 1d790 <__printf_chk@plt+0xc8c4>
   1d660:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d664:	b	1d494 <__printf_chk@plt+0xc5c8>
   1d668:	mov	r1, r5
   1d66c:	add	r0, sp, #16
   1d670:	bl	19454 <__printf_chk@plt+0x8588>
   1d674:	ldr	r1, [r4, #28]
   1d678:	ldr	r3, [r4, #24]
   1d67c:	add	r0, sp, #28
   1d680:	sub	r1, r1, r3
   1d684:	add	r1, r1, #1
   1d688:	bl	21834 <_ZdlPv@@Base+0xa48>
   1d68c:	add	r1, r8, #1
   1d690:	add	r0, sp, #40	; 0x28
   1d694:	bl	21834 <_ZdlPv@@Base+0xa48>
   1d698:	str	r6, [sp, #4]
   1d69c:	str	r6, [sp]
   1d6a0:	add	r3, sp, #40	; 0x28
   1d6a4:	add	r2, sp, #28
   1d6a8:	add	r1, sp, #16
   1d6ac:	ldr	r0, [pc, #264]	; 1d7bc <__printf_chk@plt+0xc8f0>
   1d6b0:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d6b4:	add	r0, sp, #40	; 0x28
   1d6b8:	bl	21054 <_ZdlPv@@Base+0x268>
   1d6bc:	add	r0, sp, #28
   1d6c0:	bl	21054 <_ZdlPv@@Base+0x268>
   1d6c4:	add	r0, sp, #16
   1d6c8:	bl	21054 <_ZdlPv@@Base+0x268>
   1d6cc:	b	1d3f8 <__printf_chk@plt+0xc52c>
   1d6d0:	bl	10d4c <__stack_chk_fail@plt>
   1d6d4:	add	r0, sp, #40	; 0x28
   1d6d8:	bl	21054 <_ZdlPv@@Base+0x268>
   1d6dc:	bl	10d58 <__cxa_end_cleanup@plt>
   1d6e0:	add	r0, sp, #40	; 0x28
   1d6e4:	bl	21054 <_ZdlPv@@Base+0x268>
   1d6e8:	bl	10d58 <__cxa_end_cleanup@plt>
   1d6ec:	add	r0, sp, #40	; 0x28
   1d6f0:	bl	21054 <_ZdlPv@@Base+0x268>
   1d6f4:	bl	10d58 <__cxa_end_cleanup@plt>
   1d6f8:	add	r0, sp, #40	; 0x28
   1d6fc:	bl	21054 <_ZdlPv@@Base+0x268>
   1d700:	bl	10d58 <__cxa_end_cleanup@plt>
   1d704:	add	r0, sp, #40	; 0x28
   1d708:	bl	21054 <_ZdlPv@@Base+0x268>
   1d70c:	bl	10d58 <__cxa_end_cleanup@plt>
   1d710:	add	r0, sp, #40	; 0x28
   1d714:	bl	21054 <_ZdlPv@@Base+0x268>
   1d718:	bl	10d58 <__cxa_end_cleanup@plt>
   1d71c:	add	r0, sp, #40	; 0x28
   1d720:	bl	21054 <_ZdlPv@@Base+0x268>
   1d724:	bl	10d58 <__cxa_end_cleanup@plt>
   1d728:	add	r0, sp, #40	; 0x28
   1d72c:	bl	21054 <_ZdlPv@@Base+0x268>
   1d730:	bl	10d58 <__cxa_end_cleanup@plt>
   1d734:	b	1d74c <__printf_chk@plt+0xc880>
   1d738:	b	1d744 <__printf_chk@plt+0xc878>
   1d73c:	add	r0, sp, #40	; 0x28
   1d740:	bl	21054 <_ZdlPv@@Base+0x268>
   1d744:	add	r0, sp, #28
   1d748:	bl	21054 <_ZdlPv@@Base+0x268>
   1d74c:	add	r0, sp, #16
   1d750:	bl	21054 <_ZdlPv@@Base+0x268>
   1d754:	bl	10d58 <__cxa_end_cleanup@plt>
   1d758:	andeq	r7, r3, r8, asr #27
   1d75c:	muleq	r3, r8, r0
   1d760:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1d764:	ldrdeq	r5, [r2], -r4
   1d768:	andeq	r8, r3, ip, lsr #32
   1d76c:	ldrdeq	r5, [r2], -ip
   1d770:	strdeq	r5, [r2], -r4
   1d774:	andeq	sl, r3, r0, asr r0
   1d778:	strdeq	r5, [r2], -ip
   1d77c:			; <UNDEFINED> instruction: 0x000256b4
   1d780:	andeq	r5, r2, ip, lsl #26
   1d784:	andeq	r5, r2, r4, lsl sp
   1d788:	andeq	r5, r2, ip, ror ip
   1d78c:	andeq	r5, r2, r0, asr #26
   1d790:	andeq	r5, r2, ip, ror #26
   1d794:	andeq	r4, r2, r4, lsr r9
   1d798:	andeq	sl, r3, ip, rrx
   1d79c:	andeq	r5, r2, r4, lsl #27
   1d7a0:	andeq	r5, r2, r8, asr #9
   1d7a4:	ldrdeq	sl, [r3], -r4
   1d7a8:	muleq	r2, r4, sp
   1d7ac:	andeq	r5, r2, r4, lsr #27
   1d7b0:	andeq	sl, r3, r0, asr #32
   1d7b4:	andeq	r5, r2, ip, lsr sp
   1d7b8:	andeq	r5, r2, r0, asr sp
   1d7bc:	andeq	r5, r2, r0, lsr #26
   1d7c0:	push	{lr}		; (str lr, [sp, #-4]!)
   1d7c4:	sub	sp, sp, #12
   1d7c8:	ldr	ip, [sp, #16]
   1d7cc:	stm	sp, {r3, ip}
   1d7d0:	mov	r3, r2
   1d7d4:	mov	r2, r1
   1d7d8:	mov	r1, #0
   1d7dc:	bl	1d1c0 <__printf_chk@plt+0xc2f4>
   1d7e0:	mov	r0, #1
   1d7e4:	add	sp, sp, #12
   1d7e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d7ec:	push	{lr}		; (str lr, [sp, #-4]!)
   1d7f0:	sub	sp, sp, #12
   1d7f4:	ldr	ip, [sp, #16]
   1d7f8:	stm	sp, {r3, ip}
   1d7fc:	mov	r3, r2
   1d800:	mov	r2, r1
   1d804:	mov	r1, #1
   1d808:	bl	1d1c0 <__printf_chk@plt+0xc2f4>
   1d80c:	mov	r0, #1
   1d810:	add	sp, sp, #12
   1d814:	pop	{pc}		; (ldr pc, [sp], #4)
   1d818:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d81c:	sub	sp, sp, #24
   1d820:	ldr	r6, [pc, #708]	; 1daec <__printf_chk@plt+0xcc20>
   1d824:	ldr	r1, [r0, #4]
   1d828:	mov	r5, r0
   1d82c:	ldr	r3, [r6]
   1d830:	cmp	r1, #0
   1d834:	str	r3, [sp, #20]
   1d838:	ble	1dab0 <__printf_chk@plt+0xcbe4>
   1d83c:	ldr	r3, [r0, #80]	; 0x50
   1d840:	mov	r7, #0
   1d844:	add	r1, r3, r1
   1d848:	sub	r1, r1, #1
   1d84c:	sub	r3, r3, #1
   1d850:	ldrb	r2, [r3, #1]!
   1d854:	cmp	r2, #0
   1d858:	addne	r7, r7, #1
   1d85c:	cmp	r1, r3
   1d860:	bne	1d850 <__printf_chk@plt+0xc984>
   1d864:	ldr	r8, [pc, #644]	; 1daf0 <__printf_chk@plt+0xcc24>
   1d868:	mov	r2, #25
   1d86c:	mov	r1, #1
   1d870:	ldr	r3, [r8]
   1d874:	ldr	r0, [pc, #632]	; 1daf4 <__printf_chk@plt+0xcc28>
   1d878:	bl	10dac <fwrite@plt>
   1d87c:	ldr	r3, [r5, #4]
   1d880:	cmp	r3, #0
   1d884:	ble	1d8f8 <__printf_chk@plt+0xca2c>
   1d888:	ldr	r9, [pc, #616]	; 1daf8 <__printf_chk@plt+0xcc2c>
   1d88c:	ldr	sl, [pc, #616]	; 1dafc <__printf_chk@plt+0xcc30>
   1d890:	mov	r4, #0
   1d894:	b	1d8a4 <__printf_chk@plt+0xc9d8>
   1d898:	add	r4, r4, #1
   1d89c:	cmp	r3, r4
   1d8a0:	ble	1d8f8 <__printf_chk@plt+0xca2c>
   1d8a4:	ldr	r2, [r5, #80]	; 0x50
   1d8a8:	ldrb	r2, [r2, r4]
   1d8ac:	cmp	r2, #0
   1d8b0:	bne	1d898 <__printf_chk@plt+0xc9cc>
   1d8b4:	mov	r2, r4
   1d8b8:	mov	r1, r4
   1d8bc:	add	r0, sp, #8
   1d8c0:	bl	19454 <__printf_chk@plt+0x8588>
   1d8c4:	ldr	r3, [pc, #556]	; 1daf8 <__printf_chk@plt+0xcc2c>
   1d8c8:	str	r9, [sp, #4]
   1d8cc:	str	r9, [sp]
   1d8d0:	mov	r2, r3
   1d8d4:	add	r1, sp, #8
   1d8d8:	mov	r0, sl
   1d8dc:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d8e0:	add	r0, sp, #8
   1d8e4:	bl	21054 <_ZdlPv@@Base+0x268>
   1d8e8:	ldr	r3, [r5, #4]
   1d8ec:	add	r4, r4, #1
   1d8f0:	cmp	r3, r4
   1d8f4:	bgt	1d8a4 <__printf_chk@plt+0xc9d8>
   1d8f8:	ldr	r1, [r5, #68]	; 0x44
   1d8fc:	cmp	r1, #0
   1d900:	bne	1d9f0 <__printf_chk@plt+0xcb24>
   1d904:	ldr	r1, [r8]
   1d908:	mov	r0, #10
   1d90c:	bl	10da0 <fputc@plt>
   1d910:	ldr	r3, [r8]
   1d914:	mov	r2, #22
   1d918:	mov	r1, #1
   1d91c:	ldr	r0, [pc, #476]	; 1db00 <__printf_chk@plt+0xcc34>
   1d920:	bl	10dac <fwrite@plt>
   1d924:	ldr	r3, [r5, #28]
   1d928:	ldr	r1, [r3, #8]
   1d92c:	ldr	r0, [r3, #12]
   1d930:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1d934:	ldr	r3, [r5, #76]	; 0x4c
   1d938:	tst	r3, #128	; 0x80
   1d93c:	beq	1da5c <__printf_chk@plt+0xcb90>
   1d940:	ldr	r3, [r8]
   1d944:	mov	r2, #4
   1d948:	mov	r1, #1
   1d94c:	ldr	r0, [pc, #432]	; 1db04 <__printf_chk@plt+0xcc38>
   1d950:	bl	10dac <fwrite@plt>
   1d954:	cmp	r7, #1
   1d958:	bgt	1da24 <__printf_chk@plt+0xcb58>
   1d95c:	ldr	r3, [r5, #4]
   1d960:	cmp	r3, #0
   1d964:	ble	1d9d8 <__printf_chk@plt+0xcb0c>
   1d968:	ldr	r7, [pc, #392]	; 1daf8 <__printf_chk@plt+0xcc2c>
   1d96c:	ldr	r8, [pc, #404]	; 1db08 <__printf_chk@plt+0xcc3c>
   1d970:	mov	r4, #0
   1d974:	b	1d984 <__printf_chk@plt+0xcab8>
   1d978:	add	r4, r4, #1
   1d97c:	cmp	r3, r4
   1d980:	ble	1d9d8 <__printf_chk@plt+0xcb0c>
   1d984:	ldr	r2, [r5, #80]	; 0x50
   1d988:	ldrb	r2, [r2, r4]
   1d98c:	cmp	r2, #0
   1d990:	beq	1d978 <__printf_chk@plt+0xcaac>
   1d994:	mov	r2, r4
   1d998:	mov	r1, r4
   1d99c:	add	r0, sp, #8
   1d9a0:	bl	19454 <__printf_chk@plt+0x8588>
   1d9a4:	ldr	r3, [pc, #332]	; 1daf8 <__printf_chk@plt+0xcc2c>
   1d9a8:	str	r7, [sp, #4]
   1d9ac:	str	r7, [sp]
   1d9b0:	mov	r2, r3
   1d9b4:	add	r1, sp, #8
   1d9b8:	mov	r0, r8
   1d9bc:	bl	157c0 <__printf_chk@plt+0x48f4>
   1d9c0:	add	r0, sp, #8
   1d9c4:	bl	21054 <_ZdlPv@@Base+0x268>
   1d9c8:	ldr	r3, [r5, #4]
   1d9cc:	add	r4, r4, #1
   1d9d0:	cmp	r3, r4
   1d9d4:	bgt	1d984 <__printf_chk@plt+0xcab8>
   1d9d8:	ldr	r2, [sp, #20]
   1d9dc:	ldr	r3, [r6]
   1d9e0:	cmp	r2, r3
   1d9e4:	bne	1dab8 <__printf_chk@plt+0xcbec>
   1d9e8:	add	sp, sp, #24
   1d9ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d9f0:	add	r4, sp, #8
   1d9f4:	mov	r0, r4
   1d9f8:	bl	21834 <_ZdlPv@@Base+0xa48>
   1d9fc:	ldr	r3, [pc, #244]	; 1daf8 <__printf_chk@plt+0xcc2c>
   1da00:	mov	r1, r4
   1da04:	str	r3, [sp, #4]
   1da08:	str	r3, [sp]
   1da0c:	mov	r2, r3
   1da10:	ldr	r0, [pc, #244]	; 1db0c <__printf_chk@plt+0xcc40>
   1da14:	bl	157c0 <__printf_chk@plt+0x48f4>
   1da18:	mov	r0, r4
   1da1c:	bl	21054 <_ZdlPv@@Base+0x268>
   1da20:	b	1d904 <__printf_chk@plt+0xca38>
   1da24:	add	r4, sp, #8
   1da28:	mov	r1, r7
   1da2c:	mov	r0, r4
   1da30:	bl	21834 <_ZdlPv@@Base+0xa48>
   1da34:	ldr	r3, [pc, #188]	; 1daf8 <__printf_chk@plt+0xcc2c>
   1da38:	mov	r1, r4
   1da3c:	str	r3, [sp, #4]
   1da40:	str	r3, [sp]
   1da44:	mov	r2, r3
   1da48:	ldr	r0, [pc, #192]	; 1db10 <__printf_chk@plt+0xcc44>
   1da4c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1da50:	mov	r0, r4
   1da54:	bl	21054 <_ZdlPv@@Base+0x268>
   1da58:	b	1d95c <__printf_chk@plt+0xca90>
   1da5c:	ldr	r3, [r8]
   1da60:	mov	r2, #25
   1da64:	mov	r1, #1
   1da68:	ldr	r0, [pc, #164]	; 1db14 <__printf_chk@plt+0xcc48>
   1da6c:	bl	10dac <fwrite@plt>
   1da70:	ldr	r3, [r8]
   1da74:	mov	r2, #86	; 0x56
   1da78:	mov	r1, #1
   1da7c:	ldr	r0, [pc, #148]	; 1db18 <__printf_chk@plt+0xcc4c>
   1da80:	bl	10dac <fwrite@plt>
   1da84:	ldr	r3, [r8]
   1da88:	mov	r2, #24
   1da8c:	mov	r1, #1
   1da90:	ldr	r0, [pc, #132]	; 1db1c <__printf_chk@plt+0xcc50>
   1da94:	bl	10dac <fwrite@plt>
   1da98:	ldr	r3, [r8]
   1da9c:	mov	r2, #14
   1daa0:	mov	r1, #1
   1daa4:	ldr	r0, [pc, #116]	; 1db20 <__printf_chk@plt+0xcc54>
   1daa8:	bl	10dac <fwrite@plt>
   1daac:	b	1d940 <__printf_chk@plt+0xca74>
   1dab0:	mov	r7, #0
   1dab4:	b	1d864 <__printf_chk@plt+0xc998>
   1dab8:	bl	10d4c <__stack_chk_fail@plt>
   1dabc:	add	r0, sp, #8
   1dac0:	bl	21054 <_ZdlPv@@Base+0x268>
   1dac4:	bl	10d58 <__cxa_end_cleanup@plt>
   1dac8:	mov	r0, r4
   1dacc:	bl	21054 <_ZdlPv@@Base+0x268>
   1dad0:	bl	10d58 <__cxa_end_cleanup@plt>
   1dad4:	add	r0, sp, #8
   1dad8:	bl	21054 <_ZdlPv@@Base+0x268>
   1dadc:	bl	10d58 <__cxa_end_cleanup@plt>
   1dae0:	mov	r0, r4
   1dae4:	bl	21054 <_ZdlPv@@Base+0x268>
   1dae8:	bl	10d58 <__cxa_end_cleanup@plt>
   1daec:	andeq	r7, r3, r8, asr #27
   1daf0:	andeq	r8, r3, ip, lsr #32
   1daf4:	andeq	r5, r2, r0, asr #27
   1daf8:	andeq	sl, r3, r0, asr r0
   1dafc:	ldrdeq	r5, [r2], -ip
   1db00:	andeq	r5, r2, ip, ror #27
   1db04:			; <UNDEFINED> instruction: 0x00024bb4
   1db08:	andeq	r5, r2, r0, asr #29
   1db0c:	andeq	r5, r2, r4, ror #27
   1db10:	andeq	r5, r2, r4, lsr #29
   1db14:	andeq	r5, r2, r4, lsl #28
   1db18:	andeq	r5, r2, r0, lsr #28
   1db1c:	andeq	r5, r2, r8, ror lr
   1db20:	muleq	r2, r4, lr
   1db24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1db28:	mov	r7, r0
   1db2c:	ldr	fp, [pc, #444]	; 1dcf0 <__printf_chk@plt+0xce24>
   1db30:	ldr	sl, [pc, #444]	; 1dcf4 <__printf_chk@plt+0xce28>
   1db34:	sub	sp, sp, #28
   1db38:	ldr	ip, [fp]
   1db3c:	ldr	r3, [sl]
   1db40:	mov	r2, #22
   1db44:	mov	r1, #1
   1db48:	ldr	r0, [pc, #424]	; 1dcf8 <__printf_chk@plt+0xce2c>
   1db4c:	str	ip, [sp, #20]
   1db50:	bl	10dac <fwrite@plt>
   1db54:	ldr	r3, [r7, #4]
   1db58:	cmp	r3, #0
   1db5c:	addle	r5, sp, #8
   1db60:	ldrle	r6, [pc, #404]	; 1dcfc <__printf_chk@plt+0xce30>
   1db64:	ble	1dbc0 <__printf_chk@plt+0xccf4>
   1db68:	ldr	r6, [pc, #396]	; 1dcfc <__printf_chk@plt+0xce30>
   1db6c:	ldr	r9, [pc, #396]	; 1dd00 <__printf_chk@plt+0xce34>
   1db70:	mov	r8, r6
   1db74:	mov	r4, #0
   1db78:	add	r5, sp, #8
   1db7c:	mov	r2, r4
   1db80:	mov	r1, r4
   1db84:	mov	r0, r5
   1db88:	bl	19454 <__printf_chk@plt+0x8588>
   1db8c:	str	r6, [sp, #4]
   1db90:	str	r6, [sp]
   1db94:	mov	r3, r8
   1db98:	ldr	r2, [pc, #348]	; 1dcfc <__printf_chk@plt+0xce30>
   1db9c:	mov	r1, r5
   1dba0:	mov	r0, r9
   1dba4:	bl	157c0 <__printf_chk@plt+0x48f4>
   1dba8:	mov	r0, r5
   1dbac:	bl	21054 <_ZdlPv@@Base+0x268>
   1dbb0:	ldr	r3, [r7, #4]
   1dbb4:	add	r4, r4, #1
   1dbb8:	cmp	r3, r4
   1dbbc:	bgt	1db7c <__printf_chk@plt+0xccb0>
   1dbc0:	ldr	r1, [r7, #68]	; 0x44
   1dbc4:	mov	r0, r5
   1dbc8:	bl	21834 <_ZdlPv@@Base+0xa48>
   1dbcc:	ldr	r3, [pc, #296]	; 1dcfc <__printf_chk@plt+0xce30>
   1dbd0:	str	r6, [sp, #4]
   1dbd4:	str	r6, [sp]
   1dbd8:	mov	r2, r3
   1dbdc:	mov	r1, r5
   1dbe0:	ldr	r0, [pc, #284]	; 1dd04 <__printf_chk@plt+0xce38>
   1dbe4:	bl	157c0 <__printf_chk@plt+0x48f4>
   1dbe8:	mov	r0, r5
   1dbec:	bl	21054 <_ZdlPv@@Base+0x268>
   1dbf0:	ldr	r3, [sl]
   1dbf4:	mov	r2, #20
   1dbf8:	mov	r1, #1
   1dbfc:	ldr	r0, [pc, #260]	; 1dd08 <__printf_chk@plt+0xce3c>
   1dc00:	bl	10dac <fwrite@plt>
   1dc04:	ldr	r3, [r7, #28]
   1dc08:	ldr	r1, [r3, #8]
   1dc0c:	ldr	r0, [r3, #12]
   1dc10:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1dc14:	ldr	r3, [r7, #76]	; 0x4c
   1dc18:	tst	r3, #128	; 0x80
   1dc1c:	beq	1dc7c <__printf_chk@plt+0xcdb0>
   1dc20:	ldr	r3, [sl]
   1dc24:	mov	r2, #28
   1dc28:	mov	r1, #1
   1dc2c:	ldr	r0, [pc, #216]	; 1dd0c <__printf_chk@plt+0xce40>
   1dc30:	bl	10dac <fwrite@plt>
   1dc34:	ldr	r3, [r7, #28]
   1dc38:	ldr	r1, [r3, #8]
   1dc3c:	ldr	r0, [r3, #12]
   1dc40:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1dc44:	ldr	r3, [r7, #76]	; 0x4c
   1dc48:	tst	r3, #128	; 0x80
   1dc4c:	beq	1dca8 <__printf_chk@plt+0xcddc>
   1dc50:	ldr	r3, [sl]
   1dc54:	mov	r2, #4
   1dc58:	mov	r1, #1
   1dc5c:	ldr	r0, [pc, #172]	; 1dd10 <__printf_chk@plt+0xce44>
   1dc60:	bl	10dac <fwrite@plt>
   1dc64:	ldr	r2, [sp, #20]
   1dc68:	ldr	r3, [fp]
   1dc6c:	cmp	r2, r3
   1dc70:	bne	1dcd4 <__printf_chk@plt+0xce08>
   1dc74:	add	sp, sp, #28
   1dc78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc7c:	ldr	r3, [sl]
   1dc80:	mov	r2, #25
   1dc84:	mov	r1, #1
   1dc88:	ldr	r0, [pc, #132]	; 1dd14 <__printf_chk@plt+0xce48>
   1dc8c:	bl	10dac <fwrite@plt>
   1dc90:	ldr	r3, [sl]
   1dc94:	mov	r2, #99	; 0x63
   1dc98:	mov	r1, #1
   1dc9c:	ldr	r0, [pc, #116]	; 1dd18 <__printf_chk@plt+0xce4c>
   1dca0:	bl	10dac <fwrite@plt>
   1dca4:	b	1dc20 <__printf_chk@plt+0xcd54>
   1dca8:	ldr	r3, [sl]
   1dcac:	mov	r2, #105	; 0x69
   1dcb0:	mov	r1, #1
   1dcb4:	ldr	r0, [pc, #96]	; 1dd1c <__printf_chk@plt+0xce50>
   1dcb8:	bl	10dac <fwrite@plt>
   1dcbc:	ldr	r3, [sl]
   1dcc0:	mov	r2, #24
   1dcc4:	mov	r1, #1
   1dcc8:	ldr	r0, [pc, #80]	; 1dd20 <__printf_chk@plt+0xce54>
   1dccc:	bl	10dac <fwrite@plt>
   1dcd0:	b	1dc50 <__printf_chk@plt+0xcd84>
   1dcd4:	bl	10d4c <__stack_chk_fail@plt>
   1dcd8:	mov	r0, r5
   1dcdc:	bl	21054 <_ZdlPv@@Base+0x268>
   1dce0:	bl	10d58 <__cxa_end_cleanup@plt>
   1dce4:	mov	r0, r5
   1dce8:	bl	21054 <_ZdlPv@@Base+0x268>
   1dcec:	bl	10d58 <__cxa_end_cleanup@plt>
   1dcf0:	andeq	r7, r3, r8, asr #27
   1dcf4:	andeq	r8, r3, ip, lsr #32
   1dcf8:	ldrdeq	r5, [r2], -ip
   1dcfc:	andeq	sl, r3, r0, asr r0
   1dd00:	ldrdeq	r5, [r2], -ip
   1dd04:	strdeq	r5, [r2], -r4
   1dd08:	strdeq	r5, [r2], -ip
   1dd0c:	andeq	r5, r2, r8, ror pc
   1dd10:			; <UNDEFINED> instruction: 0x00024bb4
   1dd14:	andeq	r5, r2, r4, lsl #28
   1dd18:	andeq	r5, r2, r4, lsl pc
   1dd1c:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   1dd20:	andeq	r5, r2, r8, ror lr
   1dd24:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dd28:	sub	sp, sp, #24
   1dd2c:	ldr	r9, [pc, #1008]	; 1e124 <__printf_chk@plt+0xd258>
   1dd30:	mov	r4, r0
   1dd34:	ldr	r3, [r9]
   1dd38:	str	r3, [sp, #20]
   1dd3c:	bl	1aa6c <__printf_chk@plt+0x9ba0>
   1dd40:	ldr	r3, [pc, #992]	; 1e128 <__printf_chk@plt+0xd25c>
   1dd44:	mov	r2, #12
   1dd48:	mov	r1, #1
   1dd4c:	ldr	r3, [r3]
   1dd50:	ldr	r0, [pc, #980]	; 1e12c <__printf_chk@plt+0xd260>
   1dd54:	bl	10dac <fwrite@plt>
   1dd58:	ldr	r3, [r4, #4]
   1dd5c:	cmp	r3, #0
   1dd60:	ble	1dde8 <__printf_chk@plt+0xcf1c>
   1dd64:	mov	r6, #0
   1dd68:	ldr	r7, [pc, #960]	; 1e130 <__printf_chk@plt+0xd264>
   1dd6c:	ldr	r8, [pc, #960]	; 1e134 <__printf_chk@plt+0xd268>
   1dd70:	mov	r5, r6
   1dd74:	b	1dd8c <__printf_chk@plt+0xcec0>
   1dd78:	ldr	r3, [r4, #4]
   1dd7c:	add	r5, r5, #1
   1dd80:	cmp	r3, r5
   1dd84:	add	r6, r6, #12
   1dd88:	ble	1dde8 <__printf_chk@plt+0xcf1c>
   1dd8c:	mov	r1, r5
   1dd90:	mov	r0, r5
   1dd94:	bl	1a350 <__printf_chk@plt+0x9484>
   1dd98:	ldr	r3, [r4, #48]	; 0x30
   1dd9c:	add	r3, r3, r6
   1dda0:	ldr	r3, [r3, #4]
   1dda4:	cmp	r3, #0
   1dda8:	beq	1dd78 <__printf_chk@plt+0xceac>
   1ddac:	mov	r2, r5
   1ddb0:	mov	r1, r5
   1ddb4:	add	r0, sp, #8
   1ddb8:	bl	19454 <__printf_chk@plt+0x8588>
   1ddbc:	ldr	r2, [r4, #48]	; 0x30
   1ddc0:	ldr	r3, [pc, #872]	; 1e130 <__printf_chk@plt+0xd264>
   1ddc4:	str	r7, [sp, #4]
   1ddc8:	str	r7, [sp]
   1ddcc:	add	r2, r2, r6
   1ddd0:	add	r1, sp, #8
   1ddd4:	mov	r0, r8
   1ddd8:	bl	157c0 <__printf_chk@plt+0x48f4>
   1dddc:	add	r0, sp, #8
   1dde0:	bl	21054 <_ZdlPv@@Base+0x268>
   1dde4:	b	1dd78 <__printf_chk@plt+0xceac>
   1dde8:	ldr	r5, [r4, #24]
   1ddec:	cmp	r5, #0
   1ddf0:	beq	1de08 <__printf_chk@plt+0xcf3c>
   1ddf4:	ldrd	r0, [r5, #4]
   1ddf8:	bl	1a350 <__printf_chk@plt+0x9484>
   1ddfc:	ldr	r5, [r5]
   1de00:	cmp	r5, #0
   1de04:	bne	1ddf4 <__printf_chk@plt+0xcf28>
   1de08:	ldr	r5, [r4, #28]
   1de0c:	cmp	r5, #0
   1de10:	beq	1de40 <__printf_chk@plt+0xcf74>
   1de14:	ldr	r3, [r5, #36]	; 0x24
   1de18:	ldrb	r3, [r3, #36]	; 0x24
   1de1c:	cmp	r3, #0
   1de20:	bne	1de34 <__printf_chk@plt+0xcf68>
   1de24:	ldr	r3, [r5]
   1de28:	mov	r0, r5
   1de2c:	ldr	r3, [r3, #12]
   1de30:	blx	r3
   1de34:	ldr	r5, [r5, #4]
   1de38:	cmp	r5, #0
   1de3c:	bne	1de14 <__printf_chk@plt+0xcf48>
   1de40:	ldr	r3, [r4, #4]
   1de44:	cmp	r3, #0
   1de48:	ble	1de6c <__printf_chk@plt+0xcfa0>
   1de4c:	mov	r5, #0
   1de50:	mov	r1, r5
   1de54:	mov	r0, r5
   1de58:	bl	1a448 <__printf_chk@plt+0x957c>
   1de5c:	ldr	r3, [r4, #4]
   1de60:	add	r5, r5, #1
   1de64:	cmp	r3, r5
   1de68:	bgt	1de50 <__printf_chk@plt+0xcf84>
   1de6c:	ldr	r5, [r4, #24]
   1de70:	cmp	r5, #0
   1de74:	beq	1de8c <__printf_chk@plt+0xcfc0>
   1de78:	ldrd	r0, [r5, #4]
   1de7c:	bl	1a448 <__printf_chk@plt+0x957c>
   1de80:	ldr	r5, [r5]
   1de84:	cmp	r5, #0
   1de88:	bne	1de78 <__printf_chk@plt+0xcfac>
   1de8c:	mov	r0, r4
   1de90:	bl	1b1b0 <__printf_chk@plt+0xa2e4>
   1de94:	ldr	r5, [r4, #24]
   1de98:	cmp	r5, #0
   1de9c:	beq	1deb8 <__printf_chk@plt+0xcfec>
   1dea0:	ldmib	r5, {r1, r2}
   1dea4:	mov	r0, r4
   1dea8:	bl	1a540 <__printf_chk@plt+0x9674>
   1deac:	ldr	r5, [r5]
   1deb0:	cmp	r5, #0
   1deb4:	bne	1dea0 <__printf_chk@plt+0xcfd4>
   1deb8:	mov	r0, r4
   1debc:	bl	1aba8 <__printf_chk@plt+0x9cdc>
   1dec0:	ldr	r5, [r4, #24]
   1dec4:	cmp	r5, #0
   1dec8:	beq	1dee8 <__printf_chk@plt+0xd01c>
   1decc:	ldmib	r5, {r1, r2}
   1ded0:	mov	r3, #0
   1ded4:	mov	r0, r4
   1ded8:	bl	1a898 <__printf_chk@plt+0x99cc>
   1dedc:	ldr	r5, [r5]
   1dee0:	cmp	r5, #0
   1dee4:	bne	1decc <__printf_chk@plt+0xd000>
   1dee8:	ldr	r5, [r4, #28]
   1deec:	cmp	r5, #0
   1def0:	beq	1e10c <__printf_chk@plt+0xd240>
   1def4:	mov	r6, #0
   1def8:	mov	r7, r6
   1defc:	mov	r8, r6
   1df00:	b	1df10 <__printf_chk@plt+0xd044>
   1df04:	ldr	r5, [r5, #4]
   1df08:	cmp	r5, #0
   1df0c:	beq	1dfac <__printf_chk@plt+0xd0e0>
   1df10:	ldr	r3, [r4, #76]	; 0x4c
   1df14:	ldr	r2, [r5]
   1df18:	ands	r3, r3, #2
   1df1c:	ldr	r1, [r4, #4]
   1df20:	ldr	sl, [r2, #8]
   1df24:	ldrne	r3, [r4, #52]	; 0x34
   1df28:	ldr	r2, [r4, #48]	; 0x30
   1df2c:	mov	r0, r5
   1df30:	str	r8, [sp]
   1df34:	blx	sl
   1df38:	cmp	r0, #0
   1df3c:	beq	1df04 <__printf_chk@plt+0xd038>
   1df40:	ldr	r1, [r5, #28]
   1df44:	ldr	r3, [r5, #24]
   1df48:	cmp	r1, r3
   1df4c:	bgt	1e0c4 <__printf_chk@plt+0xd1f8>
   1df50:	blt	1df04 <__printf_chk@plt+0xd038>
   1df54:	cmp	r6, #0
   1df58:	bne	1df04 <__printf_chk@plt+0xd038>
   1df5c:	ldr	r0, [r4, #56]	; 0x38
   1df60:	sub	r3, r3, #1
   1df64:	add	r3, r0, r3
   1df68:	add	ip, r3, #1
   1df6c:	ldrb	r2, [r3, #1]
   1df70:	cmp	r2, #0
   1df74:	bne	1df9c <__printf_chk@plt+0xd0d0>
   1df78:	add	r3, r3, #2
   1df7c:	sub	r3, r3, r0
   1df80:	cmp	r1, r3
   1df84:	mov	r3, ip
   1df88:	blt	1df04 <__printf_chk@plt+0xd038>
   1df8c:	ldrb	r2, [r3, #1]
   1df90:	add	ip, r3, #1
   1df94:	cmp	r2, #0
   1df98:	beq	1df78 <__printf_chk@plt+0xd0ac>
   1df9c:	ldr	r5, [r5, #4]
   1dfa0:	mov	r6, #1
   1dfa4:	cmp	r5, #0
   1dfa8:	bne	1df10 <__printf_chk@plt+0xd044>
   1dfac:	cmp	r6, #0
   1dfb0:	beq	1dfbc <__printf_chk@plt+0xd0f0>
   1dfb4:	mov	r0, r4
   1dfb8:	bl	1b1b0 <__printf_chk@plt+0xa2e4>
   1dfbc:	cmp	r7, #0
   1dfc0:	beq	1dfe8 <__printf_chk@plt+0xd11c>
   1dfc4:	ldr	r5, [r4, #24]
   1dfc8:	cmp	r5, #0
   1dfcc:	beq	1dfe8 <__printf_chk@plt+0xd11c>
   1dfd0:	ldmib	r5, {r1, r2}
   1dfd4:	mov	r0, r4
   1dfd8:	bl	1a540 <__printf_chk@plt+0x9674>
   1dfdc:	ldr	r5, [r5]
   1dfe0:	cmp	r5, #0
   1dfe4:	bne	1dfd0 <__printf_chk@plt+0xd104>
   1dfe8:	mov	r0, r4
   1dfec:	bl	1d818 <__printf_chk@plt+0xc94c>
   1dff0:	ldr	r3, [r4, #76]	; 0x4c
   1dff4:	tst	r3, #2
   1dff8:	bne	1e0cc <__printf_chk@plt+0xd200>
   1dffc:	ldr	r5, [r4, #24]
   1e000:	cmp	r5, #0
   1e004:	beq	1e024 <__printf_chk@plt+0xd158>
   1e008:	ldmib	r5, {r1, r2}
   1e00c:	mov	r3, #1
   1e010:	mov	r0, r4
   1e014:	bl	1a898 <__printf_chk@plt+0x99cc>
   1e018:	ldr	r5, [r5]
   1e01c:	cmp	r5, #0
   1e020:	bne	1e008 <__printf_chk@plt+0xd13c>
   1e024:	ldr	r5, [r4, #28]
   1e028:	cmp	r5, #0
   1e02c:	beq	1e078 <__printf_chk@plt+0xd1ac>
   1e030:	mov	r8, #1
   1e034:	ldr	r1, [r5]
   1e038:	mov	r3, #0
   1e03c:	str	r8, [sp]
   1e040:	mov	r0, r5
   1e044:	ldr	r6, [r1, #8]
   1e048:	ldr	r2, [r4, #48]	; 0x30
   1e04c:	ldr	r1, [r4, #4]
   1e050:	blx	r6
   1e054:	cmp	r0, #0
   1e058:	beq	1e06c <__printf_chk@plt+0xd1a0>
   1e05c:	ldr	r2, [r5, #28]
   1e060:	ldr	r3, [r5, #24]
   1e064:	cmp	r2, r3
   1e068:	movgt	r7, #1
   1e06c:	ldr	r5, [r5, #4]
   1e070:	cmp	r5, #0
   1e074:	bne	1e034 <__printf_chk@plt+0xd168>
   1e078:	cmp	r7, #0
   1e07c:	beq	1e0a4 <__printf_chk@plt+0xd1d8>
   1e080:	ldr	r5, [r4, #24]
   1e084:	cmp	r5, #0
   1e088:	beq	1e0a4 <__printf_chk@plt+0xd1d8>
   1e08c:	ldmib	r5, {r1, r2}
   1e090:	mov	r0, r4
   1e094:	bl	1a540 <__printf_chk@plt+0x9674>
   1e098:	ldr	r5, [r5]
   1e09c:	cmp	r5, #0
   1e0a0:	bne	1e08c <__printf_chk@plt+0xd1c0>
   1e0a4:	mov	r0, r4
   1e0a8:	bl	1ac50 <__printf_chk@plt+0x9d84>
   1e0ac:	ldr	r2, [sp, #20]
   1e0b0:	ldr	r3, [r9]
   1e0b4:	cmp	r2, r3
   1e0b8:	bne	1e114 <__printf_chk@plt+0xd248>
   1e0bc:	add	sp, sp, #24
   1e0c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e0c4:	mov	r7, #1
   1e0c8:	b	1df54 <__printf_chk@plt+0xd088>
   1e0cc:	ldr	r3, [r4, #68]	; 0x44
   1e0d0:	cmp	r3, #0
   1e0d4:	beq	1dffc <__printf_chk@plt+0xd130>
   1e0d8:	mov	r0, r4
   1e0dc:	bl	1db24 <__printf_chk@plt+0xcc58>
   1e0e0:	ldr	r5, [r4, #24]
   1e0e4:	cmp	r5, #0
   1e0e8:	beq	1e0a4 <__printf_chk@plt+0xd1d8>
   1e0ec:	ldmib	r5, {r1, r2}
   1e0f0:	mov	r3, #0
   1e0f4:	mov	r0, r4
   1e0f8:	bl	1a898 <__printf_chk@plt+0x99cc>
   1e0fc:	ldr	r5, [r5]
   1e100:	cmp	r5, #0
   1e104:	bne	1e0ec <__printf_chk@plt+0xd220>
   1e108:	b	1e0a4 <__printf_chk@plt+0xd1d8>
   1e10c:	mov	r7, r5
   1e110:	b	1dfe8 <__printf_chk@plt+0xd11c>
   1e114:	bl	10d4c <__stack_chk_fail@plt>
   1e118:	add	r0, sp, #8
   1e11c:	bl	21054 <_ZdlPv@@Base+0x268>
   1e120:	bl	10d58 <__cxa_end_cleanup@plt>
   1e124:	andeq	r7, r3, r8, asr #27
   1e128:	andeq	r8, r3, ip, lsr #32
   1e12c:	andeq	r6, r2, r4
   1e130:	andeq	sl, r3, r0, asr r0
   1e134:	andeq	r6, r2, r4, lsl r0
   1e138:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e13c:	sub	sp, sp, #52	; 0x34
   1e140:	ldr	r3, [r0, #76]	; 0x4c
   1e144:	mov	r5, r0
   1e148:	tst	r3, #32
   1e14c:	ldr	r3, [pc, #3104]	; 1ed74 <__printf_chk@plt+0xdea8>
   1e150:	mov	r6, r1
   1e154:	ldr	r3, [r3]
   1e158:	str	r3, [sp, #44]	; 0x2c
   1e15c:	beq	1e9ac <__printf_chk@plt+0xdae0>
   1e160:	ldr	r7, [r5, #20]
   1e164:	cmp	r7, #0
   1e168:	beq	1e194 <__printf_chk@plt+0xd2c8>
   1e16c:	ldr	r3, [r7, #8]
   1e170:	cmp	r6, r3
   1e174:	bgt	1e188 <__printf_chk@plt+0xd2bc>
   1e178:	b	1e3c8 <__printf_chk@plt+0xd4fc>
   1e17c:	ldr	r3, [r7, #8]
   1e180:	cmp	r3, r6
   1e184:	bge	1e3c8 <__printf_chk@plt+0xd4fc>
   1e188:	ldr	r7, [r7, #4]
   1e18c:	cmp	r7, #0
   1e190:	bne	1e17c <__printf_chk@plt+0xd2b0>
   1e194:	ldr	r3, [r5, #44]	; 0x2c
   1e198:	ldrb	r7, [r3, r6]
   1e19c:	cmp	r7, #0
   1e1a0:	beq	1ebb8 <__printf_chk@plt+0xdcec>
   1e1a4:	ldr	r3, [pc, #3020]	; 1ed78 <__printf_chk@plt+0xdeac>
   1e1a8:	add	fp, sp, #32
   1e1ac:	str	r3, [sp, #20]
   1e1b0:	mov	r4, #0
   1e1b4:	mov	r7, r4
   1e1b8:	mov	r1, r6
   1e1bc:	mov	r0, fp
   1e1c0:	bl	21834 <_ZdlPv@@Base+0xa48>
   1e1c4:	ldr	r2, [sp, #20]
   1e1c8:	ldr	r3, [pc, #2984]	; 1ed78 <__printf_chk@plt+0xdeac>
   1e1cc:	str	r2, [sp, #4]
   1e1d0:	str	r2, [sp]
   1e1d4:	mov	r1, fp
   1e1d8:	mov	r2, r3
   1e1dc:	ldr	r0, [pc, #2968]	; 1ed7c <__printf_chk@plt+0xdeb0>
   1e1e0:	bl	157c0 <__printf_chk@plt+0x48f4>
   1e1e4:	mov	r0, fp
   1e1e8:	bl	21054 <_ZdlPv@@Base+0x268>
   1e1ec:	cmp	r4, #0
   1e1f0:	bne	1e204 <__printf_chk@plt+0xd338>
   1e1f4:	ldr	r3, [r5, #44]	; 0x2c
   1e1f8:	ldrb	r3, [r3, r6]
   1e1fc:	cmp	r3, #0
   1e200:	bne	1ec1c <__printf_chk@plt+0xdd50>
   1e204:	ldr	r3, [r5, #76]	; 0x4c
   1e208:	tst	r3, #32
   1e20c:	beq	1e9d4 <__printf_chk@plt+0xdb08>
   1e210:	ldr	r3, [pc, #2920]	; 1ed80 <__printf_chk@plt+0xdeb4>
   1e214:	str	r3, [sp, #16]
   1e218:	ldr	r4, [sp, #16]
   1e21c:	mov	r2, #26
   1e220:	mov	r1, #1
   1e224:	ldr	r3, [r4]
   1e228:	ldr	r0, [pc, #2900]	; 1ed84 <__printf_chk@plt+0xdeb8>
   1e22c:	bl	10dac <fwrite@plt>
   1e230:	ldr	r3, [pc, #2896]	; 1ed88 <__printf_chk@plt+0xdebc>
   1e234:	mov	r2, #14
   1e238:	mov	r1, #1
   1e23c:	str	r6, [sp]
   1e240:	ldr	r0, [pc, #2884]	; 1ed8c <__printf_chk@plt+0xdec0>
   1e244:	bl	10e6c <__sprintf_chk@plt>
   1e248:	ldr	r1, [pc, #2876]	; 1ed8c <__printf_chk@plt+0xdec0>
   1e24c:	mov	r0, fp
   1e250:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1e254:	ldr	r2, [sp, #20]
   1e258:	ldr	r3, [pc, #2840]	; 1ed78 <__printf_chk@plt+0xdeac>
   1e25c:	str	r2, [sp, #4]
   1e260:	str	r2, [sp]
   1e264:	mov	r1, fp
   1e268:	mov	r2, r3
   1e26c:	ldr	r0, [pc, #2844]	; 1ed90 <__printf_chk@plt+0xdec4>
   1e270:	bl	157c0 <__printf_chk@plt+0x48f4>
   1e274:	mov	r0, fp
   1e278:	bl	21054 <_ZdlPv@@Base+0x268>
   1e27c:	mov	r2, #18
   1e280:	ldr	r3, [r4]
   1e284:	mov	r1, #1
   1e288:	ldr	r0, [pc, #2820]	; 1ed94 <__printf_chk@plt+0xdec8>
   1e28c:	bl	10dac <fwrite@plt>
   1e290:	ldr	r2, [r5, #4]
   1e294:	cmp	r2, #0
   1e298:	ble	1eb98 <__printf_chk@plt+0xdccc>
   1e29c:	lsl	r8, r6, #2
   1e2a0:	mov	r9, r6
   1e2a4:	mov	r0, #1
   1e2a8:	mov	r3, #0
   1e2ac:	ldr	r1, [r5, #36]	; 0x24
   1e2b0:	ldr	r1, [r1, r8]
   1e2b4:	ldr	r4, [r1, r3, lsl #2]
   1e2b8:	cmp	r4, #0
   1e2bc:	beq	1e2f4 <__printf_chk@plt+0xd428>
   1e2c0:	ldr	r3, [r4, #20]
   1e2c4:	cmp	r3, r6
   1e2c8:	bne	1e2f0 <__printf_chk@plt+0xd424>
   1e2cc:	ldr	r3, [r4]
   1e2d0:	mov	r0, r4
   1e2d4:	ldr	r3, [r3, #16]
   1e2d8:	blx	r3
   1e2dc:	ldr	r3, [r4, #16]
   1e2e0:	ldr	r2, [r5, #4]
   1e2e4:	cmp	r9, r3
   1e2e8:	movge	r9, r3
   1e2ec:	mov	r0, #0
   1e2f0:	ldr	r3, [r4, #28]
   1e2f4:	add	r3, r3, #1
   1e2f8:	cmp	r2, r3
   1e2fc:	bgt	1e2ac <__printf_chk@plt+0xd3e0>
   1e300:	cmp	r0, #0
   1e304:	str	r9, [sp, #12]
   1e308:	bne	1eb9c <__printf_chk@plt+0xdcd0>
   1e30c:	ldr	r3, [r5, #44]	; 0x2c
   1e310:	ldrb	r3, [r3, r6]
   1e314:	cmp	r3, #0
   1e318:	bne	1ea08 <__printf_chk@plt+0xdb3c>
   1e31c:	mov	r9, r6
   1e320:	ldr	r3, [sp, #12]
   1e324:	ldr	r2, [r5, #4]
   1e328:	cmp	r9, r3
   1e32c:	blt	1e5b8 <__printf_chk@plt+0xd6ec>
   1e330:	str	fp, [sp, #24]
   1e334:	ldr	fp, [sp, #16]
   1e338:	lsl	r8, r6, #2
   1e33c:	str	r7, [sp, #28]
   1e340:	cmp	r2, #0
   1e344:	ble	1e5a0 <__printf_chk@plt+0xd6d4>
   1e348:	mov	r7, #0
   1e34c:	mov	r3, r7
   1e350:	b	1e364 <__printf_chk@plt+0xd498>
   1e354:	ldr	r3, [r4, #28]
   1e358:	add	r3, r3, #1
   1e35c:	cmp	r2, r3
   1e360:	ble	1e624 <__printf_chk@plt+0xd758>
   1e364:	ldr	r1, [r5, #36]	; 0x24
   1e368:	ldr	r1, [r1, r8]
   1e36c:	ldr	r4, [r1, r3, lsl #2]
   1e370:	cmp	r4, #0
   1e374:	beq	1e358 <__printf_chk@plt+0xd48c>
   1e378:	ldr	r3, [r4, #20]
   1e37c:	cmp	r3, r6
   1e380:	bne	1e354 <__printf_chk@plt+0xd488>
   1e384:	ldr	r3, [r4, #16]
   1e388:	cmp	r3, r9
   1e38c:	bne	1e354 <__printf_chk@plt+0xd488>
   1e390:	ldr	r3, [r4]
   1e394:	mov	r0, r4
   1e398:	ldr	r3, [r3, #36]	; 0x24
   1e39c:	blx	r3
   1e3a0:	subs	sl, r0, #0
   1e3a4:	beq	1e3c0 <__printf_chk@plt+0xd4f4>
   1e3a8:	cmp	r7, #0
   1e3ac:	beq	1e858 <__printf_chk@plt+0xd98c>
   1e3b0:	ldr	r3, [sl]
   1e3b4:	mov	r0, sl
   1e3b8:	ldr	r3, [r3, #52]	; 0x34
   1e3bc:	blx	r3
   1e3c0:	ldr	r2, [r5, #4]
   1e3c4:	b	1e354 <__printf_chk@plt+0xd488>
   1e3c8:	cmp	r6, r3
   1e3cc:	bne	1e42c <__printf_chk@plt+0xd560>
   1e3d0:	mov	r4, r7
   1e3d4:	b	1e3e4 <__printf_chk@plt+0xd518>
   1e3d8:	ldr	r3, [r4, #8]
   1e3dc:	cmp	r3, r6
   1e3e0:	bne	1e42c <__printf_chk@plt+0xd560>
   1e3e4:	ldrb	r3, [r4, #12]
   1e3e8:	cmp	r3, #0
   1e3ec:	bne	1e420 <__printf_chk@plt+0xd554>
   1e3f0:	ldr	r3, [r4]
   1e3f4:	mov	r0, r4
   1e3f8:	ldr	r3, [r3, #12]
   1e3fc:	blx	r3
   1e400:	cmp	r0, #0
   1e404:	bne	1e43c <__printf_chk@plt+0xd570>
   1e408:	ldr	r3, [r4]
   1e40c:	mov	r0, r4
   1e410:	ldr	r3, [r3, #16]
   1e414:	blx	r3
   1e418:	cmp	r0, #0
   1e41c:	bne	1e43c <__printf_chk@plt+0xd570>
   1e420:	ldr	r4, [r4, #4]
   1e424:	cmp	r4, #0
   1e428:	bne	1e3d8 <__printf_chk@plt+0xd50c>
   1e42c:	ldr	r3, [r5, #44]	; 0x2c
   1e430:	ldrb	r3, [r3, r6]
   1e434:	cmp	r3, #0
   1e438:	beq	1ebb8 <__printf_chk@plt+0xdcec>
   1e43c:	ldr	r3, [pc, #2356]	; 1ed78 <__printf_chk@plt+0xdeac>
   1e440:	add	fp, sp, #32
   1e444:	str	r3, [sp, #20]
   1e448:	ldr	r3, [r7, #8]
   1e44c:	cmp	r6, r3
   1e450:	bne	1ed04 <__printf_chk@plt+0xde38>
   1e454:	ldr	r8, [pc, #2364]	; 1ed98 <__printf_chk@plt+0xdecc>
   1e458:	mov	r4, #0
   1e45c:	ldr	sl, [pc, #2360]	; 1ed9c <__printf_chk@plt+0xded0>
   1e460:	ldr	r9, [pc, #2360]	; 1eda0 <__printf_chk@plt+0xded4>
   1e464:	b	1e474 <__printf_chk@plt+0xd5a8>
   1e468:	ldr	r3, [r7, #8]
   1e46c:	cmp	r3, r6
   1e470:	bne	1e1b8 <__printf_chk@plt+0xd2ec>
   1e474:	ldrb	r3, [r7, #12]
   1e478:	cmp	r3, #0
   1e47c:	bne	1e51c <__printf_chk@plt+0xd650>
   1e480:	ldr	r3, [r7]
   1e484:	mov	r1, r5
   1e488:	mov	r0, r7
   1e48c:	ldr	r3, [r3]
   1e490:	blx	r3
   1e494:	cmp	r4, #0
   1e498:	bne	1e51c <__printf_chk@plt+0xd650>
   1e49c:	ldr	r3, [r7]
   1e4a0:	mov	r0, r7
   1e4a4:	ldr	r3, [r3, #12]
   1e4a8:	blx	r3
   1e4ac:	cmp	r0, #0
   1e4b0:	bne	1e4cc <__printf_chk@plt+0xd600>
   1e4b4:	ldr	r3, [r7]
   1e4b8:	mov	r0, r7
   1e4bc:	ldr	r3, [r3, #16]
   1e4c0:	blx	r3
   1e4c4:	subs	r4, r0, #0
   1e4c8:	beq	1e51c <__printf_chk@plt+0xd650>
   1e4cc:	mov	r3, sl
   1e4d0:	mov	r2, #14
   1e4d4:	mov	r1, #1
   1e4d8:	str	r6, [sp]
   1e4dc:	mov	r0, r8
   1e4e0:	bl	10e6c <__sprintf_chk@plt>
   1e4e4:	mov	r1, r8
   1e4e8:	mov	r0, fp
   1e4ec:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1e4f0:	ldr	r3, [sp, #20]
   1e4f4:	mov	r1, fp
   1e4f8:	str	r3, [sp, #4]
   1e4fc:	str	r3, [sp]
   1e500:	ldr	r3, [pc, #2160]	; 1ed78 <__printf_chk@plt+0xdeac>
   1e504:	mov	r0, r9
   1e508:	mov	r2, r3
   1e50c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1e510:	mov	r0, fp
   1e514:	bl	21054 <_ZdlPv@@Base+0x268>
   1e518:	mov	r4, #1
   1e51c:	ldr	r7, [r7, #4]
   1e520:	cmp	r7, #0
   1e524:	bne	1e468 <__printf_chk@plt+0xd59c>
   1e528:	b	1e1b8 <__printf_chk@plt+0xd2ec>
   1e52c:	ldr	r1, [fp]
   1e530:	mov	r0, #10
   1e534:	bl	10d64 <putc@plt>
   1e538:	ldr	r3, [fp]
   1e53c:	mov	r2, #26
   1e540:	mov	r1, #1
   1e544:	ldr	r0, [pc, #2136]	; 1eda4 <__printf_chk@plt+0xded8>
   1e548:	bl	10dac <fwrite@plt>
   1e54c:	ldr	r3, [pc, #2100]	; 1ed88 <__printf_chk@plt+0xdebc>
   1e550:	mov	r2, #14
   1e554:	mov	r1, #1
   1e558:	str	r6, [sp]
   1e55c:	ldr	r0, [pc, #2088]	; 1ed8c <__printf_chk@plt+0xdec0>
   1e560:	bl	10e6c <__sprintf_chk@plt>
   1e564:	ldr	r4, [sp, #24]
   1e568:	ldr	r1, [pc, #2076]	; 1ed8c <__printf_chk@plt+0xdec0>
   1e56c:	mov	r0, r4
   1e570:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1e574:	ldr	r3, [sp, #20]
   1e578:	mov	r1, r4
   1e57c:	str	r3, [sp, #4]
   1e580:	str	r3, [sp]
   1e584:	ldr	r3, [pc, #2028]	; 1ed78 <__printf_chk@plt+0xdeac>
   1e588:	ldr	r0, [pc, #2072]	; 1eda8 <__printf_chk@plt+0xdedc>
   1e58c:	mov	r2, r3
   1e590:	bl	157c0 <__printf_chk@plt+0x48f4>
   1e594:	ldr	r0, [sp, #24]
   1e598:	bl	21054 <_ZdlPv@@Base+0x268>
   1e59c:	ldr	r2, [r5, #4]
   1e5a0:	ldr	r3, [sp, #12]
   1e5a4:	sub	r9, r9, #1
   1e5a8:	cmp	r3, r9
   1e5ac:	ble	1e340 <__printf_chk@plt+0xd474>
   1e5b0:	ldr	r7, [sp, #28]
   1e5b4:	ldr	fp, [sp, #24]
   1e5b8:	cmp	r2, #0
   1e5bc:	ble	1e744 <__printf_chk@plt+0xd878>
   1e5c0:	ldr	r9, [pc, #1988]	; 1ed8c <__printf_chk@plt+0xdec0>
   1e5c4:	ldr	sl, [pc, #2016]	; 1edac <__printf_chk@plt+0xdee0>
   1e5c8:	lsl	r8, r6, #2
   1e5cc:	mov	r3, #0
   1e5d0:	b	1e5e4 <__printf_chk@plt+0xd718>
   1e5d4:	ldr	r3, [r4, #28]
   1e5d8:	add	r3, r3, #1
   1e5dc:	cmp	r2, r3
   1e5e0:	ble	1e744 <__printf_chk@plt+0xd878>
   1e5e4:	ldr	r1, [r5, #36]	; 0x24
   1e5e8:	ldr	r1, [r1, r8]
   1e5ec:	ldr	r4, [r1, r3, lsl #2]
   1e5f0:	cmp	r4, #0
   1e5f4:	beq	1e5d8 <__printf_chk@plt+0xd70c>
   1e5f8:	ldr	r3, [r4, #20]
   1e5fc:	cmp	r3, r6
   1e600:	bne	1e5d4 <__printf_chk@plt+0xd708>
   1e604:	ldr	r3, [r4]
   1e608:	mov	r0, r4
   1e60c:	ldr	r3, [r3, #36]	; 0x24
   1e610:	blx	r3
   1e614:	cmp	r0, #0
   1e618:	beq	1e90c <__printf_chk@plt+0xda40>
   1e61c:	ldr	r2, [r5, #4]
   1e620:	b	1e5d4 <__printf_chk@plt+0xd708>
   1e624:	cmp	r7, #0
   1e628:	beq	1e5a0 <__printf_chk@plt+0xd6d4>
   1e62c:	ldr	r1, [fp]
   1e630:	mov	r0, #10
   1e634:	bl	10d64 <putc@plt>
   1e638:	ldr	r3, [r7]
   1e63c:	mov	r0, r7
   1e640:	ldr	r3, [r3, #24]
   1e644:	blx	r3
   1e648:	ldr	r1, [r7, #8]
   1e64c:	ldr	r0, [r7, #12]
   1e650:	bl	1caf0 <__printf_chk@plt+0xbc24>
   1e654:	mov	r2, #2
   1e658:	ldr	r3, [fp]
   1e65c:	mov	r1, #1
   1e660:	ldr	r0, [pc, #1864]	; 1edb0 <__printf_chk@plt+0xdee4>
   1e664:	bl	10dac <fwrite@plt>
   1e668:	ldr	r3, [r7]
   1e66c:	mov	r1, #0
   1e670:	mov	r0, r7
   1e674:	ldr	r3, [r3, #56]	; 0x38
   1e678:	blx	r3
   1e67c:	ldr	r3, [r7, #28]
   1e680:	ldr	r2, [r5, #4]
   1e684:	add	r3, r3, #1
   1e688:	cmp	r3, r2
   1e68c:	blt	1e6a4 <__printf_chk@plt+0xd7d8>
   1e690:	b	1e52c <__printf_chk@plt+0xd660>
   1e694:	ldr	r3, [r4, #28]
   1e698:	add	r3, r3, #1
   1e69c:	cmp	r2, r3
   1e6a0:	ble	1e52c <__printf_chk@plt+0xd660>
   1e6a4:	ldr	r1, [r5, #36]	; 0x24
   1e6a8:	ldr	r1, [r1, r8]
   1e6ac:	ldr	r4, [r1, r3, lsl #2]
   1e6b0:	cmp	r4, #0
   1e6b4:	beq	1e698 <__printf_chk@plt+0xd7cc>
   1e6b8:	ldr	r3, [r4, #20]
   1e6bc:	cmp	r3, r6
   1e6c0:	bne	1e694 <__printf_chk@plt+0xd7c8>
   1e6c4:	ldr	r3, [r4, #16]
   1e6c8:	cmp	r3, r9
   1e6cc:	bne	1e694 <__printf_chk@plt+0xd7c8>
   1e6d0:	ldr	r3, [r4]
   1e6d4:	mov	r0, r4
   1e6d8:	ldr	r3, [r3, #36]	; 0x24
   1e6dc:	blx	r3
   1e6e0:	subs	r7, r0, #0
   1e6e4:	beq	1e73c <__printf_chk@plt+0xd870>
   1e6e8:	ldr	r2, [r4, #20]
   1e6ec:	ldr	r3, [r4, #16]
   1e6f0:	cmp	r2, r3
   1e6f4:	beq	1e728 <__printf_chk@plt+0xd85c>
   1e6f8:	ldr	r1, [fp]
   1e6fc:	mov	r0, #10
   1e700:	bl	10d64 <putc@plt>
   1e704:	ldr	r3, [r7]
   1e708:	mov	r0, r7
   1e70c:	ldr	r3, [r3, #24]
   1e710:	blx	r3
   1e714:	ldr	r3, [fp]
   1e718:	mov	r2, #2
   1e71c:	mov	r1, #1
   1e720:	ldr	r0, [pc, #1672]	; 1edb0 <__printf_chk@plt+0xdee4>
   1e724:	bl	10dac <fwrite@plt>
   1e728:	ldr	r3, [r7]
   1e72c:	mov	r0, r7
   1e730:	mov	r1, #0
   1e734:	ldr	r3, [r3, #56]	; 0x38
   1e738:	blx	r3
   1e73c:	ldr	r2, [r5, #4]
   1e740:	b	1e694 <__printf_chk@plt+0xd7c8>
   1e744:	ldr	r3, [sp, #16]
   1e748:	mov	r2, #56	; 0x38
   1e74c:	mov	r1, #1
   1e750:	ldr	r3, [r3]
   1e754:	ldr	r0, [pc, #1624]	; 1edb4 <__printf_chk@plt+0xdee8>
   1e758:	bl	10dac <fwrite@plt>
   1e75c:	ldr	r3, [r5]
   1e760:	sub	r3, r3, #1
   1e764:	cmp	r3, r6
   1e768:	beq	1e824 <__printf_chk@plt+0xd958>
   1e76c:	ldr	r3, [r5, #76]	; 0x4c
   1e770:	tst	r3, #8
   1e774:	bne	1e874 <__printf_chk@plt+0xd9a8>
   1e778:	cmp	r7, #0
   1e77c:	beq	1e790 <__printf_chk@plt+0xd8c4>
   1e780:	ldr	r2, [r7, #8]
   1e784:	add	r3, r6, #1
   1e788:	cmp	r2, r3
   1e78c:	beq	1ec6c <__printf_chk@plt+0xdda0>
   1e790:	ldr	r4, [r5, #16]
   1e794:	cmp	r4, #0
   1e798:	beq	1e818 <__printf_chk@plt+0xd94c>
   1e79c:	ldr	r7, [pc, #1556]	; 1edb8 <__printf_chk@plt+0xdeec>
   1e7a0:	mov	r2, #0
   1e7a4:	b	1e7b4 <__printf_chk@plt+0xd8e8>
   1e7a8:	ldr	r4, [r4]
   1e7ac:	cmp	r4, #0
   1e7b0:	beq	1e810 <__printf_chk@plt+0xd944>
   1e7b4:	ldr	r3, [r4, #8]
   1e7b8:	cmp	r3, r6
   1e7bc:	bne	1e7a8 <__printf_chk@plt+0xd8dc>
   1e7c0:	cmp	r2, #0
   1e7c4:	bne	1e7e0 <__printf_chk@plt+0xd914>
   1e7c8:	ldr	r3, [sp, #16]
   1e7cc:	mov	r2, #9
   1e7d0:	mov	r1, #1
   1e7d4:	ldr	r3, [r3]
   1e7d8:	mov	r0, r7
   1e7dc:	bl	10dac <fwrite@plt>
   1e7e0:	mov	r0, r4
   1e7e4:	bl	17894 <__printf_chk@plt+0x69c8>
   1e7e8:	ldr	r4, [r4]
   1e7ec:	cmp	r4, #0
   1e7f0:	beq	1e8e4 <__printf_chk@plt+0xda18>
   1e7f4:	ldr	r3, [r4, #8]
   1e7f8:	cmp	r3, r6
   1e7fc:	beq	1e7e0 <__printf_chk@plt+0xd914>
   1e800:	ldr	r4, [r4]
   1e804:	mov	r2, #1
   1e808:	cmp	r4, #0
   1e80c:	bne	1e7b4 <__printf_chk@plt+0xd8e8>
   1e810:	cmp	r2, #0
   1e814:	bne	1e8e4 <__printf_chk@plt+0xda18>
   1e818:	ldr	r3, [r5, #76]	; 0x4c
   1e81c:	tst	r3, #32
   1e820:	beq	1e8b4 <__printf_chk@plt+0xd9e8>
   1e824:	ldr	r3, [sp, #16]
   1e828:	mov	r2, #28
   1e82c:	mov	r1, #1
   1e830:	ldr	r3, [r3]
   1e834:	ldr	r0, [pc, #1408]	; 1edbc <__printf_chk@plt+0xdef0>
   1e838:	bl	10dac <fwrite@plt>
   1e83c:	ldr	r3, [pc, #1328]	; 1ed74 <__printf_chk@plt+0xdea8>
   1e840:	ldr	r2, [sp, #44]	; 0x2c
   1e844:	ldr	r3, [r3]
   1e848:	cmp	r2, r3
   1e84c:	bne	1ed0c <__printf_chk@plt+0xde40>
   1e850:	add	sp, sp, #52	; 0x34
   1e854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e858:	ldr	r3, [fp]
   1e85c:	mov	r2, #3
   1e860:	mov	r1, #1
   1e864:	ldr	r0, [pc, #1364]	; 1edc0 <__printf_chk@plt+0xdef4>
   1e868:	bl	10dac <fwrite@plt>
   1e86c:	mov	r7, sl
   1e870:	b	1e3b0 <__printf_chk@plt+0xd4e4>
   1e874:	add	r1, r6, #1
   1e878:	mov	r0, r5
   1e87c:	bl	1b394 <__printf_chk@plt+0xa4c8>
   1e880:	ldr	r3, [sp, #16]
   1e884:	mov	r2, #23
   1e888:	mov	r1, #1
   1e88c:	ldr	r3, [r3]
   1e890:	ldr	r0, [pc, #1324]	; 1edc4 <__printf_chk@plt+0xdef8>
   1e894:	bl	10dac <fwrite@plt>
   1e898:	ldr	r3, [r5]
   1e89c:	sub	r3, r3, #1
   1e8a0:	cmp	r3, r6
   1e8a4:	beq	1e824 <__printf_chk@plt+0xd958>
   1e8a8:	cmp	r7, #0
   1e8ac:	bne	1e780 <__printf_chk@plt+0xd8b4>
   1e8b0:	b	1e790 <__printf_chk@plt+0xd8c4>
   1e8b4:	mov	r1, r6
   1e8b8:	mov	r0, r5
   1e8bc:	bl	1c724 <__printf_chk@plt+0xb858>
   1e8c0:	cmp	r0, #0
   1e8c4:	beq	1e824 <__printf_chk@plt+0xd958>
   1e8c8:	ldr	r3, [sp, #16]
   1e8cc:	mov	r2, #10
   1e8d0:	mov	r1, #1
   1e8d4:	ldr	r3, [r3]
   1e8d8:	ldr	r0, [pc, #1256]	; 1edc8 <__printf_chk@plt+0xdefc>
   1e8dc:	bl	10dac <fwrite@plt>
   1e8e0:	b	1e824 <__printf_chk@plt+0xd958>
   1e8e4:	ldr	r3, [sp, #16]
   1e8e8:	mov	r2, #9
   1e8ec:	mov	r1, #1
   1e8f0:	ldr	r3, [r3]
   1e8f4:	ldr	r0, [pc, #1232]	; 1edcc <__printf_chk@plt+0xdf00>
   1e8f8:	bl	10dac <fwrite@plt>
   1e8fc:	ldr	r3, [r5, #76]	; 0x4c
   1e900:	tst	r3, #32
   1e904:	bne	1e824 <__printf_chk@plt+0xd958>
   1e908:	b	1e8b4 <__printf_chk@plt+0xd9e8>
   1e90c:	ldr	r3, [sp, #16]
   1e910:	mov	r2, #9
   1e914:	mov	r1, #1
   1e918:	ldr	r3, [r3]
   1e91c:	mov	r0, sl
   1e920:	bl	10dac <fwrite@plt>
   1e924:	ldr	r3, [r4]
   1e928:	mov	r0, r4
   1e92c:	ldr	r3, [r3, #24]
   1e930:	blx	r3
   1e934:	ldr	r3, [r4]
   1e938:	mov	r0, r4
   1e93c:	ldr	r3, [r3, #20]
   1e940:	blx	r3
   1e944:	ldr	r3, [sp, #16]
   1e948:	mov	r2, #26
   1e94c:	mov	r1, #1
   1e950:	ldr	r3, [r3]
   1e954:	ldr	r0, [pc, #1096]	; 1eda4 <__printf_chk@plt+0xded8>
   1e958:	bl	10dac <fwrite@plt>
   1e95c:	ldr	r3, [pc, #1060]	; 1ed88 <__printf_chk@plt+0xdebc>
   1e960:	mov	r2, #14
   1e964:	mov	r1, #1
   1e968:	str	r6, [sp]
   1e96c:	mov	r0, r9
   1e970:	bl	10e6c <__sprintf_chk@plt>
   1e974:	mov	r1, r9
   1e978:	mov	r0, fp
   1e97c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1e980:	ldr	r3, [sp, #20]
   1e984:	mov	r1, fp
   1e988:	str	r3, [sp, #4]
   1e98c:	str	r3, [sp]
   1e990:	ldr	r3, [pc, #992]	; 1ed78 <__printf_chk@plt+0xdeac>
   1e994:	ldr	r0, [pc, #1036]	; 1eda8 <__printf_chk@plt+0xdedc>
   1e998:	mov	r2, r3
   1e99c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1e9a0:	mov	r0, fp
   1e9a4:	bl	21054 <_ZdlPv@@Base+0x268>
   1e9a8:	b	1e61c <__printf_chk@plt+0xd750>
   1e9ac:	bl	1c6a0 <__printf_chk@plt+0xb7d4>
   1e9b0:	cmp	r0, #0
   1e9b4:	beq	1e160 <__printf_chk@plt+0xd294>
   1e9b8:	ldr	r3, [pc, #960]	; 1ed80 <__printf_chk@plt+0xdeb4>
   1e9bc:	mov	r2, #7
   1e9c0:	mov	r1, #1
   1e9c4:	ldr	r3, [r3]
   1e9c8:	ldr	r0, [pc, #1024]	; 1edd0 <__printf_chk@plt+0xdf04>
   1e9cc:	bl	10dac <fwrite@plt>
   1e9d0:	b	1e160 <__printf_chk@plt+0xd294>
   1e9d4:	mov	r1, r6
   1e9d8:	mov	r0, r5
   1e9dc:	bl	1c6a0 <__printf_chk@plt+0xb7d4>
   1e9e0:	ldr	r3, [pc, #920]	; 1ed80 <__printf_chk@plt+0xdeb4>
   1e9e4:	str	r3, [sp, #16]
   1e9e8:	cmp	r0, #0
   1e9ec:	beq	1e218 <__printf_chk@plt+0xd34c>
   1e9f0:	mov	r2, #7
   1e9f4:	mov	r1, #1
   1e9f8:	ldr	r3, [r3]
   1e9fc:	ldr	r0, [pc, #972]	; 1edd0 <__printf_chk@plt+0xdf04>
   1ea00:	bl	10dac <fwrite@plt>
   1ea04:	b	1e218 <__printf_chk@plt+0xd34c>
   1ea08:	ldr	r3, [sp, #16]
   1ea0c:	mov	r2, #6
   1ea10:	mov	r1, #1
   1ea14:	ldr	r3, [r3]
   1ea18:	ldr	r0, [pc, #948]	; 1edd4 <__printf_chk@plt+0xdf08>
   1ea1c:	bl	10dac <fwrite@plt>
   1ea20:	ldr	r3, [r5, #44]	; 0x2c
   1ea24:	ldrb	r3, [r3, r6]
   1ea28:	cmp	r3, #2
   1ea2c:	beq	1ece8 <__printf_chk@plt+0xde1c>
   1ea30:	ldr	r4, [sp, #16]
   1ea34:	mov	r2, #16
   1ea38:	mov	r1, #1
   1ea3c:	ldr	r3, [r4]
   1ea40:	ldr	r0, [pc, #912]	; 1edd8 <__printf_chk@plt+0xdf0c>
   1ea44:	bl	10dac <fwrite@plt>
   1ea48:	ldr	r3, [r4]
   1ea4c:	mov	r2, #2
   1ea50:	mov	r1, #1
   1ea54:	ldr	r0, [pc, #852]	; 1edb0 <__printf_chk@plt+0xdee4>
   1ea58:	bl	10dac <fwrite@plt>
   1ea5c:	ldr	r3, [r4]
   1ea60:	mov	r2, #7
   1ea64:	mov	r1, #1
   1ea68:	ldr	r0, [pc, #876]	; 1eddc <__printf_chk@plt+0xdf10>
   1ea6c:	bl	10dac <fwrite@plt>
   1ea70:	ldr	r3, [r5, #44]	; 0x2c
   1ea74:	ldrb	r3, [r3, r6]
   1ea78:	cmp	r3, #2
   1ea7c:	beq	1eccc <__printf_chk@plt+0xde00>
   1ea80:	ldr	r3, [sp, #16]
   1ea84:	mov	r0, #39	; 0x27
   1ea88:	ldr	r1, [r3]
   1ea8c:	bl	10da0 <fputc@plt>
   1ea90:	ldr	r2, [r5, #4]
   1ea94:	cmp	r2, #0
   1ea98:	lslgt	r8, r6, #2
   1ea9c:	movgt	r3, #0
   1eaa0:	ble	1eafc <__printf_chk@plt+0xdc30>
   1eaa4:	ldr	r1, [r5, #36]	; 0x24
   1eaa8:	ldr	r1, [r1, r8]
   1eaac:	ldr	r4, [r1, r3, lsl #2]
   1eab0:	cmp	r4, #0
   1eab4:	beq	1eaf0 <__printf_chk@plt+0xdc24>
   1eab8:	ldr	r1, [r4, #20]
   1eabc:	ldr	r3, [r4, #16]
   1eac0:	cmp	r1, r3
   1eac4:	bne	1eaec <__printf_chk@plt+0xdc20>
   1eac8:	ldr	r3, [r4]
   1eacc:	mov	r0, r4
   1ead0:	ldr	r3, [r3, #36]	; 0x24
   1ead4:	blx	r3
   1ead8:	mov	r1, #1
   1eadc:	ldr	r3, [r0]
   1eae0:	ldr	r3, [r3, #56]	; 0x38
   1eae4:	blx	r3
   1eae8:	ldr	r2, [r5, #4]
   1eaec:	ldr	r3, [r4, #28]
   1eaf0:	add	r3, r3, #1
   1eaf4:	cmp	r2, r3
   1eaf8:	bgt	1eaa4 <__printf_chk@plt+0xdbd8>
   1eafc:	ldr	r4, [sp, #16]
   1eb00:	mov	r0, #10
   1eb04:	ldr	r1, [r4]
   1eb08:	bl	10da0 <fputc@plt>
   1eb0c:	ldr	r3, [r4]
   1eb10:	mov	r2, #8
   1eb14:	mov	r1, #1
   1eb18:	ldr	r0, [pc, #704]	; 1ede0 <__printf_chk@plt+0xdf14>
   1eb1c:	bl	10dac <fwrite@plt>
   1eb20:	ldr	r3, [r4]
   1eb24:	mov	r2, #26
   1eb28:	mov	r1, #1
   1eb2c:	ldr	r0, [pc, #624]	; 1eda4 <__printf_chk@plt+0xded8>
   1eb30:	bl	10dac <fwrite@plt>
   1eb34:	ldr	r3, [pc, #588]	; 1ed88 <__printf_chk@plt+0xdebc>
   1eb38:	mov	r2, #14
   1eb3c:	mov	r1, #1
   1eb40:	str	r6, [sp]
   1eb44:	ldr	r0, [pc, #576]	; 1ed8c <__printf_chk@plt+0xdec0>
   1eb48:	bl	10e6c <__sprintf_chk@plt>
   1eb4c:	ldr	r1, [pc, #568]	; 1ed8c <__printf_chk@plt+0xdec0>
   1eb50:	mov	r0, fp
   1eb54:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1eb58:	ldr	r2, [sp, #20]
   1eb5c:	ldr	r3, [pc, #532]	; 1ed78 <__printf_chk@plt+0xdeac>
   1eb60:	str	r2, [sp, #4]
   1eb64:	str	r2, [sp]
   1eb68:	mov	r1, fp
   1eb6c:	mov	r2, r3
   1eb70:	ldr	r0, [pc, #560]	; 1eda8 <__printf_chk@plt+0xdedc>
   1eb74:	bl	157c0 <__printf_chk@plt+0x48f4>
   1eb78:	mov	r0, fp
   1eb7c:	bl	21054 <_ZdlPv@@Base+0x268>
   1eb80:	ldr	r3, [r5, #44]	; 0x2c
   1eb84:	ldrb	r3, [r3, r6]
   1eb88:	cmp	r3, #0
   1eb8c:	beq	1e31c <__printf_chk@plt+0xd450>
   1eb90:	sub	r9, r6, #1
   1eb94:	b	1e320 <__printf_chk@plt+0xd454>
   1eb98:	str	r6, [sp, #12]
   1eb9c:	ldr	r3, [sp, #16]
   1eba0:	mov	r2, #13
   1eba4:	mov	r1, #1
   1eba8:	ldr	r3, [r3]
   1ebac:	ldr	r0, [pc, #560]	; 1ede4 <__printf_chk@plt+0xdf18>
   1ebb0:	bl	10dac <fwrite@plt>
   1ebb4:	b	1e30c <__printf_chk@plt+0xd440>
   1ebb8:	ldr	r0, [pc, #472]	; 1ed98 <__printf_chk@plt+0xdecc>
   1ebbc:	ldr	r3, [pc, #472]	; 1ed9c <__printf_chk@plt+0xded0>
   1ebc0:	sub	ip, r0, #116	; 0x74
   1ebc4:	mov	r4, ip
   1ebc8:	mov	r2, #14
   1ebcc:	mov	r1, #1
   1ebd0:	add	fp, sp, #32
   1ebd4:	str	r6, [sp]
   1ebd8:	str	ip, [sp, #20]
   1ebdc:	bl	10e6c <__sprintf_chk@plt>
   1ebe0:	add	r1, r4, #116	; 0x74
   1ebe4:	mov	r0, fp
   1ebe8:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ebec:	mov	r1, fp
   1ebf0:	str	r4, [sp, #4]
   1ebf4:	str	r4, [sp]
   1ebf8:	mov	r3, r4
   1ebfc:	mov	r2, r4
   1ec00:	ldr	r0, [pc, #408]	; 1eda0 <__printf_chk@plt+0xded4>
   1ec04:	bl	157c0 <__printf_chk@plt+0x48f4>
   1ec08:	mov	r0, fp
   1ec0c:	bl	21054 <_ZdlPv@@Base+0x268>
   1ec10:	cmp	r7, #0
   1ec14:	bne	1e448 <__printf_chk@plt+0xd57c>
   1ec18:	b	1e1b0 <__printf_chk@plt+0xd2e4>
   1ec1c:	ldr	r3, [pc, #376]	; 1ed9c <__printf_chk@plt+0xded0>
   1ec20:	mov	r2, #14
   1ec24:	mov	r1, #1
   1ec28:	str	r6, [sp]
   1ec2c:	ldr	r0, [pc, #356]	; 1ed98 <__printf_chk@plt+0xdecc>
   1ec30:	bl	10e6c <__sprintf_chk@plt>
   1ec34:	ldr	r1, [pc, #348]	; 1ed98 <__printf_chk@plt+0xdecc>
   1ec38:	mov	r0, fp
   1ec3c:	bl	20f68 <_ZdlPv@@Base+0x17c>
   1ec40:	ldr	r2, [sp, #20]
   1ec44:	ldr	r3, [pc, #300]	; 1ed78 <__printf_chk@plt+0xdeac>
   1ec48:	str	r2, [sp, #4]
   1ec4c:	str	r2, [sp]
   1ec50:	mov	r1, fp
   1ec54:	mov	r2, r3
   1ec58:	ldr	r0, [pc, #320]	; 1eda0 <__printf_chk@plt+0xded4>
   1ec5c:	bl	157c0 <__printf_chk@plt+0x48f4>
   1ec60:	mov	r0, fp
   1ec64:	bl	21054 <_ZdlPv@@Base+0x268>
   1ec68:	b	1e204 <__printf_chk@plt+0xd338>
   1ec6c:	ldr	r3, [r7]
   1ec70:	mov	r0, r7
   1ec74:	ldr	r3, [r3, #12]
   1ec78:	blx	r3
   1ec7c:	cmp	r0, #0
   1ec80:	bne	1ec9c <__printf_chk@plt+0xddd0>
   1ec84:	ldr	r3, [r7]
   1ec88:	mov	r0, r7
   1ec8c:	ldr	r3, [r3, #16]
   1ec90:	blx	r3
   1ec94:	cmp	r0, #0
   1ec98:	beq	1e790 <__printf_chk@plt+0xd8c4>
   1ec9c:	ldr	r3, [r7]
   1eca0:	mov	r0, r7
   1eca4:	mov	r1, r5
   1eca8:	ldr	r3, [r3]
   1ecac:	blx	r3
   1ecb0:	ldr	r3, [sp, #16]
   1ecb4:	mov	r2, #23
   1ecb8:	mov	r1, #1
   1ecbc:	ldr	r3, [r3]
   1ecc0:	ldr	r0, [pc, #252]	; 1edc4 <__printf_chk@plt+0xdef8>
   1ecc4:	bl	10dac <fwrite@plt>
   1ecc8:	b	1e790 <__printf_chk@plt+0xd8c4>
   1eccc:	ldr	r3, [sp, #16]
   1ecd0:	mov	r2, #3
   1ecd4:	mov	r1, #1
   1ecd8:	ldr	r3, [r3]
   1ecdc:	ldr	r0, [pc, #260]	; 1ede8 <__printf_chk@plt+0xdf1c>
   1ece0:	bl	10dac <fwrite@plt>
   1ece4:	b	1ea80 <__printf_chk@plt+0xdbb4>
   1ece8:	ldr	r3, [sp, #16]
   1ecec:	mov	r2, #3
   1ecf0:	mov	r1, #1
   1ecf4:	ldr	r3, [r3]
   1ecf8:	ldr	r0, [pc, #236]	; 1edec <__printf_chk@plt+0xdf20>
   1ecfc:	bl	10dac <fwrite@plt>
   1ed00:	b	1ea30 <__printf_chk@plt+0xdb64>
   1ed04:	mov	r4, #0
   1ed08:	b	1e1b8 <__printf_chk@plt+0xd2ec>
   1ed0c:	bl	10d4c <__stack_chk_fail@plt>
   1ed10:	mov	r0, fp
   1ed14:	bl	21054 <_ZdlPv@@Base+0x268>
   1ed18:	bl	10d58 <__cxa_end_cleanup@plt>
   1ed1c:	mov	r0, fp
   1ed20:	bl	21054 <_ZdlPv@@Base+0x268>
   1ed24:	bl	10d58 <__cxa_end_cleanup@plt>
   1ed28:	mov	r0, fp
   1ed2c:	bl	21054 <_ZdlPv@@Base+0x268>
   1ed30:	bl	10d58 <__cxa_end_cleanup@plt>
   1ed34:	mov	r0, fp
   1ed38:	bl	21054 <_ZdlPv@@Base+0x268>
   1ed3c:	bl	10d58 <__cxa_end_cleanup@plt>
   1ed40:	ldr	fp, [sp, #24]
   1ed44:	mov	r0, fp
   1ed48:	bl	21054 <_ZdlPv@@Base+0x268>
   1ed4c:	bl	10d58 <__cxa_end_cleanup@plt>
   1ed50:	mov	r0, fp
   1ed54:	bl	21054 <_ZdlPv@@Base+0x268>
   1ed58:	bl	10d58 <__cxa_end_cleanup@plt>
   1ed5c:	mov	r0, fp
   1ed60:	bl	21054 <_ZdlPv@@Base+0x268>
   1ed64:	bl	10d58 <__cxa_end_cleanup@plt>
   1ed68:	mov	r0, fp
   1ed6c:	bl	21054 <_ZdlPv@@Base+0x268>
   1ed70:	bl	10d58 <__cxa_end_cleanup@plt>
   1ed74:	andeq	r7, r3, r8, asr #27
   1ed78:	andeq	sl, r3, r0, asr r0
   1ed7c:	andeq	r6, r2, r8, lsr r0
   1ed80:	andeq	r8, r3, ip, lsr #32
   1ed84:	andeq	r6, r2, r0, asr r0
   1ed88:	andeq	r4, r2, r4, asr #17
   1ed8c:	andeq	sl, r3, r0, asr #32
   1ed90:			; <UNDEFINED> instruction: 0x00025bb8
   1ed94:	andeq	r6, r2, ip, rrx
   1ed98:	andeq	sl, r3, r4, asr #1
   1ed9c:	andeq	r4, r2, r8, lsl fp
   1eda0:	andeq	r6, r2, ip, lsr #32
   1eda4:	andeq	r6, r2, r4, asr #1
   1eda8:	andeq	r4, r2, ip, asr #17
   1edac:	andeq	r6, r2, ip, lsl r1
   1edb0:	andeq	r5, r2, r8, ror ip
   1edb4:	andeq	r6, r2, r0, ror #1
   1edb8:	andeq	r6, r2, r0, asr #2
   1edbc:	andeq	r6, r2, r8, asr r1
   1edc0:	andeq	r5, r2, r4, ror ip
   1edc4:	andeq	r6, r2, r8, lsr #2
   1edc8:	andeq	r5, r2, ip, lsr #23
   1edcc:	andeq	r6, r2, ip, asr #2
   1edd0:	andeq	r6, r2, r4, lsr #32
   1edd4:	muleq	r2, r0, r0
   1edd8:	muleq	r2, ip, r0
   1eddc:	strheq	r6, [r2], -r0
   1ede0:	strheq	r6, [r2], -r8
   1ede4:	andeq	r6, r2, r0, lsl #1
   1ede8:	andeq	r4, r2, ip, ror #20
   1edec:	muleq	r2, r8, r0
   1edf0:	ldr	r3, [pc, #216]	; 1eed0 <__printf_chk@plt+0xe004>
   1edf4:	push	{r4, r5, r6, lr}
   1edf8:	mov	r5, r0
   1edfc:	mov	r6, #1
   1ee00:	str	r6, [r3, #300]	; 0x12c
   1ee04:	bl	18fc8 <__printf_chk@plt+0x80fc>
   1ee08:	mov	r0, r5
   1ee0c:	bl	191f0 <__printf_chk@plt+0x8324>
   1ee10:	mov	r0, r5
   1ee14:	bl	1906c <__printf_chk@plt+0x81a0>
   1ee18:	mov	r0, r5
   1ee1c:	bl	1dd24 <__printf_chk@plt+0xce58>
   1ee20:	ldr	r3, [r5, #76]	; 0x4c
   1ee24:	ldr	r4, [pc, #168]	; 1eed4 <__printf_chk@plt+0xe008>
   1ee28:	tst	r3, #1
   1ee2c:	beq	1eea0 <__printf_chk@plt+0xdfd4>
   1ee30:	ldr	r3, [r4]
   1ee34:	mov	r2, #57	; 0x39
   1ee38:	mov	r1, #1
   1ee3c:	ldr	r0, [pc, #148]	; 1eed8 <__printf_chk@plt+0xe00c>
   1ee40:	bl	10dac <fwrite@plt>
   1ee44:	ldr	r3, [r5, #76]	; 0x4c
   1ee48:	tst	r3, #1
   1ee4c:	beq	1eeb8 <__printf_chk@plt+0xdfec>
   1ee50:	mov	r0, r5
   1ee54:	bl	1c2d8 <__printf_chk@plt+0xb40c>
   1ee58:	mov	r0, r5
   1ee5c:	bl	1c10c <__printf_chk@plt+0xb240>
   1ee60:	mov	r0, r5
   1ee64:	bl	1c7a8 <__printf_chk@plt+0xb8dc>
   1ee68:	ldr	r3, [r5]
   1ee6c:	cmp	r3, #0
   1ee70:	ble	1ee94 <__printf_chk@plt+0xdfc8>
   1ee74:	mov	r4, #0
   1ee78:	mov	r1, r4
   1ee7c:	mov	r0, r5
   1ee80:	bl	1e138 <__printf_chk@plt+0xd26c>
   1ee84:	ldr	r3, [r5]
   1ee88:	add	r4, r4, #1
   1ee8c:	cmp	r3, r4
   1ee90:	bgt	1ee78 <__printf_chk@plt+0xdfac>
   1ee94:	mov	r0, r5
   1ee98:	pop	{r4, r5, r6, lr}
   1ee9c:	b	1c928 <__printf_chk@plt+0xba5c>
   1eea0:	mov	r1, r6
   1eea4:	mov	r2, #16
   1eea8:	ldr	r3, [r4]
   1eeac:	ldr	r0, [pc, #40]	; 1eedc <__printf_chk@plt+0xe010>
   1eeb0:	bl	10dac <fwrite@plt>
   1eeb4:	b	1ee30 <__printf_chk@plt+0xdf64>
   1eeb8:	ldr	r3, [r4]
   1eebc:	mov	r2, #4
   1eec0:	mov	r1, #1
   1eec4:	ldr	r0, [pc, #20]	; 1eee0 <__printf_chk@plt+0xe014>
   1eec8:	bl	10dac <fwrite@plt>
   1eecc:	b	1ee50 <__printf_chk@plt+0xdf84>
   1eed0:	andeq	sl, r3, r0, asr #32
   1eed4:	andeq	r8, r3, ip, lsr #32
   1eed8:	andeq	r6, r2, ip, lsl #3
   1eedc:	andeq	r6, r2, r8, ror r1
   1eee0:			; <UNDEFINED> instruction: 0x00024bb4
   1eee4:	cmp	r0, #0
   1eee8:	bxeq	lr
   1eeec:	b	157c0 <__printf_chk@plt+0x48f4>
   1eef0:	bx	lr
   1eef4:	mov	r0, #0
   1eef8:	bx	lr
   1eefc:	mov	r0, #0
   1ef00:	bx	lr
   1ef04:	bx	lr
   1ef08:	bx	lr
   1ef0c:	bx	lr
   1ef10:	bx	lr
   1ef14:	bx	lr
   1ef18:	bx	lr
   1ef1c:	bx	lr
   1ef20:	push	{r4, lr}
   1ef24:	mov	r4, r0
   1ef28:	bl	20dec <_ZdlPv@@Base>
   1ef2c:	mov	r0, r4
   1ef30:	pop	{r4, pc}
   1ef34:	push	{r4, lr}
   1ef38:	mov	r4, r0
   1ef3c:	bl	20dec <_ZdlPv@@Base>
   1ef40:	mov	r0, r4
   1ef44:	pop	{r4, pc}
   1ef48:	push	{r4, lr}
   1ef4c:	mov	r4, r0
   1ef50:	bl	20dec <_ZdlPv@@Base>
   1ef54:	mov	r0, r4
   1ef58:	pop	{r4, pc}
   1ef5c:	push	{r4, lr}
   1ef60:	mov	r4, r0
   1ef64:	bl	20dec <_ZdlPv@@Base>
   1ef68:	mov	r0, r4
   1ef6c:	pop	{r4, pc}
   1ef70:	push	{r4, lr}
   1ef74:	mov	r4, r0
   1ef78:	bl	20dec <_ZdlPv@@Base>
   1ef7c:	mov	r0, r4
   1ef80:	pop	{r4, pc}
   1ef84:	push	{r4, lr}
   1ef88:	mov	r4, r0
   1ef8c:	bl	20dec <_ZdlPv@@Base>
   1ef90:	mov	r0, r4
   1ef94:	pop	{r4, pc}
   1ef98:	push	{r4, lr}
   1ef9c:	mov	r4, r0
   1efa0:	bl	20dec <_ZdlPv@@Base>
   1efa4:	mov	r0, r4
   1efa8:	pop	{r4, pc}
   1efac:	push	{r4, lr}
   1efb0:	mov	r4, r0
   1efb4:	bl	20dec <_ZdlPv@@Base>
   1efb8:	mov	r0, r4
   1efbc:	pop	{r4, pc}
   1efc0:	push	{r4, lr}
   1efc4:	mov	r4, r0
   1efc8:	ldr	r0, [r0, #40]	; 0x28
   1efcc:	bl	10cc8 <free@plt>
   1efd0:	mov	r0, r4
   1efd4:	pop	{r4, pc}
   1efd8:	push	{r4, lr}
   1efdc:	mov	r4, r0
   1efe0:	ldr	r0, [r0, #40]	; 0x28
   1efe4:	bl	10cc8 <free@plt>
   1efe8:	mov	r0, r4
   1efec:	bl	20dec <_ZdlPv@@Base>
   1eff0:	mov	r0, r4
   1eff4:	pop	{r4, pc}
   1eff8:	push	{r4, lr}
   1effc:	mov	r4, r0
   1f000:	ldr	r0, [r0, #40]	; 0x28
   1f004:	bl	10cc8 <free@plt>
   1f008:	mov	r0, r4
   1f00c:	pop	{r4, pc}
   1f010:	push	{r4, lr}
   1f014:	mov	r4, r0
   1f018:	ldr	r0, [r0, #40]	; 0x28
   1f01c:	bl	10cc8 <free@plt>
   1f020:	mov	r0, r4
   1f024:	bl	20dec <_ZdlPv@@Base>
   1f028:	mov	r0, r4
   1f02c:	pop	{r4, pc}
   1f030:	push	{r4, lr}
   1f034:	mov	r4, r0
   1f038:	ldr	r0, [r0, #40]	; 0x28
   1f03c:	bl	10cc8 <free@plt>
   1f040:	mov	r0, r4
   1f044:	pop	{r4, pc}
   1f048:	push	{r4, lr}
   1f04c:	mov	r4, r0
   1f050:	ldr	r0, [r0, #40]	; 0x28
   1f054:	bl	10cc8 <free@plt>
   1f058:	mov	r0, r4
   1f05c:	bl	20dec <_ZdlPv@@Base>
   1f060:	mov	r0, r4
   1f064:	pop	{r4, pc}
   1f068:	push	{r4, lr}
   1f06c:	mov	r4, r0
   1f070:	ldr	r0, [r0, #40]	; 0x28
   1f074:	bl	10cc8 <free@plt>
   1f078:	mov	r0, r4
   1f07c:	pop	{r4, pc}
   1f080:	push	{r4, lr}
   1f084:	mov	r4, r0
   1f088:	ldr	r0, [r0, #40]	; 0x28
   1f08c:	bl	10cc8 <free@plt>
   1f090:	mov	r0, r4
   1f094:	bl	20dec <_ZdlPv@@Base>
   1f098:	mov	r0, r4
   1f09c:	pop	{r4, pc}
   1f0a0:	push	{r4, lr}
   1f0a4:	mov	r4, r0
   1f0a8:	ldr	r0, [r0, #40]	; 0x28
   1f0ac:	bl	10cc8 <free@plt>
   1f0b0:	mov	r0, r4
   1f0b4:	pop	{r4, pc}
   1f0b8:	push	{r4, lr}
   1f0bc:	mov	r4, r0
   1f0c0:	ldr	r0, [r0, #40]	; 0x28
   1f0c4:	bl	10cc8 <free@plt>
   1f0c8:	mov	r0, r4
   1f0cc:	bl	20dec <_ZdlPv@@Base>
   1f0d0:	mov	r0, r4
   1f0d4:	pop	{r4, pc}
   1f0d8:	push	{r4, lr}
   1f0dc:	mov	r4, r0
   1f0e0:	ldr	r0, [r0, #40]	; 0x28
   1f0e4:	bl	10cc8 <free@plt>
   1f0e8:	mov	r0, r4
   1f0ec:	pop	{r4, pc}
   1f0f0:	push	{r4, lr}
   1f0f4:	mov	r4, r0
   1f0f8:	ldr	r0, [r0, #40]	; 0x28
   1f0fc:	bl	10cc8 <free@plt>
   1f100:	mov	r0, r4
   1f104:	bl	20dec <_ZdlPv@@Base>
   1f108:	mov	r0, r4
   1f10c:	pop	{r4, pc}
   1f110:	push	{r4, lr}
   1f114:	mov	r4, r0
   1f118:	ldr	r0, [r0, #40]	; 0x28
   1f11c:	bl	10cc8 <free@plt>
   1f120:	mov	r0, r4
   1f124:	pop	{r4, pc}
   1f128:	push	{r4, lr}
   1f12c:	mov	r4, r0
   1f130:	ldr	r0, [r0, #40]	; 0x28
   1f134:	bl	10cc8 <free@plt>
   1f138:	mov	r0, r4
   1f13c:	bl	20dec <_ZdlPv@@Base>
   1f140:	mov	r0, r4
   1f144:	pop	{r4, pc}
   1f148:	push	{r4, lr}
   1f14c:	mov	r4, r0
   1f150:	ldr	r0, [r0, #40]	; 0x28
   1f154:	ldr	r3, [pc, #20]	; 1f170 <__printf_chk@plt+0xe2a4>
   1f158:	cmp	r0, #0
   1f15c:	str	r3, [r4]
   1f160:	beq	1f168 <__printf_chk@plt+0xe29c>
   1f164:	bl	10d7c <_ZdaPv@plt>
   1f168:	mov	r0, r4
   1f16c:	pop	{r4, pc}
   1f170:	ldrdeq	r3, [r2], -ip
   1f174:	push	{r4, lr}
   1f178:	mov	r4, r0
   1f17c:	ldr	r0, [r0, #40]	; 0x28
   1f180:	ldr	r3, [pc, #28]	; 1f1a4 <__printf_chk@plt+0xe2d8>
   1f184:	cmp	r0, #0
   1f188:	str	r3, [r4]
   1f18c:	beq	1f194 <__printf_chk@plt+0xe2c8>
   1f190:	bl	10d7c <_ZdaPv@plt>
   1f194:	mov	r0, r4
   1f198:	bl	20dec <_ZdlPv@@Base>
   1f19c:	mov	r0, r4
   1f1a0:	pop	{r4, pc}
   1f1a4:	ldrdeq	r3, [r2], -ip
   1f1a8:	push	{r4, lr}
   1f1ac:	mov	r4, r0
   1f1b0:	ldr	r0, [r0, #40]	; 0x28
   1f1b4:	ldr	r3, [pc, #20]	; 1f1d0 <__printf_chk@plt+0xe304>
   1f1b8:	cmp	r0, #0
   1f1bc:	str	r3, [r4]
   1f1c0:	beq	1f1c8 <__printf_chk@plt+0xe2fc>
   1f1c4:	bl	10d7c <_ZdaPv@plt>
   1f1c8:	mov	r0, r4
   1f1cc:	pop	{r4, pc}
   1f1d0:	ldrdeq	r3, [r2], -ip
   1f1d4:	push	{r4, lr}
   1f1d8:	mov	r4, r0
   1f1dc:	ldr	r0, [r0, #40]	; 0x28
   1f1e0:	ldr	r3, [pc, #28]	; 1f204 <__printf_chk@plt+0xe338>
   1f1e4:	cmp	r0, #0
   1f1e8:	str	r3, [r4]
   1f1ec:	beq	1f1f4 <__printf_chk@plt+0xe328>
   1f1f0:	bl	10d7c <_ZdaPv@plt>
   1f1f4:	mov	r0, r4
   1f1f8:	bl	20dec <_ZdlPv@@Base>
   1f1fc:	mov	r0, r4
   1f200:	pop	{r4, pc}
   1f204:	ldrdeq	r3, [r2], -ip
   1f208:	push	{r4, lr}
   1f20c:	mov	r4, r0
   1f210:	ldr	r0, [r0, #40]	; 0x28
   1f214:	ldr	r3, [pc, #20]	; 1f230 <__printf_chk@plt+0xe364>
   1f218:	cmp	r0, #0
   1f21c:	str	r3, [r4]
   1f220:	beq	1f228 <__printf_chk@plt+0xe35c>
   1f224:	bl	10d7c <_ZdaPv@plt>
   1f228:	mov	r0, r4
   1f22c:	pop	{r4, pc}
   1f230:	ldrdeq	r3, [r2], -ip
   1f234:	push	{r4, lr}
   1f238:	mov	r4, r0
   1f23c:	ldr	r0, [r0, #40]	; 0x28
   1f240:	ldr	r3, [pc, #28]	; 1f264 <__printf_chk@plt+0xe398>
   1f244:	cmp	r0, #0
   1f248:	str	r3, [r4]
   1f24c:	beq	1f254 <__printf_chk@plt+0xe388>
   1f250:	bl	10d7c <_ZdaPv@plt>
   1f254:	mov	r0, r4
   1f258:	bl	20dec <_ZdlPv@@Base>
   1f25c:	mov	r0, r4
   1f260:	pop	{r4, pc}
   1f264:	ldrdeq	r3, [r2], -ip
   1f268:	push	{r4, lr}
   1f26c:	mov	r4, r0
   1f270:	ldr	r0, [r0, #40]	; 0x28
   1f274:	ldr	r3, [pc, #20]	; 1f290 <__printf_chk@plt+0xe3c4>
   1f278:	cmp	r0, #0
   1f27c:	str	r3, [r4]
   1f280:	beq	1f288 <__printf_chk@plt+0xe3bc>
   1f284:	bl	10d7c <_ZdaPv@plt>
   1f288:	mov	r0, r4
   1f28c:	pop	{r4, pc}
   1f290:	ldrdeq	r3, [r2], -ip
   1f294:	push	{r4, lr}
   1f298:	mov	r4, r0
   1f29c:	ldr	r0, [r0, #40]	; 0x28
   1f2a0:	ldr	r3, [pc, #28]	; 1f2c4 <__printf_chk@plt+0xe3f8>
   1f2a4:	cmp	r0, #0
   1f2a8:	str	r3, [r4]
   1f2ac:	beq	1f2b4 <__printf_chk@plt+0xe3e8>
   1f2b0:	bl	10d7c <_ZdaPv@plt>
   1f2b4:	mov	r0, r4
   1f2b8:	bl	20dec <_ZdlPv@@Base>
   1f2bc:	mov	r0, r4
   1f2c0:	pop	{r4, pc}
   1f2c4:	ldrdeq	r3, [r2], -ip
   1f2c8:	ldr	r3, [pc, #68]	; 1f314 <__printf_chk@plt+0xe448>
   1f2cc:	push	{r4, r5, r6, lr}
   1f2d0:	mov	r5, r0
   1f2d4:	ldr	r2, [r3]
   1f2d8:	mov	r6, r1
   1f2dc:	cmp	r2, #0
   1f2e0:	ldr	r4, [pc, #48]	; 1f318 <__printf_chk@plt+0xe44c>
   1f2e4:	beq	1f2f4 <__printf_chk@plt+0xe428>
   1f2e8:	ldr	r1, [pc, #44]	; 1f31c <__printf_chk@plt+0xe450>
   1f2ec:	ldr	r0, [r4]
   1f2f0:	bl	21900 <_ZdlPv@@Base+0xb14>
   1f2f4:	mov	r3, r6
   1f2f8:	mov	r2, r5
   1f2fc:	ldr	r1, [pc, #28]	; 1f320 <__printf_chk@plt+0xe454>
   1f300:	ldr	r0, [r4]
   1f304:	bl	21900 <_ZdlPv@@Base+0xb14>
   1f308:	ldr	r0, [r4]
   1f30c:	bl	10e48 <fflush@plt>
   1f310:	bl	10d10 <abort@plt>
   1f314:	andeq	sl, r3, r0, lsl #30
   1f318:	andeq	r8, r3, r8, lsr #32
   1f31c:	andeq	r6, r2, r8, asr #3
   1f320:	ldrdeq	r6, [r2], -r0
   1f324:	push	{r4, r5, r6, r7, r8, lr}
   1f328:	mov	r4, #0
   1f32c:	ldr	r6, [pc, #164]	; 1f3d8 <__printf_chk@plt+0xe50c>
   1f330:	mov	r3, #1
   1f334:	add	r5, r6, #260	; 0x104
   1f338:	str	r3, [r6], #3
   1f33c:	bics	r2, r4, #127	; 0x7f
   1f340:	lsl	r7, r4, #1
   1f344:	uxtb	r3, r4
   1f348:	bne	1f3b0 <__printf_chk@plt+0xe4e4>
   1f34c:	bl	10d88 <__ctype_b_loc@plt>
   1f350:	ldr	r3, [r0]
   1f354:	mov	r8, r0
   1f358:	ldrh	r3, [r3, r7]
   1f35c:	tst	r3, #512	; 0x200
   1f360:	strbeq	r4, [r5]
   1f364:	beq	1f378 <__printf_chk@plt+0xe4ac>
   1f368:	bl	10d1c <__ctype_toupper_loc@plt>
   1f36c:	ldr	r3, [r0]
   1f370:	ldr	r3, [r3, r4, lsl #2]
   1f374:	strb	r3, [r5]
   1f378:	ldr	r3, [r8]
   1f37c:	ldrh	r3, [r3, r7]
   1f380:	tst	r3, #256	; 0x100
   1f384:	beq	1f3c8 <__printf_chk@plt+0xe4fc>
   1f388:	bl	10e78 <__ctype_tolower_loc@plt>
   1f38c:	add	r5, r5, #1
   1f390:	ldr	r3, [r0]
   1f394:	ldr	r3, [r3, r4, lsl #2]
   1f398:	add	r4, r4, #1
   1f39c:	bics	r2, r4, #127	; 0x7f
   1f3a0:	strb	r3, [r6, #1]!
   1f3a4:	lsl	r7, r4, #1
   1f3a8:	uxtb	r3, r4
   1f3ac:	beq	1f34c <__printf_chk@plt+0xe480>
   1f3b0:	add	r4, r4, #1
   1f3b4:	cmp	r4, #256	; 0x100
   1f3b8:	strb	r3, [r5], #1
   1f3bc:	strb	r3, [r6, #1]!
   1f3c0:	bne	1f33c <__printf_chk@plt+0xe470>
   1f3c4:	pop	{r4, r5, r6, r7, r8, pc}
   1f3c8:	strb	r4, [r6, #1]!
   1f3cc:	add	r5, r5, #1
   1f3d0:	add	r4, r4, #1
   1f3d4:	b	1f33c <__printf_chk@plt+0xe470>
   1f3d8:	andeq	sl, r3, ip, ror r1
   1f3dc:	sub	r2, r0, #1
   1f3e0:	mov	r3, #0
   1f3e4:	strb	r3, [r2, #1]!
   1f3e8:	add	r3, r3, #1
   1f3ec:	cmp	r3, #256	; 0x100
   1f3f0:	bne	1f3e4 <__printf_chk@plt+0xe518>
   1f3f4:	bx	lr
   1f3f8:	bx	lr
   1f3fc:	ldr	r3, [pc, #28]	; 1f420 <__printf_chk@plt+0xe554>
   1f400:	push	{r4, lr}
   1f404:	mov	r4, r0
   1f408:	ldr	r3, [r3]
   1f40c:	cmp	r3, #0
   1f410:	bne	1f418 <__printf_chk@plt+0xe54c>
   1f414:	bl	1f324 <__printf_chk@plt+0xe458>
   1f418:	mov	r0, r4
   1f41c:	pop	{r4, pc}
   1f420:	andeq	sl, r3, ip, ror r1
   1f424:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f428:	sub	sp, sp, #28
   1f42c:	ldr	r6, [pc, #596]	; 1f688 <__printf_chk@plt+0xe7bc>
   1f430:	mov	r4, #0
   1f434:	add	r3, r6, #1792	; 0x700
   1f438:	add	r2, r6, #2048	; 0x800
   1f43c:	add	r3, r3, #4
   1f440:	add	r7, r6, #1024	; 0x400
   1f444:	add	r9, r6, #1280	; 0x500
   1f448:	add	r8, r6, #1536	; 0x600
   1f44c:	add	r0, r6, #2304	; 0x900
   1f450:	str	r3, [sp, #8]
   1f454:	add	r3, r2, #4
   1f458:	add	ip, r6, #2560	; 0xa00
   1f45c:	mov	r2, r6
   1f460:	str	r3, [sp, #12]
   1f464:	add	fp, r6, #260	; 0x104
   1f468:	add	r3, r0, #4
   1f46c:	add	sl, r6, #516	; 0x204
   1f470:	add	r7, r7, #4
   1f474:	add	r9, r9, #4
   1f478:	add	r8, r8, #4
   1f47c:	add	r6, r6, #772	; 0x304
   1f480:	mov	r5, r4
   1f484:	mov	r1, #1
   1f488:	str	r3, [sp, #16]
   1f48c:	add	r3, ip, #4
   1f490:	str	r3, [sp, #4]
   1f494:	str	r1, [r2], #3
   1f498:	bics	r1, r4, #127	; 0x7f
   1f49c:	bne	1f5c0 <__printf_chk@plt+0xe6f4>
   1f4a0:	str	r2, [sp, #20]
   1f4a4:	bl	10d88 <__ctype_b_loc@plt>
   1f4a8:	lsl	r1, r4, #1
   1f4ac:	mov	r3, #1
   1f4b0:	ldr	r2, [sp, #20]
   1f4b4:	ldr	ip, [r0]
   1f4b8:	ldrh	ip, [ip, r1]
   1f4bc:	ands	ip, ip, #1024	; 0x400
   1f4c0:	strbne	r3, [fp]
   1f4c4:	strbeq	ip, [fp]
   1f4c8:	ldr	ip, [r0]
   1f4cc:	ldrh	ip, [ip, r1]
   1f4d0:	ands	ip, ip, #256	; 0x100
   1f4d4:	strbne	r3, [sl]
   1f4d8:	strbeq	ip, [sl]
   1f4dc:	ldr	ip, [r0]
   1f4e0:	ldrh	ip, [ip, r1]
   1f4e4:	ands	ip, ip, #512	; 0x200
   1f4e8:	strbeq	ip, [r6]
   1f4ec:	sub	ip, r4, #48	; 0x30
   1f4f0:	strbne	r3, [r6]
   1f4f4:	cmp	ip, #9
   1f4f8:	bls	1f680 <__printf_chk@plt+0xe7b4>
   1f4fc:	strb	r5, [r7]
   1f500:	ldr	ip, [r0]
   1f504:	ldrh	ip, [ip, r1]
   1f508:	ands	ip, ip, #4096	; 0x1000
   1f50c:	bne	1f654 <__printf_chk@plt+0xe788>
   1f510:	ldr	lr, [sp, #8]
   1f514:	strb	ip, [lr, r4]
   1f518:	ldr	ip, [r0]
   1f51c:	ldrh	ip, [ip, r1]
   1f520:	ands	ip, ip, #8192	; 0x2000
   1f524:	bne	1f66c <__printf_chk@plt+0xe7a0>
   1f528:	strb	ip, [r9]
   1f52c:	ldr	ip, [r0]
   1f530:	ldrh	ip, [ip, r1]
   1f534:	ands	ip, ip, #4
   1f538:	bne	1f634 <__printf_chk@plt+0xe768>
   1f53c:	ldr	lr, [sp, #12]
   1f540:	strb	ip, [lr, r4]
   1f544:	ldr	ip, [r0]
   1f548:	ldrh	ip, [ip, r1]
   1f54c:	ands	ip, ip, #8
   1f550:	bne	1f64c <__printf_chk@plt+0xe780>
   1f554:	strb	ip, [r8]
   1f558:	ldr	ip, [r0]
   1f55c:	ldrh	ip, [ip, r1]
   1f560:	ands	ip, ip, #16384	; 0x4000
   1f564:	bne	1f610 <__printf_chk@plt+0xe744>
   1f568:	ldr	lr, [sp, #16]
   1f56c:	strb	ip, [lr, r4]
   1f570:	ldr	lr, [r0]
   1f574:	ldrsh	lr, [lr, r1]
   1f578:	cmp	lr, #0
   1f57c:	blt	1f674 <__printf_chk@plt+0xe7a8>
   1f580:	ldr	lr, [sp, #4]
   1f584:	strb	ip, [lr, r4]
   1f588:	ldr	r0, [r0]
   1f58c:	add	r4, r4, #1
   1f590:	add	fp, fp, #1
   1f594:	ldrh	r1, [r0, r1]
   1f598:	add	sl, sl, #1
   1f59c:	add	r6, r6, #1
   1f5a0:	add	r7, r7, #1
   1f5a4:	lsr	r1, r1, #1
   1f5a8:	and	r1, r1, #1
   1f5ac:	strb	r1, [r2, #1]!
   1f5b0:	bics	r1, r4, #127	; 0x7f
   1f5b4:	add	r9, r9, #1
   1f5b8:	add	r8, r8, #1
   1f5bc:	beq	1f4a0 <__printf_chk@plt+0xe5d4>
   1f5c0:	ldr	r1, [sp, #8]
   1f5c4:	strb	r5, [fp], #1
   1f5c8:	strb	r5, [sl], #1
   1f5cc:	strb	r5, [r4, r1]
   1f5d0:	ldr	r1, [sp, #12]
   1f5d4:	strb	r5, [r6], #1
   1f5d8:	strb	r5, [r7], #1
   1f5dc:	strb	r5, [r4, r1]
   1f5e0:	ldr	r1, [sp, #16]
   1f5e4:	strb	r5, [r9], #1
   1f5e8:	strb	r5, [r8], #1
   1f5ec:	strb	r5, [r4, r1]
   1f5f0:	ldr	r1, [sp, #4]
   1f5f4:	strb	r5, [r2, #1]!
   1f5f8:	strb	r5, [r4, r1]
   1f5fc:	add	r4, r4, #1
   1f600:	cmp	r4, #256	; 0x100
   1f604:	bne	1f498 <__printf_chk@plt+0xe5cc>
   1f608:	add	sp, sp, #28
   1f60c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f610:	ldr	ip, [sp, #16]
   1f614:	strb	r3, [ip, r4]
   1f618:	ldr	ip, [r0]
   1f61c:	ldrsh	ip, [ip, r1]
   1f620:	cmp	ip, #0
   1f624:	blt	1f674 <__printf_chk@plt+0xe7a8>
   1f628:	ldr	ip, [sp, #4]
   1f62c:	strb	r5, [ip, r4]
   1f630:	b	1f588 <__printf_chk@plt+0xe6bc>
   1f634:	ldr	ip, [sp, #12]
   1f638:	strb	r3, [ip, r4]
   1f63c:	ldr	ip, [r0]
   1f640:	ldrh	ip, [ip, r1]
   1f644:	ands	ip, ip, #8
   1f648:	beq	1f554 <__printf_chk@plt+0xe688>
   1f64c:	strb	r3, [r8]
   1f650:	b	1f558 <__printf_chk@plt+0xe68c>
   1f654:	ldr	ip, [sp, #8]
   1f658:	strb	r3, [ip, r4]
   1f65c:	ldr	ip, [r0]
   1f660:	ldrh	ip, [ip, r1]
   1f664:	ands	ip, ip, #8192	; 0x2000
   1f668:	beq	1f528 <__printf_chk@plt+0xe65c>
   1f66c:	strb	r3, [r9]
   1f670:	b	1f52c <__printf_chk@plt+0xe660>
   1f674:	ldr	ip, [sp, #4]
   1f678:	strb	r3, [ip, r4]
   1f67c:	b	1f588 <__printf_chk@plt+0xe6bc>
   1f680:	strb	r3, [r7]
   1f684:	b	1f500 <__printf_chk@plt+0xe634>
   1f688:	andeq	sl, r3, r0, lsl #7
   1f68c:	sub	r3, r0, #1
   1f690:	add	r2, r0, #255	; 0xff
   1f694:	mov	r1, #0
   1f698:	strb	r1, [r3, #1]!
   1f69c:	cmp	r3, r2
   1f6a0:	bne	1f698 <__printf_chk@plt+0xe7cc>
   1f6a4:	bx	lr
   1f6a8:	sub	r3, r0, #1
   1f6ac:	add	r1, r0, #255	; 0xff
   1f6b0:	mov	r2, #0
   1f6b4:	strb	r2, [r3, #1]!
   1f6b8:	cmp	r3, r1
   1f6bc:	bne	1f6b4 <__printf_chk@plt+0xe7e8>
   1f6c0:	bx	lr
   1f6c4:	sub	r3, r0, #1
   1f6c8:	add	ip, r0, #255	; 0xff
   1f6cc:	mov	r2, #0
   1f6d0:	strb	r2, [r3, #1]!
   1f6d4:	cmp	r3, ip
   1f6d8:	bne	1f6d0 <__printf_chk@plt+0xe804>
   1f6dc:	ldrb	r3, [r1]
   1f6e0:	cmp	r3, #0
   1f6e4:	bxeq	lr
   1f6e8:	mov	r2, #1
   1f6ec:	strb	r2, [r0, r3]
   1f6f0:	ldrb	r3, [r1, #1]!
   1f6f4:	cmp	r3, #0
   1f6f8:	bne	1f6ec <__printf_chk@plt+0xe820>
   1f6fc:	bx	lr
   1f700:	sub	r3, r0, #1
   1f704:	add	ip, r0, #255	; 0xff
   1f708:	mov	r2, #0
   1f70c:	strb	r2, [r3, #1]!
   1f710:	cmp	r3, ip
   1f714:	bne	1f70c <__printf_chk@plt+0xe840>
   1f718:	ldrb	r3, [r1]
   1f71c:	cmp	r3, #0
   1f720:	bxeq	lr
   1f724:	mov	r2, #1
   1f728:	strb	r2, [r0, r3]
   1f72c:	ldrb	r3, [r1, #1]!
   1f730:	cmp	r3, #0
   1f734:	bne	1f728 <__printf_chk@plt+0xe85c>
   1f738:	bx	lr
   1f73c:	bx	lr
   1f740:	push	{lr}		; (str lr, [sp, #-4]!)
   1f744:	sub	r1, r1, #1
   1f748:	mov	r3, r0
   1f74c:	add	ip, r0, #256	; 0x100
   1f750:	mov	lr, #1
   1f754:	ldrb	r2, [r1, #1]!
   1f758:	add	r3, r3, #1
   1f75c:	cmp	r2, #0
   1f760:	strbne	lr, [r3, #-1]
   1f764:	cmp	r3, ip
   1f768:	bne	1f754 <__printf_chk@plt+0xe888>
   1f76c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f770:	ldr	r3, [pc, #28]	; 1f794 <__printf_chk@plt+0xe8c8>
   1f774:	push	{r4, lr}
   1f778:	mov	r4, r0
   1f77c:	ldr	r3, [r3]
   1f780:	cmp	r3, #0
   1f784:	bne	1f78c <__printf_chk@plt+0xe8c0>
   1f788:	bl	1f424 <__printf_chk@plt+0xe558>
   1f78c:	mov	r0, r4
   1f790:	pop	{r4, pc}
   1f794:	andeq	sl, r3, r0, lsl #7
   1f798:	ldr	r3, [pc, #20]	; 1f7b4 <__printf_chk@plt+0xe8e8>
   1f79c:	cmp	r1, #0
   1f7a0:	moveq	r1, r3
   1f7a4:	mov	r3, #1
   1f7a8:	str	r1, [r0, #8]
   1f7ac:	str	r3, [r0]
   1f7b0:	bx	lr
   1f7b4:	strdeq	r6, [r2], -ip
   1f7b8:	mov	r2, #0
   1f7bc:	str	r2, [r0]
   1f7c0:	bx	lr
   1f7c4:	mov	r2, #3
   1f7c8:	str	r1, [r0, #8]
   1f7cc:	str	r2, [r0]
   1f7d0:	bx	lr
   1f7d4:	mov	r2, #4
   1f7d8:	str	r1, [r0, #8]
   1f7dc:	str	r2, [r0]
   1f7e0:	bx	lr
   1f7e4:	mov	r2, #2
   1f7e8:	strb	r1, [r0, #8]
   1f7ec:	str	r2, [r0]
   1f7f0:	bx	lr
   1f7f4:	mov	r2, #5
   1f7f8:	vstr	d0, [r0, #8]
   1f7fc:	str	r2, [r0]
   1f800:	bx	lr
   1f804:	ldr	r0, [r0]
   1f808:	clz	r0, r0
   1f80c:	lsr	r0, r0, #5
   1f810:	bx	lr
   1f814:	ldr	r3, [r0]
   1f818:	push	{r4, lr}
   1f81c:	sub	r3, r3, #1
   1f820:	cmp	r3, #4
   1f824:	ldrls	pc, [pc, r3, lsl #2]
   1f828:	b	1f8b0 <__printf_chk@plt+0xe9e4>
   1f82c:	andeq	pc, r1, r0, ror r8	; <UNPREDICTABLE>
   1f830:	andeq	pc, r1, r4, lsl #17
   1f834:	muleq	r1, r8, r8
   1f838:	andeq	pc, r1, r0, asr #16
   1f83c:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   1f840:	ldr	r0, [r0, #8]
   1f844:	bl	20b6c <__printf_chk@plt+0xfca0>
   1f848:	ldr	r3, [pc, #100]	; 1f8b4 <__printf_chk@plt+0xe9e8>
   1f84c:	pop	{r4, lr}
   1f850:	ldr	r1, [r3]
   1f854:	b	10e84 <fputs@plt>
   1f858:	ldr	ip, [pc, #84]	; 1f8b4 <__printf_chk@plt+0xe9e8>
   1f85c:	ldrd	r2, [r0, #8]
   1f860:	ldr	r1, [pc, #80]	; 1f8b8 <__printf_chk@plt+0xe9ec>
   1f864:	ldr	r0, [ip]
   1f868:	pop	{r4, lr}
   1f86c:	b	21900 <_ZdlPv@@Base+0xb14>
   1f870:	ldr	r3, [pc, #60]	; 1f8b4 <__printf_chk@plt+0xe9e8>
   1f874:	ldr	r0, [r0, #8]
   1f878:	pop	{r4, lr}
   1f87c:	ldr	r1, [r3]
   1f880:	b	10e84 <fputs@plt>
   1f884:	ldr	r3, [pc, #40]	; 1f8b4 <__printf_chk@plt+0xe9e8>
   1f888:	ldrb	r0, [r0, #8]
   1f88c:	pop	{r4, lr}
   1f890:	ldr	r1, [r3]
   1f894:	b	10d64 <putc@plt>
   1f898:	ldr	r0, [r0, #8]
   1f89c:	bl	20ae0 <__printf_chk@plt+0xfc14>
   1f8a0:	ldr	r3, [pc, #12]	; 1f8b4 <__printf_chk@plt+0xe9e8>
   1f8a4:	pop	{r4, lr}
   1f8a8:	ldr	r1, [r3]
   1f8ac:	b	10e84 <fputs@plt>
   1f8b0:	pop	{r4, pc}
   1f8b4:	andeq	r8, r3, r8, lsr #32
   1f8b8:	andeq	r6, r2, r4, lsl #4
   1f8bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f8c0:	subs	r4, r0, #0
   1f8c4:	mov	r6, r1
   1f8c8:	mov	r7, r2
   1f8cc:	mov	r8, r3
   1f8d0:	beq	1f9bc <__printf_chk@plt+0xeaf0>
   1f8d4:	ldr	r5, [pc, #288]	; 1f9fc <__printf_chk@plt+0xeb30>
   1f8d8:	ldr	r9, [pc, #288]	; 1fa00 <__printf_chk@plt+0xeb34>
   1f8dc:	ldrb	r0, [r4]
   1f8e0:	cmp	r0, #0
   1f8e4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f8e8:	cmp	r0, #37	; 0x25
   1f8ec:	bne	1f9ac <__printf_chk@plt+0xeae0>
   1f8f0:	ldrb	r3, [r4, #1]
   1f8f4:	add	r4, r4, #2
   1f8f8:	sub	r3, r3, #37	; 0x25
   1f8fc:	cmp	r3, #14
   1f900:	ldrls	pc, [pc, r3, lsl #2]
   1f904:	b	1f99c <__printf_chk@plt+0xead0>
   1f908:	andeq	pc, r1, ip, lsl #19
   1f90c:	muleq	r1, ip, r9
   1f910:	muleq	r1, ip, r9
   1f914:	muleq	r1, ip, r9
   1f918:	muleq	r1, ip, r9
   1f91c:	muleq	r1, ip, r9
   1f920:	muleq	r1, ip, r9
   1f924:	muleq	r1, ip, r9
   1f928:	muleq	r1, ip, r9
   1f92c:	muleq	r1, ip, r9
   1f930:	muleq	r1, ip, r9
   1f934:	muleq	r1, ip, r9
   1f938:	andeq	pc, r1, r4, ror r9	; <UNPREDICTABLE>
   1f93c:	andeq	pc, r1, ip, asr r9	; <UNPREDICTABLE>
   1f940:	andeq	pc, r1, r4, asr #18
   1f944:	ldr	r3, [r8]
   1f948:	cmp	r3, #0
   1f94c:	beq	1f9ec <__printf_chk@plt+0xeb20>
   1f950:	mov	r0, r8
   1f954:	bl	1f814 <__printf_chk@plt+0xe948>
   1f958:	b	1f8dc <__printf_chk@plt+0xea10>
   1f95c:	ldr	r3, [r7]
   1f960:	cmp	r3, #0
   1f964:	beq	1f9dc <__printf_chk@plt+0xeb10>
   1f968:	mov	r0, r7
   1f96c:	bl	1f814 <__printf_chk@plt+0xe948>
   1f970:	b	1f8dc <__printf_chk@plt+0xea10>
   1f974:	ldr	r3, [r6]
   1f978:	cmp	r3, #0
   1f97c:	beq	1f9cc <__printf_chk@plt+0xeb00>
   1f980:	mov	r0, r6
   1f984:	bl	1f814 <__printf_chk@plt+0xe948>
   1f988:	b	1f8dc <__printf_chk@plt+0xea10>
   1f98c:	ldr	r1, [r5]
   1f990:	mov	r0, #37	; 0x25
   1f994:	bl	10da0 <fputc@plt>
   1f998:	b	1f8dc <__printf_chk@plt+0xea10>
   1f99c:	mov	r1, r9
   1f9a0:	mov	r0, #120	; 0x78
   1f9a4:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1f9a8:	b	1f8dc <__printf_chk@plt+0xea10>
   1f9ac:	ldr	r1, [r5]
   1f9b0:	add	r4, r4, #1
   1f9b4:	bl	10d64 <putc@plt>
   1f9b8:	b	1f8dc <__printf_chk@plt+0xea10>
   1f9bc:	ldr	r1, [pc, #60]	; 1fa00 <__printf_chk@plt+0xeb34>
   1f9c0:	mov	r0, #98	; 0x62
   1f9c4:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1f9c8:	b	1f8d4 <__printf_chk@plt+0xea08>
   1f9cc:	mov	r1, r9
   1f9d0:	mov	r0, #108	; 0x6c
   1f9d4:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1f9d8:	b	1f980 <__printf_chk@plt+0xeab4>
   1f9dc:	mov	r1, r9
   1f9e0:	mov	r0, #112	; 0x70
   1f9e4:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1f9e8:	b	1f968 <__printf_chk@plt+0xea9c>
   1f9ec:	mov	r1, r9
   1f9f0:	mov	r0, #116	; 0x74
   1f9f4:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   1f9f8:	b	1f950 <__printf_chk@plt+0xea84>
   1f9fc:	andeq	r8, r3, r8, lsr #32
   1fa00:	andeq	r6, r2, r8, lsl #4
   1fa04:	ldr	ip, [pc, #340]	; 1fb60 <__printf_chk@plt+0xec94>
   1fa08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fa0c:	sub	sp, sp, #20
   1fa10:	mvn	r5, r2
   1fa14:	mov	r8, r2
   1fa18:	ldr	r2, [ip]
   1fa1c:	cmp	r0, #0
   1fa20:	mov	r6, r3
   1fa24:	add	r9, sp, #60	; 0x3c
   1fa28:	ldr	r3, [sp, #56]	; 0x38
   1fa2c:	lsr	r5, r5, #31
   1fa30:	moveq	r5, #0
   1fa34:	cmp	r2, #0
   1fa38:	ldr	r4, [pc, #292]	; 1fb64 <__printf_chk@plt+0xec98>
   1fa3c:	str	r1, [sp, #12]
   1fa40:	mov	r7, r0
   1fa44:	str	r3, [sp, #8]
   1fa48:	ldm	r9, {r9, sl, fp}
   1fa4c:	beq	1fad8 <__printf_chk@plt+0xec0c>
   1fa50:	ldr	r1, [pc, #272]	; 1fb68 <__printf_chk@plt+0xec9c>
   1fa54:	ldr	r0, [r4]
   1fa58:	bl	21900 <_ZdlPv@@Base+0xb14>
   1fa5c:	cmp	r5, #0
   1fa60:	bne	1fae0 <__printf_chk@plt+0xec14>
   1fa64:	ldr	r1, [r4]
   1fa68:	mov	r0, #32
   1fa6c:	bl	10da0 <fputc@plt>
   1fa70:	cmp	r6, #0
   1fa74:	beq	1fb24 <__printf_chk@plt+0xec58>
   1fa78:	cmp	r6, #2
   1fa7c:	bne	1faa0 <__printf_chk@plt+0xebd4>
   1fa80:	ldr	r3, [r4]
   1fa84:	mov	r2, #12
   1fa88:	mov	r1, #1
   1fa8c:	ldr	r0, [pc, #216]	; 1fb6c <__printf_chk@plt+0xeca0>
   1fa90:	bl	10dac <fwrite@plt>
   1fa94:	ldr	r1, [r4]
   1fa98:	mov	r0, #32
   1fa9c:	bl	10da0 <fputc@plt>
   1faa0:	mov	r3, fp
   1faa4:	mov	r2, sl
   1faa8:	mov	r1, r9
   1faac:	ldr	r0, [sp, #8]
   1fab0:	bl	1f8bc <__printf_chk@plt+0xe9f0>
   1fab4:	ldr	r1, [r4]
   1fab8:	mov	r0, #10
   1fabc:	bl	10da0 <fputc@plt>
   1fac0:	ldr	r0, [r4]
   1fac4:	bl	10e48 <fflush@plt>
   1fac8:	cmp	r6, #2
   1facc:	beq	1fb3c <__printf_chk@plt+0xec70>
   1fad0:	add	sp, sp, #20
   1fad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fad8:	cmp	r5, #0
   1fadc:	beq	1fa70 <__printf_chk@plt+0xeba4>
   1fae0:	ldr	r1, [pc, #136]	; 1fb70 <__printf_chk@plt+0xeca4>
   1fae4:	mov	r0, r7
   1fae8:	bl	10e18 <strcmp@plt>
   1faec:	ldr	r3, [pc, #128]	; 1fb74 <__printf_chk@plt+0xeca8>
   1faf0:	ldr	r1, [r4]
   1faf4:	cmp	r0, #0
   1faf8:	moveq	r7, r3
   1fafc:	ldr	r3, [sp, #12]
   1fb00:	cmp	r3, #0
   1fb04:	beq	1fb48 <__printf_chk@plt+0xec7c>
   1fb08:	str	r8, [sp]
   1fb0c:	ldr	r3, [sp, #12]
   1fb10:	mov	r2, r7
   1fb14:	mov	r0, r1
   1fb18:	ldr	r1, [pc, #88]	; 1fb78 <__printf_chk@plt+0xecac>
   1fb1c:	bl	21900 <_ZdlPv@@Base+0xb14>
   1fb20:	b	1fa64 <__printf_chk@plt+0xeb98>
   1fb24:	ldr	r3, [r4]
   1fb28:	mov	r2, #8
   1fb2c:	mov	r1, #1
   1fb30:	ldr	r0, [pc, #68]	; 1fb7c <__printf_chk@plt+0xecb0>
   1fb34:	bl	10dac <fwrite@plt>
   1fb38:	b	1fa94 <__printf_chk@plt+0xebc8>
   1fb3c:	add	sp, sp, #20
   1fb40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fb44:	b	1fcf0 <__printf_chk@plt+0xee24>
   1fb48:	mov	r3, r8
   1fb4c:	mov	r2, r7
   1fb50:	mov	r0, r1
   1fb54:	ldr	r1, [pc, #36]	; 1fb80 <__printf_chk@plt+0xecb4>
   1fb58:	bl	21900 <_ZdlPv@@Base+0xb14>
   1fb5c:	b	1fa64 <__printf_chk@plt+0xeb98>
   1fb60:	andeq	sl, r3, r0, lsl #30
   1fb64:	andeq	r8, r3, r8, lsr #32
   1fb68:	andeq	r6, r2, r0, asr #4
   1fb6c:	andeq	r6, r2, r8, asr r2
   1fb70:	andeq	r3, r2, ip, ror #30
   1fb74:	andeq	r6, r2, ip, lsr #4
   1fb78:	andeq	r6, r2, r4, asr #4
   1fb7c:	andeq	r6, r2, r8, ror #4
   1fb80:	andeq	r6, r2, r0, asr r2
   1fb84:	push	{r4, lr}
   1fb88:	sub	sp, sp, #16
   1fb8c:	ldr	lr, [pc, #40]	; 1fbbc <__printf_chk@plt+0xecf0>
   1fb90:	ldr	ip, [pc, #40]	; 1fbc0 <__printf_chk@plt+0xecf4>
   1fb94:	ldr	r4, [pc, #40]	; 1fbc4 <__printf_chk@plt+0xecf8>
   1fb98:	strd	r2, [sp, #8]
   1fb9c:	strd	r0, [sp]
   1fba0:	ldr	r2, [r4]
   1fba4:	ldr	r1, [lr]
   1fba8:	ldr	r0, [ip]
   1fbac:	mov	r3, #1
   1fbb0:	bl	1fa04 <__printf_chk@plt+0xeb38>
   1fbb4:	add	sp, sp, #16
   1fbb8:	pop	{r4, pc}
   1fbbc:	muleq	r3, r8, lr
   1fbc0:	muleq	r3, ip, lr
   1fbc4:	strdeq	sl, [r3], -ip
   1fbc8:	push	{r4, lr}
   1fbcc:	sub	sp, sp, #16
   1fbd0:	ldr	lr, [pc, #40]	; 1fc00 <__printf_chk@plt+0xed34>
   1fbd4:	ldr	ip, [pc, #40]	; 1fc04 <__printf_chk@plt+0xed38>
   1fbd8:	ldr	r4, [pc, #40]	; 1fc08 <__printf_chk@plt+0xed3c>
   1fbdc:	strd	r2, [sp, #8]
   1fbe0:	strd	r0, [sp]
   1fbe4:	ldr	r2, [r4]
   1fbe8:	ldr	r1, [lr]
   1fbec:	ldr	r0, [ip]
   1fbf0:	mov	r3, #0
   1fbf4:	bl	1fa04 <__printf_chk@plt+0xeb38>
   1fbf8:	add	sp, sp, #16
   1fbfc:	pop	{r4, pc}
   1fc00:	muleq	r3, r8, lr
   1fc04:	muleq	r3, ip, lr
   1fc08:	strdeq	sl, [r3], -ip
   1fc0c:	push	{r4, lr}
   1fc10:	sub	sp, sp, #16
   1fc14:	ldr	lr, [pc, #40]	; 1fc44 <__printf_chk@plt+0xed78>
   1fc18:	ldr	ip, [pc, #40]	; 1fc48 <__printf_chk@plt+0xed7c>
   1fc1c:	ldr	r4, [pc, #40]	; 1fc4c <__printf_chk@plt+0xed80>
   1fc20:	strd	r2, [sp, #8]
   1fc24:	strd	r0, [sp]
   1fc28:	ldr	r2, [r4]
   1fc2c:	ldr	r1, [lr]
   1fc30:	ldr	r0, [ip]
   1fc34:	mov	r3, #2
   1fc38:	bl	1fa04 <__printf_chk@plt+0xeb38>
   1fc3c:	add	sp, sp, #16
   1fc40:	pop	{r4, pc}
   1fc44:	muleq	r3, r8, lr
   1fc48:	muleq	r3, ip, lr
   1fc4c:	strdeq	sl, [r3], -ip
   1fc50:	push	{lr}		; (str lr, [sp, #-4]!)
   1fc54:	sub	sp, sp, #20
   1fc58:	ldr	lr, [sp, #24]
   1fc5c:	ldr	ip, [sp, #28]
   1fc60:	strd	r2, [sp]
   1fc64:	str	lr, [sp, #8]
   1fc68:	mov	r2, r1
   1fc6c:	str	ip, [sp, #12]
   1fc70:	mov	r3, #1
   1fc74:	mov	r1, #0
   1fc78:	bl	1fa04 <__printf_chk@plt+0xeb38>
   1fc7c:	add	sp, sp, #20
   1fc80:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc84:	push	{lr}		; (str lr, [sp, #-4]!)
   1fc88:	sub	sp, sp, #20
   1fc8c:	ldr	lr, [sp, #24]
   1fc90:	ldr	ip, [sp, #28]
   1fc94:	str	r3, [sp, #4]
   1fc98:	mov	r3, #0
   1fc9c:	str	r2, [sp]
   1fca0:	str	lr, [sp, #8]
   1fca4:	mov	r2, r1
   1fca8:	str	ip, [sp, #12]
   1fcac:	mov	r1, r3
   1fcb0:	bl	1fa04 <__printf_chk@plt+0xeb38>
   1fcb4:	add	sp, sp, #20
   1fcb8:	pop	{pc}		; (ldr pc, [sp], #4)
   1fcbc:	push	{lr}		; (str lr, [sp, #-4]!)
   1fcc0:	sub	sp, sp, #20
   1fcc4:	ldr	lr, [sp, #24]
   1fcc8:	ldr	ip, [sp, #28]
   1fccc:	strd	r2, [sp]
   1fcd0:	str	lr, [sp, #8]
   1fcd4:	mov	r2, r1
   1fcd8:	str	ip, [sp, #12]
   1fcdc:	mov	r3, #2
   1fce0:	mov	r1, #0
   1fce4:	bl	1fa04 <__printf_chk@plt+0xeb38>
   1fce8:	add	sp, sp, #20
   1fcec:	pop	{pc}		; (ldr pc, [sp], #4)
   1fcf0:	push	{r4, lr}
   1fcf4:	mov	r0, #3
   1fcf8:	bl	10ce0 <exit@plt>
   1fcfc:	ldr	ip, [r1, #36]	; 0x24
   1fd00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd04:	ldr	r7, [r1, #32]
   1fd08:	ldr	r6, [r1]
   1fd0c:	add	r5, r0, ip, lsl #2
   1fd10:	mov	r4, r7
   1fd14:	mov	lr, r6
   1fd18:	cmp	lr, ip
   1fd1c:	movle	r3, #0
   1fd20:	movgt	r3, #1
   1fd24:	cmp	r4, ip
   1fd28:	movge	r3, #0
   1fd2c:	cmp	r3, #0
   1fd30:	beq	1fdac <__printf_chk@plt+0xeee0>
   1fd34:	sub	fp, lr, ip
   1fd38:	sub	r8, ip, r4
   1fd3c:	cmp	fp, r8
   1fd40:	ble	1fd78 <__printf_chk@plt+0xeeac>
   1fd44:	sub	lr, lr, r8
   1fd48:	add	r8, r8, lr
   1fd4c:	sub	r2, r4, #-1073741823	; 0xc0000001
   1fd50:	add	r8, r0, r8, lsl #2
   1fd54:	add	r3, r0, lr, lsl #2
   1fd58:	add	r2, r0, r2, lsl #2
   1fd5c:	ldr	r9, [r2, #4]!
   1fd60:	ldr	sl, [r3]
   1fd64:	str	sl, [r2]
   1fd68:	str	r9, [r3], #4
   1fd6c:	cmp	r8, r3
   1fd70:	bne	1fd5c <__printf_chk@plt+0xee90>
   1fd74:	b	1fd18 <__printf_chk@plt+0xee4c>
   1fd78:	sub	r2, r4, #-1073741823	; 0xc0000001
   1fd7c:	add	sl, fp, ip
   1fd80:	add	r2, r0, r2, lsl #2
   1fd84:	add	sl, r0, sl, lsl #2
   1fd88:	mov	r3, r5
   1fd8c:	ldr	r8, [r2, #4]!
   1fd90:	ldr	r9, [r3]
   1fd94:	str	r9, [r2]
   1fd98:	str	r8, [r3], #4
   1fd9c:	cmp	r3, sl
   1fda0:	bne	1fd8c <__printf_chk@plt+0xeec0>
   1fda4:	add	r4, r4, fp
   1fda8:	b	1fd18 <__printf_chk@plt+0xee4c>
   1fdac:	sub	ip, r6, ip
   1fdb0:	add	r7, ip, r7
   1fdb4:	str	r7, [r1, #32]
   1fdb8:	str	r6, [r1, #36]	; 0x24
   1fdbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fdc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fdc4:	sub	sp, sp, #60	; 0x3c
   1fdc8:	mov	r9, r2
   1fdcc:	ldr	r4, [sp, #108]	; 0x6c
   1fdd0:	ldrb	r2, [r2]
   1fdd4:	str	r1, [sp, #8]
   1fdd8:	ldr	r1, [r4, #4]
   1fddc:	cmp	r2, #58	; 0x3a
   1fde0:	movne	r2, r1
   1fde4:	moveq	r2, #0
   1fde8:	subs	r7, r0, #0
   1fdec:	str	r2, [sp, #16]
   1fdf0:	str	r3, [sp, #12]
   1fdf4:	ble	20058 <__printf_chk@plt+0xf18c>
   1fdf8:	ldr	r3, [r4]
   1fdfc:	mov	r2, #0
   1fe00:	cmp	r3, r2
   1fe04:	str	r2, [r4, #12]
   1fe08:	beq	1fef4 <__printf_chk@plt+0xf028>
   1fe0c:	ldr	r2, [r4, #16]
   1fe10:	cmp	r2, #0
   1fe14:	beq	1ff00 <__printf_chk@plt+0xf034>
   1fe18:	ldr	r5, [r4, #20]
   1fe1c:	cmp	r5, #0
   1fe20:	beq	1ff48 <__printf_chk@plt+0xf07c>
   1fe24:	ldrb	r3, [r5]
   1fe28:	cmp	r3, #0
   1fe2c:	beq	1ff48 <__printf_chk@plt+0xf07c>
   1fe30:	ldr	r3, [sp, #12]
   1fe34:	cmp	r3, #0
   1fe38:	beq	1fe94 <__printf_chk@plt+0xefc8>
   1fe3c:	ldr	r3, [r4]
   1fe40:	ldr	r2, [sp, #8]
   1fe44:	str	r3, [sp, #20]
   1fe48:	ldr	r2, [r2, r3, lsl #2]
   1fe4c:	lsl	r3, r3, #2
   1fe50:	str	r3, [sp, #48]	; 0x30
   1fe54:	ldrb	r1, [r2, #1]
   1fe58:	str	r2, [sp, #32]
   1fe5c:	mov	r3, r2
   1fe60:	cmp	r1, #45	; 0x2d
   1fe64:	str	r1, [sp, #28]
   1fe68:	beq	202d8 <__printf_chk@plt+0xf40c>
   1fe6c:	ldr	r2, [sp, #100]	; 0x64
   1fe70:	cmp	r2, #0
   1fe74:	beq	1fe94 <__printf_chk@plt+0xefc8>
   1fe78:	ldrb	r3, [r3, #2]
   1fe7c:	cmp	r3, #0
   1fe80:	bne	202d8 <__printf_chk@plt+0xf40c>
   1fe84:	mov	r0, r9
   1fe88:	bl	10ec0 <strchr@plt>
   1fe8c:	cmp	r0, #0
   1fe90:	beq	202d8 <__printf_chk@plt+0xf40c>
   1fe94:	add	r6, r5, #1
   1fe98:	str	r6, [r4, #20]
   1fe9c:	ldrb	r8, [r5]
   1fea0:	mov	r0, r9
   1fea4:	mov	r1, r8
   1fea8:	bl	10ec0 <strchr@plt>
   1feac:	ldrb	r2, [r5, #1]
   1feb0:	mov	r3, r8
   1feb4:	cmp	r2, #0
   1feb8:	ldreq	r2, [r4]
   1febc:	addeq	r2, r2, #1
   1fec0:	streq	r2, [r4]
   1fec4:	cmp	r8, #58	; 0x3a
   1fec8:	cmpne	r0, #0
   1fecc:	beq	20430 <__printf_chk@plt+0xf564>
   1fed0:	ldrb	r1, [r0]
   1fed4:	ldrb	r2, [r0, #1]
   1fed8:	cmp	r1, #87	; 0x57
   1fedc:	beq	20108 <__printf_chk@plt+0xf23c>
   1fee0:	cmp	r2, #58	; 0x3a
   1fee4:	beq	20294 <__printf_chk@plt+0xf3c8>
   1fee8:	mov	r0, r3
   1feec:	add	sp, sp, #60	; 0x3c
   1fef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fef4:	mov	r2, #1
   1fef8:	mov	r3, r2
   1fefc:	str	r2, [r4]
   1ff00:	ldr	r2, [sp, #104]	; 0x68
   1ff04:	str	r3, [r4, #36]	; 0x24
   1ff08:	cmp	r2, #0
   1ff0c:	mov	r2, #0
   1ff10:	str	r3, [r4, #32]
   1ff14:	str	r2, [r4, #20]
   1ff18:	beq	20004 <__printf_chk@plt+0xf138>
   1ff1c:	mov	r3, #1
   1ff20:	str	r3, [r4, #28]
   1ff24:	ldrb	r1, [r9]
   1ff28:	cmp	r1, #45	; 0x2d
   1ff2c:	beq	203f0 <__printf_chk@plt+0xf524>
   1ff30:	cmp	r1, #43	; 0x2b
   1ff34:	strne	r2, [r4, #24]
   1ff38:	strne	r3, [r4, #16]
   1ff3c:	addeq	r9, r9, #1
   1ff40:	streq	r2, [r4, #24]
   1ff44:	streq	r3, [r4, #16]
   1ff48:	ldr	r6, [r4]
   1ff4c:	ldr	r3, [r4, #36]	; 0x24
   1ff50:	cmp	r3, r6
   1ff54:	ldr	r3, [r4, #32]
   1ff58:	strgt	r6, [r4, #36]	; 0x24
   1ff5c:	cmp	r6, r3
   1ff60:	ldr	r3, [r4, #24]
   1ff64:	strlt	r6, [r4, #32]
   1ff68:	cmp	r3, #1
   1ff6c:	beq	20060 <__printf_chk@plt+0xf194>
   1ff70:	cmp	r7, r6
   1ff74:	beq	20048 <__printf_chk@plt+0xf17c>
   1ff78:	ldr	r8, [sp, #8]
   1ff7c:	ldr	r1, [pc, #2528]	; 20964 <__printf_chk@plt+0xfa98>
   1ff80:	ldr	r5, [r8, r6, lsl #2]
   1ff84:	mov	r0, r5
   1ff88:	bl	10e18 <strcmp@plt>
   1ff8c:	cmp	r0, #0
   1ff90:	bne	1ffd0 <__printf_chk@plt+0xf104>
   1ff94:	ldr	r3, [r4, #32]
   1ff98:	ldr	r2, [r4, #36]	; 0x24
   1ff9c:	add	r6, r6, #1
   1ffa0:	cmp	r3, r2
   1ffa4:	str	r6, [r4]
   1ffa8:	beq	204b4 <__printf_chk@plt+0xf5e8>
   1ffac:	cmp	r6, r2
   1ffb0:	beq	1ffc4 <__printf_chk@plt+0xf0f8>
   1ffb4:	mov	r0, r8
   1ffb8:	mov	r1, r4
   1ffbc:	bl	1fcfc <__printf_chk@plt+0xee30>
   1ffc0:	ldr	r3, [r4, #32]
   1ffc4:	str	r7, [r4, #36]	; 0x24
   1ffc8:	str	r7, [r4]
   1ffcc:	b	20050 <__printf_chk@plt+0xf184>
   1ffd0:	ldrb	r3, [r5]
   1ffd4:	cmp	r3, #45	; 0x2d
   1ffd8:	beq	200d4 <__printf_chk@plt+0xf208>
   1ffdc:	ldr	r3, [r4, #24]
   1ffe0:	cmp	r3, #0
   1ffe4:	beq	20058 <__printf_chk@plt+0xf18c>
   1ffe8:	add	r6, r6, #1
   1ffec:	mov	r3, #1
   1fff0:	mov	r0, r3
   1fff4:	str	r6, [r4]
   1fff8:	str	r5, [r4, #12]
   1fffc:	add	sp, sp, #60	; 0x3c
   20000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20004:	ldr	r0, [pc, #2396]	; 20968 <__printf_chk@plt+0xfa9c>
   20008:	bl	10e90 <getenv@plt>
   2000c:	cmp	r0, #0
   20010:	beq	2025c <__printf_chk@plt+0xf390>
   20014:	mov	r3, #1
   20018:	str	r3, [r4, #28]
   2001c:	ldrb	r3, [r9]
   20020:	ldr	r5, [r4, #20]
   20024:	cmp	r3, #45	; 0x2d
   20028:	beq	202c8 <__printf_chk@plt+0xf3fc>
   2002c:	cmp	r3, #43	; 0x2b
   20030:	ldrne	r3, [sp, #104]	; 0x68
   20034:	strne	r3, [r4, #24]
   20038:	beq	20284 <__printf_chk@plt+0xf3b8>
   2003c:	mov	r3, #1
   20040:	str	r3, [r4, #16]
   20044:	b	1fe1c <__printf_chk@plt+0xef50>
   20048:	ldr	r7, [r4, #36]	; 0x24
   2004c:	ldr	r3, [r4, #32]
   20050:	cmp	r7, r3
   20054:	strne	r3, [r4]
   20058:	mvn	r3, #0
   2005c:	b	1fee8 <__printf_chk@plt+0xf01c>
   20060:	ldrd	r2, [r4, #32]
   20064:	cmp	r2, r3
   20068:	beq	2024c <__printf_chk@plt+0xf380>
   2006c:	cmp	r6, r3
   20070:	beq	20084 <__printf_chk@plt+0xf1b8>
   20074:	mov	r1, r4
   20078:	ldr	r0, [sp, #8]
   2007c:	bl	1fcfc <__printf_chk@plt+0xee30>
   20080:	ldr	r3, [r4]
   20084:	cmp	r7, r3
   20088:	ble	20404 <__printf_chk@plt+0xf538>
   2008c:	sub	r1, r3, #-1073741823	; 0xc0000001
   20090:	ldr	r2, [sp, #8]
   20094:	add	r1, r2, r1, lsl #2
   20098:	b	200ac <__printf_chk@plt+0xf1e0>
   2009c:	add	r3, r3, #1
   200a0:	cmp	r3, r7
   200a4:	str	r3, [r4]
   200a8:	beq	20404 <__printf_chk@plt+0xf538>
   200ac:	ldr	r2, [r1, #4]!
   200b0:	ldrb	r0, [r2]
   200b4:	cmp	r0, #45	; 0x2d
   200b8:	bne	2009c <__printf_chk@plt+0xf1d0>
   200bc:	ldrb	r2, [r2, #1]
   200c0:	cmp	r2, #0
   200c4:	beq	2009c <__printf_chk@plt+0xf1d0>
   200c8:	ldr	r6, [r4]
   200cc:	str	r3, [r4, #36]	; 0x24
   200d0:	b	1ff70 <__printf_chk@plt+0xf0a4>
   200d4:	ldrb	r3, [r5, #1]
   200d8:	cmp	r3, #0
   200dc:	beq	1ffdc <__printf_chk@plt+0xf110>
   200e0:	sub	r0, r3, #45	; 0x2d
   200e4:	ldr	r3, [sp, #12]
   200e8:	clz	r0, r0
   200ec:	cmp	r3, #0
   200f0:	lsr	r0, r0, #5
   200f4:	moveq	r0, #0
   200f8:	add	r0, r0, #1
   200fc:	add	r5, r5, r0
   20100:	str	r5, [r4, #20]
   20104:	b	1fe30 <__printf_chk@plt+0xef64>
   20108:	cmp	r2, #59	; 0x3b
   2010c:	bne	1fee0 <__printf_chk@plt+0xf014>
   20110:	ldrb	r2, [r5, #1]
   20114:	ldr	r3, [r4]
   20118:	cmp	r2, #0
   2011c:	beq	20628 <__printf_chk@plt+0xf75c>
   20120:	add	r3, r3, #1
   20124:	str	r3, [r4]
   20128:	str	r6, [r4, #12]
   2012c:	str	r6, [r4, #20]
   20130:	ldrb	r5, [r6]
   20134:	cmp	r5, #0
   20138:	cmpne	r5, #61	; 0x3d
   2013c:	beq	20824 <__printf_chk@plt+0xf958>
   20140:	mov	r3, r6
   20144:	ldrb	r5, [r3, #1]!
   20148:	cmp	r5, #0
   2014c:	cmpne	r5, #61	; 0x3d
   20150:	bne	20144 <__printf_chk@plt+0xf278>
   20154:	str	r3, [sp, #20]
   20158:	ldr	sl, [sp, #12]
   2015c:	ldr	r3, [sl]
   20160:	cmp	r3, #0
   20164:	beq	2084c <__printf_chk@plt+0xf980>
   20168:	ldr	r2, [sp, #20]
   2016c:	mov	r8, #0
   20170:	str	r5, [sp, #24]
   20174:	str	r7, [sp, #28]
   20178:	str	r4, [sp, #108]	; 0x6c
   2017c:	sub	fp, r2, r6
   20180:	mov	r5, r8
   20184:	mov	r7, r8
   20188:	mov	r4, r3
   2018c:	str	r8, [sp, #12]
   20190:	mov	r2, fp
   20194:	mov	r1, r6
   20198:	mov	r0, r4
   2019c:	bl	10cd4 <strncmp@plt>
   201a0:	cmp	r0, #0
   201a4:	mov	r0, r4
   201a8:	bne	201c8 <__printf_chk@plt+0xf2fc>
   201ac:	bl	10dd0 <strlen@plt>
   201b0:	cmp	r0, fp
   201b4:	beq	20770 <__printf_chk@plt+0xf8a4>
   201b8:	cmp	r5, #0
   201bc:	moveq	r5, sl
   201c0:	movne	r7, #1
   201c4:	streq	r8, [sp, #12]
   201c8:	ldr	r4, [sl, #16]!
   201cc:	add	r8, r8, #1
   201d0:	cmp	r4, #0
   201d4:	bne	20190 <__printf_chk@plt+0xf2c4>
   201d8:	mov	r3, r7
   201dc:	cmp	r3, #0
   201e0:	mov	r8, r5
   201e4:	ldr	r7, [sp, #28]
   201e8:	ldr	r5, [sp, #24]
   201ec:	ldr	r4, [sp, #108]	; 0x6c
   201f0:	bne	207c0 <__printf_chk@plt+0xf8f4>
   201f4:	cmp	r8, #0
   201f8:	beq	2084c <__printf_chk@plt+0xf980>
   201fc:	cmp	r5, #0
   20200:	ldr	r3, [r8, #4]
   20204:	beq	20720 <__printf_chk@plt+0xf854>
   20208:	cmp	r3, #0
   2020c:	beq	2086c <__printf_chk@plt+0xf9a0>
   20210:	ldr	r3, [sp, #20]
   20214:	add	r3, r3, #1
   20218:	str	r3, [r4, #12]
   2021c:	mov	r0, r6
   20220:	bl	10dd0 <strlen@plt>
   20224:	ldr	r3, [sp, #96]	; 0x60
   20228:	cmp	r3, #0
   2022c:	ldrne	r2, [sp, #12]
   20230:	add	r0, r6, r0
   20234:	str	r0, [r4, #20]
   20238:	strne	r2, [r3]
   2023c:	ldrd	r2, [r8, #8]
   20240:	cmp	r2, #0
   20244:	bne	204a8 <__printf_chk@plt+0xf5dc>
   20248:	b	1fee8 <__printf_chk@plt+0xf01c>
   2024c:	cmp	r6, r3
   20250:	strne	r6, [r4, #32]
   20254:	movne	r3, r6
   20258:	b	20084 <__printf_chk@plt+0xf1b8>
   2025c:	ldr	r3, [sp, #104]	; 0x68
   20260:	ldr	r5, [r4, #20]
   20264:	str	r3, [r4, #28]
   20268:	ldrb	r3, [r9]
   2026c:	cmp	r3, #45	; 0x2d
   20270:	beq	202c8 <__printf_chk@plt+0xf3fc>
   20274:	cmp	r3, #43	; 0x2b
   20278:	movne	r3, #1
   2027c:	strne	r3, [r4, #24]
   20280:	bne	2003c <__printf_chk@plt+0xf170>
   20284:	mov	r3, #0
   20288:	add	r9, r9, #1
   2028c:	str	r3, [r4, #24]
   20290:	b	2003c <__printf_chk@plt+0xf170>
   20294:	ldrb	r1, [r0, #2]
   20298:	ldrb	r2, [r5, #1]
   2029c:	cmp	r1, #58	; 0x3a
   202a0:	beq	20588 <__printf_chk@plt+0xf6bc>
   202a4:	cmp	r2, #0
   202a8:	ldr	r2, [r4]
   202ac:	beq	205dc <__printf_chk@plt+0xf710>
   202b0:	add	r2, r2, #1
   202b4:	str	r2, [r4]
   202b8:	str	r6, [r4, #12]
   202bc:	mov	r2, #0
   202c0:	str	r2, [r4, #20]
   202c4:	b	1fee8 <__printf_chk@plt+0xf01c>
   202c8:	mov	r3, #2
   202cc:	add	r9, r9, #1
   202d0:	str	r3, [r4, #24]
   202d4:	b	2003c <__printf_chk@plt+0xf170>
   202d8:	ldrb	r3, [r5]
   202dc:	mov	fp, r5
   202e0:	cmp	r3, #0
   202e4:	cmpne	r3, #61	; 0x3d
   202e8:	str	r3, [sp, #52]	; 0x34
   202ec:	beq	20300 <__printf_chk@plt+0xf434>
   202f0:	ldrb	r3, [fp, #1]!
   202f4:	cmp	r3, #0
   202f8:	cmpne	r3, #61	; 0x3d
   202fc:	bne	202f0 <__printf_chk@plt+0xf424>
   20300:	ldr	r3, [sp, #12]
   20304:	ldr	r6, [r3]
   20308:	cmp	r6, #0
   2030c:	beq	204d4 <__printf_chk@plt+0xf608>
   20310:	mov	sl, r3
   20314:	mov	r8, #0
   20318:	sub	r2, fp, r5
   2031c:	mvn	r3, #0
   20320:	str	r7, [sp, #40]	; 0x28
   20324:	str	r9, [sp, #44]	; 0x2c
   20328:	str	r4, [sp, #108]	; 0x6c
   2032c:	mov	r9, sl
   20330:	str	r3, [sp, #24]
   20334:	str	fp, [sp, #36]	; 0x24
   20338:	mov	r7, r2
   2033c:	mov	sl, r8
   20340:	mov	r4, r8
   20344:	b	20378 <__printf_chk@plt+0xf4ac>
   20348:	ldr	r3, [sp, #100]	; 0x64
   2034c:	cmp	r3, #0
   20350:	bne	20364 <__printf_chk@plt+0xf498>
   20354:	ldr	r1, [sl, #4]
   20358:	ldr	r2, [r9, #4]
   2035c:	cmp	r1, r2
   20360:	beq	2040c <__printf_chk@plt+0xf540>
   20364:	mov	r4, #1
   20368:	ldr	r6, [r9, #16]!
   2036c:	add	r8, r8, #1
   20370:	cmp	r6, #0
   20374:	beq	203c0 <__printf_chk@plt+0xf4f4>
   20378:	mov	r2, r7
   2037c:	mov	r1, r5
   20380:	mov	r0, r6
   20384:	bl	10cd4 <strncmp@plt>
   20388:	cmp	r0, #0
   2038c:	bne	20368 <__printf_chk@plt+0xf49c>
   20390:	mov	r0, r6
   20394:	bl	10dd0 <strlen@plt>
   20398:	cmp	r0, r7
   2039c:	beq	20448 <__printf_chk@plt+0xf57c>
   203a0:	cmp	sl, #0
   203a4:	bne	20348 <__printf_chk@plt+0xf47c>
   203a8:	mov	sl, r9
   203ac:	ldr	r6, [r9, #16]!
   203b0:	str	r8, [sp, #24]
   203b4:	cmp	r6, #0
   203b8:	add	r8, r8, #1
   203bc:	bne	20378 <__printf_chk@plt+0xf4ac>
   203c0:	mov	r3, r4
   203c4:	cmp	r3, #0
   203c8:	ldr	fp, [sp, #36]	; 0x24
   203cc:	ldr	r7, [sp, #40]	; 0x28
   203d0:	ldr	r9, [sp, #44]	; 0x2c
   203d4:	ldr	r4, [sp, #108]	; 0x6c
   203d8:	bne	205a4 <__printf_chk@plt+0xf6d8>
   203dc:	cmp	sl, #0
   203e0:	beq	204d4 <__printf_chk@plt+0xf608>
   203e4:	ldr	r8, [sp, #24]
   203e8:	mov	r6, sl
   203ec:	b	2045c <__printf_chk@plt+0xf590>
   203f0:	mov	r2, #2
   203f4:	add	r9, r9, #1
   203f8:	str	r3, [r4, #16]
   203fc:	str	r2, [r4, #24]
   20400:	b	1ff48 <__printf_chk@plt+0xf07c>
   20404:	mov	r6, r3
   20408:	b	200cc <__printf_chk@plt+0xf200>
   2040c:	ldr	r1, [sl, #8]
   20410:	ldr	r2, [r9, #8]
   20414:	cmp	r1, r2
   20418:	bne	20364 <__printf_chk@plt+0xf498>
   2041c:	ldr	r1, [sl, #12]
   20420:	ldr	r2, [r9, #12]
   20424:	cmp	r1, r2
   20428:	movne	r4, #1
   2042c:	b	20368 <__printf_chk@plt+0xf49c>
   20430:	ldr	r3, [sp, #16]
   20434:	cmp	r3, #0
   20438:	bne	2055c <__printf_chk@plt+0xf690>
   2043c:	str	r8, [r4, #8]
   20440:	mov	r3, #63	; 0x3f
   20444:	b	1fee8 <__printf_chk@plt+0xf01c>
   20448:	mov	r6, r9
   2044c:	ldr	fp, [sp, #36]	; 0x24
   20450:	ldr	r7, [sp, #40]	; 0x28
   20454:	ldr	r9, [sp, #44]	; 0x2c
   20458:	ldr	r4, [sp, #108]	; 0x6c
   2045c:	ldr	r3, [sp, #20]
   20460:	ldr	r2, [r6, #4]
   20464:	add	r3, r3, #1
   20468:	str	r3, [r4]
   2046c:	ldrb	r1, [fp]
   20470:	cmp	r1, #0
   20474:	bne	204c0 <__printf_chk@plt+0xf5f4>
   20478:	cmp	r2, #1
   2047c:	beq	205fc <__printf_chk@plt+0xf730>
   20480:	mov	r0, r5
   20484:	bl	10dd0 <strlen@plt>
   20488:	ldr	r3, [sp, #96]	; 0x60
   2048c:	cmp	r3, #0
   20490:	add	r0, r5, r0
   20494:	str	r0, [r4, #20]
   20498:	strne	r8, [r3]
   2049c:	ldrd	r2, [r6, #8]
   204a0:	cmp	r2, #0
   204a4:	beq	1fee8 <__printf_chk@plt+0xf01c>
   204a8:	str	r3, [r2]
   204ac:	mov	r3, #0
   204b0:	b	1fee8 <__printf_chk@plt+0xf01c>
   204b4:	mov	r3, r6
   204b8:	str	r6, [r4, #32]
   204bc:	b	1ffc4 <__printf_chk@plt+0xf0f8>
   204c0:	cmp	r2, #0
   204c4:	beq	20674 <__printf_chk@plt+0xf7a8>
   204c8:	add	r3, fp, #1
   204cc:	str	r3, [r4, #12]
   204d0:	b	20480 <__printf_chk@plt+0xf5b4>
   204d4:	ldr	r3, [sp, #100]	; 0x64
   204d8:	cmp	r3, #0
   204dc:	beq	206e0 <__printf_chk@plt+0xf814>
   204e0:	ldr	r3, [sp, #28]
   204e4:	cmp	r3, #45	; 0x2d
   204e8:	beq	207f0 <__printf_chk@plt+0xf924>
   204ec:	ldr	r1, [sp, #52]	; 0x34
   204f0:	mov	r0, r9
   204f4:	bl	10ec0 <strchr@plt>
   204f8:	cmp	r0, #0
   204fc:	bne	1fe94 <__printf_chk@plt+0xefc8>
   20500:	ldr	r3, [sp, #16]
   20504:	cmp	r3, #0
   20508:	beq	20538 <__printf_chk@plt+0xf66c>
   2050c:	ldr	r3, [sp, #32]
   20510:	ldr	r1, [pc, #1108]	; 2096c <__printf_chk@plt+0xfaa0>
   20514:	ldr	r2, [sp, #8]
   20518:	ldrb	r3, [r3]
   2051c:	str	r5, [sp]
   20520:	ldr	r0, [r1]
   20524:	ldr	r2, [r2]
   20528:	ldr	r1, [pc, #1088]	; 20970 <__printf_chk@plt+0xfaa4>
   2052c:	bl	21900 <_ZdlPv@@Base+0xb14>
   20530:	ldr	r3, [r4]
   20534:	str	r3, [sp, #20]
   20538:	ldr	r3, [sp, #20]
   2053c:	ldr	r2, [pc, #1072]	; 20974 <__printf_chk@plt+0xfaa8>
   20540:	add	r1, r3, #1
   20544:	mov	r3, #0
   20548:	str	r3, [r4, #8]
   2054c:	str	r1, [r4]
   20550:	str	r2, [r4, #20]
   20554:	mov	r3, #63	; 0x3f
   20558:	b	1fee8 <__printf_chk@plt+0xf01c>
   2055c:	ldr	r1, [r4, #28]
   20560:	ldr	r3, [pc, #1028]	; 2096c <__printf_chk@plt+0xfaa0>
   20564:	ldr	r2, [sp, #8]
   20568:	cmp	r1, #0
   2056c:	ldr	r0, [r3]
   20570:	ldr	r2, [r2]
   20574:	mov	r3, r8
   20578:	ldrne	r1, [pc, #1016]	; 20978 <__printf_chk@plt+0xfaac>
   2057c:	ldreq	r1, [pc, #1016]	; 2097c <__printf_chk@plt+0xfab0>
   20580:	bl	21900 <_ZdlPv@@Base+0xb14>
   20584:	b	2043c <__printf_chk@plt+0xf570>
   20588:	cmp	r2, #0
   2058c:	strne	r6, [r4, #12]
   20590:	ldrne	r2, [r4]
   20594:	streq	r2, [r4, #12]
   20598:	addne	r2, r2, #1
   2059c:	strne	r2, [r4]
   205a0:	b	202bc <__printf_chk@plt+0xf3f0>
   205a4:	ldr	r3, [sp, #16]
   205a8:	cmp	r3, #0
   205ac:	bne	20648 <__printf_chk@plt+0xf77c>
   205b0:	mov	r0, r5
   205b4:	bl	10dd0 <strlen@plt>
   205b8:	ldr	r3, [sp, #20]
   205bc:	add	r2, r3, #1
   205c0:	mov	r3, #0
   205c4:	str	r3, [r4, #8]
   205c8:	str	r2, [r4]
   205cc:	mov	r3, #63	; 0x3f
   205d0:	add	r0, r5, r0
   205d4:	str	r0, [r4, #20]
   205d8:	b	1fee8 <__printf_chk@plt+0xf01c>
   205dc:	cmp	r7, r2
   205e0:	beq	2074c <__printf_chk@plt+0xf880>
   205e4:	ldr	r1, [sp, #8]
   205e8:	ldr	r1, [r1, r2, lsl #2]
   205ec:	add	r2, r2, #1
   205f0:	str	r1, [r4, #12]
   205f4:	str	r2, [r4]
   205f8:	b	202bc <__printf_chk@plt+0xf3f0>
   205fc:	cmp	r3, r7
   20600:	bge	20788 <__printf_chk@plt+0xf8bc>
   20604:	ldr	r2, [sp, #48]	; 0x30
   20608:	ldr	r3, [sp, #8]
   2060c:	add	r3, r3, r2
   20610:	ldr	r2, [sp, #20]
   20614:	ldr	r3, [r3, #4]
   20618:	add	r2, r2, #2
   2061c:	str	r2, [r4]
   20620:	str	r3, [r4, #12]
   20624:	b	20480 <__printf_chk@plt+0xf5b4>
   20628:	cmp	r7, r3
   2062c:	beq	20800 <__printf_chk@plt+0xf934>
   20630:	ldr	r2, [sp, #8]
   20634:	ldr	r6, [r2, r3, lsl #2]
   20638:	add	r3, r3, #1
   2063c:	str	r6, [r4, #12]
   20640:	str	r3, [r4]
   20644:	b	2012c <__printf_chk@plt+0xf260>
   20648:	ldr	r1, [pc, #796]	; 2096c <__printf_chk@plt+0xfaa0>
   2064c:	ldr	r2, [sp, #8]
   20650:	ldr	r3, [sp, #32]
   20654:	ldr	r0, [r1]
   20658:	ldr	r2, [r2]
   2065c:	ldr	r1, [pc, #796]	; 20980 <__printf_chk@plt+0xfab4>
   20660:	bl	21900 <_ZdlPv@@Base+0xb14>
   20664:	ldr	r3, [r4]
   20668:	ldr	r5, [r4, #20]
   2066c:	str	r3, [sp, #20]
   20670:	b	205b0 <__printf_chk@plt+0xf6e4>
   20674:	ldr	r3, [sp, #16]
   20678:	cmp	r3, #0
   2067c:	beq	206c0 <__printf_chk@plt+0xf7f4>
   20680:	ldr	r2, [sp, #8]
   20684:	ldr	r3, [sp, #20]
   20688:	ldr	r1, [r2, r3, lsl #2]
   2068c:	ldr	r3, [pc, #728]	; 2096c <__printf_chk@plt+0xfaa0>
   20690:	ldr	r2, [r2]
   20694:	ldrb	ip, [r1, #1]
   20698:	ldr	r0, [r3]
   2069c:	ldr	r3, [r6]
   206a0:	cmp	ip, #45	; 0x2d
   206a4:	beq	2085c <__printf_chk@plt+0xf990>
   206a8:	ldrb	r1, [r1]
   206ac:	str	r3, [sp]
   206b0:	mov	r3, r1
   206b4:	ldr	r1, [pc, #712]	; 20984 <__printf_chk@plt+0xfab8>
   206b8:	bl	21900 <_ZdlPv@@Base+0xb14>
   206bc:	ldr	r5, [r4, #20]
   206c0:	mov	r0, r5
   206c4:	bl	10dd0 <strlen@plt>
   206c8:	ldr	r2, [r6, #12]
   206cc:	mov	r3, #63	; 0x3f
   206d0:	str	r2, [r4, #8]
   206d4:	add	r0, r5, r0
   206d8:	str	r0, [r4, #20]
   206dc:	b	1fee8 <__printf_chk@plt+0xf01c>
   206e0:	ldr	r3, [sp, #16]
   206e4:	cmp	r3, #0
   206e8:	beq	20538 <__printf_chk@plt+0xf66c>
   206ec:	ldr	r3, [sp, #28]
   206f0:	cmp	r3, #45	; 0x2d
   206f4:	bne	2050c <__printf_chk@plt+0xf640>
   206f8:	ldr	r1, [pc, #620]	; 2096c <__printf_chk@plt+0xfaa0>
   206fc:	ldr	r2, [sp, #8]
   20700:	mov	r3, r5
   20704:	ldr	r0, [r1]
   20708:	ldr	r2, [r2]
   2070c:	ldr	r1, [pc, #628]	; 20988 <__printf_chk@plt+0xfabc>
   20710:	bl	21900 <_ZdlPv@@Base+0xb14>
   20714:	ldr	r3, [r4]
   20718:	str	r3, [sp, #20]
   2071c:	b	20538 <__printf_chk@plt+0xf66c>
   20720:	cmp	r3, #1
   20724:	bne	2021c <__printf_chk@plt+0xf350>
   20728:	ldr	r3, [r4]
   2072c:	cmp	r3, r7
   20730:	bge	208e0 <__printf_chk@plt+0xfa14>
   20734:	ldr	r2, [sp, #8]
   20738:	ldr	r2, [r2, r3, lsl #2]
   2073c:	add	r3, r3, #1
   20740:	str	r2, [r4, #12]
   20744:	str	r3, [r4]
   20748:	b	2021c <__printf_chk@plt+0xf350>
   2074c:	ldr	r3, [sp, #16]
   20750:	cmp	r3, #0
   20754:	bne	2082c <__printf_chk@plt+0xf960>
   20758:	str	r8, [r4, #8]
   2075c:	ldrb	r3, [r9]
   20760:	cmp	r3, #58	; 0x3a
   20764:	moveq	r3, #58	; 0x3a
   20768:	movne	r3, #63	; 0x3f
   2076c:	b	202bc <__printf_chk@plt+0xf3f0>
   20770:	str	r8, [sp, #12]
   20774:	ldr	r5, [sp, #24]
   20778:	ldr	r7, [sp, #28]
   2077c:	ldr	r4, [sp, #108]	; 0x6c
   20780:	mov	r8, sl
   20784:	b	201fc <__printf_chk@plt+0xf330>
   20788:	ldr	r3, [sp, #16]
   2078c:	cmp	r3, #0
   20790:	bne	20890 <__printf_chk@plt+0xf9c4>
   20794:	mov	r0, r5
   20798:	bl	10dd0 <strlen@plt>
   2079c:	ldr	r3, [r6, #12]
   207a0:	str	r3, [r4, #8]
   207a4:	add	r0, r5, r0
   207a8:	str	r0, [r4, #20]
   207ac:	ldrb	r3, [r9]
   207b0:	cmp	r3, #58	; 0x3a
   207b4:	moveq	r3, #58	; 0x3a
   207b8:	bne	20440 <__printf_chk@plt+0xf574>
   207bc:	b	1fee8 <__printf_chk@plt+0xf01c>
   207c0:	ldr	r3, [sp, #16]
   207c4:	ldr	r5, [r4]
   207c8:	cmp	r3, #0
   207cc:	bne	208b8 <__printf_chk@plt+0xf9ec>
   207d0:	mov	r0, r6
   207d4:	bl	10dd0 <strlen@plt>
   207d8:	add	r5, r5, #1
   207dc:	str	r5, [r4]
   207e0:	mov	r3, #63	; 0x3f
   207e4:	add	r0, r6, r0
   207e8:	str	r0, [r4, #20]
   207ec:	b	1fee8 <__printf_chk@plt+0xf01c>
   207f0:	ldr	r3, [sp, #16]
   207f4:	cmp	r3, #0
   207f8:	bne	206f8 <__printf_chk@plt+0xf82c>
   207fc:	b	20538 <__printf_chk@plt+0xf66c>
   20800:	ldr	r3, [sp, #16]
   20804:	cmp	r3, #0
   20808:	bne	208fc <__printf_chk@plt+0xfa30>
   2080c:	str	r8, [r4, #8]
   20810:	ldrb	r3, [r9]
   20814:	cmp	r3, #58	; 0x3a
   20818:	moveq	r3, #58	; 0x3a
   2081c:	movne	r3, #63	; 0x3f
   20820:	b	1fee8 <__printf_chk@plt+0xf01c>
   20824:	str	r6, [sp, #20]
   20828:	b	20158 <__printf_chk@plt+0xf28c>
   2082c:	ldr	r3, [sp, #8]
   20830:	ldr	r1, [pc, #308]	; 2096c <__printf_chk@plt+0xfaa0>
   20834:	ldr	r2, [r3]
   20838:	ldr	r0, [r1]
   2083c:	mov	r3, r8
   20840:	ldr	r1, [pc, #324]	; 2098c <__printf_chk@plt+0xfac0>
   20844:	bl	21900 <_ZdlPv@@Base+0xb14>
   20848:	b	20758 <__printf_chk@plt+0xf88c>
   2084c:	mov	r3, #0
   20850:	str	r3, [r4, #20]
   20854:	mov	r3, #87	; 0x57
   20858:	b	1fee8 <__printf_chk@plt+0xf01c>
   2085c:	ldr	r1, [pc, #300]	; 20990 <__printf_chk@plt+0xfac4>
   20860:	bl	21900 <_ZdlPv@@Base+0xb14>
   20864:	ldr	r5, [r4, #20]
   20868:	b	206c0 <__printf_chk@plt+0xf7f4>
   2086c:	ldr	r3, [sp, #16]
   20870:	cmp	r3, #0
   20874:	bne	2091c <__printf_chk@plt+0xfa50>
   20878:	mov	r0, r6
   2087c:	bl	10dd0 <strlen@plt>
   20880:	mov	r3, #63	; 0x3f
   20884:	add	r0, r6, r0
   20888:	str	r0, [r4, #20]
   2088c:	b	1fee8 <__printf_chk@plt+0xf01c>
   20890:	ldr	r2, [sp, #8]
   20894:	ldr	r0, [sp, #20]
   20898:	ldr	r1, [pc, #204]	; 2096c <__printf_chk@plt+0xfaa0>
   2089c:	ldr	r3, [r2, r0, lsl #2]
   208a0:	ldr	r0, [r1]
   208a4:	ldr	r2, [r2]
   208a8:	ldr	r1, [pc, #228]	; 20994 <__printf_chk@plt+0xfac8>
   208ac:	bl	21900 <_ZdlPv@@Base+0xb14>
   208b0:	ldr	r5, [r4, #20]
   208b4:	b	20794 <__printf_chk@plt+0xf8c8>
   208b8:	ldr	r2, [sp, #8]
   208bc:	ldr	r1, [pc, #168]	; 2096c <__printf_chk@plt+0xfaa0>
   208c0:	ldr	r3, [r2, r5, lsl #2]
   208c4:	ldr	r0, [r1]
   208c8:	ldr	r2, [r2]
   208cc:	ldr	r1, [pc, #196]	; 20998 <__printf_chk@plt+0xfacc>
   208d0:	bl	21900 <_ZdlPv@@Base+0xb14>
   208d4:	ldr	r6, [r4, #20]
   208d8:	ldr	r5, [r4]
   208dc:	b	207d0 <__printf_chk@plt+0xf904>
   208e0:	ldr	r2, [sp, #16]
   208e4:	cmp	r2, #0
   208e8:	bne	20940 <__printf_chk@plt+0xfa74>
   208ec:	ldr	r5, [r4, #20]
   208f0:	mov	r0, r5
   208f4:	bl	10dd0 <strlen@plt>
   208f8:	b	207a4 <__printf_chk@plt+0xf8d8>
   208fc:	ldr	r3, [sp, #8]
   20900:	ldr	r1, [pc, #100]	; 2096c <__printf_chk@plt+0xfaa0>
   20904:	ldr	r2, [r3]
   20908:	ldr	r0, [r1]
   2090c:	mov	r3, r8
   20910:	ldr	r1, [pc, #116]	; 2098c <__printf_chk@plt+0xfac0>
   20914:	bl	21900 <_ZdlPv@@Base+0xb14>
   20918:	b	2080c <__printf_chk@plt+0xf940>
   2091c:	ldr	r1, [pc, #72]	; 2096c <__printf_chk@plt+0xfaa0>
   20920:	ldr	r2, [sp, #8]
   20924:	ldr	r3, [r8]
   20928:	ldr	r0, [r1]
   2092c:	ldr	r2, [r2]
   20930:	ldr	r1, [pc, #100]	; 2099c <__printf_chk@plt+0xfad0>
   20934:	bl	21900 <_ZdlPv@@Base+0xb14>
   20938:	ldr	r6, [r4, #20]
   2093c:	b	20878 <__printf_chk@plt+0xf9ac>
   20940:	ldr	r0, [sp, #8]
   20944:	ldr	r1, [pc, #32]	; 2096c <__printf_chk@plt+0xfaa0>
   20948:	sub	r3, r3, #-1073741823	; 0xc0000001
   2094c:	ldr	r2, [r0]
   20950:	ldr	r3, [r0, r3, lsl #2]
   20954:	ldr	r0, [r1]
   20958:	ldr	r1, [pc, #52]	; 20994 <__printf_chk@plt+0xfac8>
   2095c:	bl	21900 <_ZdlPv@@Base+0xb14>
   20960:	b	208ec <__printf_chk@plt+0xfa20>
   20964:	andeq	r6, r2, r4, lsl #5
   20968:	andeq	r6, r2, r4, ror r2
   2096c:	andeq	r8, r3, r8, lsr #32
   20970:	andeq	r6, r2, r0, asr r3
   20974:	andeq	r5, r2, r8, lsl #15
   20978:	andeq	r6, r2, r0, ror r3
   2097c:	andeq	r6, r2, ip, lsl #7
   20980:	andeq	r6, r2, r8, lsl #5
   20984:	ldrdeq	r6, [r2], -r8
   20988:	andeq	r6, r2, r0, lsr r3
   2098c:	andeq	r6, r2, r8, lsr #7
   20990:	andeq	r6, r2, r8, lsr #5
   20994:	andeq	r6, r2, r8, lsl #6
   20998:	ldrdeq	r6, [r2], -r0
   2099c:	strdeq	r6, [r2], -r4
   209a0:	push	{r4, r5, r6, lr}
   209a4:	sub	sp, sp, #16
   209a8:	ldr	r5, [pc, #80]	; 20a00 <__printf_chk@plt+0xfb34>
   209ac:	ldr	ip, [sp, #32]
   209b0:	ldr	r6, [sp, #36]	; 0x24
   209b4:	str	ip, [sp]
   209b8:	ldr	ip, [sp, #40]	; 0x28
   209bc:	ldr	r4, [pc, #64]	; 20a04 <__printf_chk@plt+0xfb38>
   209c0:	ldr	lr, [r5]
   209c4:	stmib	sp, {r6, ip}
   209c8:	ldr	ip, [r5, #4]
   209cc:	str	r4, [sp, #12]
   209d0:	str	ip, [r4, #4]
   209d4:	str	lr, [r4]
   209d8:	bl	1fdc0 <__printf_chk@plt+0xeef4>
   209dc:	ldr	r3, [pc, #36]	; 20a08 <__printf_chk@plt+0xfb3c>
   209e0:	ldr	ip, [r4]
   209e4:	ldr	r1, [r4, #8]
   209e8:	ldr	r2, [r4, #12]
   209ec:	str	ip, [r5]
   209f0:	str	r1, [r5, #8]
   209f4:	str	r2, [r3]
   209f8:	add	sp, sp, #16
   209fc:	pop	{r4, r5, r6, pc}
   20a00:	andeq	r8, r3, r8
   20a04:	andeq	sl, r3, r0, lsr #29
   20a08:	andeq	sl, r3, r0, lsl pc
   20a0c:	push	{lr}		; (str lr, [sp, #-4]!)
   20a10:	mov	r3, #0
   20a14:	sub	sp, sp, #20
   20a18:	mov	ip, #1
   20a1c:	str	r3, [sp]
   20a20:	stmib	sp, {r3, ip}
   20a24:	bl	209a0 <__printf_chk@plt+0xfad4>
   20a28:	add	sp, sp, #20
   20a2c:	pop	{pc}		; (ldr pc, [sp], #4)
   20a30:	push	{lr}		; (str lr, [sp, #-4]!)
   20a34:	sub	sp, sp, #20
   20a38:	mov	ip, #0
   20a3c:	ldr	lr, [sp, #24]
   20a40:	str	ip, [sp, #8]
   20a44:	str	lr, [sp]
   20a48:	str	ip, [sp, #4]
   20a4c:	bl	209a0 <__printf_chk@plt+0xfad4>
   20a50:	add	sp, sp, #20
   20a54:	pop	{pc}		; (ldr pc, [sp], #4)
   20a58:	push	{lr}		; (str lr, [sp, #-4]!)
   20a5c:	sub	sp, sp, #20
   20a60:	ldr	ip, [sp, #24]
   20a64:	ldr	lr, [sp, #28]
   20a68:	str	ip, [sp]
   20a6c:	mov	ip, #0
   20a70:	str	lr, [sp, #12]
   20a74:	str	ip, [sp, #8]
   20a78:	str	ip, [sp, #4]
   20a7c:	bl	1fdc0 <__printf_chk@plt+0xeef4>
   20a80:	add	sp, sp, #20
   20a84:	pop	{pc}		; (ldr pc, [sp], #4)
   20a88:	push	{lr}		; (str lr, [sp, #-4]!)
   20a8c:	sub	sp, sp, #20
   20a90:	mov	lr, #0
   20a94:	ldr	ip, [sp, #24]
   20a98:	str	ip, [sp]
   20a9c:	mov	ip, #1
   20aa0:	stmib	sp, {ip, lr}
   20aa4:	bl	209a0 <__printf_chk@plt+0xfad4>
   20aa8:	add	sp, sp, #20
   20aac:	pop	{pc}		; (ldr pc, [sp], #4)
   20ab0:	push	{lr}		; (str lr, [sp, #-4]!)
   20ab4:	sub	sp, sp, #20
   20ab8:	ldr	lr, [sp, #24]
   20abc:	ldr	ip, [sp, #28]
   20ac0:	str	lr, [sp]
   20ac4:	str	ip, [sp, #12]
   20ac8:	mov	lr, #0
   20acc:	mov	ip, #1
   20ad0:	stmib	sp, {ip, lr}
   20ad4:	bl	1fdc0 <__printf_chk@plt+0xeef4>
   20ad8:	add	sp, sp, #20
   20adc:	pop	{pc}		; (ldr pc, [sp], #4)
   20ae0:	subs	r2, r0, #0
   20ae4:	bge	20b34 <__printf_chk@plt+0xfc68>
   20ae8:	push	{lr}		; (str lr, [sp, #-4]!)
   20aec:	ldr	r1, [pc, #108]	; 20b60 <__printf_chk@plt+0xfc94>
   20af0:	ldr	lr, [pc, #108]	; 20b64 <__printf_chk@plt+0xfc98>
   20af4:	b	20afc <__printf_chk@plt+0xfc30>
   20af8:	mov	r1, ip
   20afc:	smull	r3, r0, lr, r2
   20b00:	asr	r3, r2, #31
   20b04:	rsb	r3, r3, r0, asr #2
   20b08:	sub	ip, r1, #1
   20b0c:	add	r0, r3, r3, lsl #2
   20b10:	sub	r0, r2, r0, lsl #1
   20b14:	rsb	r0, r0, #48	; 0x30
   20b18:	subs	r2, r3, #0
   20b1c:	strb	r0, [r1, #-1]
   20b20:	bne	20af8 <__printf_chk@plt+0xfc2c>
   20b24:	mov	r3, #45	; 0x2d
   20b28:	sub	r0, r1, #2
   20b2c:	strb	r3, [ip, #-1]
   20b30:	pop	{pc}		; (ldr pc, [sp], #4)
   20b34:	ldr	r0, [pc, #36]	; 20b60 <__printf_chk@plt+0xfc94>
   20b38:	ldr	ip, [pc, #40]	; 20b68 <__printf_chk@plt+0xfc9c>
   20b3c:	umull	r1, r3, ip, r2
   20b40:	lsr	r3, r3, #3
   20b44:	add	r1, r3, r3, lsl #2
   20b48:	sub	r1, r2, r1, lsl #1
   20b4c:	add	r1, r1, #48	; 0x30
   20b50:	subs	r2, r3, #0
   20b54:	strb	r1, [r0, #-1]!
   20b58:	bne	20b3c <__printf_chk@plt+0xfc70>
   20b5c:	bx	lr
   20b60:	ldrdeq	sl, [r3], -ip
   20b64:	strbtvs	r6, [r6], -r7, ror #12
   20b68:	stclgt	12, cr12, [ip], {205}	; 0xcd
   20b6c:	mov	r1, r0
   20b70:	ldr	ip, [pc, #40]	; 20ba0 <__printf_chk@plt+0xfcd4>
   20b74:	ldr	r0, [pc, #40]	; 20ba4 <__printf_chk@plt+0xfcd8>
   20b78:	umull	r3, r2, ip, r1
   20b7c:	cmp	r1, #9
   20b80:	lsr	r2, r2, #3
   20b84:	add	r3, r2, r2, lsl #2
   20b88:	sub	r3, r1, r3, lsl #1
   20b8c:	add	r3, r3, #48	; 0x30
   20b90:	mov	r1, r2
   20b94:	strb	r3, [r0, #-1]!
   20b98:	bhi	20b78 <__printf_chk@plt+0xfcac>
   20b9c:	bx	lr
   20ba0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   20ba4:	strdeq	sl, [r3], -r4
   20ba8:	push	{r4, r5, r6, lr}
   20bac:	sub	sp, sp, #16
   20bb0:	ldr	r5, [pc, #440]	; 20d70 <__printf_chk@plt+0xfea4>
   20bb4:	ldrb	r3, [r0]
   20bb8:	ldr	r2, [r5]
   20bbc:	cmp	r3, #32
   20bc0:	str	r2, [sp, #12]
   20bc4:	bne	20bd4 <__printf_chk@plt+0xfd08>
   20bc8:	ldrb	r3, [r0, #1]!
   20bcc:	cmp	r3, #32
   20bd0:	beq	20bc8 <__printf_chk@plt+0xfcfc>
   20bd4:	ldr	r1, [pc, #408]	; 20d74 <__printf_chk@plt+0xfea8>
   20bd8:	ldrb	r2, [r1, r3]
   20bdc:	cmp	r2, #0
   20be0:	beq	20d34 <__printf_chk@plt+0xfe68>
   20be4:	ldrb	r3, [r0]
   20be8:	mov	r4, #0
   20bec:	sub	r2, r3, #48	; 0x30
   20bf0:	ldrb	r3, [r0, #1]!
   20bf4:	add	r4, r4, r4, lsl #2
   20bf8:	add	r4, r2, r4, lsl #1
   20bfc:	ldrb	r2, [r1, r3]
   20c00:	cmp	r2, #0
   20c04:	bne	20bec <__printf_chk@plt+0xfd20>
   20c08:	and	r1, r3, #223	; 0xdf
   20c0c:	cmp	r3, #10
   20c10:	cmpne	r1, #0
   20c14:	beq	20c20 <__printf_chk@plt+0xfd54>
   20c18:	b	20d34 <__printf_chk@plt+0xfe68>
   20c1c:	ldrb	r3, [r0, #1]!
   20c20:	cmp	r3, #32
   20c24:	beq	20c1c <__printf_chk@plt+0xfd50>
   20c28:	sub	r2, r3, #10
   20c2c:	cmp	r3, #0
   20c30:	clz	r2, r2
   20c34:	lsr	r2, r2, #5
   20c38:	movne	r3, r2
   20c3c:	moveq	r3, #1
   20c40:	cmp	r3, #0
   20c44:	bne	20d0c <__printf_chk@plt+0xfe40>
   20c48:	ldrb	r1, [r0]
   20c4c:	cmp	r1, #92	; 0x5c
   20c50:	cmpne	r1, #10
   20c54:	moveq	r2, #1
   20c58:	movne	r2, #0
   20c5c:	tst	r1, #223	; 0xdf
   20c60:	moveq	r2, #1
   20c64:	cmp	r2, #0
   20c68:	bne	20d54 <__printf_chk@plt+0xfe88>
   20c6c:	mov	r6, r0
   20c70:	ldrb	r2, [r6, #1]!
   20c74:	cmp	r2, #92	; 0x5c
   20c78:	cmpne	r2, #10
   20c7c:	moveq	r3, #1
   20c80:	movne	r3, #0
   20c84:	tst	r2, #223	; 0xdf
   20c88:	moveq	r3, #1
   20c8c:	cmp	r3, #0
   20c90:	beq	20c70 <__printf_chk@plt+0xfda4>
   20c94:	sub	r2, r6, r0
   20c98:	mov	r1, r0
   20c9c:	mov	r0, sp
   20ca0:	bl	20f0c <_ZdlPv@@Base+0x120>
   20ca4:	ldrb	r3, [r6]
   20ca8:	cmp	r3, #32
   20cac:	bne	20cbc <__printf_chk@plt+0xfdf0>
   20cb0:	ldrb	r3, [r6, #1]!
   20cb4:	cmp	r3, #32
   20cb8:	beq	20cb0 <__printf_chk@plt+0xfde4>
   20cbc:	cmp	r3, #0
   20cc0:	cmpne	r3, #10
   20cc4:	bne	20d4c <__printf_chk@plt+0xfe80>
   20cc8:	ldr	r3, [sp, #4]
   20ccc:	ldr	r2, [sp, #8]
   20cd0:	cmp	r3, r2
   20cd4:	bge	20d3c <__printf_chk@plt+0xfe70>
   20cd8:	ldr	r2, [sp]
   20cdc:	add	r0, r3, #1
   20ce0:	mov	r1, #0
   20ce4:	str	r0, [sp, #4]
   20ce8:	strb	r1, [r2, r3]
   20cec:	ldr	r0, [sp]
   20cf0:	bl	2187c <_ZdlPv@@Base+0xa90>
   20cf4:	mov	r0, r4
   20cf8:	bl	218b8 <_ZdlPv@@Base+0xacc>
   20cfc:	mov	r4, #1
   20d00:	mov	r0, sp
   20d04:	bl	21054 <_ZdlPv@@Base+0x268>
   20d08:	b	20d18 <__printf_chk@plt+0xfe4c>
   20d0c:	mov	r0, r4
   20d10:	bl	218b8 <_ZdlPv@@Base+0xacc>
   20d14:	mov	r4, #1
   20d18:	ldr	r2, [sp, #12]
   20d1c:	ldr	r3, [r5]
   20d20:	mov	r0, r4
   20d24:	cmp	r2, r3
   20d28:	bne	20d60 <__printf_chk@plt+0xfe94>
   20d2c:	add	sp, sp, #16
   20d30:	pop	{r4, r5, r6, pc}
   20d34:	mov	r4, r2
   20d38:	b	20d18 <__printf_chk@plt+0xfe4c>
   20d3c:	mov	r0, sp
   20d40:	bl	211bc <_ZdlPv@@Base+0x3d0>
   20d44:	ldr	r3, [sp, #4]
   20d48:	b	20cd8 <__printf_chk@plt+0xfe0c>
   20d4c:	mov	r4, #0
   20d50:	b	20d00 <__printf_chk@plt+0xfe34>
   20d54:	mov	r2, r3
   20d58:	mov	r6, r0
   20d5c:	b	20c98 <__printf_chk@plt+0xfdcc>
   20d60:	bl	10d4c <__stack_chk_fail@plt>
   20d64:	mov	r0, sp
   20d68:	bl	21054 <_ZdlPv@@Base+0x268>
   20d6c:	bl	10d58 <__cxa_end_cleanup@plt>
   20d70:	andeq	r7, r3, r8, asr #27
   20d74:	andeq	sl, r3, r4, lsl #15
   20d78:	bx	lr
   20d7c:	push	{r4, lr}
   20d80:	mov	r4, r0
   20d84:	bl	10dd0 <strlen@plt>
   20d88:	mov	r1, r4
   20d8c:	pop	{r4, lr}
   20d90:	mov	r2, r0
   20d94:	mov	r0, #2
   20d98:	b	10df4 <write@plt>

00020d9c <_Znwj@@Base>:
   20d9c:	cmp	r0, #0
   20da0:	moveq	r0, #1
   20da4:	push	{r4, lr}
   20da8:	bl	10dc4 <malloc@plt>
   20dac:	cmp	r0, #0
   20db0:	popne	{r4, pc}
   20db4:	ldr	r3, [pc, #36]	; 20de0 <_Znwj@@Base+0x44>
   20db8:	ldr	r0, [r3]
   20dbc:	cmp	r0, #0
   20dc0:	beq	20dd0 <_Znwj@@Base+0x34>
   20dc4:	bl	20d7c <__printf_chk@plt+0xfeb0>
   20dc8:	ldr	r0, [pc, #20]	; 20de4 <_Znwj@@Base+0x48>
   20dcc:	bl	20d7c <__printf_chk@plt+0xfeb0>
   20dd0:	ldr	r0, [pc, #16]	; 20de8 <_Znwj@@Base+0x4c>
   20dd4:	bl	20d7c <__printf_chk@plt+0xfeb0>
   20dd8:	mvn	r0, #0
   20ddc:	bl	10e0c <_exit@plt>
   20de0:	andeq	sl, r3, r0, lsl #30
   20de4:	andeq	r6, r2, r4, lsr #8
   20de8:	andeq	r6, r2, r8, lsr #8

00020dec <_ZdlPv@@Base>:
   20dec:	cmp	r0, #0
   20df0:	bxeq	lr
   20df4:	b	10cc8 <free@plt>
   20df8:	cmp	r0, #0
   20dfc:	bxeq	lr
   20e00:	b	10cc8 <free@plt>
   20e04:	cmp	r1, r2
   20e08:	push	{r4, r5, r6, lr}
   20e0c:	mov	r4, r0
   20e10:	bge	20e40 <_ZdlPv@@Base+0x54>
   20e14:	cmp	r0, #0
   20e18:	mov	r5, r3
   20e1c:	mov	r4, r2
   20e20:	beq	20e28 <_ZdlPv@@Base+0x3c>
   20e24:	bl	10d7c <_ZdaPv@plt>
   20e28:	cmp	r4, #0
   20e2c:	beq	20e48 <_ZdlPv@@Base+0x5c>
   20e30:	lsl	r0, r4, #1
   20e34:	str	r0, [r5]
   20e38:	pop	{r4, r5, r6, lr}
   20e3c:	b	10d04 <_Znaj@plt>
   20e40:	str	r1, [r3]
   20e44:	pop	{r4, r5, r6, pc}
   20e48:	str	r4, [r5]
   20e4c:	mov	r0, r4
   20e50:	pop	{r4, r5, r6, pc}
   20e54:	cmp	r1, r3
   20e58:	push	{r4, r5, r6, r7, r8, lr}
   20e5c:	mov	r5, r0
   20e60:	bge	20ec8 <_ZdlPv@@Base+0xdc>
   20e64:	cmp	r3, #0
   20e68:	mov	r6, r2
   20e6c:	mov	r4, r3
   20e70:	beq	20ea4 <_ZdlPv@@Base+0xb8>
   20e74:	lsl	r0, r3, #1
   20e78:	ldr	r3, [sp, #24]
   20e7c:	str	r0, [r3]
   20e80:	bl	10d04 <_Znaj@plt>
   20e84:	cmp	r6, #0
   20e88:	cmpne	r4, r6
   20e8c:	mov	r7, r0
   20e90:	bgt	20edc <_ZdlPv@@Base+0xf0>
   20e94:	cmp	r5, #0
   20e98:	bne	20ee8 <_ZdlPv@@Base+0xfc>
   20e9c:	mov	r0, r7
   20ea0:	pop	{r4, r5, r6, r7, r8, pc}
   20ea4:	cmp	r0, #0
   20ea8:	beq	20eb0 <_ZdlPv@@Base+0xc4>
   20eac:	bl	10d7c <_ZdaPv@plt>
   20eb0:	ldr	r3, [sp, #24]
   20eb4:	mov	ip, #0
   20eb8:	mov	r7, ip
   20ebc:	str	ip, [r3]
   20ec0:	mov	r0, r7
   20ec4:	pop	{r4, r5, r6, r7, r8, pc}
   20ec8:	ldr	r3, [sp, #24]
   20ecc:	mov	r7, r0
   20ed0:	mov	r0, r7
   20ed4:	str	r1, [r3]
   20ed8:	pop	{r4, r5, r6, r7, r8, pc}
   20edc:	mov	r2, r6
   20ee0:	mov	r1, r5
   20ee4:	bl	10db8 <memcpy@plt>
   20ee8:	mov	r0, r5
   20eec:	bl	10d7c <_ZdaPv@plt>
   20ef0:	mov	r0, r7
   20ef4:	pop	{r4, r5, r6, r7, r8, pc}
   20ef8:	mov	r2, #0
   20efc:	str	r2, [r0]
   20f00:	str	r2, [r0, #4]
   20f04:	str	r2, [r0, #8]
   20f08:	bx	lr
   20f0c:	push	{r4, r5, r6, lr}
   20f10:	subs	r5, r2, #0
   20f14:	mov	r4, r0
   20f18:	str	r2, [r0, #4]
   20f1c:	mov	r6, r1
   20f20:	blt	20f54 <_ZdlPv@@Base+0x168>
   20f24:	streq	r5, [r0, #8]
   20f28:	streq	r5, [r0]
   20f2c:	beq	20f4c <_ZdlPv@@Base+0x160>
   20f30:	lsl	r0, r5, #1
   20f34:	str	r0, [r4, #8]
   20f38:	bl	10d04 <_Znaj@plt>
   20f3c:	mov	r2, r5
   20f40:	mov	r1, r6
   20f44:	str	r0, [r4]
   20f48:	bl	10db8 <memcpy@plt>
   20f4c:	mov	r0, r4
   20f50:	pop	{r4, r5, r6, pc}
   20f54:	ldr	r1, [pc, #8]	; 20f64 <_ZdlPv@@Base+0x178>
   20f58:	mov	r0, #87	; 0x57
   20f5c:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   20f60:	b	20f30 <_ZdlPv@@Base+0x144>
   20f64:	andeq	r6, r2, r8, lsr r4
   20f68:	push	{r4, r5, r6, lr}
   20f6c:	subs	r5, r1, #0
   20f70:	mov	r4, r0
   20f74:	streq	r5, [r0, #4]
   20f78:	streq	r5, [r0]
   20f7c:	streq	r5, [r0, #8]
   20f80:	beq	20fc4 <_ZdlPv@@Base+0x1d8>
   20f84:	mov	r0, r5
   20f88:	bl	10dd0 <strlen@plt>
   20f8c:	cmp	r0, #0
   20f90:	str	r0, [r4, #4]
   20f94:	streq	r0, [r4, #8]
   20f98:	streq	r0, [r4]
   20f9c:	beq	20fc4 <_ZdlPv@@Base+0x1d8>
   20fa0:	lsl	r0, r0, #1
   20fa4:	str	r0, [r4, #8]
   20fa8:	bl	10d04 <_Znaj@plt>
   20fac:	ldr	r2, [r4, #4]
   20fb0:	cmp	r2, #0
   20fb4:	str	r0, [r4]
   20fb8:	beq	20fc4 <_ZdlPv@@Base+0x1d8>
   20fbc:	mov	r1, r5
   20fc0:	bl	10db8 <memcpy@plt>
   20fc4:	mov	r0, r4
   20fc8:	pop	{r4, r5, r6, pc}
   20fcc:	push	{r4, r5, r6, lr}
   20fd0:	mov	r4, r0
   20fd4:	mov	r3, #1
   20fd8:	mov	r0, #2
   20fdc:	str	r3, [r4, #4]
   20fe0:	str	r0, [r4, #8]
   20fe4:	mov	r5, r1
   20fe8:	bl	10d04 <_Znaj@plt>
   20fec:	str	r0, [r4]
   20ff0:	strb	r5, [r0]
   20ff4:	mov	r0, r4
   20ff8:	pop	{r4, r5, r6, pc}
   20ffc:	push	{r4, r5, r6, lr}
   21000:	mov	r4, r0
   21004:	ldr	r0, [r1, #4]
   21008:	cmp	r0, #0
   2100c:	str	r0, [r4, #4]
   21010:	streq	r0, [r4, #8]
   21014:	streq	r0, [r4]
   21018:	beq	2103c <_ZdlPv@@Base+0x250>
   2101c:	lsl	r0, r0, #1
   21020:	str	r0, [r4, #8]
   21024:	mov	r5, r1
   21028:	bl	10d04 <_Znaj@plt>
   2102c:	ldr	r2, [r4, #4]
   21030:	cmp	r2, #0
   21034:	str	r0, [r4]
   21038:	bne	21044 <_ZdlPv@@Base+0x258>
   2103c:	mov	r0, r4
   21040:	pop	{r4, r5, r6, pc}
   21044:	ldr	r1, [r5]
   21048:	bl	10db8 <memcpy@plt>
   2104c:	mov	r0, r4
   21050:	pop	{r4, r5, r6, pc}
   21054:	push	{r4, lr}
   21058:	mov	r4, r0
   2105c:	ldr	r0, [r0]
   21060:	cmp	r0, #0
   21064:	beq	2106c <_ZdlPv@@Base+0x280>
   21068:	bl	10d7c <_ZdaPv@plt>
   2106c:	mov	r0, r4
   21070:	pop	{r4, pc}
   21074:	push	{r4, r5, r6, lr}
   21078:	add	r3, r0, #8
   2107c:	ldr	r2, [r1, #4]
   21080:	mov	r4, r0
   21084:	mov	r5, r1
   21088:	ldr	r1, [r0, #8]
   2108c:	ldr	r0, [r0]
   21090:	bl	20e04 <_ZdlPv@@Base+0x18>
   21094:	ldr	r2, [r5, #4]
   21098:	cmp	r2, #0
   2109c:	stm	r4, {r0, r2}
   210a0:	bne	210ac <_ZdlPv@@Base+0x2c0>
   210a4:	mov	r0, r4
   210a8:	pop	{r4, r5, r6, pc}
   210ac:	ldr	r1, [r5]
   210b0:	bl	10db8 <memcpy@plt>
   210b4:	mov	r0, r4
   210b8:	pop	{r4, r5, r6, pc}
   210bc:	push	{r4, r5, r6, r7, r8, lr}
   210c0:	subs	r7, r1, #0
   210c4:	mov	r4, r0
   210c8:	ldr	r6, [r0]
   210cc:	beq	21104 <_ZdlPv@@Base+0x318>
   210d0:	mov	r0, r7
   210d4:	bl	10dd0 <strlen@plt>
   210d8:	add	r3, r4, #8
   210dc:	ldr	r1, [r4, #8]
   210e0:	mov	r5, r0
   210e4:	mov	r2, r0
   210e8:	mov	r0, r6
   210ec:	bl	20e04 <_ZdlPv@@Base+0x18>
   210f0:	cmp	r5, #0
   210f4:	stm	r4, {r0, r5}
   210f8:	bne	2112c <_ZdlPv@@Base+0x340>
   210fc:	mov	r0, r4
   21100:	pop	{r4, r5, r6, r7, r8, pc}
   21104:	cmp	r6, #0
   21108:	beq	21114 <_ZdlPv@@Base+0x328>
   2110c:	mov	r0, r6
   21110:	bl	10d7c <_ZdaPv@plt>
   21114:	mov	r3, #0
   21118:	str	r3, [r4, #4]
   2111c:	str	r3, [r4]
   21120:	str	r3, [r4, #8]
   21124:	mov	r0, r4
   21128:	pop	{r4, r5, r6, r7, r8, pc}
   2112c:	mov	r2, r5
   21130:	mov	r1, r7
   21134:	bl	10db8 <memcpy@plt>
   21138:	mov	r0, r4
   2113c:	pop	{r4, r5, r6, r7, r8, pc}
   21140:	push	{r4, r5, r6, lr}
   21144:	add	r3, r0, #8
   21148:	mov	r4, r0
   2114c:	mov	r5, r1
   21150:	mov	r2, #1
   21154:	ldr	r1, [r0, #8]
   21158:	ldr	r0, [r0]
   2115c:	bl	20e04 <_ZdlPv@@Base+0x18>
   21160:	mov	r2, #1
   21164:	str	r2, [r4, #4]
   21168:	mov	r3, r0
   2116c:	str	r0, [r4]
   21170:	mov	r0, r4
   21174:	strb	r5, [r3]
   21178:	pop	{r4, r5, r6, pc}
   2117c:	push	{r4, r5, r6, lr}
   21180:	mov	r5, r0
   21184:	ldr	r0, [r0]
   21188:	mov	r4, r1
   2118c:	cmp	r0, #0
   21190:	beq	21198 <_ZdlPv@@Base+0x3ac>
   21194:	bl	10d7c <_ZdaPv@plt>
   21198:	ldrd	r0, [r4]
   2119c:	ldr	r2, [r4, #8]
   211a0:	mov	r3, #0
   211a4:	strd	r0, [r5]
   211a8:	str	r2, [r5, #8]
   211ac:	str	r3, [r4]
   211b0:	str	r3, [r4, #4]
   211b4:	str	r3, [r4, #8]
   211b8:	pop	{r4, r5, r6, pc}
   211bc:	mov	r1, r0
   211c0:	push	{r4, lr}
   211c4:	mov	r4, r0
   211c8:	sub	sp, sp, #8
   211cc:	ldr	r2, [r0, #4]
   211d0:	ldr	r0, [r1], #8
   211d4:	add	r3, r2, #1
   211d8:	str	r1, [sp]
   211dc:	ldr	r1, [r4, #8]
   211e0:	bl	20e54 <_ZdlPv@@Base+0x68>
   211e4:	str	r0, [r4]
   211e8:	add	sp, sp, #8
   211ec:	pop	{r4, pc}
   211f0:	push	{r4, r5, r6, r7, lr}
   211f4:	subs	r5, r1, #0
   211f8:	sub	sp, sp, #12
   211fc:	mov	r4, r0
   21200:	beq	2123c <_ZdlPv@@Base+0x450>
   21204:	mov	r0, r5
   21208:	bl	10dd0 <strlen@plt>
   2120c:	ldr	r3, [r4, #4]
   21210:	ldr	r1, [r4, #8]
   21214:	add	r6, r0, r3
   21218:	cmp	r1, r6
   2121c:	mov	r7, r0
   21220:	ldr	r0, [r4]
   21224:	blt	21248 <_ZdlPv@@Base+0x45c>
   21228:	mov	r2, r7
   2122c:	mov	r1, r5
   21230:	add	r0, r0, r3
   21234:	bl	10db8 <memcpy@plt>
   21238:	str	r6, [r4, #4]
   2123c:	mov	r0, r4
   21240:	add	sp, sp, #12
   21244:	pop	{r4, r5, r6, r7, pc}
   21248:	add	ip, r4, #8
   2124c:	mov	r2, r3
   21250:	str	ip, [sp]
   21254:	mov	r3, r6
   21258:	bl	20e54 <_ZdlPv@@Base+0x68>
   2125c:	ldr	r3, [r4, #4]
   21260:	str	r0, [r4]
   21264:	b	21228 <_ZdlPv@@Base+0x43c>
   21268:	ldr	r2, [r1, #4]
   2126c:	push	{r4, r5, r6, lr}
   21270:	cmp	r2, #0
   21274:	sub	sp, sp, #8
   21278:	mov	r4, r0
   2127c:	beq	212ac <_ZdlPv@@Base+0x4c0>
   21280:	ldr	r3, [r0, #4]
   21284:	mov	r5, r1
   21288:	ldr	r1, [r0, #8]
   2128c:	add	r6, r2, r3
   21290:	cmp	r1, r6
   21294:	ldr	r0, [r0]
   21298:	blt	212b8 <_ZdlPv@@Base+0x4cc>
   2129c:	ldr	r1, [r5]
   212a0:	add	r0, r0, r3
   212a4:	bl	10db8 <memcpy@plt>
   212a8:	str	r6, [r4, #4]
   212ac:	mov	r0, r4
   212b0:	add	sp, sp, #8
   212b4:	pop	{r4, r5, r6, pc}
   212b8:	add	ip, r4, #8
   212bc:	mov	r2, r3
   212c0:	str	ip, [sp]
   212c4:	mov	r3, r6
   212c8:	bl	20e54 <_ZdlPv@@Base+0x68>
   212cc:	ldr	r3, [r4, #4]
   212d0:	ldr	r2, [r5, #4]
   212d4:	str	r0, [r4]
   212d8:	add	r0, r0, r3
   212dc:	ldr	r1, [r5]
   212e0:	bl	10db8 <memcpy@plt>
   212e4:	str	r6, [r4, #4]
   212e8:	b	212ac <_ZdlPv@@Base+0x4c0>
   212ec:	push	{r4, r5, r6, r7, lr}
   212f0:	subs	r5, r2, #0
   212f4:	sub	sp, sp, #12
   212f8:	ble	21330 <_ZdlPv@@Base+0x544>
   212fc:	ldr	r3, [r0, #4]
   21300:	mov	r7, r1
   21304:	ldr	r1, [r0, #8]
   21308:	add	r6, r3, r5
   2130c:	cmp	r1, r6
   21310:	mov	r4, r0
   21314:	ldr	r0, [r0]
   21318:	blt	21338 <_ZdlPv@@Base+0x54c>
   2131c:	mov	r2, r5
   21320:	mov	r1, r7
   21324:	add	r0, r0, r3
   21328:	bl	10db8 <memcpy@plt>
   2132c:	str	r6, [r4, #4]
   21330:	add	sp, sp, #12
   21334:	pop	{r4, r5, r6, r7, pc}
   21338:	add	ip, r4, #8
   2133c:	mov	r2, r3
   21340:	str	ip, [sp]
   21344:	mov	r3, r6
   21348:	bl	20e54 <_ZdlPv@@Base+0x68>
   2134c:	ldr	r3, [r4, #4]
   21350:	str	r0, [r4]
   21354:	b	2131c <_ZdlPv@@Base+0x530>
   21358:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2135c:	mov	r5, r2
   21360:	ldr	r6, [sp, #32]
   21364:	mov	r4, r0
   21368:	cmp	r2, #0
   2136c:	cmpge	r6, #0
   21370:	mov	r8, r1
   21374:	mov	r7, r3
   21378:	blt	2139c <_ZdlPv@@Base+0x5b0>
   2137c:	add	r0, r5, r6
   21380:	cmp	r0, #0
   21384:	str	r0, [r4, #4]
   21388:	bne	213b8 <_ZdlPv@@Base+0x5cc>
   2138c:	str	r0, [r4, #8]
   21390:	str	r0, [r4]
   21394:	mov	r0, r4
   21398:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2139c:	mov	r0, #215	; 0xd7
   213a0:	ldr	r1, [pc, #104]	; 21410 <_ZdlPv@@Base+0x624>
   213a4:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   213a8:	add	r0, r5, r6
   213ac:	cmp	r0, #0
   213b0:	str	r0, [r4, #4]
   213b4:	beq	2138c <_ZdlPv@@Base+0x5a0>
   213b8:	lsl	r0, r0, #1
   213bc:	str	r0, [r4, #8]
   213c0:	bl	10d04 <_Znaj@plt>
   213c4:	cmp	r5, #0
   213c8:	mov	r9, r0
   213cc:	str	r0, [r4]
   213d0:	beq	213fc <_ZdlPv@@Base+0x610>
   213d4:	mov	r1, r8
   213d8:	mov	r2, r5
   213dc:	bl	10db8 <memcpy@plt>
   213e0:	cmp	r6, #0
   213e4:	beq	21394 <_ZdlPv@@Base+0x5a8>
   213e8:	mov	r2, r6
   213ec:	mov	r1, r7
   213f0:	add	r0, r9, r5
   213f4:	bl	10db8 <memcpy@plt>
   213f8:	b	21394 <_ZdlPv@@Base+0x5a8>
   213fc:	mov	r2, r6
   21400:	mov	r1, r7
   21404:	bl	10db8 <memcpy@plt>
   21408:	mov	r0, r4
   2140c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21410:	andeq	r6, r2, r8, lsr r4
   21414:	ldr	r2, [r0, #4]
   21418:	mov	r3, r0
   2141c:	ldr	r0, [r1, #4]
   21420:	push	{r4, lr}
   21424:	cmp	r2, r0
   21428:	bgt	21458 <_ZdlPv@@Base+0x66c>
   2142c:	cmp	r2, #0
   21430:	bne	2143c <_ZdlPv@@Base+0x650>
   21434:	mov	r0, #1
   21438:	pop	{r4, pc}
   2143c:	ldr	r1, [r1]
   21440:	ldr	r0, [r3]
   21444:	bl	10e60 <memcmp@plt>
   21448:	cmp	r0, #0
   2144c:	movgt	r0, #0
   21450:	movle	r0, #1
   21454:	pop	{r4, pc}
   21458:	cmp	r0, #0
   2145c:	popeq	{r4, pc}
   21460:	mov	r2, r0
   21464:	ldr	r1, [r1]
   21468:	ldr	r0, [r3]
   2146c:	bl	10e60 <memcmp@plt>
   21470:	lsr	r0, r0, #31
   21474:	pop	{r4, pc}
   21478:	ldr	r2, [r0, #4]
   2147c:	mov	r3, r0
   21480:	ldr	r0, [r1, #4]
   21484:	push	{r4, lr}
   21488:	cmp	r2, r0
   2148c:	bge	214bc <_ZdlPv@@Base+0x6d0>
   21490:	cmp	r2, #0
   21494:	bne	214a0 <_ZdlPv@@Base+0x6b4>
   21498:	mov	r0, #1
   2149c:	pop	{r4, pc}
   214a0:	ldr	r1, [r1]
   214a4:	ldr	r0, [r3]
   214a8:	bl	10e60 <memcmp@plt>
   214ac:	cmp	r0, #0
   214b0:	movgt	r0, #0
   214b4:	movle	r0, #1
   214b8:	pop	{r4, pc}
   214bc:	cmp	r0, #0
   214c0:	popeq	{r4, pc}
   214c4:	mov	r2, r0
   214c8:	ldr	r1, [r1]
   214cc:	ldr	r0, [r3]
   214d0:	bl	10e60 <memcmp@plt>
   214d4:	lsr	r0, r0, #31
   214d8:	pop	{r4, pc}
   214dc:	mov	r3, r0
   214e0:	ldr	r2, [r1, #4]
   214e4:	ldr	r0, [r0, #4]
   214e8:	push	{r4, lr}
   214ec:	cmp	r0, r2
   214f0:	blt	2151c <_ZdlPv@@Base+0x730>
   214f4:	cmp	r2, #0
   214f8:	bne	21504 <_ZdlPv@@Base+0x718>
   214fc:	mov	r0, #1
   21500:	pop	{r4, pc}
   21504:	ldr	r1, [r1]
   21508:	ldr	r0, [r3]
   2150c:	bl	10e60 <memcmp@plt>
   21510:	mvn	r0, r0
   21514:	lsr	r0, r0, #31
   21518:	pop	{r4, pc}
   2151c:	cmp	r0, #0
   21520:	popeq	{r4, pc}
   21524:	mov	r2, r0
   21528:	ldr	r1, [r1]
   2152c:	ldr	r0, [r3]
   21530:	bl	10e60 <memcmp@plt>
   21534:	cmp	r0, #0
   21538:	movle	r0, #0
   2153c:	movgt	r0, #1
   21540:	pop	{r4, pc}
   21544:	mov	r3, r0
   21548:	ldr	r2, [r1, #4]
   2154c:	ldr	r0, [r0, #4]
   21550:	push	{r4, lr}
   21554:	cmp	r0, r2
   21558:	ble	21584 <_ZdlPv@@Base+0x798>
   2155c:	cmp	r2, #0
   21560:	bne	2156c <_ZdlPv@@Base+0x780>
   21564:	mov	r0, #1
   21568:	pop	{r4, pc}
   2156c:	ldr	r1, [r1]
   21570:	ldr	r0, [r3]
   21574:	bl	10e60 <memcmp@plt>
   21578:	mvn	r0, r0
   2157c:	lsr	r0, r0, #31
   21580:	pop	{r4, pc}
   21584:	cmp	r0, #0
   21588:	popeq	{r4, pc}
   2158c:	mov	r2, r0
   21590:	ldr	r1, [r1]
   21594:	ldr	r0, [r3]
   21598:	bl	10e60 <memcmp@plt>
   2159c:	cmp	r0, #0
   215a0:	movle	r0, #0
   215a4:	movgt	r0, #1
   215a8:	pop	{r4, pc}
   215ac:	push	{r4, r5, lr}
   215b0:	subs	r5, r1, #0
   215b4:	sub	sp, sp, #12
   215b8:	mov	r4, r0
   215bc:	blt	215d8 <_ZdlPv@@Base+0x7ec>
   215c0:	ldr	r1, [r4, #8]
   215c4:	cmp	r1, r5
   215c8:	blt	215f0 <_ZdlPv@@Base+0x804>
   215cc:	str	r5, [r4, #4]
   215d0:	add	sp, sp, #12
   215d4:	pop	{r4, r5, pc}
   215d8:	ldr	r1, [pc, #56]	; 21618 <_ZdlPv@@Base+0x82c>
   215dc:	ldr	r0, [pc, #56]	; 2161c <_ZdlPv@@Base+0x830>
   215e0:	bl	1f2c8 <__printf_chk@plt+0xe3fc>
   215e4:	ldr	r1, [r4, #8]
   215e8:	cmp	r1, r5
   215ec:	bge	215cc <_ZdlPv@@Base+0x7e0>
   215f0:	mov	r2, r4
   215f4:	mov	r3, r5
   215f8:	ldr	r0, [r2], #8
   215fc:	str	r2, [sp]
   21600:	ldr	r2, [r4, #4]
   21604:	bl	20e54 <_ZdlPv@@Base+0x68>
   21608:	str	r5, [r4, #4]
   2160c:	str	r0, [r4]
   21610:	add	sp, sp, #12
   21614:	pop	{r4, r5, pc}
   21618:	andeq	r6, r2, r8, lsr r4
   2161c:	andeq	r0, r0, r7, lsl #2
   21620:	mov	r3, #0
   21624:	str	r3, [r0, #4]
   21628:	bx	lr
   2162c:	push	{r4, lr}
   21630:	ldr	r4, [r0]
   21634:	cmp	r4, #0
   21638:	beq	21658 <_ZdlPv@@Base+0x86c>
   2163c:	ldr	r2, [r0, #4]
   21640:	mov	r0, r4
   21644:	bl	10e30 <memchr@plt>
   21648:	cmp	r0, #0
   2164c:	beq	21658 <_ZdlPv@@Base+0x86c>
   21650:	sub	r0, r0, r4
   21654:	pop	{r4, pc}
   21658:	mvn	r0, #0
   2165c:	pop	{r4, pc}
   21660:	push	{r4, r5, r6, lr}
   21664:	ldrd	r4, [r0]
   21668:	cmp	r5, #0
   2166c:	add	r0, r5, #1
   21670:	ble	216d0 <_ZdlPv@@Base+0x8e4>
   21674:	add	r5, r4, r5
   21678:	sub	r4, r4, #1
   2167c:	sub	r5, r5, #1
   21680:	mov	r3, r4
   21684:	mov	r1, #0
   21688:	ldrb	r2, [r3, #1]!
   2168c:	cmp	r2, #0
   21690:	addeq	r1, r1, #1
   21694:	cmp	r3, r5
   21698:	bne	21688 <_ZdlPv@@Base+0x89c>
   2169c:	sub	r0, r0, r1
   216a0:	bl	10dc4 <malloc@plt>
   216a4:	mov	r1, r0
   216a8:	ldrb	r2, [r4, #1]!
   216ac:	mov	r3, r1
   216b0:	cmp	r2, #0
   216b4:	strbne	r2, [r3], #1
   216b8:	movne	r1, r3
   216bc:	cmp	r4, r5
   216c0:	bne	216a8 <_ZdlPv@@Base+0x8bc>
   216c4:	mov	r3, #0
   216c8:	strb	r3, [r1]
   216cc:	pop	{r4, r5, r6, pc}
   216d0:	bl	10dc4 <malloc@plt>
   216d4:	mov	r1, r0
   216d8:	b	216c4 <_ZdlPv@@Base+0x8d8>
   216dc:	push	{r4, r5, r6, lr}
   216e0:	ldr	r4, [r0, #4]
   216e4:	ldr	lr, [r0]
   216e8:	subs	r6, r4, #1
   216ec:	popmi	{r4, r5, r6, pc}
   216f0:	ldrb	r3, [lr, r6]
   216f4:	mov	r5, r0
   216f8:	cmp	r3, #32
   216fc:	bne	217d4 <_ZdlPv@@Base+0x9e8>
   21700:	add	r1, lr, r6
   21704:	mov	r2, r6
   21708:	b	2171c <_ZdlPv@@Base+0x930>
   2170c:	ldrb	ip, [r1, #-1]!
   21710:	cmp	ip, #32
   21714:	bne	21748 <_ZdlPv@@Base+0x95c>
   21718:	mov	r2, r3
   2171c:	subs	r3, r2, #1
   21720:	bcs	2170c <_ZdlPv@@Base+0x920>
   21724:	cmp	lr, #0
   21728:	mov	r4, #0
   2172c:	str	r4, [r5, #4]
   21730:	popeq	{r4, r5, r6, pc}
   21734:	mov	r0, lr
   21738:	bl	10d7c <_ZdaPv@plt>
   2173c:	str	r4, [r5]
   21740:	str	r4, [r5, #8]
   21744:	pop	{r4, r5, r6, pc}
   21748:	cmp	r3, #0
   2174c:	beq	217f0 <_ZdlPv@@Base+0xa04>
   21750:	ldrb	r1, [lr]
   21754:	cmp	r1, #32
   21758:	bne	217c0 <_ZdlPv@@Base+0x9d4>
   2175c:	add	r3, lr, r3
   21760:	add	r2, lr, #1
   21764:	mov	r4, r2
   21768:	sub	ip, r3, r2
   2176c:	ldrb	r1, [r2], #1
   21770:	cmp	r1, #32
   21774:	beq	21764 <_ZdlPv@@Base+0x978>
   21778:	cmp	r6, ip
   2177c:	popeq	{r4, r5, r6, pc}
   21780:	cmp	ip, #0
   21784:	blt	21724 <_ZdlPv@@Base+0x938>
   21788:	add	r3, ip, #1
   2178c:	str	r3, [r5, #4]
   21790:	ldr	r0, [r5, #8]
   21794:	bl	10d04 <_Znaj@plt>
   21798:	mov	r1, r4
   2179c:	ldr	r2, [r5, #4]
   217a0:	mov	r6, r0
   217a4:	bl	10db8 <memcpy@plt>
   217a8:	ldr	r0, [r5]
   217ac:	cmp	r0, #0
   217b0:	beq	217b8 <_ZdlPv@@Base+0x9cc>
   217b4:	bl	10d7c <_ZdaPv@plt>
   217b8:	str	r6, [r5]
   217bc:	pop	{r4, r5, r6, pc}
   217c0:	cmp	r4, r2
   217c4:	popeq	{r4, r5, r6, pc}
   217c8:	mov	r4, lr
   217cc:	mov	ip, r3
   217d0:	b	21788 <_ZdlPv@@Base+0x99c>
   217d4:	cmp	r6, #0
   217d8:	popeq	{r4, r5, r6, pc}
   217dc:	ldrb	r3, [lr]
   217e0:	cmp	r3, #32
   217e4:	popne	{r4, r5, r6, pc}
   217e8:	mov	r3, r6
   217ec:	b	2175c <_ZdlPv@@Base+0x970>
   217f0:	cmp	r6, #0
   217f4:	bne	217c8 <_ZdlPv@@Base+0x9dc>
   217f8:	pop	{r4, r5, r6, pc}
   217fc:	push	{r4, r5, r6, lr}
   21800:	ldrd	r4, [r0]
   21804:	cmp	r5, #0
   21808:	pople	{r4, r5, r6, pc}
   2180c:	add	r5, r4, r5
   21810:	mov	r6, r1
   21814:	sub	r5, r5, #1
   21818:	sub	r4, r4, #1
   2181c:	ldrb	r0, [r4, #1]!
   21820:	mov	r1, r6
   21824:	bl	10d64 <putc@plt>
   21828:	cmp	r4, r5
   2182c:	bne	2181c <_ZdlPv@@Base+0xa30>
   21830:	pop	{r4, r5, r6, pc}
   21834:	push	{r4, r5, lr}
   21838:	sub	sp, sp, #12
   2183c:	ldr	r5, [pc, #48]	; 21874 <_ZdlPv@@Base+0xa88>
   21840:	mov	r4, r0
   21844:	str	r1, [sp]
   21848:	ldr	r3, [pc, #40]	; 21878 <_ZdlPv@@Base+0xa8c>
   2184c:	mov	r2, #12
   21850:	mov	r0, r5
   21854:	mov	r1, #1
   21858:	bl	10e6c <__sprintf_chk@plt>
   2185c:	mov	r1, r5
   21860:	mov	r0, r4
   21864:	bl	20f68 <_ZdlPv@@Base+0x17c>
   21868:	mov	r0, r4
   2186c:	add	sp, sp, #12
   21870:	pop	{r4, r5, pc}
   21874:	andeq	sl, r3, r4, lsl #30
   21878:			; <UNDEFINED> instruction: 0x000255b4
   2187c:	push	{r4, r5, r6, lr}
   21880:	mov	r5, r0
   21884:	ldr	r4, [pc, #40]	; 218b4 <_ZdlPv@@Base+0xac8>
   21888:	ldr	r0, [r4]
   2188c:	cmp	r0, #0
   21890:	beq	218a4 <_ZdlPv@@Base+0xab8>
   21894:	mov	r1, r5
   21898:	bl	10e18 <strcmp@plt>
   2189c:	cmp	r0, #0
   218a0:	popeq	{r4, r5, r6, pc}
   218a4:	mov	r0, r5
   218a8:	bl	218c8 <_ZdlPv@@Base+0xadc>
   218ac:	str	r0, [r4]
   218b0:	pop	{r4, r5, r6, pc}
   218b4:	muleq	r3, ip, lr
   218b8:	ldr	r3, [pc, #4]	; 218c4 <_ZdlPv@@Base+0xad8>
   218bc:	str	r0, [r3]
   218c0:	bx	lr
   218c4:	strdeq	sl, [r3], -ip
   218c8:	subs	r1, r0, #0
   218cc:	beq	218f8 <_ZdlPv@@Base+0xb0c>
   218d0:	push	{r4, r5, r6, lr}
   218d4:	mov	r4, r1
   218d8:	bl	10dd0 <strlen@plt>
   218dc:	add	r5, r0, #1
   218e0:	mov	r0, r5
   218e4:	bl	10dc4 <malloc@plt>
   218e8:	mov	r2, r5
   218ec:	mov	r1, r4
   218f0:	bl	10db8 <memcpy@plt>
   218f4:	pop	{r4, r5, r6, pc}
   218f8:	mov	r0, r1
   218fc:	bx	lr
   21900:	push	{r1, r2, r3}
   21904:	push	{r4, r5, r6, r7, r8, lr}
   21908:	sub	sp, sp, #2016	; 0x7e0
   2190c:	ldr	r5, [pc, #228]	; 219f8 <_ZdlPv@@Base+0xc0c>
   21910:	sub	sp, sp, #4
   21914:	add	r2, sp, #2048	; 0x800
   21918:	ldr	ip, [r5]
   2191c:	add	r3, sp, #16
   21920:	add	r6, sp, #12
   21924:	sub	r1, r3, #12
   21928:	str	ip, [sp, #2012]	; 0x7dc
   2192c:	mov	r3, r2
   21930:	mov	ip, #2000	; 0x7d0
   21934:	str	r2, [sp, #8]
   21938:	mov	r8, r0
   2193c:	ldr	r2, [sp, #2044]	; 0x7fc
   21940:	mov	r0, r6
   21944:	str	ip, [sp, #4]
   21948:	bl	21a0c <_ZdlPv@@Base+0xc20>
   2194c:	ldr	r4, [sp, #4]
   21950:	subs	r7, r0, #0
   21954:	beq	219e4 <_ZdlPv@@Base+0xbf8>
   21958:	mov	r3, r8
   2195c:	mov	r2, r4
   21960:	mov	r1, #1
   21964:	bl	10dac <fwrite@plt>
   21968:	cmp	r0, r4
   2196c:	bcc	219ac <_ZdlPv@@Base+0xbc0>
   21970:	cmp	r7, r6
   21974:	beq	21980 <_ZdlPv@@Base+0xb94>
   21978:	mov	r0, r7
   2197c:	bl	10cc8 <free@plt>
   21980:	subs	r0, r4, #0
   21984:	blt	219d8 <_ZdlPv@@Base+0xbec>
   21988:	ldr	r2, [sp, #2012]	; 0x7dc
   2198c:	ldr	r3, [r5]
   21990:	cmp	r2, r3
   21994:	bne	219f4 <_ZdlPv@@Base+0xc08>
   21998:	add	sp, sp, #2016	; 0x7e0
   2199c:	add	sp, sp, #4
   219a0:	pop	{r4, r5, r6, r7, r8, lr}
   219a4:	add	sp, sp, #12
   219a8:	bx	lr
   219ac:	cmp	r7, r6
   219b0:	mvneq	r0, #0
   219b4:	beq	21988 <_ZdlPv@@Base+0xb9c>
   219b8:	bl	10e24 <__errno_location@plt>
   219bc:	mov	r4, r0
   219c0:	mov	r0, r7
   219c4:	ldr	r6, [r4]
   219c8:	bl	10cc8 <free@plt>
   219cc:	str	r6, [r4]
   219d0:	mvn	r0, #0
   219d4:	b	21988 <_ZdlPv@@Base+0xb9c>
   219d8:	bl	10e24 <__errno_location@plt>
   219dc:	mov	r3, #75	; 0x4b
   219e0:	str	r3, [r0]
   219e4:	mov	r0, r8
   219e8:	bl	219fc <_ZdlPv@@Base+0xc10>
   219ec:	mvn	r0, #0
   219f0:	b	21988 <_ZdlPv@@Base+0xb9c>
   219f4:	bl	10d4c <__stack_chk_fail@plt>
   219f8:	andeq	r7, r3, r8, asr #27
   219fc:	ldr	r3, [r0]
   21a00:	orr	r3, r3, #32
   21a04:	str	r3, [r0]
   21a08:	bx	lr
   21a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21a10:	mov	r9, r2
   21a14:	ldr	r2, [pc, #3592]	; 22824 <_ZdlPv@@Base+0x1a38>
   21a18:	add	fp, sp, #32
   21a1c:	sub	sp, sp, #540	; 0x21c
   21a20:	ldr	ip, [r2]
   21a24:	str	r0, [fp, #-504]	; 0xfffffe08
   21a28:	str	r1, [fp, #-532]	; 0xfffffdec
   21a2c:	mov	r0, r9
   21a30:	sub	r2, fp, #484	; 0x1e4
   21a34:	sub	r1, fp, #364	; 0x16c
   21a38:	mov	r4, r3
   21a3c:	str	ip, [fp, #-40]	; 0xffffffd8
   21a40:	bl	2295c <_ZdlPv@@Base+0x1b70>
   21a44:	cmp	r0, #0
   21a48:	blt	22020 <_ZdlPv@@Base+0x1234>
   21a4c:	sub	r1, fp, #484	; 0x1e4
   21a50:	mov	r0, r4
   21a54:	bl	22828 <_ZdlPv@@Base+0x1a3c>
   21a58:	cmp	r0, #0
   21a5c:	blt	225dc <_ZdlPv@@Base+0x17f0>
   21a60:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   21a64:	ldr	r3, [fp, #-352]	; 0xfffffea0
   21a68:	adds	r2, r2, #7
   21a6c:	mvncs	r2, #0
   21a70:	adds	r3, r3, r2
   21a74:	bcs	22014 <_ZdlPv@@Base+0x1228>
   21a78:	mov	r0, #6
   21a7c:	adds	r0, r3, r0
   21a80:	bcs	22014 <_ZdlPv@@Base+0x1228>
   21a84:	cmp	r0, #4000	; 0xfa0
   21a88:	bcc	21cb8 <_ZdlPv@@Base+0xecc>
   21a8c:	cmn	r0, #1
   21a90:	beq	22014 <_ZdlPv@@Base+0x1228>
   21a94:	bl	10dc4 <malloc@plt>
   21a98:	subs	r3, r0, #0
   21a9c:	str	r3, [fp, #-516]	; 0xfffffdfc
   21aa0:	beq	22014 <_ZdlPv@@Base+0x1228>
   21aa4:	str	r3, [fp, #-536]	; 0xfffffde8
   21aa8:	ldr	r3, [fp, #-504]	; 0xfffffe08
   21aac:	ldr	sl, [fp, #-360]	; 0xfffffe98
   21ab0:	cmp	r3, #0
   21ab4:	ldr	r5, [fp, #-504]	; 0xfffffe08
   21ab8:	ldrne	r3, [fp, #-532]	; 0xfffffdec
   21abc:	ldreq	r6, [fp, #-504]	; 0xfffffe08
   21ac0:	mov	r4, #0
   21ac4:	ldrne	r6, [r3]
   21ac8:	mov	r3, r5
   21acc:	ldr	r5, [sl]
   21ad0:	str	r4, [fp, #-528]	; 0xfffffdf0
   21ad4:	cmp	r5, r9
   21ad8:	beq	21f30 <_ZdlPv@@Base+0x1144>
   21adc:	sub	r5, r5, r9
   21ae0:	adds	r2, r4, r5
   21ae4:	mov	r7, r2
   21ae8:	bcs	21f38 <_ZdlPv@@Base+0x114c>
   21aec:	cmp	r6, r2
   21af0:	bcs	21b64 <_ZdlPv@@Base+0xd78>
   21af4:	cmp	r6, #0
   21af8:	bne	22028 <_ZdlPv@@Base+0x123c>
   21afc:	cmp	r2, #12
   21b00:	movls	r6, #12
   21b04:	bhi	22038 <_ZdlPv@@Base+0x124c>
   21b08:	ldr	r2, [fp, #-504]	; 0xfffffe08
   21b0c:	cmp	r3, r2
   21b10:	cmpne	r3, #0
   21b14:	sub	r8, r3, r2
   21b18:	clz	r8, r8
   21b1c:	lsr	r8, r8, #5
   21b20:	bne	21fcc <_ZdlPv@@Base+0x11e0>
   21b24:	mov	r0, r6
   21b28:	str	r3, [fp, #-508]	; 0xfffffe04
   21b2c:	bl	10dc4 <malloc@plt>
   21b30:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21b34:	subs	ip, r0, #0
   21b38:	beq	223f0 <_ZdlPv@@Base+0x1604>
   21b3c:	cmp	r4, #0
   21b40:	moveq	r8, #0
   21b44:	cmp	r8, #0
   21b48:	moveq	r3, ip
   21b4c:	beq	21b64 <_ZdlPv@@Base+0xd78>
   21b50:	mov	r1, r3
   21b54:	mov	r2, r4
   21b58:	str	ip, [fp, #-508]	; 0xfffffe04
   21b5c:	bl	10db8 <memcpy@plt>
   21b60:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21b64:	add	r0, r3, r4
   21b68:	mov	r2, r5
   21b6c:	mov	r1, r9
   21b70:	str	r3, [fp, #-508]	; 0xfffffe04
   21b74:	bl	10db8 <memcpy@plt>
   21b78:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21b7c:	ldr	r2, [fp, #-364]	; 0xfffffe94
   21b80:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   21b84:	cmp	r2, r1
   21b88:	beq	226c4 <_ZdlPv@@Base+0x18d8>
   21b8c:	ldrb	r1, [sl, #36]	; 0x24
   21b90:	ldr	r2, [sl, #40]	; 0x28
   21b94:	cmp	r1, #37	; 0x25
   21b98:	beq	21e78 <_ZdlPv@@Base+0x108c>
   21b9c:	cmn	r2, #1
   21ba0:	beq	22820 <_ZdlPv@@Base+0x1a34>
   21ba4:	ldr	r9, [fp, #-480]	; 0xfffffe20
   21ba8:	cmp	r1, #110	; 0x6e
   21bac:	add	r1, r9, r2, lsl #4
   21bb0:	ldr	r5, [r9, r2, lsl #4]
   21bb4:	beq	21ff0 <_ZdlPv@@Base+0x1204>
   21bb8:	ldr	r2, [sl, #8]
   21bbc:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   21bc0:	tst	r2, #1
   21bc4:	mov	r1, #37	; 0x25
   21bc8:	strb	r1, [r0]
   21bcc:	ldrne	r0, [fp, #-516]	; 0xfffffdfc
   21bd0:	movne	r1, #39	; 0x27
   21bd4:	addne	r4, r0, #2
   21bd8:	strbne	r1, [r0, #1]
   21bdc:	addeq	r4, r0, #1
   21be0:	tst	r2, #2
   21be4:	movne	r1, #45	; 0x2d
   21be8:	strbne	r1, [r4], #1
   21bec:	tst	r2, #4
   21bf0:	movne	r1, #43	; 0x2b
   21bf4:	strbne	r1, [r4], #1
   21bf8:	tst	r2, #8
   21bfc:	movne	r1, #32
   21c00:	strbne	r1, [r4], #1
   21c04:	tst	r2, #16
   21c08:	movne	r1, #35	; 0x23
   21c0c:	strbne	r1, [r4], #1
   21c10:	tst	r2, #64	; 0x40
   21c14:	movne	r1, #73	; 0x49
   21c18:	strbne	r1, [r4], #1
   21c1c:	tst	r2, #32
   21c20:	movne	r2, #48	; 0x30
   21c24:	strbne	r2, [r4], #1
   21c28:	ldr	r1, [sl, #12]
   21c2c:	ldr	r8, [sl, #16]
   21c30:	cmp	r1, r8
   21c34:	beq	21c54 <_ZdlPv@@Base+0xe68>
   21c38:	sub	r8, r8, r1
   21c3c:	mov	r0, r4
   21c40:	mov	r2, r8
   21c44:	str	r3, [fp, #-508]	; 0xfffffe04
   21c48:	bl	10db8 <memcpy@plt>
   21c4c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21c50:	add	r4, r4, r8
   21c54:	ldr	r1, [sl, #24]
   21c58:	ldr	r8, [sl, #28]
   21c5c:	cmp	r1, r8
   21c60:	beq	21c80 <_ZdlPv@@Base+0xe94>
   21c64:	sub	r8, r8, r1
   21c68:	mov	r0, r4
   21c6c:	mov	r2, r8
   21c70:	str	r3, [fp, #-508]	; 0xfffffe04
   21c74:	bl	10db8 <memcpy@plt>
   21c78:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21c7c:	add	r4, r4, r8
   21c80:	sub	r2, r5, #7
   21c84:	cmp	r2, #9
   21c88:	ldrls	pc, [pc, r2, lsl #2]
   21c8c:	b	21ce8 <_ZdlPv@@Base+0xefc>
   21c90:	andeq	r1, r2, r0, ror #25
   21c94:	andeq	r1, r2, r0, ror #25
   21c98:	ldrdeq	r1, [r2], -r8
   21c9c:	ldrdeq	r1, [r2], -r8
   21ca0:	andeq	r1, r2, r8, ror #25
   21ca4:	andeq	r2, r2, r8, asr #32
   21ca8:	andeq	r1, r2, r8, ror #25
   21cac:	andeq	r1, r2, r0, ror #25
   21cb0:	andeq	r1, r2, r8, ror #25
   21cb4:	andeq	r1, r2, r0, ror #25
   21cb8:	add	r3, r3, #13
   21cbc:	bic	r3, r3, #7
   21cc0:	sub	sp, sp, r3
   21cc4:	add	r3, sp, #32
   21cc8:	str	r3, [fp, #-516]	; 0xfffffdfc
   21ccc:	mov	r3, #0
   21cd0:	str	r3, [fp, #-536]	; 0xfffffde8
   21cd4:	b	21aa8 <_ZdlPv@@Base+0xcbc>
   21cd8:	mov	r2, #108	; 0x6c
   21cdc:	strb	r2, [r4], #1
   21ce0:	mov	r2, #108	; 0x6c
   21ce4:	strb	r2, [r4], #1
   21ce8:	ldrb	r2, [sl, #36]	; 0x24
   21cec:	mov	r1, #0
   21cf0:	strb	r1, [r4, #1]
   21cf4:	strb	r2, [r4]
   21cf8:	ldr	r2, [sl, #20]
   21cfc:	cmn	r2, #1
   21d00:	beq	224a0 <_ZdlPv@@Base+0x16b4>
   21d04:	ldr	r1, [r9, r2, lsl #4]
   21d08:	add	r2, r9, r2, lsl #4
   21d0c:	cmp	r1, #5
   21d10:	bne	22820 <_ZdlPv@@Base+0x1a34>
   21d14:	ldr	r2, [r2, #8]
   21d18:	mov	r8, #1
   21d1c:	str	r2, [fp, #-492]	; 0xfffffe14
   21d20:	ldr	r2, [sl, #32]
   21d24:	cmn	r2, #1
   21d28:	beq	21d50 <_ZdlPv@@Base+0xf64>
   21d2c:	ldr	r1, [r9, r2, lsl #4]
   21d30:	add	r9, r9, r2, lsl #4
   21d34:	cmp	r1, #5
   21d38:	bne	22820 <_ZdlPv@@Base+0x1a34>
   21d3c:	sub	r2, fp, #36	; 0x24
   21d40:	add	r2, r2, r8, lsl #2
   21d44:	ldr	r1, [r9, #8]
   21d48:	add	r8, r8, #1
   21d4c:	str	r1, [r2, #-456]	; 0xfffffe38
   21d50:	mov	r2, #2
   21d54:	adds	r2, r7, r2
   21d58:	str	r2, [fp, #-524]	; 0xfffffdf4
   21d5c:	bcs	224d8 <_ZdlPv@@Base+0x16ec>
   21d60:	cmp	r6, r2
   21d64:	bcs	224e0 <_ZdlPv@@Base+0x16f4>
   21d68:	cmp	r6, #0
   21d6c:	bne	2239c <_ZdlPv@@Base+0x15b0>
   21d70:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   21d74:	cmp	r2, #12
   21d78:	movls	r6, #12
   21d7c:	bhi	223b0 <_ZdlPv@@Base+0x15c4>
   21d80:	ldr	r1, [fp, #-504]	; 0xfffffe08
   21d84:	sub	r2, r3, r1
   21d88:	cmp	r3, r1
   21d8c:	cmpne	r3, #0
   21d90:	clz	r2, r2
   21d94:	lsr	r2, r2, #5
   21d98:	str	r2, [fp, #-508]	; 0xfffffe04
   21d9c:	bne	224a8 <_ZdlPv@@Base+0x16bc>
   21da0:	mov	r0, r6
   21da4:	str	r3, [fp, #-512]	; 0xfffffe00
   21da8:	bl	10dc4 <malloc@plt>
   21dac:	ldr	r3, [fp, #-512]	; 0xfffffe00
   21db0:	ldr	r2, [fp, #-508]	; 0xfffffe04
   21db4:	subs	r9, r0, #0
   21db8:	beq	223f0 <_ZdlPv@@Base+0x1604>
   21dbc:	cmp	r7, #0
   21dc0:	moveq	r2, #0
   21dc4:	cmp	r2, #0
   21dc8:	beq	21dd8 <_ZdlPv@@Base+0xfec>
   21dcc:	mov	r1, r3
   21dd0:	mov	r2, r7
   21dd4:	bl	10db8 <memcpy@plt>
   21dd8:	mov	r3, #0
   21ddc:	strb	r3, [r9, r7]
   21de0:	bl	10e24 <__errno_location@plt>
   21de4:	sub	r3, r5, #1
   21de8:	str	r3, [fp, #-520]	; 0xfffffdf8
   21dec:	ldr	r3, [r0]
   21df0:	str	r0, [fp, #-508]	; 0xfffffe04
   21df4:	str	r3, [fp, #-540]	; 0xfffffde4
   21df8:	sub	r3, r6, r7
   21dfc:	str	r3, [fp, #-512]	; 0xfffffe00
   21e00:	ldr	r3, [fp, #-512]	; 0xfffffe00
   21e04:	mvn	r2, #0
   21e08:	cmp	r3, #0
   21e0c:	str	r2, [fp, #-496]	; 0xfffffe10
   21e10:	ldr	r2, [fp, #-508]	; 0xfffffe04
   21e14:	movge	r5, r3
   21e18:	ldr	r3, [fp, #-520]	; 0xfffffdf8
   21e1c:	mov	r1, #0
   21e20:	str	r1, [r2]
   21e24:	mvnlt	r5, #-2147483648	; 0x80000000
   21e28:	cmp	r3, #16
   21e2c:	ldrls	pc, [pc, r3, lsl #2]
   21e30:	b	22820 <_ZdlPv@@Base+0x1a34>
   21e34:	andeq	r2, r2, ip, ror r3
   21e38:	andeq	r2, r2, ip, asr r3
   21e3c:	andeq	r2, r2, r0, lsl #6
   21e40:			; <UNDEFINED> instruction: 0x000222b4
   21e44:	andeq	r2, r2, r4, asr r0
   21e48:	andeq	r2, r2, r4, asr r0
   21e4c:	andeq	r2, r2, r4, asr r0
   21e50:	andeq	r2, r2, r4, asr r0
   21e54:	andeq	r2, r2, r8, ror r1
   21e58:	andeq	r2, r2, r8, ror r1
   21e5c:	andeq	r2, r2, r8, ror #4
   21e60:	andeq	r2, r2, r8, ror #4
   21e64:	andeq	r2, r2, r4, asr r0
   21e68:	andeq	r2, r2, r4, asr r0
   21e6c:	andeq	r2, r2, r4, asr r0
   21e70:	andeq	r2, r2, r4, asr r0
   21e74:	andeq	r2, r2, r4, asr r0
   21e78:	cmn	r2, #1
   21e7c:	bne	22820 <_ZdlPv@@Base+0x1a34>
   21e80:	mov	r2, #1
   21e84:	adds	r2, r7, r2
   21e88:	mov	r4, r2
   21e8c:	bcs	224c8 <_ZdlPv@@Base+0x16dc>
   21e90:	cmp	r6, r2
   21e94:	bcs	21f08 <_ZdlPv@@Base+0x111c>
   21e98:	cmp	r6, #0
   21e9c:	bne	223ec <_ZdlPv@@Base+0x1600>
   21ea0:	cmp	r2, #12
   21ea4:	movls	r6, #12
   21ea8:	bhi	22624 <_ZdlPv@@Base+0x1838>
   21eac:	ldr	r2, [fp, #-504]	; 0xfffffe08
   21eb0:	cmp	r3, r2
   21eb4:	cmpne	r3, #0
   21eb8:	sub	r5, r3, r2
   21ebc:	clz	r5, r5
   21ec0:	lsr	r5, r5, #5
   21ec4:	bne	225b8 <_ZdlPv@@Base+0x17cc>
   21ec8:	mov	r0, r6
   21ecc:	str	r3, [fp, #-508]	; 0xfffffe04
   21ed0:	bl	10dc4 <malloc@plt>
   21ed4:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21ed8:	subs	ip, r0, #0
   21edc:	beq	223f0 <_ZdlPv@@Base+0x1604>
   21ee0:	cmp	r7, #0
   21ee4:	moveq	r5, #0
   21ee8:	cmp	r5, #0
   21eec:	moveq	r3, ip
   21ef0:	beq	21f08 <_ZdlPv@@Base+0x111c>
   21ef4:	mov	r1, r3
   21ef8:	mov	r2, r7
   21efc:	str	ip, [fp, #-508]	; 0xfffffe04
   21f00:	bl	10db8 <memcpy@plt>
   21f04:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21f08:	mov	r2, #37	; 0x25
   21f0c:	strb	r2, [r3, r7]
   21f10:	ldr	r9, [sl, #4]
   21f14:	add	sl, sl, #44	; 0x2c
   21f18:	ldr	r2, [fp, #-528]	; 0xfffffdf0
   21f1c:	ldr	r5, [sl]
   21f20:	add	r2, r2, #1
   21f24:	cmp	r5, r9
   21f28:	str	r2, [fp, #-528]	; 0xfffffdf0
   21f2c:	bne	21adc <_ZdlPv@@Base+0xcf0>
   21f30:	mov	r7, r4
   21f34:	b	21b7c <_ZdlPv@@Base+0xd90>
   21f38:	cmn	r6, #1
   21f3c:	beq	225b0 <_ZdlPv@@Base+0x17c4>
   21f40:	mov	r5, r3
   21f44:	bl	10e24 <__errno_location@plt>
   21f48:	mov	r9, r5
   21f4c:	str	r0, [fp, #-508]	; 0xfffffe04
   21f50:	ldr	r3, [fp, #-504]	; 0xfffffe08
   21f54:	cmp	r9, r3
   21f58:	cmpne	r9, #0
   21f5c:	bne	2240c <_ZdlPv@@Base+0x1620>
   21f60:	ldr	r3, [fp, #-536]	; 0xfffffde8
   21f64:	cmp	r3, #0
   21f68:	beq	21f74 <_ZdlPv@@Base+0x1188>
   21f6c:	mov	r0, r3
   21f70:	bl	10cc8 <free@plt>
   21f74:	ldr	r0, [fp, #-360]	; 0xfffffe98
   21f78:	sub	r3, fp, #348	; 0x15c
   21f7c:	cmp	r0, r3
   21f80:	beq	21f88 <_ZdlPv@@Base+0x119c>
   21f84:	bl	10cc8 <free@plt>
   21f88:	ldr	r0, [fp, #-480]	; 0xfffffe20
   21f8c:	sub	r3, fp, #476	; 0x1dc
   21f90:	cmp	r0, r3
   21f94:	beq	21f9c <_ZdlPv@@Base+0x11b0>
   21f98:	bl	10cc8 <free@plt>
   21f9c:	ldr	r2, [fp, #-508]	; 0xfffffe04
   21fa0:	mov	r5, #0
   21fa4:	mov	r3, #12
   21fa8:	str	r3, [r2]
   21fac:	ldr	r3, [pc, #2160]	; 22824 <_ZdlPv@@Base+0x1a38>
   21fb0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21fb4:	mov	r0, r5
   21fb8:	ldr	r3, [r3]
   21fbc:	cmp	r2, r3
   21fc0:	bne	22810 <_ZdlPv@@Base+0x1a24>
   21fc4:	sub	sp, fp, #32
   21fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21fcc:	mov	r0, r3
   21fd0:	mov	r1, r6
   21fd4:	str	r3, [fp, #-508]	; 0xfffffe04
   21fd8:	bl	10d34 <realloc@plt>
   21fdc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   21fe0:	cmp	r0, #0
   21fe4:	beq	227a8 <_ZdlPv@@Base+0x19bc>
   21fe8:	mov	r3, r0
   21fec:	b	21b64 <_ZdlPv@@Base+0xd78>
   21ff0:	sub	r5, r5, #18
   21ff4:	cmp	r5, #4
   21ff8:	ldrls	pc, [pc, r5, lsl #2]
   21ffc:	b	22820 <_ZdlPv@@Base+0x1a34>
   22000:	andeq	r2, r2, r0, asr #8
   22004:	andeq	r2, r2, r0, lsr r4
   22008:	ldrdeq	r2, [r2], -ip
   2200c:	ldrdeq	r2, [r2], -ip
   22010:	andeq	r2, r2, r8, lsl r4
   22014:	bl	10e24 <__errno_location@plt>
   22018:	str	r0, [fp, #-508]	; 0xfffffe04
   2201c:	b	21f74 <_ZdlPv@@Base+0x1188>
   22020:	mov	r5, #0
   22024:	b	21fac <_ZdlPv@@Base+0x11c0>
   22028:	blt	223f0 <_ZdlPv@@Base+0x1604>
   2202c:	lsl	r6, r6, #1
   22030:	cmp	r6, r2
   22034:	bcs	21b08 <_ZdlPv@@Base+0xd1c>
   22038:	cmn	r2, #1
   2203c:	beq	21f40 <_ZdlPv@@Base+0x1154>
   22040:	mov	r6, r2
   22044:	b	21b08 <_ZdlPv@@Base+0xd1c>
   22048:	mov	r2, #76	; 0x4c
   2204c:	strb	r2, [r4], #1
   22050:	b	21ce8 <_ZdlPv@@Base+0xefc>
   22054:	ldr	r2, [sl, #40]	; 0x28
   22058:	ldr	r3, [fp, #-480]	; 0xfffffe20
   2205c:	cmp	r8, #1
   22060:	add	r3, r3, r2, lsl #4
   22064:	add	r0, r9, r7
   22068:	ldr	r3, [r3, #8]
   2206c:	beq	222d0 <_ZdlPv@@Base+0x14e4>
   22070:	cmp	r8, #2
   22074:	beq	22324 <_ZdlPv@@Base+0x1538>
   22078:	str	r3, [sp, #4]
   2207c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   22080:	sub	r2, fp, #496	; 0x1f0
   22084:	str	r2, [sp, #8]
   22088:	str	r3, [sp]
   2208c:	mov	r2, #1
   22090:	mvn	r3, #0
   22094:	mov	r1, r5
   22098:	bl	10ddc <__snprintf_chk@plt>
   2209c:	ldr	r2, [fp, #-496]	; 0xfffffe10
   220a0:	cmp	r2, #0
   220a4:	blt	221cc <_ZdlPv@@Base+0x13e0>
   220a8:	cmp	r2, r5
   220ac:	mov	r3, r2
   220b0:	bcs	220c4 <_ZdlPv@@Base+0x12d8>
   220b4:	add	r1, r9, r2
   220b8:	ldrb	r1, [r1, r7]
   220bc:	cmp	r1, #0
   220c0:	bne	22820 <_ZdlPv@@Base+0x1a34>
   220c4:	cmp	r2, r0
   220c8:	bge	220d4 <_ZdlPv@@Base+0x12e8>
   220cc:	mov	r3, r0
   220d0:	str	r0, [fp, #-496]	; 0xfffffe10
   220d4:	add	r2, r3, #1
   220d8:	cmp	r2, r5
   220dc:	bcc	22634 <_ZdlPv@@Base+0x1848>
   220e0:	cmn	r5, #-2147483647	; 0x80000001
   220e4:	beq	2264c <_ZdlPv@@Base+0x1860>
   220e8:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   220ec:	add	r3, r3, r2
   220f0:	cmp	r7, r3
   220f4:	mvnhi	r3, #0
   220f8:	cmp	r6, #0
   220fc:	blt	22450 <_ZdlPv@@Base+0x1664>
   22100:	lsl	r2, r6, #1
   22104:	cmp	r2, r3
   22108:	movcs	r3, r2
   2210c:	cmp	r6, r3
   22110:	bcs	21e00 <_ZdlPv@@Base+0x1014>
   22114:	cmp	r2, r3
   22118:	bcc	2245c <_ZdlPv@@Base+0x1670>
   2211c:	mov	r6, r2
   22120:	ldr	r3, [fp, #-504]	; 0xfffffe08
   22124:	cmp	r9, r3
   22128:	cmpne	r9, #0
   2212c:	sub	r5, r9, r3
   22130:	clz	r5, r5
   22134:	lsr	r5, r5, #5
   22138:	bne	2246c <_ZdlPv@@Base+0x1680>
   2213c:	mov	r0, r6
   22140:	bl	10dc4 <malloc@plt>
   22144:	subs	r3, r0, #0
   22148:	beq	21f50 <_ZdlPv@@Base+0x1164>
   2214c:	cmp	r7, #0
   22150:	moveq	r5, #0
   22154:	cmp	r5, #0
   22158:	beq	22490 <_ZdlPv@@Base+0x16a4>
   2215c:	mov	r1, r9
   22160:	mov	r2, r7
   22164:	mov	r9, r3
   22168:	bl	10db8 <memcpy@plt>
   2216c:	sub	r3, r6, r7
   22170:	str	r3, [fp, #-512]	; 0xfffffe00
   22174:	b	21e00 <_ZdlPv@@Base+0x1014>
   22178:	ldr	r2, [sl, #40]	; 0x28
   2217c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22180:	cmp	r8, #1
   22184:	add	r3, r3, r2, lsl #4
   22188:	add	r0, r9, r7
   2218c:	ldrd	r2, [r3, #8]
   22190:	beq	2251c <_ZdlPv@@Base+0x1730>
   22194:	cmp	r8, #2
   22198:	beq	224e8 <_ZdlPv@@Base+0x16fc>
   2219c:	strd	r2, [sp, #8]
   221a0:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   221a4:	sub	r1, fp, #496	; 0x1f0
   221a8:	str	r1, [sp, #16]
   221ac:	str	r3, [sp]
   221b0:	mov	r2, #1
   221b4:	mvn	r3, #0
   221b8:	mov	r1, r5
   221bc:	bl	10ddc <__snprintf_chk@plt>
   221c0:	ldr	r2, [fp, #-496]	; 0xfffffe10
   221c4:	cmp	r2, #0
   221c8:	bge	220a8 <_ZdlPv@@Base+0x12bc>
   221cc:	ldrb	r3, [r4, #1]
   221d0:	cmp	r3, #0
   221d4:	movne	r3, #0
   221d8:	strbne	r3, [r4, #1]
   221dc:	bne	21e00 <_ZdlPv@@Base+0x1014>
   221e0:	cmp	r0, #0
   221e4:	bge	220cc <_ZdlPv@@Base+0x12e0>
   221e8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   221ec:	ldr	r4, [r3]
   221f0:	cmp	r4, #0
   221f4:	bne	2220c <_ZdlPv@@Base+0x1420>
   221f8:	ldrb	r3, [sl, #36]	; 0x24
   221fc:	and	r3, r3, #239	; 0xef
   22200:	cmp	r3, #99	; 0x63
   22204:	moveq	r4, #84	; 0x54
   22208:	movne	r4, #22
   2220c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   22210:	cmp	r9, r3
   22214:	cmpne	r9, #0
   22218:	bne	226ac <_ZdlPv@@Base+0x18c0>
   2221c:	ldr	r3, [fp, #-536]	; 0xfffffde8
   22220:	cmp	r3, #0
   22224:	beq	22230 <_ZdlPv@@Base+0x1444>
   22228:	mov	r0, r3
   2222c:	bl	10cc8 <free@plt>
   22230:	ldr	r0, [fp, #-360]	; 0xfffffe98
   22234:	sub	r3, fp, #348	; 0x15c
   22238:	cmp	r0, r3
   2223c:	beq	22244 <_ZdlPv@@Base+0x1458>
   22240:	bl	10cc8 <free@plt>
   22244:	ldr	r0, [fp, #-480]	; 0xfffffe20
   22248:	sub	r3, fp, #476	; 0x1dc
   2224c:	cmp	r0, r3
   22250:	beq	22258 <_ZdlPv@@Base+0x146c>
   22254:	bl	10cc8 <free@plt>
   22258:	ldr	r3, [fp, #-508]	; 0xfffffe04
   2225c:	mov	r5, #0
   22260:	str	r4, [r3]
   22264:	b	21fac <_ZdlPv@@Base+0x11c0>
   22268:	ldr	r2, [sl, #40]	; 0x28
   2226c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22270:	cmp	r8, #1
   22274:	add	r3, r3, r2, lsl #4
   22278:	add	r0, r9, r7
   2227c:	ldrd	r2, [r3, #8]
   22280:	beq	22580 <_ZdlPv@@Base+0x1794>
   22284:	cmp	r8, #2
   22288:	beq	2254c <_ZdlPv@@Base+0x1760>
   2228c:	strd	r2, [sp, #8]
   22290:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   22294:	sub	r1, fp, #496	; 0x1f0
   22298:	str	r1, [sp, #16]
   2229c:	str	r3, [sp]
   222a0:	mov	r2, #1
   222a4:	mvn	r3, #0
   222a8:	mov	r1, r5
   222ac:	bl	10ddc <__snprintf_chk@plt>
   222b0:	b	2209c <_ZdlPv@@Base+0x12b0>
   222b4:	ldr	r2, [sl, #40]	; 0x28
   222b8:	ldr	r3, [fp, #-480]	; 0xfffffe20
   222bc:	cmp	r8, #1
   222c0:	add	r3, r3, r2, lsl #4
   222c4:	add	r0, r9, r7
   222c8:	ldrh	r3, [r3, #8]
   222cc:	bne	22070 <_ZdlPv@@Base+0x1284>
   222d0:	ldr	r2, [fp, #-492]	; 0xfffffe14
   222d4:	str	r3, [sp, #8]
   222d8:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   222dc:	sub	r1, fp, #496	; 0x1f0
   222e0:	str	r1, [sp, #12]
   222e4:	str	r3, [sp]
   222e8:	str	r2, [sp, #4]
   222ec:	mvn	r3, #0
   222f0:	mov	r2, r8
   222f4:	mov	r1, r5
   222f8:	bl	10ddc <__snprintf_chk@plt>
   222fc:	b	2209c <_ZdlPv@@Base+0x12b0>
   22300:	ldr	r2, [sl, #40]	; 0x28
   22304:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22308:	cmp	r8, #1
   2230c:	add	r3, r3, r2, lsl #4
   22310:	add	r0, r9, r7
   22314:	ldrsh	r3, [r3, #8]
   22318:	beq	222d0 <_ZdlPv@@Base+0x14e4>
   2231c:	cmp	r8, #2
   22320:	bne	22078 <_ZdlPv@@Base+0x128c>
   22324:	ldr	r1, [fp, #-488]	; 0xfffffe18
   22328:	ldr	r2, [fp, #-492]	; 0xfffffe14
   2232c:	str	r3, [sp, #12]
   22330:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   22334:	sub	ip, fp, #496	; 0x1f0
   22338:	str	r3, [sp]
   2233c:	str	r1, [sp, #8]
   22340:	str	r2, [sp, #4]
   22344:	str	ip, [sp, #16]
   22348:	mvn	r3, #0
   2234c:	mov	r2, #1
   22350:	mov	r1, r5
   22354:	bl	10ddc <__snprintf_chk@plt>
   22358:	b	2209c <_ZdlPv@@Base+0x12b0>
   2235c:	ldr	r2, [sl, #40]	; 0x28
   22360:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22364:	cmp	r8, #1
   22368:	add	r3, r3, r2, lsl #4
   2236c:	add	r0, r9, r7
   22370:	ldrb	r3, [r3, #8]
   22374:	bne	22070 <_ZdlPv@@Base+0x1284>
   22378:	b	222d0 <_ZdlPv@@Base+0x14e4>
   2237c:	ldr	r2, [sl, #40]	; 0x28
   22380:	ldr	r3, [fp, #-480]	; 0xfffffe20
   22384:	cmp	r8, #1
   22388:	add	r3, r3, r2, lsl #4
   2238c:	add	r0, r9, r7
   22390:	ldrsb	r3, [r3, #8]
   22394:	bne	22070 <_ZdlPv@@Base+0x1284>
   22398:	b	222d0 <_ZdlPv@@Base+0x14e4>
   2239c:	blt	223f0 <_ZdlPv@@Base+0x1604>
   223a0:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   223a4:	lsl	r6, r6, #1
   223a8:	cmp	r6, r2
   223ac:	bcs	21d80 <_ZdlPv@@Base+0xf94>
   223b0:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   223b4:	mov	r1, #0
   223b8:	cmn	r2, #1
   223bc:	movne	r2, #0
   223c0:	moveq	r2, #1
   223c4:	cmp	r1, r1
   223c8:	movne	r2, #255	; 0xff
   223cc:	cmp	r2, r1
   223d0:	bne	21f40 <_ZdlPv@@Base+0x1154>
   223d4:	ldr	r6, [fp, #-524]	; 0xfffffdf4
   223d8:	b	21d80 <_ZdlPv@@Base+0xf94>
   223dc:	ldr	r2, [r1, #8]
   223e0:	mov	r4, r7
   223e4:	str	r7, [r2]
   223e8:	b	21f10 <_ZdlPv@@Base+0x1124>
   223ec:	bge	22618 <_ZdlPv@@Base+0x182c>
   223f0:	mov	r9, r3
   223f4:	bl	10e24 <__errno_location@plt>
   223f8:	ldr	r3, [fp, #-504]	; 0xfffffe08
   223fc:	cmp	r9, r3
   22400:	cmpne	r9, #0
   22404:	str	r0, [fp, #-508]	; 0xfffffe04
   22408:	beq	21f60 <_ZdlPv@@Base+0x1174>
   2240c:	mov	r0, r9
   22410:	bl	10cc8 <free@plt>
   22414:	b	21f60 <_ZdlPv@@Base+0x1174>
   22418:	ldr	r2, [r1, #8]
   2241c:	mov	r1, #0
   22420:	mov	r4, r7
   22424:	str	r7, [r2]
   22428:	str	r1, [r2, #4]
   2242c:	b	21f10 <_ZdlPv@@Base+0x1124>
   22430:	ldr	r2, [r1, #8]
   22434:	mov	r4, r7
   22438:	strh	r7, [r2]
   2243c:	b	21f10 <_ZdlPv@@Base+0x1124>
   22440:	ldr	r2, [r1, #8]
   22444:	mov	r4, r7
   22448:	strb	r7, [r2]
   2244c:	b	21f10 <_ZdlPv@@Base+0x1124>
   22450:	cmn	r6, #1
   22454:	beq	21e00 <_ZdlPv@@Base+0x1014>
   22458:	b	21f50 <_ZdlPv@@Base+0x1164>
   2245c:	cmn	r3, #1
   22460:	beq	21f50 <_ZdlPv@@Base+0x1164>
   22464:	mov	r6, r3
   22468:	b	22120 <_ZdlPv@@Base+0x1334>
   2246c:	mov	r1, r6
   22470:	mov	r0, r9
   22474:	bl	10d34 <realloc@plt>
   22478:	cmp	r0, #0
   2247c:	beq	21f50 <_ZdlPv@@Base+0x1164>
   22480:	sub	r3, r6, r7
   22484:	mov	r9, r0
   22488:	str	r3, [fp, #-512]	; 0xfffffe00
   2248c:	b	21e00 <_ZdlPv@@Base+0x1014>
   22490:	mov	r9, r3
   22494:	sub	r3, r6, r7
   22498:	str	r3, [fp, #-512]	; 0xfffffe00
   2249c:	b	21e00 <_ZdlPv@@Base+0x1014>
   224a0:	mov	r8, #0
   224a4:	b	21d20 <_ZdlPv@@Base+0xf34>
   224a8:	mov	r0, r3
   224ac:	mov	r1, r6
   224b0:	str	r3, [fp, #-508]	; 0xfffffe04
   224b4:	bl	10d34 <realloc@plt>
   224b8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   224bc:	subs	r9, r0, #0
   224c0:	bne	21dd8 <_ZdlPv@@Base+0xfec>
   224c4:	b	223f0 <_ZdlPv@@Base+0x1604>
   224c8:	cmn	r6, #1
   224cc:	bne	21f40 <_ZdlPv@@Base+0x1154>
   224d0:	mov	r4, r6
   224d4:	b	21f08 <_ZdlPv@@Base+0x111c>
   224d8:	cmn	r6, #1
   224dc:	bne	21f40 <_ZdlPv@@Base+0x1154>
   224e0:	mov	r9, r3
   224e4:	b	21dd8 <_ZdlPv@@Base+0xfec>
   224e8:	ldr	r1, [fp, #-492]	; 0xfffffe14
   224ec:	ldr	ip, [fp, #-488]	; 0xfffffe18
   224f0:	strd	r2, [sp, #16]
   224f4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   224f8:	sub	lr, fp, #496	; 0x1f0
   224fc:	str	r3, [sp]
   22500:	stmib	sp, {r1, ip}
   22504:	str	lr, [sp, #24]
   22508:	mvn	r3, #0
   2250c:	mov	r2, #1
   22510:	mov	r1, r5
   22514:	bl	10ddc <__snprintf_chk@plt>
   22518:	b	2209c <_ZdlPv@@Base+0x12b0>
   2251c:	ldr	r1, [fp, #-492]	; 0xfffffe14
   22520:	strd	r2, [sp, #8]
   22524:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   22528:	sub	ip, fp, #496	; 0x1f0
   2252c:	str	r3, [sp]
   22530:	str	r1, [sp, #4]
   22534:	str	ip, [sp, #16]
   22538:	mvn	r3, #0
   2253c:	mov	r2, r8
   22540:	mov	r1, r5
   22544:	bl	10ddc <__snprintf_chk@plt>
   22548:	b	2209c <_ZdlPv@@Base+0x12b0>
   2254c:	ldr	r1, [fp, #-492]	; 0xfffffe14
   22550:	ldr	ip, [fp, #-488]	; 0xfffffe18
   22554:	strd	r2, [sp, #16]
   22558:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   2255c:	sub	lr, fp, #496	; 0x1f0
   22560:	str	r3, [sp]
   22564:	stmib	sp, {r1, ip}
   22568:	str	lr, [sp, #24]
   2256c:	mvn	r3, #0
   22570:	mov	r2, #1
   22574:	mov	r1, r5
   22578:	bl	10ddc <__snprintf_chk@plt>
   2257c:	b	2209c <_ZdlPv@@Base+0x12b0>
   22580:	ldr	r1, [fp, #-492]	; 0xfffffe14
   22584:	strd	r2, [sp, #8]
   22588:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   2258c:	sub	ip, fp, #496	; 0x1f0
   22590:	str	r3, [sp]
   22594:	str	r1, [sp, #4]
   22598:	str	ip, [sp, #16]
   2259c:	mvn	r3, #0
   225a0:	mov	r2, r8
   225a4:	mov	r1, r5
   225a8:	bl	10ddc <__snprintf_chk@plt>
   225ac:	b	2209c <_ZdlPv@@Base+0x12b0>
   225b0:	mov	r7, r6
   225b4:	b	21b64 <_ZdlPv@@Base+0xd78>
   225b8:	mov	r0, r3
   225bc:	mov	r1, r6
   225c0:	str	r3, [fp, #-508]	; 0xfffffe04
   225c4:	bl	10d34 <realloc@plt>
   225c8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   225cc:	cmp	r0, #0
   225d0:	beq	227a8 <_ZdlPv@@Base+0x19bc>
   225d4:	mov	r3, r0
   225d8:	b	21f08 <_ZdlPv@@Base+0x111c>
   225dc:	ldr	r0, [fp, #-360]	; 0xfffffe98
   225e0:	sub	r3, fp, #348	; 0x15c
   225e4:	cmp	r0, r3
   225e8:	beq	225f0 <_ZdlPv@@Base+0x1804>
   225ec:	bl	10cc8 <free@plt>
   225f0:	ldr	r0, [fp, #-480]	; 0xfffffe20
   225f4:	sub	r3, fp, #476	; 0x1dc
   225f8:	cmp	r0, r3
   225fc:	beq	22604 <_ZdlPv@@Base+0x1818>
   22600:	bl	10cc8 <free@plt>
   22604:	bl	10e24 <__errno_location@plt>
   22608:	mov	r3, #22
   2260c:	mov	r5, #0
   22610:	str	r3, [r0]
   22614:	b	21fac <_ZdlPv@@Base+0x11c0>
   22618:	lsl	r6, r6, #1
   2261c:	cmp	r6, r2
   22620:	bcs	21eac <_ZdlPv@@Base+0x10c0>
   22624:	cmn	r2, #1
   22628:	beq	21f40 <_ZdlPv@@Base+0x1154>
   2262c:	mov	r6, r2
   22630:	b	21eac <_ZdlPv@@Base+0x10c0>
   22634:	add	r4, r7, r3
   22638:	ldr	r3, [fp, #-508]	; 0xfffffe04
   2263c:	ldr	r2, [fp, #-540]	; 0xfffffde4
   22640:	str	r2, [r3]
   22644:	mov	r3, r9
   22648:	b	21f10 <_ZdlPv@@Base+0x1124>
   2264c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   22650:	cmp	r9, r3
   22654:	cmpne	r9, #0
   22658:	bne	226b8 <_ZdlPv@@Base+0x18cc>
   2265c:	ldr	r3, [fp, #-536]	; 0xfffffde8
   22660:	cmp	r3, #0
   22664:	beq	22670 <_ZdlPv@@Base+0x1884>
   22668:	mov	r0, r3
   2266c:	bl	10cc8 <free@plt>
   22670:	ldr	r0, [fp, #-360]	; 0xfffffe98
   22674:	sub	r3, fp, #348	; 0x15c
   22678:	cmp	r0, r3
   2267c:	beq	22684 <_ZdlPv@@Base+0x1898>
   22680:	bl	10cc8 <free@plt>
   22684:	ldr	r0, [fp, #-480]	; 0xfffffe20
   22688:	sub	r3, fp, #476	; 0x1dc
   2268c:	cmp	r0, r3
   22690:	beq	22698 <_ZdlPv@@Base+0x18ac>
   22694:	bl	10cc8 <free@plt>
   22698:	ldr	r2, [fp, #-508]	; 0xfffffe04
   2269c:	mov	r3, #75	; 0x4b
   226a0:	mov	r5, #0
   226a4:	str	r3, [r2]
   226a8:	b	21fac <_ZdlPv@@Base+0x11c0>
   226ac:	mov	r0, r9
   226b0:	bl	10cc8 <free@plt>
   226b4:	b	2221c <_ZdlPv@@Base+0x1430>
   226b8:	mov	r0, r9
   226bc:	bl	10cc8 <free@plt>
   226c0:	b	2265c <_ZdlPv@@Base+0x1870>
   226c4:	mov	r5, r3
   226c8:	mov	r3, #1
   226cc:	adds	r4, r7, r3
   226d0:	mov	r8, r7
   226d4:	bcs	22814 <_ZdlPv@@Base+0x1a28>
   226d8:	cmp	r6, r4
   226dc:	bcs	22748 <_ZdlPv@@Base+0x195c>
   226e0:	cmp	r6, #0
   226e4:	bne	227f0 <_ZdlPv@@Base+0x1a04>
   226e8:	cmp	r4, #12
   226ec:	movls	r6, #12
   226f0:	bhi	22800 <_ZdlPv@@Base+0x1a14>
   226f4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   226f8:	cmp	r5, r3
   226fc:	cmpne	r5, #0
   22700:	sub	r7, r5, r3
   22704:	clz	r7, r7
   22708:	lsr	r7, r7, #5
   2270c:	bne	227d4 <_ZdlPv@@Base+0x19e8>
   22710:	mov	r0, r6
   22714:	bl	10dc4 <malloc@plt>
   22718:	subs	r3, r0, #0
   2271c:	beq	21f44 <_ZdlPv@@Base+0x1158>
   22720:	cmp	r8, #0
   22724:	movne	r2, r7
   22728:	moveq	r2, #0
   2272c:	cmp	r2, #0
   22730:	moveq	r5, r3
   22734:	beq	22748 <_ZdlPv@@Base+0x195c>
   22738:	mov	r1, r5
   2273c:	mov	r2, r8
   22740:	mov	r5, r3
   22744:	bl	10db8 <memcpy@plt>
   22748:	ldr	r3, [fp, #-504]	; 0xfffffe08
   2274c:	cmp	r5, r3
   22750:	cmpne	r6, r4
   22754:	mov	r3, #0
   22758:	strb	r3, [r5, r8]
   2275c:	bhi	227bc <_ZdlPv@@Base+0x19d0>
   22760:	ldr	r3, [fp, #-536]	; 0xfffffde8
   22764:	cmp	r3, #0
   22768:	beq	22774 <_ZdlPv@@Base+0x1988>
   2276c:	mov	r0, r3
   22770:	bl	10cc8 <free@plt>
   22774:	ldr	r0, [fp, #-360]	; 0xfffffe98
   22778:	sub	r3, fp, #348	; 0x15c
   2277c:	cmp	r0, r3
   22780:	beq	22788 <_ZdlPv@@Base+0x199c>
   22784:	bl	10cc8 <free@plt>
   22788:	ldr	r0, [fp, #-480]	; 0xfffffe20
   2278c:	sub	r3, fp, #476	; 0x1dc
   22790:	cmp	r0, r3
   22794:	beq	2279c <_ZdlPv@@Base+0x19b0>
   22798:	bl	10cc8 <free@plt>
   2279c:	ldr	r3, [fp, #-532]	; 0xfffffdec
   227a0:	str	r8, [r3]
   227a4:	b	21fac <_ZdlPv@@Base+0x11c0>
   227a8:	mov	r5, r3
   227ac:	bl	10e24 <__errno_location@plt>
   227b0:	mov	r9, r5
   227b4:	str	r0, [fp, #-508]	; 0xfffffe04
   227b8:	b	2240c <_ZdlPv@@Base+0x1620>
   227bc:	mov	r0, r5
   227c0:	mov	r1, r4
   227c4:	bl	10d34 <realloc@plt>
   227c8:	cmp	r0, #0
   227cc:	movne	r5, r0
   227d0:	b	22760 <_ZdlPv@@Base+0x1974>
   227d4:	mov	r1, r6
   227d8:	mov	r0, r5
   227dc:	bl	10d34 <realloc@plt>
   227e0:	cmp	r0, #0
   227e4:	beq	227ac <_ZdlPv@@Base+0x19c0>
   227e8:	mov	r5, r0
   227ec:	b	22748 <_ZdlPv@@Base+0x195c>
   227f0:	blt	21f44 <_ZdlPv@@Base+0x1158>
   227f4:	lsl	r6, r6, #1
   227f8:	cmp	r6, r4
   227fc:	bcs	226f4 <_ZdlPv@@Base+0x1908>
   22800:	cmn	r4, #1
   22804:	movne	r6, r4
   22808:	bne	226f4 <_ZdlPv@@Base+0x1908>
   2280c:	b	21f44 <_ZdlPv@@Base+0x1158>
   22810:	bl	10d4c <__stack_chk_fail@plt>
   22814:	cmn	r6, #1
   22818:	beq	22748 <_ZdlPv@@Base+0x195c>
   2281c:	b	21f44 <_ZdlPv@@Base+0x1158>
   22820:	bl	10d10 <abort@plt>
   22824:	andeq	r7, r3, r8, asr #27
   22828:	ldr	r3, [r1]
   2282c:	ldr	r2, [r1, #4]
   22830:	cmp	r3, #0
   22834:	beq	22944 <_ZdlPv@@Base+0x1b58>
   22838:	push	{r4, r5, r6, lr}
   2283c:	add	r2, r2, #8
   22840:	ldr	r6, [pc, #268]	; 22954 <_ZdlPv@@Base+0x1b68>
   22844:	ldr	lr, [pc, #268]	; 22958 <_ZdlPv@@Base+0x1b6c>
   22848:	mov	ip, #0
   2284c:	ldr	r3, [r2, #-8]
   22850:	sub	r3, r3, #1
   22854:	cmp	r3, #21
   22858:	ldrls	pc, [pc, r3, lsl #2]
   2285c:	b	2294c <_ZdlPv@@Base+0x1b60>
   22860:	strdeq	r2, [r2], -ip
   22864:	strdeq	r2, [r2], -ip
   22868:	strdeq	r2, [r2], -r0
   2286c:	strdeq	r2, [r2], -r0
   22870:			; <UNDEFINED> instruction: 0x000228b8
   22874:			; <UNDEFINED> instruction: 0x000228b8
   22878:			; <UNDEFINED> instruction: 0x000228b8
   2287c:			; <UNDEFINED> instruction: 0x000228b8
   22880:	ldrdeq	r2, [r2], -ip
   22884:	ldrdeq	r2, [r2], -ip
   22888:	andeq	r2, r2, r8, lsl #18
   2288c:	andeq	r2, r2, r8, lsl #18
   22890:			; <UNDEFINED> instruction: 0x000228b8
   22894:			; <UNDEFINED> instruction: 0x000228b8
   22898:	andeq	r2, r2, ip, lsl r9
   2289c:	andeq	r2, r2, r0, lsr r9
   228a0:			; <UNDEFINED> instruction: 0x000228b8
   228a4:			; <UNDEFINED> instruction: 0x000228b8
   228a8:			; <UNDEFINED> instruction: 0x000228b8
   228ac:			; <UNDEFINED> instruction: 0x000228b8
   228b0:			; <UNDEFINED> instruction: 0x000228b8
   228b4:			; <UNDEFINED> instruction: 0x000228b8
   228b8:	ldr	r3, [r0], #4
   228bc:	str	r3, [r2]
   228c0:	ldr	r3, [r1]
   228c4:	add	ip, ip, #1
   228c8:	cmp	r3, ip
   228cc:	add	r2, r2, #16
   228d0:	bhi	2284c <_ZdlPv@@Base+0x1a60>
   228d4:	mov	r0, #0
   228d8:	pop	{r4, r5, r6, pc}
   228dc:	add	r0, r0, #7
   228e0:	bic	r0, r0, #7
   228e4:	ldrd	r4, [r0], #8
   228e8:	strd	r4, [r2]
   228ec:	b	228c0 <_ZdlPv@@Base+0x1ad4>
   228f0:	ldr	r3, [r0], #4
   228f4:	strh	r3, [r2]
   228f8:	b	228c0 <_ZdlPv@@Base+0x1ad4>
   228fc:	ldr	r3, [r0], #4
   22900:	strb	r3, [r2]
   22904:	b	228c0 <_ZdlPv@@Base+0x1ad4>
   22908:	add	r0, r0, #7
   2290c:	bic	r0, r0, #7
   22910:	ldrd	r4, [r0], #8
   22914:	strd	r4, [r2]
   22918:	b	228c0 <_ZdlPv@@Base+0x1ad4>
   2291c:	ldr	r3, [r0], #4
   22920:	cmp	r3, #0
   22924:	streq	lr, [r2]
   22928:	bne	228bc <_ZdlPv@@Base+0x1ad0>
   2292c:	b	228c0 <_ZdlPv@@Base+0x1ad4>
   22930:	ldr	r3, [r0], #4
   22934:	cmp	r3, #0
   22938:	streq	r6, [r2]
   2293c:	bne	228bc <_ZdlPv@@Base+0x1ad0>
   22940:	b	228c0 <_ZdlPv@@Base+0x1ad4>
   22944:	mov	r0, #0
   22948:	bx	lr
   2294c:	mvn	r0, #0
   22950:	pop	{r4, r5, r6, pc}
   22954:	andeq	r6, r2, r0, ror r4
   22958:	andeq	r6, r2, ip, lsl #9
   2295c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22960:	mov	sl, r2
   22964:	sub	sp, sp, #44	; 0x2c
   22968:	mov	fp, r1
   2296c:	mov	r3, r1
   22970:	mov	r1, sl
   22974:	mov	r2, #0
   22978:	mov	ip, #7
   2297c:	str	r2, [r3], #16
   22980:	str	fp, [sp, #4]
   22984:	str	r3, [fp, #4]
   22988:	mov	r4, r2
   2298c:	str	r2, [r1], #8
   22990:	str	ip, [sp, #8]
   22994:	mov	r7, r0
   22998:	str	r3, [sp, #36]	; 0x24
   2299c:	str	r2, [sp, #28]
   229a0:	str	r1, [sp, #12]
   229a4:	str	r2, [sp, #16]
   229a8:	str	r1, [sl, #4]
   229ac:	str	r2, [sp, #32]
   229b0:	mov	r9, r2
   229b4:	str	ip, [sp, #24]
   229b8:	mov	fp, sl
   229bc:	b	229cc <_ZdlPv@@Base+0x1be0>
   229c0:	cmp	r0, #37	; 0x25
   229c4:	mov	r5, r7
   229c8:	beq	22a0c <_ZdlPv@@Base+0x1c20>
   229cc:	mov	r2, r7
   229d0:	ldrb	r0, [r7], #1
   229d4:	cmp	r0, #0
   229d8:	bne	229c0 <_ZdlPv@@Base+0x1bd4>
   229dc:	add	ip, r4, r4, lsl #2
   229e0:	ldr	fp, [sp, #4]
   229e4:	add	r4, r4, ip, lsl #1
   229e8:	mov	r1, r0
   229ec:	str	r2, [r3, r4, lsl #2]
   229f0:	ldr	r3, [sp, #16]
   229f4:	str	r3, [fp, #8]
   229f8:	ldr	r3, [sp, #28]
   229fc:	str	r3, [fp, #12]
   22a00:	mov	r0, r1
   22a04:	add	sp, sp, #44	; 0x2c
   22a08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22a0c:	add	r1, r4, r4, lsl #2
   22a10:	mvn	r8, #0
   22a14:	add	r4, r4, r1, lsl #1
   22a18:	add	r6, r3, r4, lsl #2
   22a1c:	str	r2, [r3, r4, lsl #2]
   22a20:	str	r9, [r6, #8]
   22a24:	str	r9, [r6, #12]
   22a28:	str	r9, [r6, #16]
   22a2c:	str	r9, [r6, #24]
   22a30:	str	r9, [r6, #28]
   22a34:	str	r8, [r6, #20]
   22a38:	str	r8, [r6, #32]
   22a3c:	str	r8, [r6, #40]	; 0x28
   22a40:	ldrb	r4, [r7]
   22a44:	sub	r0, r4, #48	; 0x30
   22a48:	uxtb	r3, r0
   22a4c:	cmp	r3, #9
   22a50:	bhi	22a9c <_ZdlPv@@Base+0x1cb0>
   22a54:	b	22f14 <_ZdlPv@@Base+0x2128>
   22a58:	cmp	r4, #45	; 0x2d
   22a5c:	beq	22ab8 <_ZdlPv@@Base+0x1ccc>
   22a60:	cmp	r4, #43	; 0x2b
   22a64:	beq	22ac8 <_ZdlPv@@Base+0x1cdc>
   22a68:	cmp	r4, #32
   22a6c:	beq	22ad8 <_ZdlPv@@Base+0x1cec>
   22a70:	cmp	r4, #35	; 0x23
   22a74:	beq	22ae8 <_ZdlPv@@Base+0x1cfc>
   22a78:	cmp	r4, #48	; 0x30
   22a7c:	beq	22af8 <_ZdlPv@@Base+0x1d0c>
   22a80:	cmp	r4, #73	; 0x49
   22a84:	bne	22b08 <_ZdlPv@@Base+0x1d1c>
   22a88:	ldr	r3, [r6, #8]
   22a8c:	orr	r3, r3, #64	; 0x40
   22a90:	str	r3, [r6, #8]
   22a94:	ldrb	r4, [r7]
   22a98:	mov	r5, r7
   22a9c:	cmp	r4, #39	; 0x27
   22aa0:	add	r7, r5, #1
   22aa4:	bne	22a58 <_ZdlPv@@Base+0x1c6c>
   22aa8:	ldr	r3, [r6, #8]
   22aac:	orr	r3, r3, #1
   22ab0:	str	r3, [r6, #8]
   22ab4:	b	22a94 <_ZdlPv@@Base+0x1ca8>
   22ab8:	ldr	r3, [r6, #8]
   22abc:	orr	r3, r3, #2
   22ac0:	str	r3, [r6, #8]
   22ac4:	b	22a94 <_ZdlPv@@Base+0x1ca8>
   22ac8:	ldr	r3, [r6, #8]
   22acc:	orr	r3, r3, #4
   22ad0:	str	r3, [r6, #8]
   22ad4:	b	22a94 <_ZdlPv@@Base+0x1ca8>
   22ad8:	ldr	r3, [r6, #8]
   22adc:	orr	r3, r3, #8
   22ae0:	str	r3, [r6, #8]
   22ae4:	b	22a94 <_ZdlPv@@Base+0x1ca8>
   22ae8:	ldr	r3, [r6, #8]
   22aec:	orr	r3, r3, #16
   22af0:	str	r3, [r6, #8]
   22af4:	b	22a94 <_ZdlPv@@Base+0x1ca8>
   22af8:	ldr	r3, [r6, #8]
   22afc:	orr	r3, r3, #32
   22b00:	str	r3, [r6, #8]
   22b04:	b	22a94 <_ZdlPv@@Base+0x1ca8>
   22b08:	cmp	r4, #42	; 0x2a
   22b0c:	beq	22ce4 <_ZdlPv@@Base+0x1ef8>
   22b10:	sub	r3, r4, #48	; 0x30
   22b14:	cmp	r3, #9
   22b18:	bls	23304 <_ZdlPv@@Base+0x2518>
   22b1c:	cmp	r4, #46	; 0x2e
   22b20:	beq	22d7c <_ZdlPv@@Base+0x1f90>
   22b24:	add	r5, r5, #1
   22b28:	mov	r3, #0
   22b2c:	mov	r1, #1
   22b30:	b	22b38 <_ZdlPv@@Base+0x1d4c>
   22b34:	ldrb	r4, [r5], #1
   22b38:	cmp	r4, #104	; 0x68
   22b3c:	andeq	r2, r3, #1
   22b40:	mov	r7, r5
   22b44:	orreq	r3, r3, r1, lsl r2
   22b48:	beq	22b34 <_ZdlPv@@Base+0x1d48>
   22b4c:	cmp	r4, #76	; 0x4c
   22b50:	orreq	r3, r3, #4
   22b54:	beq	22b34 <_ZdlPv@@Base+0x1d48>
   22b58:	cmp	r4, #108	; 0x6c
   22b5c:	addeq	r3, r3, #8
   22b60:	beq	22b34 <_ZdlPv@@Base+0x1d48>
   22b64:	cmp	r4, #106	; 0x6a
   22b68:	addeq	r3, r3, #16
   22b6c:	beq	22b34 <_ZdlPv@@Base+0x1d48>
   22b70:	and	r2, r4, #223	; 0xdf
   22b74:	cmp	r2, #90	; 0x5a
   22b78:	beq	22b34 <_ZdlPv@@Base+0x1d48>
   22b7c:	cmp	r4, #116	; 0x74
   22b80:	beq	22b34 <_ZdlPv@@Base+0x1d48>
   22b84:	sub	r2, r4, #37	; 0x25
   22b88:	cmp	r2, #83	; 0x53
   22b8c:	ldrls	pc, [pc, r2, lsl #2]
   22b90:	b	22f84 <_ZdlPv@@Base+0x2198>
   22b94:	andeq	r2, r2, r8, ror lr
   22b98:	andeq	r2, r2, r4, lsl #31
   22b9c:	andeq	r2, r2, r4, lsl #31
   22ba0:	andeq	r2, r2, r4, lsl #31
   22ba4:	andeq	r2, r2, r4, lsl #31
   22ba8:	andeq	r2, r2, r4, lsl #31
   22bac:	andeq	r2, r2, r4, lsl #31
   22bb0:	andeq	r2, r2, r4, lsl #31
   22bb4:	andeq	r2, r2, r4, lsl #31
   22bb8:	andeq	r2, r2, r4, lsl #31
   22bbc:	andeq	r2, r2, r4, lsl #31
   22bc0:	andeq	r2, r2, r4, lsl #31
   22bc4:	andeq	r2, r2, r4, lsl #31
   22bc8:	andeq	r2, r2, r4, lsl #31
   22bcc:	andeq	r2, r2, r4, lsl #31
   22bd0:	andeq	r2, r2, r4, lsl #31
   22bd4:	andeq	r2, r2, r4, lsl #31
   22bd8:	andeq	r2, r2, r4, lsl #31
   22bdc:	andeq	r2, r2, r4, lsl #31
   22be0:	andeq	r2, r2, r4, lsl #31
   22be4:	andeq	r2, r2, r4, lsl #31
   22be8:	andeq	r2, r2, r4, lsl #31
   22bec:	andeq	r2, r2, r4, lsl #31
   22bf0:	andeq	r2, r2, r4, lsl #31
   22bf4:	andeq	r2, r2, r4, lsl #31
   22bf8:	andeq	r2, r2, r4, lsl #31
   22bfc:	andeq	r2, r2, r4, lsl #31
   22c00:	andeq	r2, r2, r4, lsl #31
   22c04:	andeq	r3, r2, ip, asr #1
   22c08:	andeq	r2, r2, r4, lsl #31
   22c0c:	andeq	r2, r2, r8, lsl lr
   22c10:	andeq	r2, r2, r4, lsl #31
   22c14:	andeq	r3, r2, ip, asr #1
   22c18:	andeq	r3, r2, ip, asr #1
   22c1c:	andeq	r3, r2, ip, asr #1
   22c20:	andeq	r2, r2, r4, lsl #31
   22c24:	andeq	r2, r2, r4, lsl #31
   22c28:	andeq	r2, r2, r4, lsl #31
   22c2c:	andeq	r2, r2, r4, lsl #31
   22c30:	andeq	r2, r2, r4, lsl #31
   22c34:	andeq	r2, r2, r4, lsl #31
   22c38:	andeq	r2, r2, r4, lsl #31
   22c3c:	andeq	r2, r2, r4, lsl #31
   22c40:	andeq	r2, r2, r4, lsl #31
   22c44:	andeq	r2, r2, r4, lsl #31
   22c48:	andeq	r2, r2, r4, lsl #31
   22c4c:	andeq	r3, r2, r0, lsl r2
   22c50:	andeq	r2, r2, r4, lsl #31
   22c54:	andeq	r2, r2, r4, lsl #31
   22c58:	andeq	r2, r2, r4, lsl #31
   22c5c:	andeq	r2, r2, r4, lsl #31
   22c60:	andeq	r3, r2, ip, asr #3
   22c64:	andeq	r2, r2, r4, lsl #31
   22c68:	andeq	r2, r2, r4, lsl #31
   22c6c:	andeq	r2, r2, r4, lsl #31
   22c70:	andeq	r2, r2, r4, lsl #31
   22c74:	andeq	r2, r2, r4, lsl #31
   22c78:	andeq	r2, r2, r4, lsl #31
   22c7c:	andeq	r2, r2, r4, lsl #31
   22c80:	andeq	r2, r2, r4, lsl #31
   22c84:	andeq	r3, r2, ip, asr #1
   22c88:	andeq	r2, r2, r4, lsl #31
   22c8c:			; <UNDEFINED> instruction: 0x000231b8
   22c90:	andeq	r3, r2, r4, ror r1
   22c94:	andeq	r3, r2, ip, asr #1
   22c98:	andeq	r3, r2, ip, asr #1
   22c9c:	andeq	r3, r2, ip, asr #1
   22ca0:	andeq	r2, r2, r4, lsl #31
   22ca4:	andeq	r3, r2, r4, ror r1
   22ca8:	andeq	r2, r2, r4, lsl #31
   22cac:	andeq	r2, r2, r4, lsl #31
   22cb0:	andeq	r2, r2, r4, lsl #31
   22cb4:	andeq	r2, r2, r4, lsl #31
   22cb8:	andeq	r3, r2, ip, lsr #4
   22cbc:	andeq	r3, r2, ip, asr #3
   22cc0:	andeq	r3, r2, r0, lsr #4
   22cc4:	andeq	r2, r2, r4, lsl #31
   22cc8:	andeq	r2, r2, r4, lsl #31
   22ccc:	andeq	r3, r2, r0, ror #2
   22cd0:	andeq	r2, r2, r4, lsl #31
   22cd4:	andeq	r3, r2, ip, asr #3
   22cd8:	andeq	r2, r2, r4, lsl #31
   22cdc:	andeq	r2, r2, r4, lsl #31
   22ce0:	andeq	r3, r2, ip, asr #3
   22ce4:	str	r5, [r6, #12]
   22ce8:	str	r7, [r6, #16]
   22cec:	ldrb	r3, [r5, #1]
   22cf0:	ldr	r2, [sp, #16]
   22cf4:	sub	r3, r3, #48	; 0x30
   22cf8:	cmp	r2, #0
   22cfc:	moveq	r2, #1
   22d00:	str	r2, [sp, #16]
   22d04:	uxtb	r2, r3
   22d08:	cmp	r2, #9
   22d0c:	bls	230f0 <_ZdlPv@@Base+0x2304>
   22d10:	ldr	r4, [r6, #20]
   22d14:	cmn	r4, #1
   22d18:	beq	230ac <_ZdlPv@@Base+0x22c0>
   22d1c:	ldr	r3, [sp, #8]
   22d20:	ldr	sl, [fp, #4]
   22d24:	cmp	r3, r4
   22d28:	bls	23014 <_ZdlPv@@Base+0x2228>
   22d2c:	ldr	r2, [fp]
   22d30:	cmp	r2, r4
   22d34:	bhi	22d50 <_ZdlPv@@Base+0x1f64>
   22d38:	sub	r1, sl, #16
   22d3c:	add	r2, r2, #1
   22d40:	cmp	r2, r4
   22d44:	str	r9, [r1, r2, lsl #4]
   22d48:	bls	22d3c <_ZdlPv@@Base+0x1f50>
   22d4c:	str	r2, [fp]
   22d50:	ldr	r3, [sl, r4, lsl #4]
   22d54:	cmp	r3, #0
   22d58:	bne	23360 <_ZdlPv@@Base+0x2574>
   22d5c:	mov	r3, r7
   22d60:	mov	r2, #5
   22d64:	str	r2, [sl, r4, lsl #4]
   22d68:	ldrb	r4, [r3], #1
   22d6c:	mov	r5, r7
   22d70:	cmp	r4, #46	; 0x2e
   22d74:	mov	r7, r3
   22d78:	bne	22b24 <_ZdlPv@@Base+0x1d38>
   22d7c:	ldrb	r3, [r5, #1]
   22d80:	cmp	r3, #42	; 0x2a
   22d84:	bne	22fcc <_ZdlPv@@Base+0x21e0>
   22d88:	add	r7, r5, #2
   22d8c:	str	r5, [r6, #24]
   22d90:	str	r7, [r6, #28]
   22d94:	ldrb	r1, [r5, #2]
   22d98:	ldr	r3, [sp, #28]
   22d9c:	sub	r1, r1, #48	; 0x30
   22da0:	cmp	r3, #2
   22da4:	movcc	r3, #2
   22da8:	str	r3, [sp, #28]
   22dac:	uxtb	r3, r1
   22db0:	cmp	r3, #9
   22db4:	bls	234e0 <_ZdlPv@@Base+0x26f4>
   22db8:	ldr	r4, [r6, #32]
   22dbc:	cmn	r4, #1
   22dc0:	beq	234c0 <_ZdlPv@@Base+0x26d4>
   22dc4:	ldr	r3, [sp, #8]
   22dc8:	ldr	sl, [fp, #4]
   22dcc:	cmp	r3, r4
   22dd0:	bls	233e4 <_ZdlPv@@Base+0x25f8>
   22dd4:	ldr	r2, [fp]
   22dd8:	cmp	r2, r4
   22ddc:	bhi	22df8 <_ZdlPv@@Base+0x200c>
   22de0:	sub	r1, sl, #16
   22de4:	add	r2, r2, #1
   22de8:	cmp	r2, r4
   22dec:	str	r9, [r1, r2, lsl #4]
   22df0:	bls	22de4 <_ZdlPv@@Base+0x1ff8>
   22df4:	str	r2, [fp]
   22df8:	ldr	r3, [sl, r4, lsl #4]
   22dfc:	cmp	r3, #0
   22e00:	bne	23444 <_ZdlPv@@Base+0x2658>
   22e04:	mov	r3, #5
   22e08:	str	r3, [sl, r4, lsl #4]
   22e0c:	mov	r5, r7
   22e10:	ldrb	r4, [r7]
   22e14:	b	22b24 <_ZdlPv@@Base+0x1d38>
   22e18:	mov	r4, #99	; 0x63
   22e1c:	mov	r3, #14
   22e20:	str	r3, [sp, #20]
   22e24:	cmn	r8, #1
   22e28:	strne	r8, [r6, #40]	; 0x28
   22e2c:	beq	232e4 <_ZdlPv@@Base+0x24f8>
   22e30:	ldr	r3, [sp, #8]
   22e34:	ldr	sl, [fp, #4]
   22e38:	cmp	r3, r8
   22e3c:	bls	23288 <_ZdlPv@@Base+0x249c>
   22e40:	ldr	r3, [fp]
   22e44:	cmp	r3, r8
   22e48:	bhi	22e64 <_ZdlPv@@Base+0x2078>
   22e4c:	sub	r1, sl, #16
   22e50:	add	r3, r3, #1
   22e54:	cmp	r3, r8
   22e58:	str	r9, [r1, r3, lsl #4]
   22e5c:	bls	22e50 <_ZdlPv@@Base+0x2064>
   22e60:	str	r3, [fp]
   22e64:	ldr	r3, [sl, r8, lsl #4]
   22e68:	cmp	r3, #0
   22e6c:	bne	23270 <_ZdlPv@@Base+0x2484>
   22e70:	ldr	r3, [sp, #20]
   22e74:	str	r3, [sl, r8, lsl #4]
   22e78:	ldr	r3, [sp, #4]
   22e7c:	strb	r4, [r6, #36]	; 0x24
   22e80:	ldr	r2, [sp, #24]
   22e84:	ldr	r4, [r3]
   22e88:	str	r5, [r6, #4]
   22e8c:	add	r4, r4, #1
   22e90:	cmp	r2, r4
   22e94:	str	r4, [r3]
   22e98:	ldrhi	r3, [r3, #4]
   22e9c:	bhi	229cc <_ZdlPv@@Base+0x1be0>
   22ea0:	ldr	r3, [sp, #24]
   22ea4:	cmp	r3, #0
   22ea8:	blt	235c8 <_ZdlPv@@Base+0x27dc>
   22eac:	ldr	r3, [sp, #24]
   22eb0:	ldr	r2, [pc, #1872]	; 23608 <_ZdlPv@@Base+0x281c>
   22eb4:	lsl	r5, r3, #1
   22eb8:	cmp	r5, r2
   22ebc:	bhi	235c8 <_ZdlPv@@Base+0x27dc>
   22ec0:	ldr	r2, [sp, #4]
   22ec4:	add	r1, r3, r3, lsl #2
   22ec8:	ldr	r6, [r2, #4]
   22ecc:	add	r1, r3, r1, lsl #1
   22ed0:	ldr	r3, [sp, #36]	; 0x24
   22ed4:	lsl	r1, r1, #3
   22ed8:	cmp	r3, r6
   22edc:	beq	23074 <_ZdlPv@@Base+0x2288>
   22ee0:	mov	r0, r6
   22ee4:	bl	10d34 <realloc@plt>
   22ee8:	subs	r3, r0, #0
   22eec:	beq	235c8 <_ZdlPv@@Base+0x27dc>
   22ef0:	ldr	r2, [sp, #4]
   22ef4:	ldm	r2, {r4, r6}
   22ef8:	ldr	r2, [sp, #36]	; 0x24
   22efc:	cmp	r2, r6
   22f00:	beq	23084 <_ZdlPv@@Base+0x2298>
   22f04:	ldr	r2, [sp, #4]
   22f08:	str	r5, [sp, #24]
   22f0c:	str	r3, [r2, #4]
   22f10:	b	229cc <_ZdlPv@@Base+0x1be0>
   22f14:	mov	r2, r7
   22f18:	ldrb	r3, [r2, #1]!
   22f1c:	sub	r1, r3, #48	; 0x30
   22f20:	cmp	r1, #9
   22f24:	bls	22f18 <_ZdlPv@@Base+0x212c>
   22f28:	cmp	r3, #36	; 0x24
   22f2c:	mvnne	r8, #0
   22f30:	bne	22a9c <_ZdlPv@@Base+0x1cb0>
   22f34:	mov	r2, #0
   22f38:	b	22f44 <_ZdlPv@@Base+0x2158>
   22f3c:	cmp	ip, #9
   22f40:	bhi	23550 <_ZdlPv@@Base+0x2764>
   22f44:	ldr	r3, [pc, #1728]	; 2360c <_ZdlPv@@Base+0x2820>
   22f48:	mov	r1, r5
   22f4c:	cmp	r2, r3
   22f50:	addls	r2, r2, r2, lsl #2
   22f54:	mvnhi	r3, #0
   22f58:	lslls	r3, r2, #1
   22f5c:	ldrb	ip, [r5, #1]!
   22f60:	adds	r3, r0, r3
   22f64:	mov	r2, r3
   22f68:	sub	r0, ip, #48	; 0x30
   22f6c:	uxtb	ip, r0
   22f70:	bcc	22f3c <_ZdlPv@@Base+0x2150>
   22f74:	cmp	ip, #9
   22f78:	mvn	r3, #0
   22f7c:	mov	r1, r5
   22f80:	bls	22f5c <_ZdlPv@@Base+0x2170>
   22f84:	mov	sl, fp
   22f88:	ldr	fp, [sp, #4]
   22f8c:	ldr	r3, [sl, #4]
   22f90:	ldr	r2, [sp, #12]
   22f94:	cmp	r2, r3
   22f98:	beq	22fa4 <_ZdlPv@@Base+0x21b8>
   22f9c:	mov	r0, r3
   22fa0:	bl	10cc8 <free@plt>
   22fa4:	ldr	r0, [fp, #4]
   22fa8:	ldr	r3, [sp, #36]	; 0x24
   22fac:	cmp	r3, r0
   22fb0:	beq	22fb8 <_ZdlPv@@Base+0x21cc>
   22fb4:	bl	10cc8 <free@plt>
   22fb8:	bl	10e24 <__errno_location@plt>
   22fbc:	mov	r3, #22
   22fc0:	mvn	r1, #0
   22fc4:	str	r3, [r0]
   22fc8:	b	22a00 <_ZdlPv@@Base+0x1c14>
   22fcc:	str	r5, [r6, #24]
   22fd0:	ldrb	r3, [r5, #1]
   22fd4:	sub	r3, r3, #48	; 0x30
   22fd8:	cmp	r3, #9
   22fdc:	bhi	235e4 <_ZdlPv@@Base+0x27f8>
   22fe0:	ldrb	r3, [r7, #1]!
   22fe4:	sub	r3, r3, #48	; 0x30
   22fe8:	cmp	r3, #9
   22fec:	bls	22fe0 <_ZdlPv@@Base+0x21f4>
   22ff0:	sub	r3, r7, r5
   22ff4:	mov	r5, r7
   22ff8:	ldr	r2, [sp, #28]
   22ffc:	str	r7, [r6, #28]
   23000:	cmp	r2, r3
   23004:	movcs	r3, r2
   23008:	ldrb	r4, [r7]
   2300c:	str	r3, [sp, #28]
   23010:	b	22b24 <_ZdlPv@@Base+0x1d38>
   23014:	ldr	r3, [sp, #8]
   23018:	lsl	r3, r3, #1
   2301c:	cmp	r3, r4
   23020:	str	r3, [sp, #8]
   23024:	addls	r3, r4, #1
   23028:	strls	r3, [sp, #8]
   2302c:	ldr	r3, [sp, #8]
   23030:	cmn	r3, #-268435455	; 0xf0000001
   23034:	bhi	235f0 <_ZdlPv@@Base+0x2804>
   23038:	ldr	r2, [sp, #12]
   2303c:	lsl	r1, r3, #4
   23040:	cmp	r2, sl
   23044:	beq	233a0 <_ZdlPv@@Base+0x25b4>
   23048:	mov	r0, sl
   2304c:	bl	10d34 <realloc@plt>
   23050:	ldr	r1, [fp, #4]
   23054:	subs	sl, r0, #0
   23058:	beq	235f4 <_ZdlPv@@Base+0x2808>
   2305c:	ldr	r3, [sp, #12]
   23060:	ldr	r2, [fp]
   23064:	cmp	r3, r1
   23068:	beq	23488 <_ZdlPv@@Base+0x269c>
   2306c:	str	sl, [fp, #4]
   23070:	b	22d30 <_ZdlPv@@Base+0x1f44>
   23074:	mov	r0, r1
   23078:	bl	10dc4 <malloc@plt>
   2307c:	subs	r3, r0, #0
   23080:	beq	2349c <_ZdlPv@@Base+0x26b0>
   23084:	add	r2, r4, r4, lsl #2
   23088:	mov	r0, r3
   2308c:	add	r2, r4, r2, lsl #1
   23090:	mov	r1, r6
   23094:	lsl	r2, r2, #2
   23098:	bl	10db8 <memcpy@plt>
   2309c:	ldr	r2, [sp, #4]
   230a0:	ldr	r4, [r2]
   230a4:	mov	r3, r0
   230a8:	b	22f04 <_ZdlPv@@Base+0x2118>
   230ac:	ldr	r3, [sp, #32]
   230b0:	cmn	r3, #1
   230b4:	str	r3, [r6, #20]
   230b8:	add	r3, r3, #1
   230bc:	beq	22f84 <_ZdlPv@@Base+0x2198>
   230c0:	ldr	r4, [sp, #32]
   230c4:	str	r3, [sp, #32]
   230c8:	b	22d1c <_ZdlPv@@Base+0x1f30>
   230cc:	cmp	r3, #15
   230d0:	movgt	r3, #12
   230d4:	strgt	r3, [sp, #20]
   230d8:	bgt	22e24 <_ZdlPv@@Base+0x2038>
   230dc:	tst	r3, #4
   230e0:	movne	r3, #12
   230e4:	moveq	r3, #11
   230e8:	str	r3, [sp, #20]
   230ec:	b	22e24 <_ZdlPv@@Base+0x2038>
   230f0:	mov	r1, r7
   230f4:	ldrb	r2, [r1, #1]!
   230f8:	sub	r0, r2, #48	; 0x30
   230fc:	cmp	r0, #9
   23100:	bls	230f4 <_ZdlPv@@Base+0x2308>
   23104:	cmp	r2, #36	; 0x24
   23108:	bne	22d10 <_ZdlPv@@Base+0x1f24>
   2310c:	mov	r1, #0
   23110:	b	2311c <_ZdlPv@@Base+0x2330>
   23114:	cmp	ip, #9
   23118:	bhi	23598 <_ZdlPv@@Base+0x27ac>
   2311c:	ldr	r2, [pc, #1256]	; 2360c <_ZdlPv@@Base+0x2820>
   23120:	mov	r0, r7
   23124:	cmp	r1, r2
   23128:	addls	r1, r1, r1, lsl #2
   2312c:	mvnhi	r2, #0
   23130:	lslls	r2, r1, #1
   23134:	ldrb	ip, [r7, #1]!
   23138:	adds	r2, r3, r2
   2313c:	mov	r1, r2
   23140:	sub	r3, ip, #48	; 0x30
   23144:	uxtb	ip, r3
   23148:	bcc	23114 <_ZdlPv@@Base+0x2328>
   2314c:	cmp	ip, #9
   23150:	mvn	r2, #0
   23154:	mov	r0, r7
   23158:	bls	23134 <_ZdlPv@@Base+0x2348>
   2315c:	b	22f84 <_ZdlPv@@Base+0x2198>
   23160:	cmp	r3, #7
   23164:	movgt	r3, #16
   23168:	movle	r3, #15
   2316c:	str	r3, [sp, #20]
   23170:	b	22e24 <_ZdlPv@@Base+0x2038>
   23174:	cmp	r3, #15
   23178:	bgt	23470 <_ZdlPv@@Base+0x2684>
   2317c:	tst	r3, #4
   23180:	bne	23470 <_ZdlPv@@Base+0x2684>
   23184:	cmp	r3, #7
   23188:	movgt	r3, #7
   2318c:	strgt	r3, [sp, #20]
   23190:	bgt	22e24 <_ZdlPv@@Base+0x2038>
   23194:	tst	r3, #2
   23198:	movne	r3, #1
   2319c:	strne	r3, [sp, #20]
   231a0:	bne	22e24 <_ZdlPv@@Base+0x2038>
   231a4:	tst	r3, #1
   231a8:	movne	r3, #3
   231ac:	moveq	r3, #5
   231b0:	str	r3, [sp, #20]
   231b4:	b	22e24 <_ZdlPv@@Base+0x2038>
   231b8:	cmp	r3, #7
   231bc:	movgt	r3, #14
   231c0:	movle	r3, #13
   231c4:	str	r3, [sp, #20]
   231c8:	b	22e24 <_ZdlPv@@Base+0x2038>
   231cc:	cmp	r3, #15
   231d0:	bgt	23464 <_ZdlPv@@Base+0x2678>
   231d4:	tst	r3, #4
   231d8:	bne	23464 <_ZdlPv@@Base+0x2678>
   231dc:	cmp	r3, #7
   231e0:	movgt	r3, #8
   231e4:	strgt	r3, [sp, #20]
   231e8:	bgt	22e24 <_ZdlPv@@Base+0x2038>
   231ec:	tst	r3, #2
   231f0:	movne	r3, #2
   231f4:	strne	r3, [sp, #20]
   231f8:	bne	22e24 <_ZdlPv@@Base+0x2038>
   231fc:	tst	r3, #1
   23200:	movne	r3, #4
   23204:	moveq	r3, #6
   23208:	str	r3, [sp, #20]
   2320c:	b	22e24 <_ZdlPv@@Base+0x2038>
   23210:	mov	r3, #16
   23214:	str	r3, [sp, #20]
   23218:	mov	r4, #115	; 0x73
   2321c:	b	22e24 <_ZdlPv@@Base+0x2038>
   23220:	mov	r3, #17
   23224:	str	r3, [sp, #20]
   23228:	b	22e24 <_ZdlPv@@Base+0x2038>
   2322c:	cmp	r3, #15
   23230:	bgt	23458 <_ZdlPv@@Base+0x266c>
   23234:	tst	r3, #4
   23238:	bne	23458 <_ZdlPv@@Base+0x266c>
   2323c:	cmp	r3, #7
   23240:	movgt	r3, #21
   23244:	strgt	r3, [sp, #20]
   23248:	bgt	22e24 <_ZdlPv@@Base+0x2038>
   2324c:	tst	r3, #2
   23250:	movne	r3, #18
   23254:	strne	r3, [sp, #20]
   23258:	bne	22e24 <_ZdlPv@@Base+0x2038>
   2325c:	tst	r3, #1
   23260:	movne	r3, #19
   23264:	moveq	r3, #20
   23268:	str	r3, [sp, #20]
   2326c:	b	22e24 <_ZdlPv@@Base+0x2038>
   23270:	ldr	r2, [sp, #20]
   23274:	cmp	r3, r2
   23278:	beq	22e78 <_ZdlPv@@Base+0x208c>
   2327c:	mov	r3, sl
   23280:	ldr	fp, [sp, #4]
   23284:	b	22f90 <_ZdlPv@@Base+0x21a4>
   23288:	ldr	r3, [sp, #8]
   2328c:	lsl	r3, r3, #1
   23290:	cmp	r3, r8
   23294:	str	r3, [sp, #8]
   23298:	addls	r3, r8, #1
   2329c:	strls	r3, [sp, #8]
   232a0:	ldr	r3, [sp, #8]
   232a4:	cmn	r3, #-268435455	; 0xf0000001
   232a8:	bhi	235f0 <_ZdlPv@@Base+0x2804>
   232ac:	ldr	r2, [sp, #12]
   232b0:	lsl	r1, r3, #4
   232b4:	cmp	r2, sl
   232b8:	beq	23374 <_ZdlPv@@Base+0x2588>
   232bc:	mov	r0, sl
   232c0:	bl	10d34 <realloc@plt>
   232c4:	subs	sl, r0, #0
   232c8:	beq	235c8 <_ZdlPv@@Base+0x27dc>
   232cc:	ldr	r3, [fp, #4]
   232d0:	ldr	r2, [sp, #12]
   232d4:	cmp	r2, r3
   232d8:	beq	235fc <_ZdlPv@@Base+0x2810>
   232dc:	str	sl, [fp, #4]
   232e0:	b	22e40 <_ZdlPv@@Base+0x2054>
   232e4:	ldr	r3, [sp, #32]
   232e8:	cmn	r3, #1
   232ec:	str	r3, [r6, #40]	; 0x28
   232f0:	add	r3, r3, #1
   232f4:	beq	22f84 <_ZdlPv@@Base+0x2198>
   232f8:	ldr	r8, [sp, #32]
   232fc:	str	r3, [sp, #32]
   23300:	b	22e30 <_ZdlPv@@Base+0x2044>
   23304:	str	r5, [r6, #12]
   23308:	ldrb	r3, [r5]
   2330c:	sub	r3, r3, #48	; 0x30
   23310:	cmp	r3, #9
   23314:	bhi	23354 <_ZdlPv@@Base+0x2568>
   23318:	mov	r7, r5
   2331c:	b	23324 <_ZdlPv@@Base+0x2538>
   23320:	mov	r7, r2
   23324:	ldrb	r3, [r7, #1]
   23328:	add	r2, r7, #1
   2332c:	sub	r3, r3, #48	; 0x30
   23330:	cmp	r3, #9
   23334:	bls	23320 <_ZdlPv@@Base+0x2534>
   23338:	ldr	r3, [sp, #16]
   2333c:	sub	r5, r2, r5
   23340:	cmp	r3, r5
   23344:	movcc	r3, r5
   23348:	add	r7, r7, #2
   2334c:	mov	r5, r2
   23350:	str	r3, [sp, #16]
   23354:	str	r5, [r6, #16]
   23358:	ldrb	r4, [r5]
   2335c:	b	22b1c <_ZdlPv@@Base+0x1d30>
   23360:	cmp	r3, #5
   23364:	bne	2327c <_ZdlPv@@Base+0x2490>
   23368:	mov	r5, r7
   2336c:	ldrb	r4, [r7], #1
   23370:	b	22b1c <_ZdlPv@@Base+0x1d30>
   23374:	mov	r0, r1
   23378:	bl	10dc4 <malloc@plt>
   2337c:	subs	r3, r0, #0
   23380:	beq	233b0 <_ZdlPv@@Base+0x25c4>
   23384:	ldr	r2, [fp]
   23388:	mov	r1, sl
   2338c:	mov	r0, r3
   23390:	lsl	r2, r2, #4
   23394:	bl	10db8 <memcpy@plt>
   23398:	mov	sl, r0
   2339c:	b	232dc <_ZdlPv@@Base+0x24f0>
   233a0:	mov	r0, r1
   233a4:	bl	10dc4 <malloc@plt>
   233a8:	cmp	r0, #0
   233ac:	bne	2347c <_ZdlPv@@Base+0x2690>
   233b0:	ldr	fp, [sp, #4]
   233b4:	ldr	r0, [fp, #4]
   233b8:	ldr	r3, [sp, #36]	; 0x24
   233bc:	cmp	r3, r0
   233c0:	beq	233c8 <_ZdlPv@@Base+0x25dc>
   233c4:	bl	10cc8 <free@plt>
   233c8:	bl	10e24 <__errno_location@plt>
   233cc:	mov	r3, #12
   233d0:	mvn	r1, #0
   233d4:	str	r3, [r0]
   233d8:	mov	r0, r1
   233dc:	add	sp, sp, #44	; 0x2c
   233e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   233e4:	ldr	r3, [sp, #8]
   233e8:	lsl	r3, r3, #1
   233ec:	cmp	r3, r4
   233f0:	str	r3, [sp, #8]
   233f4:	addls	r3, r4, #1
   233f8:	strls	r3, [sp, #8]
   233fc:	ldr	r3, [sp, #8]
   23400:	cmn	r3, #-268435455	; 0xf0000001
   23404:	bhi	235f0 <_ZdlPv@@Base+0x2804>
   23408:	ldr	r2, [sp, #12]
   2340c:	lsl	r1, r3, #4
   23410:	cmp	r2, sl
   23414:	beq	23568 <_ZdlPv@@Base+0x277c>
   23418:	mov	r0, sl
   2341c:	bl	10d34 <realloc@plt>
   23420:	ldr	r1, [fp, #4]
   23424:	subs	sl, r0, #0
   23428:	beq	235f4 <_ZdlPv@@Base+0x2808>
   2342c:	ldr	r3, [sp, #12]
   23430:	ldr	r2, [fp]
   23434:	cmp	r3, r1
   23438:	beq	23584 <_ZdlPv@@Base+0x2798>
   2343c:	str	sl, [fp, #4]
   23440:	b	22dd8 <_ZdlPv@@Base+0x1fec>
   23444:	cmp	r3, #5
   23448:	bne	2327c <_ZdlPv@@Base+0x2490>
   2344c:	ldrb	r4, [r7]
   23450:	mov	r5, r7
   23454:	b	22b24 <_ZdlPv@@Base+0x1d38>
   23458:	mov	r3, #22
   2345c:	str	r3, [sp, #20]
   23460:	b	22e24 <_ZdlPv@@Base+0x2038>
   23464:	mov	r3, #10
   23468:	str	r3, [sp, #20]
   2346c:	b	22e24 <_ZdlPv@@Base+0x2038>
   23470:	mov	r3, #9
   23474:	str	r3, [sp, #20]
   23478:	b	22e24 <_ZdlPv@@Base+0x2038>
   2347c:	ldr	r2, [fp]
   23480:	ldr	r1, [sp, #12]
   23484:	mov	sl, r0
   23488:	lsl	r2, r2, #4
   2348c:	mov	r0, sl
   23490:	bl	10db8 <memcpy@plt>
   23494:	ldr	r2, [fp]
   23498:	b	2306c <_ZdlPv@@Base+0x2280>
   2349c:	mov	sl, fp
   234a0:	ldr	r3, [sp, #12]
   234a4:	ldr	r1, [sl, #4]
   234a8:	ldr	fp, [sp, #4]
   234ac:	cmp	r3, r1
   234b0:	beq	233c8 <_ZdlPv@@Base+0x25dc>
   234b4:	mov	r0, r1
   234b8:	bl	10cc8 <free@plt>
   234bc:	b	233b4 <_ZdlPv@@Base+0x25c8>
   234c0:	ldr	r3, [sp, #32]
   234c4:	cmn	r3, #1
   234c8:	str	r3, [r6, #32]
   234cc:	add	r3, r3, #1
   234d0:	beq	22f84 <_ZdlPv@@Base+0x2198>
   234d4:	ldr	r4, [sp, #32]
   234d8:	str	r3, [sp, #32]
   234dc:	b	22dc4 <_ZdlPv@@Base+0x1fd8>
   234e0:	mov	r2, r7
   234e4:	ldrb	r3, [r2, #1]!
   234e8:	sub	r0, r3, #48	; 0x30
   234ec:	cmp	r0, #9
   234f0:	bls	234e4 <_ZdlPv@@Base+0x26f8>
   234f4:	cmp	r3, #36	; 0x24
   234f8:	bne	22db8 <_ZdlPv@@Base+0x1fcc>
   234fc:	mov	r2, #0
   23500:	b	2350c <_ZdlPv@@Base+0x2720>
   23504:	cmp	ip, #9
   23508:	bhi	235b0 <_ZdlPv@@Base+0x27c4>
   2350c:	ldr	r3, [pc, #248]	; 2360c <_ZdlPv@@Base+0x2820>
   23510:	mov	r0, r7
   23514:	cmp	r2, r3
   23518:	addls	r2, r2, r2, lsl #2
   2351c:	mvnhi	r3, #0
   23520:	lslls	r3, r2, #1
   23524:	ldrb	ip, [r7, #1]!
   23528:	adds	r3, r1, r3
   2352c:	mov	r2, r3
   23530:	sub	r1, ip, #48	; 0x30
   23534:	uxtb	ip, r1
   23538:	bcc	23504 <_ZdlPv@@Base+0x2718>
   2353c:	cmp	ip, #9
   23540:	mvn	r3, #0
   23544:	mov	r0, r7
   23548:	bls	23524 <_ZdlPv@@Base+0x2738>
   2354c:	b	22f84 <_ZdlPv@@Base+0x2198>
   23550:	sub	r8, r3, #1
   23554:	cmn	r8, #3
   23558:	bhi	22f84 <_ZdlPv@@Base+0x2198>
   2355c:	add	r5, r1, #2
   23560:	ldrb	r4, [r1, #2]
   23564:	b	22a9c <_ZdlPv@@Base+0x1cb0>
   23568:	mov	r0, r1
   2356c:	bl	10dc4 <malloc@plt>
   23570:	cmp	r0, #0
   23574:	beq	233b0 <_ZdlPv@@Base+0x25c4>
   23578:	ldr	r2, [fp]
   2357c:	ldr	r1, [sp, #12]
   23580:	mov	sl, r0
   23584:	lsl	r2, r2, #4
   23588:	mov	r0, sl
   2358c:	bl	10db8 <memcpy@plt>
   23590:	ldr	r2, [fp]
   23594:	b	2343c <_ZdlPv@@Base+0x2650>
   23598:	sub	r4, r2, #1
   2359c:	cmn	r4, #3
   235a0:	bhi	22f84 <_ZdlPv@@Base+0x2198>
   235a4:	str	r4, [r6, #20]
   235a8:	add	r7, r0, #2
   235ac:	b	22d1c <_ZdlPv@@Base+0x1f30>
   235b0:	sub	r4, r3, #1
   235b4:	cmn	r4, #3
   235b8:	bhi	22f84 <_ZdlPv@@Base+0x2198>
   235bc:	str	r4, [r6, #32]
   235c0:	add	r7, r0, #2
   235c4:	b	22dc4 <_ZdlPv@@Base+0x1fd8>
   235c8:	mov	sl, fp
   235cc:	ldr	fp, [sp, #4]
   235d0:	ldr	r1, [sl, #4]
   235d4:	ldr	r3, [sp, #12]
   235d8:	cmp	r3, r1
   235dc:	bne	234b4 <_ZdlPv@@Base+0x26c8>
   235e0:	b	233b4 <_ZdlPv@@Base+0x25c8>
   235e4:	mov	r5, r7
   235e8:	mov	r3, #1
   235ec:	b	22ff8 <_ZdlPv@@Base+0x220c>
   235f0:	mov	r1, sl
   235f4:	ldr	fp, [sp, #4]
   235f8:	b	235d4 <_ZdlPv@@Base+0x27e8>
   235fc:	mov	r3, sl
   23600:	mov	sl, r2
   23604:	b	23384 <_ZdlPv@@Base+0x2598>
   23608:	ldrbeq	r7, [r1, #1117]	; 0x45d
   2360c:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   23610:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23614:	mov	r7, r0
   23618:	ldr	r6, [pc, #72]	; 23668 <_ZdlPv@@Base+0x287c>
   2361c:	ldr	r5, [pc, #72]	; 2366c <_ZdlPv@@Base+0x2880>
   23620:	add	r6, pc, r6
   23624:	add	r5, pc, r5
   23628:	sub	r6, r6, r5
   2362c:	mov	r8, r1
   23630:	mov	r9, r2
   23634:	bl	10c9c <__aeabi_atexit@plt-0x20>
   23638:	asrs	r6, r6, #2
   2363c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   23640:	mov	r4, #0
   23644:	add	r4, r4, #1
   23648:	ldr	r3, [r5], #4
   2364c:	mov	r2, r9
   23650:	mov	r1, r8
   23654:	mov	r0, r7
   23658:	blx	r3
   2365c:	cmp	r6, r4
   23660:	bne	23644 <_ZdlPv@@Base+0x2858>
   23664:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23668:	muleq	r1, ip, r7
   2366c:	andeq	r4, r1, ip, ror r7
   23670:	bx	lr

Disassembly of section .fini:

00023674 <.fini>:
   23674:	push	{r3, lr}
   23678:	pop	{r3, pc}
