// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_top,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.000000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=648,HLS_SYN_DSP=0,HLS_SYN_FF=50233,HLS_SYN_LUT=49095,HLS_VERSION=2020_2}" *)

module top (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 128;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_ID_WIDTH = 1;
parameter    C_M_AXI_ADDR_WIDTH = 64;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 128;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM4_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM4_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM4_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_USER_VALUE = 0;
parameter    C_M_AXI_GMEM4_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM4_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM5_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM5_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM5_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_USER_VALUE = 0;
parameter    C_M_AXI_GMEM5_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM5_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (128 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (128 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_GMEM4_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM5_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_AWADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_AWID;
output  [7:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [C_M_AXI_GMEM4_AWUSER_WIDTH - 1:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_WDATA;
output  [C_M_AXI_GMEM4_WSTRB_WIDTH - 1:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_WID;
output  [C_M_AXI_GMEM4_WUSER_WIDTH - 1:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_ARADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_ARID;
output  [7:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [C_M_AXI_GMEM4_ARUSER_WIDTH - 1:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_RID;
input  [C_M_AXI_GMEM4_RUSER_WIDTH - 1:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_BID;
input  [C_M_AXI_GMEM4_BUSER_WIDTH - 1:0] m_axi_gmem4_BUSER;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_AWADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_AWID;
output  [7:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [C_M_AXI_GMEM5_AWUSER_WIDTH - 1:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_WDATA;
output  [C_M_AXI_GMEM5_WSTRB_WIDTH - 1:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_WID;
output  [C_M_AXI_GMEM5_WUSER_WIDTH - 1:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_ARADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_ARID;
output  [7:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [C_M_AXI_GMEM5_ARUSER_WIDTH - 1:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_RID;
input  [C_M_AXI_GMEM5_RUSER_WIDTH - 1:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_BID;
input  [C_M_AXI_GMEM5_BUSER_WIDTH - 1:0] m_axi_gmem5_BUSER;

 reg    ap_rst_n_inv;
wire   [63:0] fmap;
wire   [63:0] out_r;
wire   [63:0] k0_1;
wire   [63:0] k0_3;
wire   [63:0] quant;
wire   [63:0] offsets;
wire   [31:0] D;
wire   [31:0] IC;
wire   [31:0] OC;
wire   [31:0] batch;
wire    STRIDE_2;
wire    skip3;
wire    skip1;
wire    deform;
wire    relu1;
wire    relu3;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [127:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [127:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [63:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    gmem3_AWREADY;
wire    gmem3_WREADY;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
wire   [63:0] gmem3_RDATA;
wire    gmem3_RLAST;
wire   [0:0] gmem3_RID;
wire   [0:0] gmem3_RUSER;
wire   [1:0] gmem3_RRESP;
wire    gmem3_BVALID;
wire   [1:0] gmem3_BRESP;
wire   [0:0] gmem3_BID;
wire   [0:0] gmem3_BUSER;
wire    gmem4_AWREADY;
wire    gmem4_WREADY;
wire    gmem4_ARREADY;
wire    gmem4_RVALID;
wire   [15:0] gmem4_RDATA;
wire    gmem4_RLAST;
wire   [0:0] gmem4_RID;
wire   [0:0] gmem4_RUSER;
wire   [1:0] gmem4_RRESP;
wire    gmem4_BVALID;
wire   [1:0] gmem4_BRESP;
wire   [0:0] gmem4_BID;
wire   [0:0] gmem4_BUSER;
wire    gmem5_AWREADY;
wire    gmem5_WREADY;
wire    gmem5_ARREADY;
wire    gmem5_RVALID;
wire   [7:0] gmem5_RDATA;
wire    gmem5_RLAST;
wire   [0:0] gmem5_RID;
wire   [0:0] gmem5_RUSER;
wire   [1:0] gmem5_RRESP;
wire    gmem5_BVALID;
wire   [1:0] gmem5_BRESP;
wire   [0:0] gmem5_BID;
wire   [0:0] gmem5_BUSER;
wire   [63:0] k1_buffer_V_0_i_q0;
wire   [63:0] k1_buffer_V_0_t_q0;
wire   [63:0] k1_buffer_V_1_i_q0;
wire   [63:0] k1_buffer_V_1_t_q0;
wire   [63:0] k1_buffer_V_2_i_q0;
wire   [63:0] k1_buffer_V_2_t_q0;
wire   [63:0] k1_buffer_V_3_i_q0;
wire   [63:0] k1_buffer_V_3_t_q0;
wire   [63:0] k1_buffer_V_4_i_q0;
wire   [63:0] k1_buffer_V_4_t_q0;
wire   [63:0] k1_buffer_V_5_i_q0;
wire   [63:0] k1_buffer_V_5_t_q0;
wire   [63:0] k1_buffer_V_6_i_q0;
wire   [63:0] k1_buffer_V_6_t_q0;
wire   [63:0] k1_buffer_V_7_i_q0;
wire   [63:0] k1_buffer_V_7_t_q0;
wire   [63:0] k1_buffer_V_8_i_q0;
wire   [63:0] k1_buffer_V_8_t_q0;
wire   [63:0] k1_buffer_V_9_i_q0;
wire   [63:0] k1_buffer_V_9_t_q0;
wire   [63:0] k1_buffer_V_10_i_q0;
wire   [63:0] k1_buffer_V_10_t_q0;
wire   [63:0] k1_buffer_V_11_i_q0;
wire   [63:0] k1_buffer_V_11_t_q0;
wire   [63:0] k1_buffer_V_12_i_q0;
wire   [63:0] k1_buffer_V_12_t_q0;
wire   [63:0] k1_buffer_V_13_i_q0;
wire   [63:0] k1_buffer_V_13_t_q0;
wire   [63:0] k1_buffer_V_14_i_q0;
wire   [63:0] k1_buffer_V_14_t_q0;
wire   [63:0] k1_buffer_V_15_i_q0;
wire   [63:0] k1_buffer_V_15_t_q0;
wire   [63:0] k3_buffer_V_0_i_q0;
wire   [63:0] k3_buffer_V_0_i_q1;
wire   [63:0] k3_buffer_V_0_t_q0;
wire   [63:0] k3_buffer_V_0_t_q1;
wire   [63:0] k3_buffer_V_1_i_q0;
wire   [63:0] k3_buffer_V_1_i_q1;
wire   [63:0] k3_buffer_V_1_t_q0;
wire   [63:0] k3_buffer_V_1_t_q1;
wire   [63:0] k3_buffer_V_2_i_q0;
wire   [63:0] k3_buffer_V_2_i_q1;
wire   [63:0] k3_buffer_V_2_t_q0;
wire   [63:0] k3_buffer_V_2_t_q1;
wire   [63:0] k3_buffer_V_3_i_q0;
wire   [63:0] k3_buffer_V_3_i_q1;
wire   [63:0] k3_buffer_V_3_t_q0;
wire   [63:0] k3_buffer_V_3_t_q1;
wire   [63:0] k3_buffer_V_4_i_q0;
wire   [63:0] k3_buffer_V_4_i_q1;
wire   [63:0] k3_buffer_V_4_t_q0;
wire   [63:0] k3_buffer_V_4_t_q1;
wire   [63:0] k3_buffer_V_5_i_q0;
wire   [63:0] k3_buffer_V_5_i_q1;
wire   [63:0] k3_buffer_V_5_t_q0;
wire   [63:0] k3_buffer_V_5_t_q1;
wire   [63:0] k3_buffer_V_6_i_q0;
wire   [63:0] k3_buffer_V_6_i_q1;
wire   [63:0] k3_buffer_V_6_t_q0;
wire   [63:0] k3_buffer_V_6_t_q1;
wire   [63:0] k3_buffer_V_7_i_q0;
wire   [63:0] k3_buffer_V_7_i_q1;
wire   [63:0] k3_buffer_V_7_t_q0;
wire   [63:0] k3_buffer_V_7_t_q1;
wire   [63:0] k3_buffer_V_8_i_q0;
wire   [63:0] k3_buffer_V_8_i_q1;
wire   [63:0] k3_buffer_V_8_t_q0;
wire   [63:0] k3_buffer_V_8_t_q1;
wire   [15:0] scale_buffer3_V_0_i_q0;
wire   [15:0] scale_buffer3_V_0_i_q1;
wire   [15:0] scale_buffer3_V_0_t_q0;
wire   [15:0] scale_buffer3_V_0_t_q1;
wire   [15:0] scale_buffer3_V_1_i_q0;
wire   [15:0] scale_buffer3_V_1_i_q1;
wire   [15:0] scale_buffer3_V_1_t_q0;
wire   [15:0] scale_buffer3_V_1_t_q1;
wire   [15:0] scale_buffer3_V_2_i_q0;
wire   [15:0] scale_buffer3_V_2_i_q1;
wire   [15:0] scale_buffer3_V_2_t_q0;
wire   [15:0] scale_buffer3_V_2_t_q1;
wire   [15:0] scale_buffer3_V_3_i_q0;
wire   [15:0] scale_buffer3_V_3_i_q1;
wire   [15:0] scale_buffer3_V_3_t_q0;
wire   [15:0] scale_buffer3_V_3_t_q1;
wire   [15:0] scale_buffer3_V_4_i_q0;
wire   [15:0] scale_buffer3_V_4_i_q1;
wire   [15:0] scale_buffer3_V_4_t_q0;
wire   [15:0] scale_buffer3_V_4_t_q1;
wire   [15:0] scale_buffer3_V_5_i_q0;
wire   [15:0] scale_buffer3_V_5_i_q1;
wire   [15:0] scale_buffer3_V_5_t_q0;
wire   [15:0] scale_buffer3_V_5_t_q1;
wire   [15:0] scale_buffer3_V_6_i_q0;
wire   [15:0] scale_buffer3_V_6_i_q1;
wire   [15:0] scale_buffer3_V_6_t_q0;
wire   [15:0] scale_buffer3_V_6_t_q1;
wire   [15:0] scale_buffer3_V_7_i_q0;
wire   [15:0] scale_buffer3_V_7_i_q1;
wire   [15:0] scale_buffer3_V_7_t_q0;
wire   [15:0] scale_buffer3_V_7_t_q1;
wire   [15:0] bias_buffer3_V_0_i_q0;
wire   [15:0] bias_buffer3_V_0_i_q1;
wire   [15:0] bias_buffer3_V_0_t_q0;
wire   [15:0] bias_buffer3_V_0_t_q1;
wire   [15:0] bias_buffer3_V_1_i_q0;
wire   [15:0] bias_buffer3_V_1_i_q1;
wire   [15:0] bias_buffer3_V_1_t_q0;
wire   [15:0] bias_buffer3_V_1_t_q1;
wire   [15:0] bias_buffer3_V_2_i_q0;
wire   [15:0] bias_buffer3_V_2_i_q1;
wire   [15:0] bias_buffer3_V_2_t_q0;
wire   [15:0] bias_buffer3_V_2_t_q1;
wire   [15:0] bias_buffer3_V_3_i_q0;
wire   [15:0] bias_buffer3_V_3_i_q1;
wire   [15:0] bias_buffer3_V_3_t_q0;
wire   [15:0] bias_buffer3_V_3_t_q1;
wire   [15:0] bias_buffer3_V_4_i_q0;
wire   [15:0] bias_buffer3_V_4_i_q1;
wire   [15:0] bias_buffer3_V_4_t_q0;
wire   [15:0] bias_buffer3_V_4_t_q1;
wire   [15:0] bias_buffer3_V_5_i_q0;
wire   [15:0] bias_buffer3_V_5_i_q1;
wire   [15:0] bias_buffer3_V_5_t_q0;
wire   [15:0] bias_buffer3_V_5_t_q1;
wire   [15:0] bias_buffer3_V_6_i_q0;
wire   [15:0] bias_buffer3_V_6_i_q1;
wire   [15:0] bias_buffer3_V_6_t_q0;
wire   [15:0] bias_buffer3_V_6_t_q1;
wire   [15:0] bias_buffer3_V_7_i_q0;
wire   [15:0] bias_buffer3_V_7_i_q1;
wire   [15:0] bias_buffer3_V_7_t_q0;
wire   [15:0] bias_buffer3_V_7_t_q1;
wire   [15:0] scale_buffer1_V_0_i_q0;
wire   [15:0] scale_buffer1_V_0_i_q1;
wire   [15:0] scale_buffer1_V_0_t_q0;
wire   [15:0] scale_buffer1_V_0_t_q1;
wire   [15:0] scale_buffer1_V_1_i_q0;
wire   [15:0] scale_buffer1_V_1_i_q1;
wire   [15:0] scale_buffer1_V_1_t_q0;
wire   [15:0] scale_buffer1_V_1_t_q1;
wire   [15:0] scale_buffer1_V_2_i_q0;
wire   [15:0] scale_buffer1_V_2_i_q1;
wire   [15:0] scale_buffer1_V_2_t_q0;
wire   [15:0] scale_buffer1_V_2_t_q1;
wire   [15:0] scale_buffer1_V_3_i_q0;
wire   [15:0] scale_buffer1_V_3_i_q1;
wire   [15:0] scale_buffer1_V_3_t_q0;
wire   [15:0] scale_buffer1_V_3_t_q1;
wire   [15:0] scale_buffer1_V_4_i_q0;
wire   [15:0] scale_buffer1_V_4_i_q1;
wire   [15:0] scale_buffer1_V_4_t_q0;
wire   [15:0] scale_buffer1_V_4_t_q1;
wire   [15:0] scale_buffer1_V_5_i_q0;
wire   [15:0] scale_buffer1_V_5_i_q1;
wire   [15:0] scale_buffer1_V_5_t_q0;
wire   [15:0] scale_buffer1_V_5_t_q1;
wire   [15:0] scale_buffer1_V_6_i_q0;
wire   [15:0] scale_buffer1_V_6_i_q1;
wire   [15:0] scale_buffer1_V_6_t_q0;
wire   [15:0] scale_buffer1_V_6_t_q1;
wire   [15:0] scale_buffer1_V_7_i_q0;
wire   [15:0] scale_buffer1_V_7_i_q1;
wire   [15:0] scale_buffer1_V_7_t_q0;
wire   [15:0] scale_buffer1_V_7_t_q1;
wire   [15:0] bias_buffer1_V_0_i_q0;
wire   [15:0] bias_buffer1_V_0_i_q1;
wire   [15:0] bias_buffer1_V_0_t_q0;
wire   [15:0] bias_buffer1_V_0_t_q1;
wire   [15:0] bias_buffer1_V_1_i_q0;
wire   [15:0] bias_buffer1_V_1_i_q1;
wire   [15:0] bias_buffer1_V_1_t_q0;
wire   [15:0] bias_buffer1_V_1_t_q1;
wire   [15:0] bias_buffer1_V_2_i_q0;
wire   [15:0] bias_buffer1_V_2_i_q1;
wire   [15:0] bias_buffer1_V_2_t_q0;
wire   [15:0] bias_buffer1_V_2_t_q1;
wire   [15:0] bias_buffer1_V_3_i_q0;
wire   [15:0] bias_buffer1_V_3_i_q1;
wire   [15:0] bias_buffer1_V_3_t_q0;
wire   [15:0] bias_buffer1_V_3_t_q1;
wire   [15:0] bias_buffer1_V_4_i_q0;
wire   [15:0] bias_buffer1_V_4_i_q1;
wire   [15:0] bias_buffer1_V_4_t_q0;
wire   [15:0] bias_buffer1_V_4_t_q1;
wire   [15:0] bias_buffer1_V_5_i_q0;
wire   [15:0] bias_buffer1_V_5_i_q1;
wire   [15:0] bias_buffer1_V_5_t_q0;
wire   [15:0] bias_buffer1_V_5_t_q1;
wire   [15:0] bias_buffer1_V_6_i_q0;
wire   [15:0] bias_buffer1_V_6_i_q1;
wire   [15:0] bias_buffer1_V_6_t_q0;
wire   [15:0] bias_buffer1_V_6_t_q1;
wire   [15:0] bias_buffer1_V_7_i_q0;
wire   [15:0] bias_buffer1_V_7_i_q1;
wire   [15:0] bias_buffer1_V_7_t_q0;
wire   [15:0] bias_buffer1_V_7_t_q1;
wire    top_entry39_U0_ap_start;
wire    top_entry39_U0_start_full_n;
wire    top_entry39_U0_ap_done;
wire    top_entry39_U0_ap_continue;
wire    top_entry39_U0_ap_idle;
wire    top_entry39_U0_ap_ready;
wire    top_entry39_U0_start_out;
wire    top_entry39_U0_start_write;
wire   [0:0] top_entry39_U0_STRIDE_2;
wire   [0:0] top_entry39_U0_skip3;
wire   [0:0] top_entry39_U0_skip1;
wire   [0:0] top_entry39_U0_deform;
wire   [0:0] top_entry39_U0_relu1;
wire   [0:0] top_entry39_U0_relu3;
wire   [63:0] top_entry39_U0_fmap_out_din;
wire    top_entry39_U0_fmap_out_write;
wire   [63:0] top_entry39_U0_out_out_din;
wire    top_entry39_U0_out_out_write;
wire   [63:0] top_entry39_U0_k0_1_out_din;
wire    top_entry39_U0_k0_1_out_write;
wire   [63:0] top_entry39_U0_k0_3_out_din;
wire    top_entry39_U0_k0_3_out_write;
wire   [63:0] top_entry39_U0_quant_out_din;
wire    top_entry39_U0_quant_out_write;
wire   [63:0] top_entry39_U0_offsets_out_din;
wire    top_entry39_U0_offsets_out_write;
wire   [31:0] top_entry39_U0_D_out_din;
wire    top_entry39_U0_D_out_write;
wire   [31:0] top_entry39_U0_D_out1_din;
wire    top_entry39_U0_D_out1_write;
wire   [31:0] top_entry39_U0_D_out2_din;
wire    top_entry39_U0_D_out2_write;
wire   [31:0] top_entry39_U0_IC_out_din;
wire    top_entry39_U0_IC_out_write;
wire   [31:0] top_entry39_U0_IC_out3_din;
wire    top_entry39_U0_IC_out3_write;
wire   [31:0] top_entry39_U0_OC_out_din;
wire    top_entry39_U0_OC_out_write;
wire   [31:0] top_entry39_U0_OC_out4_din;
wire    top_entry39_U0_OC_out4_write;
wire   [31:0] top_entry39_U0_OC_out5_din;
wire    top_entry39_U0_OC_out5_write;
wire   [31:0] top_entry39_U0_batch_out_din;
wire    top_entry39_U0_batch_out_write;
wire   [31:0] top_entry39_U0_batch_out6_din;
wire    top_entry39_U0_batch_out6_write;
wire   [31:0] top_entry39_U0_batch_out7_din;
wire    top_entry39_U0_batch_out7_write;
wire   [31:0] top_entry39_U0_batch_out8_din;
wire    top_entry39_U0_batch_out8_write;
wire   [0:0] top_entry39_U0_STRIDE_2_out_din;
wire    top_entry39_U0_STRIDE_2_out_write;
wire   [0:0] top_entry39_U0_STRIDE_2_out9_din;
wire    top_entry39_U0_STRIDE_2_out9_write;
wire   [0:0] top_entry39_U0_STRIDE_2_out10_din;
wire    top_entry39_U0_STRIDE_2_out10_write;
wire   [0:0] top_entry39_U0_skip3_out_din;
wire    top_entry39_U0_skip3_out_write;
wire   [0:0] top_entry39_U0_skip3_out11_din;
wire    top_entry39_U0_skip3_out11_write;
wire   [0:0] top_entry39_U0_skip3_out12_din;
wire    top_entry39_U0_skip3_out12_write;
wire   [0:0] top_entry39_U0_skip3_out13_din;
wire    top_entry39_U0_skip3_out13_write;
wire   [0:0] top_entry39_U0_skip3_out14_din;
wire    top_entry39_U0_skip3_out14_write;
wire   [0:0] top_entry39_U0_skip3_out15_din;
wire    top_entry39_U0_skip3_out15_write;
wire   [0:0] top_entry39_U0_skip1_out_din;
wire    top_entry39_U0_skip1_out_write;
wire   [0:0] top_entry39_U0_skip1_out16_din;
wire    top_entry39_U0_skip1_out16_write;
wire   [0:0] top_entry39_U0_deform_out_din;
wire    top_entry39_U0_deform_out_write;
wire   [0:0] top_entry39_U0_deform_out17_din;
wire    top_entry39_U0_deform_out17_write;
wire   [0:0] top_entry39_U0_relu1_out_din;
wire    top_entry39_U0_relu1_out_write;
wire   [0:0] top_entry39_U0_relu3_out_din;
wire    top_entry39_U0_relu3_out_write;
wire    Block_split77_proc_U0_ap_start;
wire    Block_split77_proc_U0_ap_done;
wire    Block_split77_proc_U0_ap_continue;
wire    Block_split77_proc_U0_ap_idle;
wire    Block_split77_proc_U0_ap_ready;
wire    Block_split77_proc_U0_D_read;
wire    Block_split77_proc_U0_STRIDE_2_read;
wire   [31:0] Block_split77_proc_U0_CONV_D_out_out_din;
wire    Block_split77_proc_U0_CONV_D_out_out_write;
wire   [31:0] Block_split77_proc_U0_CONV_D_out_out1_din;
wire    Block_split77_proc_U0_CONV_D_out_out1_write;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_ap_start;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_ap_done;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_ap_continue;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_ap_idle;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWVALID;
wire   [63:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWADDR;
wire   [0:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWID;
wire   [31:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWLEN;
wire   [2:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWSIZE;
wire   [1:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWBURST;
wire   [1:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWLOCK;
wire   [3:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWCACHE;
wire   [2:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWPROT;
wire   [3:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWQOS;
wire   [3:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWREGION;
wire   [0:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWUSER;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WVALID;
wire   [7:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WDATA;
wire   [0:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WSTRB;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WLAST;
wire   [0:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WID;
wire   [0:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WUSER;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARVALID;
wire   [63:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARADDR;
wire   [0:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARID;
wire   [31:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARLEN;
wire   [2:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARSIZE;
wire   [1:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARBURST;
wire   [1:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARLOCK;
wire   [3:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARCACHE;
wire   [2:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARPROT;
wire   [3:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARQOS;
wire   [3:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARREGION;
wire   [0:0] M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARUSER;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_RREADY;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_BREADY;
wire   [7:0] M2S_addr_ap_uint_8_ap_uint_8_U0_s_mem_din;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_s_mem_write;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_offsets_read;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_batch_read;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_CONV_D_loc_read;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_deform_read;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_skip3_read;
wire    Block_split7793_proc_U0_ap_start;
wire    Block_split7793_proc_U0_ap_done;
wire    Block_split7793_proc_U0_ap_continue;
wire    Block_split7793_proc_U0_ap_idle;
wire    Block_split7793_proc_U0_ap_ready;
wire    Block_split7793_proc_U0_D_read;
wire    Block_split7793_proc_U0_IC_read;
wire    Block_split7793_proc_U0_batch_read;
wire   [28:0] Block_split7793_proc_U0_ap_return;
wire    ap_channel_done_select_ln160_loc_channel;
wire    select_ln160_loc_channel_full_n;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_start;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_done;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_continue;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_idle;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_start_out;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_start_write;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWVALID;
wire   [63:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWADDR;
wire   [0:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWID;
wire   [31:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWLEN;
wire   [2:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWBURST;
wire   [1:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWPROT;
wire   [3:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWQOS;
wire   [3:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWREGION;
wire   [0:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWUSER;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WVALID;
wire   [127:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WDATA;
wire   [15:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WSTRB;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WLAST;
wire   [0:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WID;
wire   [0:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WUSER;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARVALID;
wire   [63:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARADDR;
wire   [0:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARID;
wire   [31:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARLEN;
wire   [2:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARBURST;
wire   [1:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARPROT;
wire   [3:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARQOS;
wire   [3:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARREGION;
wire   [0:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARUSER;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_RREADY;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_BREADY;
wire   [127:0] M2S_16_8_8_ap_int_128_ap_int_128_U0_s_mem_din;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_s_mem_write;
wire    M2S_16_8_8_ap_int_128_ap_int_128_U0_fmap_read;
wire    PackReadBuffer_ap_int_16_U0_ap_start;
wire    PackReadBuffer_ap_int_16_U0_ap_done;
wire    PackReadBuffer_ap_int_16_U0_ap_continue;
wire    PackReadBuffer_ap_int_16_U0_ap_idle;
wire    PackReadBuffer_ap_int_16_U0_ap_ready;
wire    PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWVALID;
wire   [63:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWADDR;
wire   [0:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWID;
wire   [31:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWLEN;
wire   [2:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWSIZE;
wire   [1:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWBURST;
wire   [1:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWLOCK;
wire   [3:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWCACHE;
wire   [2:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWPROT;
wire   [3:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWQOS;
wire   [3:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWREGION;
wire   [0:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWUSER;
wire    PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WVALID;
wire   [15:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WDATA;
wire   [1:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WSTRB;
wire    PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WLAST;
wire   [0:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WID;
wire   [0:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WUSER;
wire    PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARVALID;
wire   [63:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARADDR;
wire   [0:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARID;
wire   [31:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARLEN;
wire   [2:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARSIZE;
wire   [1:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARBURST;
wire   [1:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARLOCK;
wire   [3:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARCACHE;
wire   [2:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARPROT;
wire   [3:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARQOS;
wire   [3:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARREGION;
wire   [0:0] PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARUSER;
wire    PackReadBuffer_ap_int_16_U0_m_axi_gmem4_RREADY;
wire    PackReadBuffer_ap_int_16_U0_m_axi_gmem4_BREADY;
wire    PackReadBuffer_ap_int_16_U0_mem_read;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale1_address0;
wire    PackReadBuffer_ap_int_16_U0_scale1_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale1_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale1_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale11_address0;
wire    PackReadBuffer_ap_int_16_U0_scale11_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale11_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale11_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale12_address0;
wire    PackReadBuffer_ap_int_16_U0_scale12_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale12_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale12_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale13_address0;
wire    PackReadBuffer_ap_int_16_U0_scale13_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale13_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale13_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale14_address0;
wire    PackReadBuffer_ap_int_16_U0_scale14_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale14_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale14_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale15_address0;
wire    PackReadBuffer_ap_int_16_U0_scale15_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale15_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale15_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale16_address0;
wire    PackReadBuffer_ap_int_16_U0_scale16_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale16_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale16_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale17_address0;
wire    PackReadBuffer_ap_int_16_U0_scale17_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale17_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale17_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias1_address0;
wire    PackReadBuffer_ap_int_16_U0_bias1_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias1_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias1_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias18_address0;
wire    PackReadBuffer_ap_int_16_U0_bias18_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias18_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias18_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias19_address0;
wire    PackReadBuffer_ap_int_16_U0_bias19_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias19_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias19_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias110_address0;
wire    PackReadBuffer_ap_int_16_U0_bias110_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias110_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias110_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias111_address0;
wire    PackReadBuffer_ap_int_16_U0_bias111_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias111_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias111_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias112_address0;
wire    PackReadBuffer_ap_int_16_U0_bias112_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias112_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias112_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias113_address0;
wire    PackReadBuffer_ap_int_16_U0_bias113_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias113_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias113_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias114_address0;
wire    PackReadBuffer_ap_int_16_U0_bias114_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias114_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias114_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale3_address0;
wire    PackReadBuffer_ap_int_16_U0_scale3_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale3_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale3_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale315_address0;
wire    PackReadBuffer_ap_int_16_U0_scale315_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale315_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale315_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale316_address0;
wire    PackReadBuffer_ap_int_16_U0_scale316_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale316_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale316_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale317_address0;
wire    PackReadBuffer_ap_int_16_U0_scale317_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale317_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale317_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale318_address0;
wire    PackReadBuffer_ap_int_16_U0_scale318_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale318_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale318_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale319_address0;
wire    PackReadBuffer_ap_int_16_U0_scale319_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale319_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale319_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale320_address0;
wire    PackReadBuffer_ap_int_16_U0_scale320_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale320_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale320_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_scale321_address0;
wire    PackReadBuffer_ap_int_16_U0_scale321_ce0;
wire    PackReadBuffer_ap_int_16_U0_scale321_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_scale321_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias3_address0;
wire    PackReadBuffer_ap_int_16_U0_bias3_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias3_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias3_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias322_address0;
wire    PackReadBuffer_ap_int_16_U0_bias322_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias322_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias322_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias323_address0;
wire    PackReadBuffer_ap_int_16_U0_bias323_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias323_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias323_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias324_address0;
wire    PackReadBuffer_ap_int_16_U0_bias324_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias324_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias324_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias325_address0;
wire    PackReadBuffer_ap_int_16_U0_bias325_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias325_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias325_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias326_address0;
wire    PackReadBuffer_ap_int_16_U0_bias326_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias326_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias326_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias327_address0;
wire    PackReadBuffer_ap_int_16_U0_bias327_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias327_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias327_d0;
wire   [6:0] PackReadBuffer_ap_int_16_U0_bias328_address0;
wire    PackReadBuffer_ap_int_16_U0_bias328_ce0;
wire    PackReadBuffer_ap_int_16_U0_bias328_we0;
wire   [15:0] PackReadBuffer_ap_int_16_U0_bias328_d0;
wire    PackReadBuffer_ap_int_16_U0_OC_read;
wire    PackReadBuffer_ap_int_16_U0_skip3_read;
wire    PackReadBuffer_ap_int_16_U0_skip1_read;
wire   [0:0] PackReadBuffer_ap_int_16_U0_skip1_out_din;
wire    PackReadBuffer_ap_int_16_U0_skip1_out_write;
wire   [0:0] PackReadBuffer_ap_int_16_U0_skip1_out1_din;
wire    PackReadBuffer_ap_int_16_U0_skip1_out1_write;
wire    ap_channel_done_bias_buffer3_V_7;
wire    PackReadBuffer_ap_int_16_U0_bias328_full_n;
reg    ap_sync_reg_channel_write_bias_buffer3_V_7;
wire    ap_sync_channel_write_bias_buffer3_V_7;
wire    ap_channel_done_bias_buffer3_V_6;
wire    PackReadBuffer_ap_int_16_U0_bias327_full_n;
reg    ap_sync_reg_channel_write_bias_buffer3_V_6;
wire    ap_sync_channel_write_bias_buffer3_V_6;
wire    ap_channel_done_bias_buffer3_V_5;
wire    PackReadBuffer_ap_int_16_U0_bias326_full_n;
reg    ap_sync_reg_channel_write_bias_buffer3_V_5;
wire    ap_sync_channel_write_bias_buffer3_V_5;
wire    ap_channel_done_bias_buffer3_V_4;
wire    PackReadBuffer_ap_int_16_U0_bias325_full_n;
reg    ap_sync_reg_channel_write_bias_buffer3_V_4;
wire    ap_sync_channel_write_bias_buffer3_V_4;
wire    ap_channel_done_bias_buffer3_V_3;
wire    PackReadBuffer_ap_int_16_U0_bias324_full_n;
reg    ap_sync_reg_channel_write_bias_buffer3_V_3;
wire    ap_sync_channel_write_bias_buffer3_V_3;
wire    ap_channel_done_bias_buffer3_V_2;
wire    PackReadBuffer_ap_int_16_U0_bias323_full_n;
reg    ap_sync_reg_channel_write_bias_buffer3_V_2;
wire    ap_sync_channel_write_bias_buffer3_V_2;
wire    ap_channel_done_bias_buffer3_V_1;
wire    PackReadBuffer_ap_int_16_U0_bias322_full_n;
reg    ap_sync_reg_channel_write_bias_buffer3_V_1;
wire    ap_sync_channel_write_bias_buffer3_V_1;
wire    ap_channel_done_bias_buffer3_V_0;
wire    PackReadBuffer_ap_int_16_U0_bias3_full_n;
reg    ap_sync_reg_channel_write_bias_buffer3_V_0;
wire    ap_sync_channel_write_bias_buffer3_V_0;
wire    ap_channel_done_scale_buffer3_V_7;
wire    PackReadBuffer_ap_int_16_U0_scale321_full_n;
reg    ap_sync_reg_channel_write_scale_buffer3_V_7;
wire    ap_sync_channel_write_scale_buffer3_V_7;
wire    ap_channel_done_scale_buffer3_V_6;
wire    PackReadBuffer_ap_int_16_U0_scale320_full_n;
reg    ap_sync_reg_channel_write_scale_buffer3_V_6;
wire    ap_sync_channel_write_scale_buffer3_V_6;
wire    ap_channel_done_scale_buffer3_V_5;
wire    PackReadBuffer_ap_int_16_U0_scale319_full_n;
reg    ap_sync_reg_channel_write_scale_buffer3_V_5;
wire    ap_sync_channel_write_scale_buffer3_V_5;
wire    ap_channel_done_scale_buffer3_V_4;
wire    PackReadBuffer_ap_int_16_U0_scale318_full_n;
reg    ap_sync_reg_channel_write_scale_buffer3_V_4;
wire    ap_sync_channel_write_scale_buffer3_V_4;
wire    ap_channel_done_scale_buffer3_V_3;
wire    PackReadBuffer_ap_int_16_U0_scale317_full_n;
reg    ap_sync_reg_channel_write_scale_buffer3_V_3;
wire    ap_sync_channel_write_scale_buffer3_V_3;
wire    ap_channel_done_scale_buffer3_V_2;
wire    PackReadBuffer_ap_int_16_U0_scale316_full_n;
reg    ap_sync_reg_channel_write_scale_buffer3_V_2;
wire    ap_sync_channel_write_scale_buffer3_V_2;
wire    ap_channel_done_scale_buffer3_V_1;
wire    PackReadBuffer_ap_int_16_U0_scale315_full_n;
reg    ap_sync_reg_channel_write_scale_buffer3_V_1;
wire    ap_sync_channel_write_scale_buffer3_V_1;
wire    ap_channel_done_scale_buffer3_V_0;
wire    PackReadBuffer_ap_int_16_U0_scale3_full_n;
reg    ap_sync_reg_channel_write_scale_buffer3_V_0;
wire    ap_sync_channel_write_scale_buffer3_V_0;
wire    ap_channel_done_bias_buffer1_V_7;
wire    PackReadBuffer_ap_int_16_U0_bias114_full_n;
reg    ap_sync_reg_channel_write_bias_buffer1_V_7;
wire    ap_sync_channel_write_bias_buffer1_V_7;
wire    ap_channel_done_bias_buffer1_V_6;
wire    PackReadBuffer_ap_int_16_U0_bias113_full_n;
reg    ap_sync_reg_channel_write_bias_buffer1_V_6;
wire    ap_sync_channel_write_bias_buffer1_V_6;
wire    ap_channel_done_bias_buffer1_V_5;
wire    PackReadBuffer_ap_int_16_U0_bias112_full_n;
reg    ap_sync_reg_channel_write_bias_buffer1_V_5;
wire    ap_sync_channel_write_bias_buffer1_V_5;
wire    ap_channel_done_bias_buffer1_V_4;
wire    PackReadBuffer_ap_int_16_U0_bias111_full_n;
reg    ap_sync_reg_channel_write_bias_buffer1_V_4;
wire    ap_sync_channel_write_bias_buffer1_V_4;
wire    ap_channel_done_bias_buffer1_V_3;
wire    PackReadBuffer_ap_int_16_U0_bias110_full_n;
reg    ap_sync_reg_channel_write_bias_buffer1_V_3;
wire    ap_sync_channel_write_bias_buffer1_V_3;
wire    ap_channel_done_bias_buffer1_V_2;
wire    PackReadBuffer_ap_int_16_U0_bias19_full_n;
reg    ap_sync_reg_channel_write_bias_buffer1_V_2;
wire    ap_sync_channel_write_bias_buffer1_V_2;
wire    ap_channel_done_bias_buffer1_V_1;
wire    PackReadBuffer_ap_int_16_U0_bias18_full_n;
reg    ap_sync_reg_channel_write_bias_buffer1_V_1;
wire    ap_sync_channel_write_bias_buffer1_V_1;
wire    ap_channel_done_bias_buffer1_V_0;
wire    PackReadBuffer_ap_int_16_U0_bias1_full_n;
reg    ap_sync_reg_channel_write_bias_buffer1_V_0;
wire    ap_sync_channel_write_bias_buffer1_V_0;
wire    ap_channel_done_scale_buffer1_V_7;
wire    PackReadBuffer_ap_int_16_U0_scale17_full_n;
reg    ap_sync_reg_channel_write_scale_buffer1_V_7;
wire    ap_sync_channel_write_scale_buffer1_V_7;
wire    ap_channel_done_scale_buffer1_V_6;
wire    PackReadBuffer_ap_int_16_U0_scale16_full_n;
reg    ap_sync_reg_channel_write_scale_buffer1_V_6;
wire    ap_sync_channel_write_scale_buffer1_V_6;
wire    ap_channel_done_scale_buffer1_V_5;
wire    PackReadBuffer_ap_int_16_U0_scale15_full_n;
reg    ap_sync_reg_channel_write_scale_buffer1_V_5;
wire    ap_sync_channel_write_scale_buffer1_V_5;
wire    ap_channel_done_scale_buffer1_V_4;
wire    PackReadBuffer_ap_int_16_U0_scale14_full_n;
reg    ap_sync_reg_channel_write_scale_buffer1_V_4;
wire    ap_sync_channel_write_scale_buffer1_V_4;
wire    ap_channel_done_scale_buffer1_V_3;
wire    PackReadBuffer_ap_int_16_U0_scale13_full_n;
reg    ap_sync_reg_channel_write_scale_buffer1_V_3;
wire    ap_sync_channel_write_scale_buffer1_V_3;
wire    ap_channel_done_scale_buffer1_V_2;
wire    PackReadBuffer_ap_int_16_U0_scale12_full_n;
reg    ap_sync_reg_channel_write_scale_buffer1_V_2;
wire    ap_sync_channel_write_scale_buffer1_V_2;
wire    ap_channel_done_scale_buffer1_V_1;
wire    PackReadBuffer_ap_int_16_U0_scale11_full_n;
reg    ap_sync_reg_channel_write_scale_buffer1_V_1;
wire    ap_sync_channel_write_scale_buffer1_V_1;
wire    ap_channel_done_scale_buffer1_V_0;
wire    PackReadBuffer_ap_int_16_U0_scale1_full_n;
reg    ap_sync_reg_channel_write_scale_buffer1_V_0;
wire    ap_sync_channel_write_scale_buffer1_V_0;
wire    Block_split7796_proc_U0_ap_start;
wire    Block_split7796_proc_U0_ap_done;
wire    Block_split7796_proc_U0_ap_continue;
wire    Block_split7796_proc_U0_ap_idle;
wire    Block_split7796_proc_U0_ap_ready;
wire    Block_split7796_proc_U0_start_out;
wire    Block_split7796_proc_U0_start_write;
wire    Block_split7796_proc_U0_D_read;
wire    Block_split7796_proc_U0_IC_read;
wire    Block_split7796_proc_U0_OC_read;
wire    Block_split7796_proc_U0_batch_read;
wire   [31:0] Block_split7796_proc_U0_batch_out_din;
wire    Block_split7796_proc_U0_batch_out_write;
wire   [31:0] Block_split7796_proc_U0_batch_out1_din;
wire    Block_split7796_proc_U0_batch_out1_write;
wire   [15:0] Block_split7796_proc_U0_D_V_out_out_din;
wire    Block_split7796_proc_U0_D_V_out_out_write;
wire   [15:0] Block_split7796_proc_U0_D_V_out_out2_din;
wire    Block_split7796_proc_U0_D_V_out_out2_write;
wire   [15:0] Block_split7796_proc_U0_IC_V_out_out_din;
wire    Block_split7796_proc_U0_IC_V_out_out_write;
wire   [15:0] Block_split7796_proc_U0_OC_V_out_out_din;
wire    Block_split7796_proc_U0_OC_V_out_out_write;
wire   [15:0] Block_split7796_proc_U0_OC_V_out_out3_din;
wire    Block_split7796_proc_U0_OC_V_out_out3_write;
wire   [31:0] Block_split7796_proc_U0_ret_V_1_out_out_din;
wire    Block_split7796_proc_U0_ret_V_1_out_out_write;
wire   [31:0] Block_split7796_proc_U0_ret_V_1_out_out4_din;
wire    Block_split7796_proc_U0_ret_V_1_out_out4_write;
wire   [31:0] Block_split7796_proc_U0_mul_ln31_1_out_out_din;
wire    Block_split7796_proc_U0_mul_ln31_1_out_out_write;
wire   [31:0] Block_split7796_proc_U0_mul_ln31_1_out_out5_din;
wire    Block_split7796_proc_U0_mul_ln31_1_out_out5_write;
wire   [31:0] Block_split7796_proc_U0_mul_ln31_1_out_out6_din;
wire    Block_split7796_proc_U0_mul_ln31_1_out_out6_write;
wire   [11:0] Block_split7796_proc_U0_ret_V_cast_out_out_din;
wire    Block_split7796_proc_U0_ret_V_cast_out_out_write;
wire   [11:0] Block_split7796_proc_U0_ret_V_cast_out_out7_din;
wire    Block_split7796_proc_U0_ret_V_cast_out_out7_write;
wire   [11:0] Block_split7796_proc_U0_ret_V_cast_out_out8_din;
wire    Block_split7796_proc_U0_ret_V_cast_out_out8_write;
wire   [11:0] Block_split7796_proc_U0_ret_V_cast_out_out9_din;
wire    Block_split7796_proc_U0_ret_V_cast_out_out9_write;
wire   [11:0] Block_split7796_proc_U0_ret_V_cast_out_out10_din;
wire    Block_split7796_proc_U0_ret_V_cast_out_out10_write;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_start;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_done;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_continue;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_idle;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready;
wire   [255:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_s_scale_din;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_s_scale_write;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_ce1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_mul_ln31_1_loc_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ret_V_cast_loc_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_skip1_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_start;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_done;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_continue;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_idle;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready;
wire   [255:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_s_bias_din;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_s_bias_write;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_ce1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_mul_ln31_1_loc_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ret_V_cast_loc_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_skip1_read;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
wire    Loop_VITIS_LOOP_38_1_proc_U0_ret_V_1_loc_read;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_d0;
wire   [10:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_address0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_ce0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_we0;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_d0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k0_1_read;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWADDR;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLEN;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWBURST;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWPROT;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWQOS;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWREGION;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WDATA;
wire   [7:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WSTRB;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WLAST;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WID;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARVALID;
wire   [63:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARADDR;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARID;
wire   [31:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLEN;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARBURST;
wire   [1:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARPROT;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARQOS;
wire   [3:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARREGION;
wire   [0:0] Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARUSER;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_RREADY;
wire    Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_BREADY;
wire    ap_channel_done_k1_buffer_V_15;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_15;
wire    ap_sync_channel_write_k1_buffer_V_15;
wire    ap_channel_done_k1_buffer_V_14;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_14;
wire    ap_sync_channel_write_k1_buffer_V_14;
wire    ap_channel_done_k1_buffer_V_13;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_13;
wire    ap_sync_channel_write_k1_buffer_V_13;
wire    ap_channel_done_k1_buffer_V_12;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_12;
wire    ap_sync_channel_write_k1_buffer_V_12;
wire    ap_channel_done_k1_buffer_V_11;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_11;
wire    ap_sync_channel_write_k1_buffer_V_11;
wire    ap_channel_done_k1_buffer_V_10;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_10;
wire    ap_sync_channel_write_k1_buffer_V_10;
wire    ap_channel_done_k1_buffer_V_9;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_9;
wire    ap_sync_channel_write_k1_buffer_V_9;
wire    ap_channel_done_k1_buffer_V_8;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_8;
wire    ap_sync_channel_write_k1_buffer_V_8;
wire    ap_channel_done_k1_buffer_V_7;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_7;
wire    ap_sync_channel_write_k1_buffer_V_7;
wire    ap_channel_done_k1_buffer_V_6;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_6;
wire    ap_sync_channel_write_k1_buffer_V_6;
wire    ap_channel_done_k1_buffer_V_5;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_5;
wire    ap_sync_channel_write_k1_buffer_V_5;
wire    ap_channel_done_k1_buffer_V_4;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_4;
wire    ap_sync_channel_write_k1_buffer_V_4;
wire    ap_channel_done_k1_buffer_V_3;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_3;
wire    ap_sync_channel_write_k1_buffer_V_3;
wire    ap_channel_done_k1_buffer_V_2;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_2;
wire    ap_sync_channel_write_k1_buffer_V_2;
wire    ap_channel_done_k1_buffer_V_1;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_1;
wire    ap_sync_channel_write_k1_buffer_V_1;
wire    ap_channel_done_k1_buffer_V_0;
wire    Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_full_n;
reg    ap_sync_reg_channel_write_k1_buffer_V_0;
wire    ap_sync_channel_write_k1_buffer_V_0;
wire    Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_start;
wire    Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_done;
wire    Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_continue;
wire    Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_idle;
wire    Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_ready;
wire    Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ret_V_1_loc_read;
wire   [23:0] Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_return;
wire    ap_channel_done_lshr_ln44_cast_loc_channel;
wire    lshr_ln44_cast_loc_channel_full_n;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_start;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_done;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_continue;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_idle;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready;
wire   [1023:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_din;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_write;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_0_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_0_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_1_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_1_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_2_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_2_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_3_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_3_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_4_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_4_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_5_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_5_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_6_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_6_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_7_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_7_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_8_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_8_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_9_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_9_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_10_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_10_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_11_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_11_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_12_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_12_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_13_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_13_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_14_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_14_ce0;
wire   [10:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_15_address0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_15_ce0;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_read;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_read;
wire   [31:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_out_din;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_out_write;
wire   [0:0] M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_out_din;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_out_write;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_start;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_done;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_continue;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_idle;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_ready;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_fin_read;
wire   [511:0] conv1x1_v4_512_512_1024_16_16_24_8_4_U0_s_conv1_din;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_s_conv1_write;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_k1_read;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_read;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_IC_V_loc_read;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_read;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_read;
wire   [31:0] conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_out_din;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_out_write;
wire   [15:0] conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_out_din;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_out_write;
wire   [0:0] conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_out_din;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_out_write;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_start;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_done;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_continue;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_idle;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_ready;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_s_conv1_read;
wire   [127:0] quantize_mul_shift_24_8_16_16_16_16_23_U0_f1_din;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_f1_write;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_s_scale_read;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_s_bias_read;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_mul_ln31_1_loc_read;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_read;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_skip1_read;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_relu1_read;
wire   [15:0] quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_out_din;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_out_write;
wire    Loop_VITIS_LOOP_88_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_88_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_88_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_88_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_88_1_proc_U0_ap_ready;
wire    Loop_VITIS_LOOP_88_1_proc_U0_OC_V_loc_read;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_d0;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_d0;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_d0;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_d0;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_d0;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_d0;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_d0;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_d0;
wire   [5:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_address0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_ce0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_we0;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_d0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k0_3_read;
wire    Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWVALID;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWADDR;
wire   [0:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWID;
wire   [31:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWLEN;
wire   [2:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWBURST;
wire   [1:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWPROT;
wire   [3:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWQOS;
wire   [3:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWREGION;
wire   [0:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWUSER;
wire    Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WVALID;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WDATA;
wire   [7:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WSTRB;
wire    Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WLAST;
wire   [0:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WID;
wire   [0:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WUSER;
wire    Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARVALID;
wire   [63:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARADDR;
wire   [0:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARID;
wire   [31:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARLEN;
wire   [2:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARBURST;
wire   [1:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARPROT;
wire   [3:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARQOS;
wire   [3:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARREGION;
wire   [0:0] Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARUSER;
wire    Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_RREADY;
wire    Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_BREADY;
wire    ap_channel_done_k3_buffer_V_8;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_8;
wire    ap_sync_channel_write_k3_buffer_V_8;
wire    ap_channel_done_k3_buffer_V_7;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_7;
wire    ap_sync_channel_write_k3_buffer_V_7;
wire    ap_channel_done_k3_buffer_V_6;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_6;
wire    ap_sync_channel_write_k3_buffer_V_6;
wire    ap_channel_done_k3_buffer_V_5;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_5;
wire    ap_sync_channel_write_k3_buffer_V_5;
wire    ap_channel_done_k3_buffer_V_4;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_4;
wire    ap_sync_channel_write_k3_buffer_V_4;
wire    ap_channel_done_k3_buffer_V_3;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_3;
wire    ap_sync_channel_write_k3_buffer_V_3;
wire    ap_channel_done_k3_buffer_V_2;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_2;
wire    ap_sync_channel_write_k3_buffer_V_2;
wire    ap_channel_done_k3_buffer_V_1;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_1;
wire    ap_sync_channel_write_k3_buffer_V_1;
wire    ap_channel_done_k3_buffer_V_0;
wire    Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_full_n;
reg    ap_sync_reg_channel_write_k3_buffer_V_0;
wire    ap_sync_channel_write_k3_buffer_V_0;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_start;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_done;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_continue;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_idle;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_ready;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_D_V_loc_read;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_STRIDE_2_read;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_batch_read;
wire   [31:0] Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out_din;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out_write;
wire   [31:0] Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out1_din;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out1_write;
wire   [31:0] Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out2_din;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out2_write;
wire   [31:0] Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out3_din;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out3_write;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_start;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_done;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_continue;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_idle;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready;
wire   [255:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_s_scale_1_din;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_s_scale_1_write;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_ce1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_mul_ln93_1_loc_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ret_V_cast_loc_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_skip3_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_start;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_done;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_continue;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_idle;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready;
wire   [255:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_s_bias_1_din;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_s_bias_1_write;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_ce1;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_address0;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_ce0;
wire   [6:0] M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_address1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_ce1;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_mul_ln93_1_loc_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ret_V_cast_loc_read;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_skip3_read;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_start;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_done;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_continue;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_idle;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_start_out;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_start_write;
wire   [575:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3s_din;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3s_write;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_ce1;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_ce1;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_ce1;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_ce1;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_ce1;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_ce1;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_ce1;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_ce1;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_address0;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_ce0;
wire   [5:0] M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_address1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_ce1;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_mul_ln93_1_loc_read;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ret_V_cast_loc_read;
wire    M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_skip3_read;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_start;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_done;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_continue;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_idle;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_ready;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_f1_read;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_offset_s_read;
wire   [1151:0] conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_in_layer_din;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_in_layer_write;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_read;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_read;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_read;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_read;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_read;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_deform_read;
wire   [15:0] conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_out_din;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_out_write;
wire   [15:0] conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_out_din;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_out_write;
wire   [31:0] conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_out_din;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_out_write;
wire   [0:0] conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_out_din;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_out_write;
wire   [0:0] conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_out_din;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_out_write;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_ap_start;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_ap_done;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_ap_continue;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_ap_idle;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_ap_ready;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_in_layer_read;
wire   [511:0] dw_deform_M_512_1024_16_24_8_4_1_U0_s_conv3_din;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_s_conv3_write;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_k3s_read;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_D_V_loc_read;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_read;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_batch_read;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_STRIDE_2_read;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_read;
wire   [15:0] dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_out_din;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_out_write;
wire   [0:0] dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_out_din;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_out_write;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_ap_start;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_ap_done;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_ap_continue;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_ap_idle;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_ap_ready;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_s_conv3_read;
wire   [127:0] quantize_mul_shift_24_8_16_16_16_16_U0_f3_din;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_f3_write;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_s_scale_1_read;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_s_bias_1_read;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_mul_ln93_1_loc_read;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_OC_V_loc_read;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_skip3_read;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_relu3_read;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_start;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_done;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_continue;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_idle;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_ready;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_batch_read;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_OC_read;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_CONV_D_loc_read;
wire   [28:0] Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_select_ln169_loc_out_din;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_select_ln169_loc_out_write;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_start;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_done;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_continue;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_idle;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_ready;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_s_mem_read;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWVALID;
wire   [63:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWADDR;
wire   [0:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWID;
wire   [31:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWLEN;
wire   [2:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWBURST;
wire   [1:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWPROT;
wire   [3:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWQOS;
wire   [3:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWREGION;
wire   [0:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWUSER;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WVALID;
wire   [127:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WDATA;
wire   [15:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WSTRB;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WLAST;
wire   [0:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WID;
wire   [0:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WUSER;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARVALID;
wire   [63:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARADDR;
wire   [0:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARID;
wire   [31:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARLEN;
wire   [2:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARBURST;
wire   [1:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARPROT;
wire   [3:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARQOS;
wire   [3:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARREGION;
wire   [0:0] S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARUSER;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_RREADY;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_BREADY;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_out_r_read;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_select_ln169_loc_read;
wire    ap_sync_continue;
wire    scale_buffer1_V_0_i_full_n;
wire    scale_buffer1_V_0_t_empty_n;
wire   [15:0] scale_buffer1_V_0_t_d1;
wire    scale_buffer1_V_0_t_we1;
wire    scale_buffer1_V_1_i_full_n;
wire    scale_buffer1_V_1_t_empty_n;
wire   [15:0] scale_buffer1_V_1_t_d1;
wire    scale_buffer1_V_1_t_we1;
wire    scale_buffer1_V_2_i_full_n;
wire    scale_buffer1_V_2_t_empty_n;
wire   [15:0] scale_buffer1_V_2_t_d1;
wire    scale_buffer1_V_2_t_we1;
wire    scale_buffer1_V_3_i_full_n;
wire    scale_buffer1_V_3_t_empty_n;
wire   [15:0] scale_buffer1_V_3_t_d1;
wire    scale_buffer1_V_3_t_we1;
wire    scale_buffer1_V_4_i_full_n;
wire    scale_buffer1_V_4_t_empty_n;
wire   [15:0] scale_buffer1_V_4_t_d1;
wire    scale_buffer1_V_4_t_we1;
wire    scale_buffer1_V_5_i_full_n;
wire    scale_buffer1_V_5_t_empty_n;
wire   [15:0] scale_buffer1_V_5_t_d1;
wire    scale_buffer1_V_5_t_we1;
wire    scale_buffer1_V_6_i_full_n;
wire    scale_buffer1_V_6_t_empty_n;
wire   [15:0] scale_buffer1_V_6_t_d1;
wire    scale_buffer1_V_6_t_we1;
wire    scale_buffer1_V_7_i_full_n;
wire    scale_buffer1_V_7_t_empty_n;
wire   [15:0] scale_buffer1_V_7_t_d1;
wire    scale_buffer1_V_7_t_we1;
wire    bias_buffer1_V_0_i_full_n;
wire    bias_buffer1_V_0_t_empty_n;
wire   [15:0] bias_buffer1_V_0_t_d1;
wire    bias_buffer1_V_0_t_we1;
wire    bias_buffer1_V_1_i_full_n;
wire    bias_buffer1_V_1_t_empty_n;
wire   [15:0] bias_buffer1_V_1_t_d1;
wire    bias_buffer1_V_1_t_we1;
wire    bias_buffer1_V_2_i_full_n;
wire    bias_buffer1_V_2_t_empty_n;
wire   [15:0] bias_buffer1_V_2_t_d1;
wire    bias_buffer1_V_2_t_we1;
wire    bias_buffer1_V_3_i_full_n;
wire    bias_buffer1_V_3_t_empty_n;
wire   [15:0] bias_buffer1_V_3_t_d1;
wire    bias_buffer1_V_3_t_we1;
wire    bias_buffer1_V_4_i_full_n;
wire    bias_buffer1_V_4_t_empty_n;
wire   [15:0] bias_buffer1_V_4_t_d1;
wire    bias_buffer1_V_4_t_we1;
wire    bias_buffer1_V_5_i_full_n;
wire    bias_buffer1_V_5_t_empty_n;
wire   [15:0] bias_buffer1_V_5_t_d1;
wire    bias_buffer1_V_5_t_we1;
wire    bias_buffer1_V_6_i_full_n;
wire    bias_buffer1_V_6_t_empty_n;
wire   [15:0] bias_buffer1_V_6_t_d1;
wire    bias_buffer1_V_6_t_we1;
wire    bias_buffer1_V_7_i_full_n;
wire    bias_buffer1_V_7_t_empty_n;
wire   [15:0] bias_buffer1_V_7_t_d1;
wire    bias_buffer1_V_7_t_we1;
wire    scale_buffer3_V_0_i_full_n;
wire    scale_buffer3_V_0_t_empty_n;
wire   [15:0] scale_buffer3_V_0_t_d1;
wire    scale_buffer3_V_0_t_we1;
wire    scale_buffer3_V_1_i_full_n;
wire    scale_buffer3_V_1_t_empty_n;
wire   [15:0] scale_buffer3_V_1_t_d1;
wire    scale_buffer3_V_1_t_we1;
wire    scale_buffer3_V_2_i_full_n;
wire    scale_buffer3_V_2_t_empty_n;
wire   [15:0] scale_buffer3_V_2_t_d1;
wire    scale_buffer3_V_2_t_we1;
wire    scale_buffer3_V_3_i_full_n;
wire    scale_buffer3_V_3_t_empty_n;
wire   [15:0] scale_buffer3_V_3_t_d1;
wire    scale_buffer3_V_3_t_we1;
wire    scale_buffer3_V_4_i_full_n;
wire    scale_buffer3_V_4_t_empty_n;
wire   [15:0] scale_buffer3_V_4_t_d1;
wire    scale_buffer3_V_4_t_we1;
wire    scale_buffer3_V_5_i_full_n;
wire    scale_buffer3_V_5_t_empty_n;
wire   [15:0] scale_buffer3_V_5_t_d1;
wire    scale_buffer3_V_5_t_we1;
wire    scale_buffer3_V_6_i_full_n;
wire    scale_buffer3_V_6_t_empty_n;
wire   [15:0] scale_buffer3_V_6_t_d1;
wire    scale_buffer3_V_6_t_we1;
wire    scale_buffer3_V_7_i_full_n;
wire    scale_buffer3_V_7_t_empty_n;
wire   [15:0] scale_buffer3_V_7_t_d1;
wire    scale_buffer3_V_7_t_we1;
wire    bias_buffer3_V_0_i_full_n;
wire    bias_buffer3_V_0_t_empty_n;
wire   [15:0] bias_buffer3_V_0_t_d1;
wire    bias_buffer3_V_0_t_we1;
wire    bias_buffer3_V_1_i_full_n;
wire    bias_buffer3_V_1_t_empty_n;
wire   [15:0] bias_buffer3_V_1_t_d1;
wire    bias_buffer3_V_1_t_we1;
wire    bias_buffer3_V_2_i_full_n;
wire    bias_buffer3_V_2_t_empty_n;
wire   [15:0] bias_buffer3_V_2_t_d1;
wire    bias_buffer3_V_2_t_we1;
wire    bias_buffer3_V_3_i_full_n;
wire    bias_buffer3_V_3_t_empty_n;
wire   [15:0] bias_buffer3_V_3_t_d1;
wire    bias_buffer3_V_3_t_we1;
wire    bias_buffer3_V_4_i_full_n;
wire    bias_buffer3_V_4_t_empty_n;
wire   [15:0] bias_buffer3_V_4_t_d1;
wire    bias_buffer3_V_4_t_we1;
wire    bias_buffer3_V_5_i_full_n;
wire    bias_buffer3_V_5_t_empty_n;
wire   [15:0] bias_buffer3_V_5_t_d1;
wire    bias_buffer3_V_5_t_we1;
wire    bias_buffer3_V_6_i_full_n;
wire    bias_buffer3_V_6_t_empty_n;
wire   [15:0] bias_buffer3_V_6_t_d1;
wire    bias_buffer3_V_6_t_we1;
wire    bias_buffer3_V_7_i_full_n;
wire    bias_buffer3_V_7_t_empty_n;
wire   [15:0] bias_buffer3_V_7_t_d1;
wire    bias_buffer3_V_7_t_we1;
wire    k1_buffer_V_0_i_full_n;
wire    k1_buffer_V_0_t_empty_n;
wire    k1_buffer_V_1_i_full_n;
wire    k1_buffer_V_1_t_empty_n;
wire    k1_buffer_V_2_i_full_n;
wire    k1_buffer_V_2_t_empty_n;
wire    k1_buffer_V_3_i_full_n;
wire    k1_buffer_V_3_t_empty_n;
wire    k1_buffer_V_4_i_full_n;
wire    k1_buffer_V_4_t_empty_n;
wire    k1_buffer_V_5_i_full_n;
wire    k1_buffer_V_5_t_empty_n;
wire    k1_buffer_V_6_i_full_n;
wire    k1_buffer_V_6_t_empty_n;
wire    k1_buffer_V_7_i_full_n;
wire    k1_buffer_V_7_t_empty_n;
wire    k1_buffer_V_8_i_full_n;
wire    k1_buffer_V_8_t_empty_n;
wire    k1_buffer_V_9_i_full_n;
wire    k1_buffer_V_9_t_empty_n;
wire    k1_buffer_V_10_i_full_n;
wire    k1_buffer_V_10_t_empty_n;
wire    k1_buffer_V_11_i_full_n;
wire    k1_buffer_V_11_t_empty_n;
wire    k1_buffer_V_12_i_full_n;
wire    k1_buffer_V_12_t_empty_n;
wire    k1_buffer_V_13_i_full_n;
wire    k1_buffer_V_13_t_empty_n;
wire    k1_buffer_V_14_i_full_n;
wire    k1_buffer_V_14_t_empty_n;
wire    k1_buffer_V_15_i_full_n;
wire    k1_buffer_V_15_t_empty_n;
wire    k3_buffer_V_0_i_full_n;
wire    k3_buffer_V_0_t_empty_n;
wire   [63:0] k3_buffer_V_0_t_d1;
wire    k3_buffer_V_0_t_we1;
wire    k3_buffer_V_1_i_full_n;
wire    k3_buffer_V_1_t_empty_n;
wire   [63:0] k3_buffer_V_1_t_d1;
wire    k3_buffer_V_1_t_we1;
wire    k3_buffer_V_2_i_full_n;
wire    k3_buffer_V_2_t_empty_n;
wire   [63:0] k3_buffer_V_2_t_d1;
wire    k3_buffer_V_2_t_we1;
wire    k3_buffer_V_3_i_full_n;
wire    k3_buffer_V_3_t_empty_n;
wire   [63:0] k3_buffer_V_3_t_d1;
wire    k3_buffer_V_3_t_we1;
wire    k3_buffer_V_4_i_full_n;
wire    k3_buffer_V_4_t_empty_n;
wire   [63:0] k3_buffer_V_4_t_d1;
wire    k3_buffer_V_4_t_we1;
wire    k3_buffer_V_5_i_full_n;
wire    k3_buffer_V_5_t_empty_n;
wire   [63:0] k3_buffer_V_5_t_d1;
wire    k3_buffer_V_5_t_we1;
wire    k3_buffer_V_6_i_full_n;
wire    k3_buffer_V_6_t_empty_n;
wire   [63:0] k3_buffer_V_6_t_d1;
wire    k3_buffer_V_6_t_we1;
wire    k3_buffer_V_7_i_full_n;
wire    k3_buffer_V_7_t_empty_n;
wire   [63:0] k3_buffer_V_7_t_d1;
wire    k3_buffer_V_7_t_we1;
wire    k3_buffer_V_8_i_full_n;
wire    k3_buffer_V_8_t_empty_n;
wire   [63:0] k3_buffer_V_8_t_d1;
wire    k3_buffer_V_8_t_we1;
wire    fmap_c_full_n;
wire   [63:0] fmap_c_dout;
wire    fmap_c_empty_n;
wire    out_c_full_n;
wire   [63:0] out_c_dout;
wire    out_c_empty_n;
wire    k0_1_c_full_n;
wire   [63:0] k0_1_c_dout;
wire    k0_1_c_empty_n;
wire    k0_3_c_full_n;
wire   [63:0] k0_3_c_dout;
wire    k0_3_c_empty_n;
wire    quant_c_full_n;
wire   [63:0] quant_c_dout;
wire    quant_c_empty_n;
wire    offsets_c_full_n;
wire   [63:0] offsets_c_dout;
wire    offsets_c_empty_n;
wire    D_c_full_n;
wire   [31:0] D_c_dout;
wire    D_c_empty_n;
wire    D_c123_full_n;
wire   [31:0] D_c123_dout;
wire    D_c123_empty_n;
wire    D_c124_full_n;
wire   [31:0] D_c124_dout;
wire    D_c124_empty_n;
wire    IC_c_full_n;
wire   [31:0] IC_c_dout;
wire    IC_c_empty_n;
wire    IC_c125_full_n;
wire   [31:0] IC_c125_dout;
wire    IC_c125_empty_n;
wire    OC_c_full_n;
wire   [31:0] OC_c_dout;
wire    OC_c_empty_n;
wire    OC_c126_full_n;
wire   [31:0] OC_c126_dout;
wire    OC_c126_empty_n;
wire    OC_c127_full_n;
wire   [31:0] OC_c127_dout;
wire    OC_c127_empty_n;
wire    batch_c_full_n;
wire   [31:0] batch_c_dout;
wire    batch_c_empty_n;
wire    batch_c128_full_n;
wire   [31:0] batch_c128_dout;
wire    batch_c128_empty_n;
wire    batch_c129_full_n;
wire   [31:0] batch_c129_dout;
wire    batch_c129_empty_n;
wire    batch_c130_full_n;
wire   [31:0] batch_c130_dout;
wire    batch_c130_empty_n;
wire    STRIDE_2_c_full_n;
wire   [0:0] STRIDE_2_c_dout;
wire    STRIDE_2_c_empty_n;
wire    STRIDE_2_c131_full_n;
wire   [0:0] STRIDE_2_c131_dout;
wire    STRIDE_2_c131_empty_n;
wire    STRIDE_2_c132_full_n;
wire   [0:0] STRIDE_2_c132_dout;
wire    STRIDE_2_c132_empty_n;
wire    skip3_c_full_n;
wire   [0:0] skip3_c_dout;
wire    skip3_c_empty_n;
wire    skip3_c133_full_n;
wire   [0:0] skip3_c133_dout;
wire    skip3_c133_empty_n;
wire    skip3_c134_full_n;
wire   [0:0] skip3_c134_dout;
wire    skip3_c134_empty_n;
wire    skip3_c135_full_n;
wire   [0:0] skip3_c135_dout;
wire    skip3_c135_empty_n;
wire    skip3_c136_full_n;
wire   [0:0] skip3_c136_dout;
wire    skip3_c136_empty_n;
wire    skip3_c137_full_n;
wire   [0:0] skip3_c137_dout;
wire    skip3_c137_empty_n;
wire    skip1_c_full_n;
wire   [0:0] skip1_c_dout;
wire    skip1_c_empty_n;
wire    skip1_c138_full_n;
wire   [0:0] skip1_c138_dout;
wire    skip1_c138_empty_n;
wire    deform_c_full_n;
wire   [0:0] deform_c_dout;
wire    deform_c_empty_n;
wire    deform_c139_full_n;
wire   [0:0] deform_c139_dout;
wire    deform_c139_empty_n;
wire    relu1_c_full_n;
wire   [0:0] relu1_c_dout;
wire    relu1_c_empty_n;
wire    relu3_c_full_n;
wire   [0:0] relu3_c_dout;
wire    relu3_c_empty_n;
wire    CONV_D_loc_c_full_n;
wire   [31:0] CONV_D_loc_c_dout;
wire    CONV_D_loc_c_empty_n;
wire    CONV_D_loc_c140_full_n;
wire   [31:0] CONV_D_loc_c140_dout;
wire    CONV_D_loc_c140_empty_n;
wire    offset_s_full_n;
wire   [7:0] offset_s_dout;
wire    offset_s_empty_n;
wire   [28:0] select_ln160_loc_channel_dout;
wire    select_ln160_loc_channel_empty_n;
wire    fin_full_n;
wire   [127:0] fin_dout;
wire    fin_empty_n;
wire    skip1_c141_full_n;
wire   [0:0] skip1_c141_dout;
wire    skip1_c141_empty_n;
wire    skip1_c142_full_n;
wire   [0:0] skip1_c142_dout;
wire    skip1_c142_empty_n;
wire    batch_c143_full_n;
wire   [31:0] batch_c143_dout;
wire    batch_c143_empty_n;
wire    batch_c144_full_n;
wire   [31:0] batch_c144_dout;
wire    batch_c144_empty_n;
wire    D_V_loc_c_full_n;
wire   [15:0] D_V_loc_c_dout;
wire    D_V_loc_c_empty_n;
wire    D_V_loc_c145_full_n;
wire   [15:0] D_V_loc_c145_dout;
wire    D_V_loc_c145_empty_n;
wire    IC_V_loc_c_full_n;
wire   [15:0] IC_V_loc_c_dout;
wire    IC_V_loc_c_empty_n;
wire    OC_V_loc_c_full_n;
wire   [15:0] OC_V_loc_c_dout;
wire    OC_V_loc_c_empty_n;
wire    OC_V_loc_c146_full_n;
wire   [15:0] OC_V_loc_c146_dout;
wire    OC_V_loc_c146_empty_n;
wire    ret_V_1_loc_c_full_n;
wire   [31:0] ret_V_1_loc_c_dout;
wire    ret_V_1_loc_c_empty_n;
wire    ret_V_1_loc_c147_full_n;
wire   [31:0] ret_V_1_loc_c147_dout;
wire    ret_V_1_loc_c147_empty_n;
wire    mul_ln31_1_loc_c_full_n;
wire   [31:0] mul_ln31_1_loc_c_dout;
wire    mul_ln31_1_loc_c_empty_n;
wire    mul_ln31_1_loc_c148_full_n;
wire   [31:0] mul_ln31_1_loc_c148_dout;
wire    mul_ln31_1_loc_c148_empty_n;
wire    mul_ln31_1_loc_c149_full_n;
wire   [31:0] mul_ln31_1_loc_c149_dout;
wire    mul_ln31_1_loc_c149_empty_n;
wire    ret_V_cast_loc_c_full_n;
wire   [11:0] ret_V_cast_loc_c_dout;
wire    ret_V_cast_loc_c_empty_n;
wire    ret_V_cast_loc_c150_full_n;
wire   [11:0] ret_V_cast_loc_c150_dout;
wire    ret_V_cast_loc_c150_empty_n;
wire    ret_V_cast_loc_c151_full_n;
wire   [11:0] ret_V_cast_loc_c151_dout;
wire    ret_V_cast_loc_c151_empty_n;
wire    ret_V_cast_loc_c152_full_n;
wire   [11:0] ret_V_cast_loc_c152_dout;
wire    ret_V_cast_loc_c152_empty_n;
wire    ret_V_cast_loc_c153_full_n;
wire   [11:0] ret_V_cast_loc_c153_dout;
wire    ret_V_cast_loc_c153_empty_n;
wire    s_scale_full_n;
wire   [255:0] s_scale_dout;
wire    s_scale_empty_n;
wire    s_bias_full_n;
wire   [255:0] s_bias_dout;
wire    s_bias_empty_n;
wire   [23:0] lshr_ln44_cast_loc_channel_dout;
wire    lshr_ln44_cast_loc_channel_empty_n;
wire    k1_full_n;
wire   [1023:0] k1_dout;
wire    k1_empty_n;
wire    mul_ln31_1_loc_c154_full_n;
wire   [31:0] mul_ln31_1_loc_c154_dout;
wire    mul_ln31_1_loc_c154_empty_n;
wire    skip1_c155_full_n;
wire   [0:0] skip1_c155_dout;
wire    skip1_c155_empty_n;
wire    s_conv1_full_n;
wire   [511:0] s_conv1_dout;
wire    s_conv1_empty_n;
wire    mul_ln31_1_loc_c156_full_n;
wire   [31:0] mul_ln31_1_loc_c156_dout;
wire    mul_ln31_1_loc_c156_empty_n;
wire    OC_V_loc_c157_full_n;
wire   [15:0] OC_V_loc_c157_dout;
wire    OC_V_loc_c157_empty_n;
wire    skip1_c158_full_n;
wire   [0:0] skip1_c158_dout;
wire    skip1_c158_empty_n;
wire    f1_full_n;
wire   [127:0] f1_dout;
wire    f1_empty_n;
wire    OC_V_loc_c159_full_n;
wire   [15:0] OC_V_loc_c159_dout;
wire    OC_V_loc_c159_empty_n;
wire    mul_ln93_1_loc_c_full_n;
wire   [31:0] mul_ln93_1_loc_c_dout;
wire    mul_ln93_1_loc_c_empty_n;
wire    mul_ln93_1_loc_c160_full_n;
wire   [31:0] mul_ln93_1_loc_c160_dout;
wire    mul_ln93_1_loc_c160_empty_n;
wire    mul_ln93_1_loc_c161_full_n;
wire   [31:0] mul_ln93_1_loc_c161_dout;
wire    mul_ln93_1_loc_c161_empty_n;
wire    mul_ln93_1_loc_c162_full_n;
wire   [31:0] mul_ln93_1_loc_c162_dout;
wire    mul_ln93_1_loc_c162_empty_n;
wire    s_scale_1_full_n;
wire   [255:0] s_scale_1_dout;
wire    s_scale_1_empty_n;
wire    s_bias_1_full_n;
wire   [255:0] s_bias_1_dout;
wire    s_bias_1_empty_n;
wire    k3s_full_n;
wire   [575:0] k3s_dout;
wire    k3s_empty_n;
wire    in_layer_full_n;
wire   [1151:0] in_layer_dout;
wire    in_layer_empty_n;
wire    D_V_loc_c163_full_n;
wire   [15:0] D_V_loc_c163_dout;
wire    D_V_loc_c163_empty_n;
wire    OC_V_loc_c164_full_n;
wire   [15:0] OC_V_loc_c164_dout;
wire    OC_V_loc_c164_empty_n;
wire    batch_c165_full_n;
wire   [31:0] batch_c165_dout;
wire    batch_c165_empty_n;
wire    STRIDE_2_c166_full_n;
wire   [0:0] STRIDE_2_c166_dout;
wire    STRIDE_2_c166_empty_n;
wire    skip3_c167_full_n;
wire   [0:0] skip3_c167_dout;
wire    skip3_c167_empty_n;
wire    s_conv3_full_n;
wire   [511:0] s_conv3_dout;
wire    s_conv3_empty_n;
wire    OC_V_loc_c168_full_n;
wire   [15:0] OC_V_loc_c168_dout;
wire    OC_V_loc_c168_empty_n;
wire    skip3_c169_full_n;
wire   [0:0] skip3_c169_dout;
wire    skip3_c169_empty_n;
wire    f3_full_n;
wire   [127:0] f3_dout;
wire    f3_empty_n;
wire    select_ln169_loc_c_full_n;
wire   [28:0] select_ln169_loc_c_dout;
wire    select_ln169_loc_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_top_entry39_U0_ap_ready;
wire    ap_sync_top_entry39_U0_ap_ready;
reg    ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready;
wire    ap_sync_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready;
reg    ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready;
wire    ap_sync_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready;
reg    ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready;
wire    ap_sync_PackReadBuffer_ap_int_16_U0_ap_ready;
reg    ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
wire    ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
reg    ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready;
wire    ap_sync_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready;
wire   [0:0] start_for_Block_split77_proc_U0_din;
wire    start_for_Block_split77_proc_U0_full_n;
wire   [0:0] start_for_Block_split77_proc_U0_dout;
wire    start_for_Block_split77_proc_U0_empty_n;
wire   [0:0] start_for_Block_split7793_proc_U0_din;
wire    start_for_Block_split7793_proc_U0_full_n;
wire   [0:0] start_for_Block_split7793_proc_U0_dout;
wire    start_for_Block_split7793_proc_U0_empty_n;
wire   [0:0] start_for_Block_split7796_proc_U0_din;
wire    start_for_Block_split7796_proc_U0_full_n;
wire   [0:0] start_for_Block_split7796_proc_U0_dout;
wire    start_for_Block_split7796_proc_U0_empty_n;
wire   [0:0] start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_din;
wire    start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_full_n;
wire   [0:0] start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_dout;
wire    start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_empty_n;
wire   [0:0] start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_din;
wire    start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_full_n;
wire   [0:0] start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_dout;
wire    start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_empty_n;
wire   [0:0] start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_din;
wire    start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_full_n;
wire   [0:0] start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_dout;
wire    start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_empty_n;
wire   [0:0] start_for_quantize_mul_shift_24_8_16_16_16_16_U0_din;
wire    start_for_quantize_mul_shift_24_8_16_16_16_16_U0_full_n;
wire   [0:0] start_for_quantize_mul_shift_24_8_16_16_16_16_U0_dout;
wire    start_for_quantize_mul_shift_24_8_16_16_16_16_U0_empty_n;
wire   [0:0] start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_din;
wire    start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_full_n;
wire   [0:0] start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_dout;
wire    start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_empty_n;
wire   [0:0] start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_din;
wire    start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_full_n;
wire   [0:0] start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_dout;
wire    start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_empty_n;
wire    Block_split77_proc_U0_start_full_n;
wire    Block_split77_proc_U0_start_write;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_start_full_n;
wire    M2S_addr_ap_uint_8_ap_uint_8_U0_start_write;
wire    Block_split7793_proc_U0_start_full_n;
wire    Block_split7793_proc_U0_start_write;
wire   [0:0] start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_din;
wire    start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_full_n;
wire   [0:0] start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_dout;
wire    start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_empty_n;
wire    PackReadBuffer_ap_int_16_U0_start_full_n;
wire    PackReadBuffer_ap_int_16_U0_start_write;
wire   [0:0] start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_din;
wire    start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_full_n;
wire   [0:0] start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_dout;
wire    start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_empty_n;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_start_full_n;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_start_write;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_start_full_n;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_start_write;
wire    Loop_VITIS_LOOP_38_1_proc_U0_start_full_n;
wire    Loop_VITIS_LOOP_38_1_proc_U0_start_write;
wire    Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_start_full_n;
wire    Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_start_write;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_start_full_n;
wire    M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_start_write;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_start_full_n;
wire    conv1x1_v4_512_512_1024_16_16_24_8_4_U0_start_write;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_start_full_n;
wire    quantize_mul_shift_24_8_16_16_16_16_23_U0_start_write;
wire    Loop_VITIS_LOOP_88_1_proc_U0_start_full_n;
wire    Loop_VITIS_LOOP_88_1_proc_U0_start_write;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_start_full_n;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_start_write;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_start_full_n;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_start_write;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_start_full_n;
wire    M2S_repeat_16_16_ap_int_16_ap_int_256_U0_start_write;
wire   [0:0] start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_din;
wire    start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_full_n;
wire   [0:0] start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_dout;
wire    start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_empty_n;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_start_full_n;
wire    conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_start_write;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_start_full_n;
wire    dw_deform_M_512_1024_16_24_8_4_1_U0_start_write;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_start_full_n;
wire    quantize_mul_shift_24_8_16_16_16_16_U0_start_write;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_start_full_n;
wire    Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_start_write;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_start_full_n;
wire    S2M_16_8_8_ap_int_128_ap_int_128_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_bias_buffer3_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer3_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer3_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer3_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer3_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer3_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer3_V_0 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer3_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer3_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer3_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer3_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer3_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer3_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer3_V_0 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer1_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer1_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer1_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer1_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer1_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer1_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_bias_buffer1_V_0 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer1_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer1_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer1_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer1_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer1_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer1_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_scale_buffer1_V_0 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_k1_buffer_V_0 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_k3_buffer_V_0 = 1'b0;
#0 ap_sync_reg_top_entry39_U0_ap_ready = 1'b0;
#0 ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready = 1'b0;
#0 ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready = 1'b0;
#0 ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready = 1'b0;
end

top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .fmap(fmap),
    .out_r(out_r),
    .k0_1(k0_1),
    .k0_3(k0_3),
    .quant(quant),
    .offsets(offsets),
    .D(D),
    .IC(IC),
    .OC(OC),
    .batch(batch),
    .STRIDE_2(STRIDE_2),
    .skip3(skip3),
    .skip1(skip1),
    .deform(deform),
    .relu1(relu1),
    .relu3(relu3),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

top_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 128 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARADDR),
    .I_ARID(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARID),
    .I_ARLEN(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARLEN),
    .I_ARSIZE(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARSIZE),
    .I_ARLOCK(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARLOCK),
    .I_ARCACHE(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARCACHE),
    .I_ARQOS(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARQOS),
    .I_ARPROT(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARPROT),
    .I_ARUSER(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARUSER),
    .I_ARBURST(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARBURST),
    .I_ARREGION(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(128'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(16'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

top_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 128 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWADDR),
    .I_AWID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWID),
    .I_AWLEN(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWLEN),
    .I_AWSIZE(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWSIZE),
    .I_AWLOCK(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWLOCK),
    .I_AWCACHE(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWCACHE),
    .I_AWQOS(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWQOS),
    .I_AWPROT(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWPROT),
    .I_AWUSER(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWUSER),
    .I_AWBURST(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWBURST),
    .I_AWREGION(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWREGION),
    .I_WVALID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WDATA),
    .I_WID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WID),
    .I_WUSER(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WUSER),
    .I_WLAST(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WLAST),
    .I_WSTRB(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_BREADY),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

top_gmem2_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARVALID),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARADDR),
    .I_ARID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARID),
    .I_ARLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLEN),
    .I_ARSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARSIZE),
    .I_ARLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLOCK),
    .I_ARCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARCACHE),
    .I_ARQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARQOS),
    .I_ARPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARPROT),
    .I_ARUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARUSER),
    .I_ARBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARBURST),
    .I_ARREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARREGION),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_RREADY),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(64'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(8'd0),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

top_gmem3_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARVALID),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARADDR),
    .I_ARID(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARID),
    .I_ARLEN(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARLEN),
    .I_ARSIZE(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARSIZE),
    .I_ARLOCK(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARLOCK),
    .I_ARCACHE(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARCACHE),
    .I_ARQOS(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARQOS),
    .I_ARPROT(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARPROT),
    .I_ARUSER(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARUSER),
    .I_ARBURST(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARBURST),
    .I_ARREGION(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARREGION),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_RREADY),
    .I_RDATA(gmem3_RDATA),
    .I_RID(gmem3_RID),
    .I_RUSER(gmem3_RUSER),
    .I_RRESP(gmem3_RRESP),
    .I_RLAST(gmem3_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(64'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(8'd0),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem3_BRESP),
    .I_BID(gmem3_BID),
    .I_BUSER(gmem3_BUSER)
);

top_gmem4_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM4_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM4_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM4_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM4_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM4_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM4_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM4_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM4_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM4_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM4_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM4_CACHE_VALUE ))
gmem4_m_axi_U(
    .AWVALID(m_axi_gmem4_AWVALID),
    .AWREADY(m_axi_gmem4_AWREADY),
    .AWADDR(m_axi_gmem4_AWADDR),
    .AWID(m_axi_gmem4_AWID),
    .AWLEN(m_axi_gmem4_AWLEN),
    .AWSIZE(m_axi_gmem4_AWSIZE),
    .AWBURST(m_axi_gmem4_AWBURST),
    .AWLOCK(m_axi_gmem4_AWLOCK),
    .AWCACHE(m_axi_gmem4_AWCACHE),
    .AWPROT(m_axi_gmem4_AWPROT),
    .AWQOS(m_axi_gmem4_AWQOS),
    .AWREGION(m_axi_gmem4_AWREGION),
    .AWUSER(m_axi_gmem4_AWUSER),
    .WVALID(m_axi_gmem4_WVALID),
    .WREADY(m_axi_gmem4_WREADY),
    .WDATA(m_axi_gmem4_WDATA),
    .WSTRB(m_axi_gmem4_WSTRB),
    .WLAST(m_axi_gmem4_WLAST),
    .WID(m_axi_gmem4_WID),
    .WUSER(m_axi_gmem4_WUSER),
    .ARVALID(m_axi_gmem4_ARVALID),
    .ARREADY(m_axi_gmem4_ARREADY),
    .ARADDR(m_axi_gmem4_ARADDR),
    .ARID(m_axi_gmem4_ARID),
    .ARLEN(m_axi_gmem4_ARLEN),
    .ARSIZE(m_axi_gmem4_ARSIZE),
    .ARBURST(m_axi_gmem4_ARBURST),
    .ARLOCK(m_axi_gmem4_ARLOCK),
    .ARCACHE(m_axi_gmem4_ARCACHE),
    .ARPROT(m_axi_gmem4_ARPROT),
    .ARQOS(m_axi_gmem4_ARQOS),
    .ARREGION(m_axi_gmem4_ARREGION),
    .ARUSER(m_axi_gmem4_ARUSER),
    .RVALID(m_axi_gmem4_RVALID),
    .RREADY(m_axi_gmem4_RREADY),
    .RDATA(m_axi_gmem4_RDATA),
    .RLAST(m_axi_gmem4_RLAST),
    .RID(m_axi_gmem4_RID),
    .RUSER(m_axi_gmem4_RUSER),
    .RRESP(m_axi_gmem4_RRESP),
    .BVALID(m_axi_gmem4_BVALID),
    .BREADY(m_axi_gmem4_BREADY),
    .BRESP(m_axi_gmem4_BRESP),
    .BID(m_axi_gmem4_BID),
    .BUSER(m_axi_gmem4_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARVALID),
    .I_ARREADY(gmem4_ARREADY),
    .I_ARADDR(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARADDR),
    .I_ARID(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARID),
    .I_ARLEN(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARLEN),
    .I_ARSIZE(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARSIZE),
    .I_ARLOCK(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARLOCK),
    .I_ARCACHE(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARCACHE),
    .I_ARQOS(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARQOS),
    .I_ARPROT(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARPROT),
    .I_ARUSER(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARUSER),
    .I_ARBURST(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARBURST),
    .I_ARREGION(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARREGION),
    .I_RVALID(gmem4_RVALID),
    .I_RREADY(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_RREADY),
    .I_RDATA(gmem4_RDATA),
    .I_RID(gmem4_RID),
    .I_RUSER(gmem4_RUSER),
    .I_RRESP(gmem4_RRESP),
    .I_RLAST(gmem4_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem4_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem4_WREADY),
    .I_WDATA(16'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd0),
    .I_BVALID(gmem4_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem4_BRESP),
    .I_BID(gmem4_BID),
    .I_BUSER(gmem4_BUSER)
);

top_gmem5_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM5_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM5_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM5_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM5_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM5_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM5_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM5_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM5_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM5_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM5_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM5_CACHE_VALUE ))
gmem5_m_axi_U(
    .AWVALID(m_axi_gmem5_AWVALID),
    .AWREADY(m_axi_gmem5_AWREADY),
    .AWADDR(m_axi_gmem5_AWADDR),
    .AWID(m_axi_gmem5_AWID),
    .AWLEN(m_axi_gmem5_AWLEN),
    .AWSIZE(m_axi_gmem5_AWSIZE),
    .AWBURST(m_axi_gmem5_AWBURST),
    .AWLOCK(m_axi_gmem5_AWLOCK),
    .AWCACHE(m_axi_gmem5_AWCACHE),
    .AWPROT(m_axi_gmem5_AWPROT),
    .AWQOS(m_axi_gmem5_AWQOS),
    .AWREGION(m_axi_gmem5_AWREGION),
    .AWUSER(m_axi_gmem5_AWUSER),
    .WVALID(m_axi_gmem5_WVALID),
    .WREADY(m_axi_gmem5_WREADY),
    .WDATA(m_axi_gmem5_WDATA),
    .WSTRB(m_axi_gmem5_WSTRB),
    .WLAST(m_axi_gmem5_WLAST),
    .WID(m_axi_gmem5_WID),
    .WUSER(m_axi_gmem5_WUSER),
    .ARVALID(m_axi_gmem5_ARVALID),
    .ARREADY(m_axi_gmem5_ARREADY),
    .ARADDR(m_axi_gmem5_ARADDR),
    .ARID(m_axi_gmem5_ARID),
    .ARLEN(m_axi_gmem5_ARLEN),
    .ARSIZE(m_axi_gmem5_ARSIZE),
    .ARBURST(m_axi_gmem5_ARBURST),
    .ARLOCK(m_axi_gmem5_ARLOCK),
    .ARCACHE(m_axi_gmem5_ARCACHE),
    .ARPROT(m_axi_gmem5_ARPROT),
    .ARQOS(m_axi_gmem5_ARQOS),
    .ARREGION(m_axi_gmem5_ARREGION),
    .ARUSER(m_axi_gmem5_ARUSER),
    .RVALID(m_axi_gmem5_RVALID),
    .RREADY(m_axi_gmem5_RREADY),
    .RDATA(m_axi_gmem5_RDATA),
    .RLAST(m_axi_gmem5_RLAST),
    .RID(m_axi_gmem5_RID),
    .RUSER(m_axi_gmem5_RUSER),
    .RRESP(m_axi_gmem5_RRESP),
    .BVALID(m_axi_gmem5_BVALID),
    .BREADY(m_axi_gmem5_BREADY),
    .BRESP(m_axi_gmem5_BRESP),
    .BID(m_axi_gmem5_BID),
    .BUSER(m_axi_gmem5_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARVALID),
    .I_ARREADY(gmem5_ARREADY),
    .I_ARADDR(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARADDR),
    .I_ARID(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARID),
    .I_ARLEN(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARLEN),
    .I_ARSIZE(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARSIZE),
    .I_ARLOCK(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARLOCK),
    .I_ARCACHE(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARCACHE),
    .I_ARQOS(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARQOS),
    .I_ARPROT(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARPROT),
    .I_ARUSER(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARUSER),
    .I_ARBURST(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARBURST),
    .I_ARREGION(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARREGION),
    .I_RVALID(gmem5_RVALID),
    .I_RREADY(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_RREADY),
    .I_RDATA(gmem5_RDATA),
    .I_RID(gmem5_RID),
    .I_RUSER(gmem5_RUSER),
    .I_RRESP(gmem5_RRESP),
    .I_RLAST(gmem5_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem5_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem5_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(gmem5_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem5_BRESP),
    .I_BID(gmem5_BID),
    .I_BUSER(gmem5_BUSER)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_d0),
    .i_q0(k1_buffer_V_0_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_0_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_0_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_0),
    .t_empty_n(k1_buffer_V_0_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_d0),
    .i_q0(k1_buffer_V_1_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_1_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_1_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_1),
    .t_empty_n(k1_buffer_V_1_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_d0),
    .i_q0(k1_buffer_V_2_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_2_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_2_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_2),
    .t_empty_n(k1_buffer_V_2_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_d0),
    .i_q0(k1_buffer_V_3_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_3_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_3_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_3),
    .t_empty_n(k1_buffer_V_3_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_d0),
    .i_q0(k1_buffer_V_4_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_4_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_4_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_4),
    .t_empty_n(k1_buffer_V_4_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_d0),
    .i_q0(k1_buffer_V_5_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_5_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_5_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_5),
    .t_empty_n(k1_buffer_V_5_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_d0),
    .i_q0(k1_buffer_V_6_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_6_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_6_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_6),
    .t_empty_n(k1_buffer_V_6_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_d0),
    .i_q0(k1_buffer_V_7_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_7_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_7_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_7),
    .t_empty_n(k1_buffer_V_7_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_d0),
    .i_q0(k1_buffer_V_8_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_8_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_8_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_8_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_8_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_8),
    .t_empty_n(k1_buffer_V_8_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_d0),
    .i_q0(k1_buffer_V_9_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_9_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_9_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_9_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_9_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_9),
    .t_empty_n(k1_buffer_V_9_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_d0),
    .i_q0(k1_buffer_V_10_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_10_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_10_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_10_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_10_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_10),
    .t_empty_n(k1_buffer_V_10_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_d0),
    .i_q0(k1_buffer_V_11_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_11_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_11_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_11_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_11_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_11),
    .t_empty_n(k1_buffer_V_11_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_d0),
    .i_q0(k1_buffer_V_12_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_12_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_12_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_12_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_12_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_12),
    .t_empty_n(k1_buffer_V_12_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_d0),
    .i_q0(k1_buffer_V_13_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_13_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_13_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_13_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_13_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_13),
    .t_empty_n(k1_buffer_V_13_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_d0),
    .i_q0(k1_buffer_V_14_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_14_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_14_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_14_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_14_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_14),
    .t_empty_n(k1_buffer_V_14_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k1_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
k1_buffer_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_address0),
    .i_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_ce0),
    .i_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_we0),
    .i_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_d0),
    .i_q0(k1_buffer_V_15_i_q0),
    .t_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_15_address0),
    .t_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_15_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k1_buffer_V_15_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k1_buffer_V_15_i_full_n),
    .i_write(ap_channel_done_k1_buffer_V_15),
    .t_empty_n(k1_buffer_V_15_t_empty_n),
    .t_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_d0),
    .i_q0(k3_buffer_V_0_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_0_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_0_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_ce1),
    .t_q1(k3_buffer_V_0_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_0_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_0),
    .t_empty_n(k3_buffer_V_0_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_d0),
    .i_q0(k3_buffer_V_1_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_1_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_1_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_ce1),
    .t_q1(k3_buffer_V_1_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_1_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_1),
    .t_empty_n(k3_buffer_V_1_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_d0),
    .i_q0(k3_buffer_V_2_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_2_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_2_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_ce1),
    .t_q1(k3_buffer_V_2_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_2_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_2),
    .t_empty_n(k3_buffer_V_2_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_d0),
    .i_q0(k3_buffer_V_3_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_3_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_3_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_ce1),
    .t_q1(k3_buffer_V_3_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_3_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_3),
    .t_empty_n(k3_buffer_V_3_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_d0),
    .i_q0(k3_buffer_V_4_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_4_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_4_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_ce1),
    .t_q1(k3_buffer_V_4_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_4_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_4),
    .t_empty_n(k3_buffer_V_4_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_d0),
    .i_q0(k3_buffer_V_5_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_5_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_5_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_ce1),
    .t_q1(k3_buffer_V_5_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_5_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_5),
    .t_empty_n(k3_buffer_V_5_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_d0),
    .i_q0(k3_buffer_V_6_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_6_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_6_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_ce1),
    .t_q1(k3_buffer_V_6_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_6_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_6),
    .t_empty_n(k3_buffer_V_6_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_d0),
    .i_q0(k3_buffer_V_7_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_7_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_7_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_ce1),
    .t_q1(k3_buffer_V_7_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_7_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_7),
    .t_empty_n(k3_buffer_V_7_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_k3_buffer_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k3_buffer_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_address0),
    .i_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_ce0),
    .i_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_we0),
    .i_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_d0),
    .i_q0(k3_buffer_V_8_i_q0),
    .i_address1(6'd0),
    .i_ce1(1'b0),
    .i_q1(k3_buffer_V_8_i_q1),
    .t_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_address0),
    .t_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_ce0),
    .t_we0(1'b0),
    .t_d0(64'd0),
    .t_q0(k3_buffer_V_8_t_q0),
    .t_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_address1),
    .t_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_ce1),
    .t_q1(k3_buffer_V_8_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(k3_buffer_V_8_i_full_n),
    .i_write(ap_channel_done_k3_buffer_V_8),
    .t_empty_n(k3_buffer_V_8_t_empty_n),
    .t_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer3_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale3_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale3_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale3_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale3_d0),
    .i_q0(scale_buffer3_V_0_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer3_V_0_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer3_V_0_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_ce1),
    .t_q1(scale_buffer3_V_0_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer3_V_0_i_full_n),
    .i_write(ap_channel_done_scale_buffer3_V_0),
    .t_empty_n(scale_buffer3_V_0_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale315_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale315_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale315_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale315_d0),
    .i_q0(scale_buffer3_V_1_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer3_V_1_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer3_V_1_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_ce1),
    .t_q1(scale_buffer3_V_1_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer3_V_1_i_full_n),
    .i_write(ap_channel_done_scale_buffer3_V_1),
    .t_empty_n(scale_buffer3_V_1_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer3_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale316_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale316_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale316_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale316_d0),
    .i_q0(scale_buffer3_V_2_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer3_V_2_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer3_V_2_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_ce1),
    .t_q1(scale_buffer3_V_2_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer3_V_2_i_full_n),
    .i_write(ap_channel_done_scale_buffer3_V_2),
    .t_empty_n(scale_buffer3_V_2_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer3_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale317_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale317_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale317_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale317_d0),
    .i_q0(scale_buffer3_V_3_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer3_V_3_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer3_V_3_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_ce1),
    .t_q1(scale_buffer3_V_3_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer3_V_3_i_full_n),
    .i_write(ap_channel_done_scale_buffer3_V_3),
    .t_empty_n(scale_buffer3_V_3_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer3_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale318_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale318_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale318_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale318_d0),
    .i_q0(scale_buffer3_V_4_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer3_V_4_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer3_V_4_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_ce1),
    .t_q1(scale_buffer3_V_4_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer3_V_4_i_full_n),
    .i_write(ap_channel_done_scale_buffer3_V_4),
    .t_empty_n(scale_buffer3_V_4_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer3_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale319_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale319_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale319_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale319_d0),
    .i_q0(scale_buffer3_V_5_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer3_V_5_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer3_V_5_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_ce1),
    .t_q1(scale_buffer3_V_5_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer3_V_5_i_full_n),
    .i_write(ap_channel_done_scale_buffer3_V_5),
    .t_empty_n(scale_buffer3_V_5_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer3_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale320_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale320_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale320_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale320_d0),
    .i_q0(scale_buffer3_V_6_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer3_V_6_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer3_V_6_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_ce1),
    .t_q1(scale_buffer3_V_6_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer3_V_6_i_full_n),
    .i_write(ap_channel_done_scale_buffer3_V_6),
    .t_empty_n(scale_buffer3_V_6_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer3_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale321_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale321_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale321_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale321_d0),
    .i_q0(scale_buffer3_V_7_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer3_V_7_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer3_V_7_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_ce1),
    .t_q1(scale_buffer3_V_7_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer3_V_7_i_full_n),
    .i_write(ap_channel_done_scale_buffer3_V_7),
    .t_empty_n(scale_buffer3_V_7_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer3_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias3_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias3_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias3_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias3_d0),
    .i_q0(bias_buffer3_V_0_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer3_V_0_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer3_V_0_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_ce1),
    .t_q1(bias_buffer3_V_0_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer3_V_0_i_full_n),
    .i_write(ap_channel_done_bias_buffer3_V_0),
    .t_empty_n(bias_buffer3_V_0_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias322_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias322_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias322_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias322_d0),
    .i_q0(bias_buffer3_V_1_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer3_V_1_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer3_V_1_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_ce1),
    .t_q1(bias_buffer3_V_1_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer3_V_1_i_full_n),
    .i_write(ap_channel_done_bias_buffer3_V_1),
    .t_empty_n(bias_buffer3_V_1_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer3_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias323_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias323_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias323_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias323_d0),
    .i_q0(bias_buffer3_V_2_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer3_V_2_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer3_V_2_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_ce1),
    .t_q1(bias_buffer3_V_2_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer3_V_2_i_full_n),
    .i_write(ap_channel_done_bias_buffer3_V_2),
    .t_empty_n(bias_buffer3_V_2_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer3_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias324_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias324_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias324_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias324_d0),
    .i_q0(bias_buffer3_V_3_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer3_V_3_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer3_V_3_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_ce1),
    .t_q1(bias_buffer3_V_3_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer3_V_3_i_full_n),
    .i_write(ap_channel_done_bias_buffer3_V_3),
    .t_empty_n(bias_buffer3_V_3_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer3_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias325_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias325_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias325_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias325_d0),
    .i_q0(bias_buffer3_V_4_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer3_V_4_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer3_V_4_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_ce1),
    .t_q1(bias_buffer3_V_4_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer3_V_4_i_full_n),
    .i_write(ap_channel_done_bias_buffer3_V_4),
    .t_empty_n(bias_buffer3_V_4_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer3_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias326_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias326_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias326_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias326_d0),
    .i_q0(bias_buffer3_V_5_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer3_V_5_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer3_V_5_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_ce1),
    .t_q1(bias_buffer3_V_5_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer3_V_5_i_full_n),
    .i_write(ap_channel_done_bias_buffer3_V_5),
    .t_empty_n(bias_buffer3_V_5_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer3_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias327_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias327_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias327_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias327_d0),
    .i_q0(bias_buffer3_V_6_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer3_V_6_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer3_V_6_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_ce1),
    .t_q1(bias_buffer3_V_6_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer3_V_6_i_full_n),
    .i_write(ap_channel_done_bias_buffer3_V_6),
    .t_empty_n(bias_buffer3_V_6_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer3_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias328_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias328_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias328_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias328_d0),
    .i_q0(bias_buffer3_V_7_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer3_V_7_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer3_V_7_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_ce1),
    .t_q1(bias_buffer3_V_7_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer3_V_7_i_full_n),
    .i_write(ap_channel_done_bias_buffer3_V_7),
    .t_empty_n(bias_buffer3_V_7_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale1_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale1_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale1_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale1_d0),
    .i_q0(scale_buffer1_V_0_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer1_V_0_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer1_V_0_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_ce1),
    .t_q1(scale_buffer1_V_0_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer1_V_0_i_full_n),
    .i_write(ap_channel_done_scale_buffer1_V_0),
    .t_empty_n(scale_buffer1_V_0_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale11_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale11_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale11_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale11_d0),
    .i_q0(scale_buffer1_V_1_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer1_V_1_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer1_V_1_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_ce1),
    .t_q1(scale_buffer1_V_1_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer1_V_1_i_full_n),
    .i_write(ap_channel_done_scale_buffer1_V_1),
    .t_empty_n(scale_buffer1_V_1_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale12_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale12_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale12_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale12_d0),
    .i_q0(scale_buffer1_V_2_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer1_V_2_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer1_V_2_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_ce1),
    .t_q1(scale_buffer1_V_2_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer1_V_2_i_full_n),
    .i_write(ap_channel_done_scale_buffer1_V_2),
    .t_empty_n(scale_buffer1_V_2_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale13_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale13_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale13_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale13_d0),
    .i_q0(scale_buffer1_V_3_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer1_V_3_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer1_V_3_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_ce1),
    .t_q1(scale_buffer1_V_3_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer1_V_3_i_full_n),
    .i_write(ap_channel_done_scale_buffer1_V_3),
    .t_empty_n(scale_buffer1_V_3_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale14_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale14_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale14_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale14_d0),
    .i_q0(scale_buffer1_V_4_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer1_V_4_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer1_V_4_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_ce1),
    .t_q1(scale_buffer1_V_4_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer1_V_4_i_full_n),
    .i_write(ap_channel_done_scale_buffer1_V_4),
    .t_empty_n(scale_buffer1_V_4_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale15_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale15_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale15_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale15_d0),
    .i_q0(scale_buffer1_V_5_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer1_V_5_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer1_V_5_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_ce1),
    .t_q1(scale_buffer1_V_5_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer1_V_5_i_full_n),
    .i_write(ap_channel_done_scale_buffer1_V_5),
    .t_empty_n(scale_buffer1_V_5_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale16_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale16_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale16_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale16_d0),
    .i_q0(scale_buffer1_V_6_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer1_V_6_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer1_V_6_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_ce1),
    .t_q1(scale_buffer1_V_6_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer1_V_6_i_full_n),
    .i_write(ap_channel_done_scale_buffer1_V_6),
    .t_empty_n(scale_buffer1_V_6_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
scale_buffer1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_scale17_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_scale17_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_scale17_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_scale17_d0),
    .i_q0(scale_buffer1_V_7_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(scale_buffer1_V_7_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(scale_buffer1_V_7_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_ce1),
    .t_q1(scale_buffer1_V_7_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(scale_buffer1_V_7_i_full_n),
    .i_write(ap_channel_done_scale_buffer1_V_7),
    .t_empty_n(scale_buffer1_V_7_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias1_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias1_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias1_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias1_d0),
    .i_q0(bias_buffer1_V_0_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer1_V_0_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer1_V_0_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_ce1),
    .t_q1(bias_buffer1_V_0_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer1_V_0_i_full_n),
    .i_write(ap_channel_done_bias_buffer1_V_0),
    .t_empty_n(bias_buffer1_V_0_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias18_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias18_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias18_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias18_d0),
    .i_q0(bias_buffer1_V_1_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer1_V_1_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer1_V_1_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_ce1),
    .t_q1(bias_buffer1_V_1_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer1_V_1_i_full_n),
    .i_write(ap_channel_done_bias_buffer1_V_1),
    .t_empty_n(bias_buffer1_V_1_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias19_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias19_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias19_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias19_d0),
    .i_q0(bias_buffer1_V_2_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer1_V_2_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer1_V_2_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_ce1),
    .t_q1(bias_buffer1_V_2_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer1_V_2_i_full_n),
    .i_write(ap_channel_done_bias_buffer1_V_2),
    .t_empty_n(bias_buffer1_V_2_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias110_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias110_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias110_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias110_d0),
    .i_q0(bias_buffer1_V_3_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer1_V_3_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer1_V_3_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_ce1),
    .t_q1(bias_buffer1_V_3_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer1_V_3_i_full_n),
    .i_write(ap_channel_done_bias_buffer1_V_3),
    .t_empty_n(bias_buffer1_V_3_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias111_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias111_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias111_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias111_d0),
    .i_q0(bias_buffer1_V_4_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer1_V_4_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer1_V_4_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_ce1),
    .t_q1(bias_buffer1_V_4_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer1_V_4_i_full_n),
    .i_write(ap_channel_done_bias_buffer1_V_4),
    .t_empty_n(bias_buffer1_V_4_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias112_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias112_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias112_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias112_d0),
    .i_q0(bias_buffer1_V_5_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer1_V_5_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer1_V_5_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_ce1),
    .t_q1(bias_buffer1_V_5_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer1_V_5_i_full_n),
    .i_write(ap_channel_done_bias_buffer1_V_5),
    .t_empty_n(bias_buffer1_V_5_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias113_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias113_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias113_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias113_d0),
    .i_q0(bias_buffer1_V_6_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer1_V_6_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer1_V_6_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_ce1),
    .t_q1(bias_buffer1_V_6_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer1_V_6_i_full_n),
    .i_write(ap_channel_done_bias_buffer1_V_6),
    .t_empty_n(bias_buffer1_V_6_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready)
);

top_scale_buffer3_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
bias_buffer1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(PackReadBuffer_ap_int_16_U0_bias114_address0),
    .i_ce0(PackReadBuffer_ap_int_16_U0_bias114_ce0),
    .i_we0(PackReadBuffer_ap_int_16_U0_bias114_we0),
    .i_d0(PackReadBuffer_ap_int_16_U0_bias114_d0),
    .i_q0(bias_buffer1_V_7_i_q0),
    .i_address1(7'd0),
    .i_ce1(1'b0),
    .i_q1(bias_buffer1_V_7_i_q1),
    .t_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_address0),
    .t_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(16'd0),
    .t_q0(bias_buffer1_V_7_t_q0),
    .t_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_address1),
    .t_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_ce1),
    .t_q1(bias_buffer1_V_7_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(bias_buffer1_V_7_i_full_n),
    .i_write(ap_channel_done_bias_buffer1_V_7),
    .t_empty_n(bias_buffer1_V_7_t_empty_n),
    .t_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready)
);

top_top_entry39 top_entry39_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(top_entry39_U0_ap_start),
    .start_full_n(top_entry39_U0_start_full_n),
    .ap_done(top_entry39_U0_ap_done),
    .ap_continue(top_entry39_U0_ap_continue),
    .ap_idle(top_entry39_U0_ap_idle),
    .ap_ready(top_entry39_U0_ap_ready),
    .start_out(top_entry39_U0_start_out),
    .start_write(top_entry39_U0_start_write),
    .fmap(fmap),
    .out_r(out_r),
    .k0_1(k0_1),
    .k0_3(k0_3),
    .quant(quant),
    .offsets(offsets),
    .D(D),
    .IC(IC),
    .OC(OC),
    .batch(batch),
    .STRIDE_2(top_entry39_U0_STRIDE_2),
    .skip3(top_entry39_U0_skip3),
    .skip1(top_entry39_U0_skip1),
    .deform(top_entry39_U0_deform),
    .relu1(top_entry39_U0_relu1),
    .relu3(top_entry39_U0_relu3),
    .fmap_out_din(top_entry39_U0_fmap_out_din),
    .fmap_out_full_n(fmap_c_full_n),
    .fmap_out_write(top_entry39_U0_fmap_out_write),
    .out_out_din(top_entry39_U0_out_out_din),
    .out_out_full_n(out_c_full_n),
    .out_out_write(top_entry39_U0_out_out_write),
    .k0_1_out_din(top_entry39_U0_k0_1_out_din),
    .k0_1_out_full_n(k0_1_c_full_n),
    .k0_1_out_write(top_entry39_U0_k0_1_out_write),
    .k0_3_out_din(top_entry39_U0_k0_3_out_din),
    .k0_3_out_full_n(k0_3_c_full_n),
    .k0_3_out_write(top_entry39_U0_k0_3_out_write),
    .quant_out_din(top_entry39_U0_quant_out_din),
    .quant_out_full_n(quant_c_full_n),
    .quant_out_write(top_entry39_U0_quant_out_write),
    .offsets_out_din(top_entry39_U0_offsets_out_din),
    .offsets_out_full_n(offsets_c_full_n),
    .offsets_out_write(top_entry39_U0_offsets_out_write),
    .D_out_din(top_entry39_U0_D_out_din),
    .D_out_full_n(D_c_full_n),
    .D_out_write(top_entry39_U0_D_out_write),
    .D_out1_din(top_entry39_U0_D_out1_din),
    .D_out1_full_n(D_c123_full_n),
    .D_out1_write(top_entry39_U0_D_out1_write),
    .D_out2_din(top_entry39_U0_D_out2_din),
    .D_out2_full_n(D_c124_full_n),
    .D_out2_write(top_entry39_U0_D_out2_write),
    .IC_out_din(top_entry39_U0_IC_out_din),
    .IC_out_full_n(IC_c_full_n),
    .IC_out_write(top_entry39_U0_IC_out_write),
    .IC_out3_din(top_entry39_U0_IC_out3_din),
    .IC_out3_full_n(IC_c125_full_n),
    .IC_out3_write(top_entry39_U0_IC_out3_write),
    .OC_out_din(top_entry39_U0_OC_out_din),
    .OC_out_full_n(OC_c_full_n),
    .OC_out_write(top_entry39_U0_OC_out_write),
    .OC_out4_din(top_entry39_U0_OC_out4_din),
    .OC_out4_full_n(OC_c126_full_n),
    .OC_out4_write(top_entry39_U0_OC_out4_write),
    .OC_out5_din(top_entry39_U0_OC_out5_din),
    .OC_out5_full_n(OC_c127_full_n),
    .OC_out5_write(top_entry39_U0_OC_out5_write),
    .batch_out_din(top_entry39_U0_batch_out_din),
    .batch_out_full_n(batch_c_full_n),
    .batch_out_write(top_entry39_U0_batch_out_write),
    .batch_out6_din(top_entry39_U0_batch_out6_din),
    .batch_out6_full_n(batch_c128_full_n),
    .batch_out6_write(top_entry39_U0_batch_out6_write),
    .batch_out7_din(top_entry39_U0_batch_out7_din),
    .batch_out7_full_n(batch_c129_full_n),
    .batch_out7_write(top_entry39_U0_batch_out7_write),
    .batch_out8_din(top_entry39_U0_batch_out8_din),
    .batch_out8_full_n(batch_c130_full_n),
    .batch_out8_write(top_entry39_U0_batch_out8_write),
    .STRIDE_2_out_din(top_entry39_U0_STRIDE_2_out_din),
    .STRIDE_2_out_full_n(STRIDE_2_c_full_n),
    .STRIDE_2_out_write(top_entry39_U0_STRIDE_2_out_write),
    .STRIDE_2_out9_din(top_entry39_U0_STRIDE_2_out9_din),
    .STRIDE_2_out9_full_n(STRIDE_2_c131_full_n),
    .STRIDE_2_out9_write(top_entry39_U0_STRIDE_2_out9_write),
    .STRIDE_2_out10_din(top_entry39_U0_STRIDE_2_out10_din),
    .STRIDE_2_out10_full_n(STRIDE_2_c132_full_n),
    .STRIDE_2_out10_write(top_entry39_U0_STRIDE_2_out10_write),
    .skip3_out_din(top_entry39_U0_skip3_out_din),
    .skip3_out_full_n(skip3_c_full_n),
    .skip3_out_write(top_entry39_U0_skip3_out_write),
    .skip3_out11_din(top_entry39_U0_skip3_out11_din),
    .skip3_out11_full_n(skip3_c133_full_n),
    .skip3_out11_write(top_entry39_U0_skip3_out11_write),
    .skip3_out12_din(top_entry39_U0_skip3_out12_din),
    .skip3_out12_full_n(skip3_c134_full_n),
    .skip3_out12_write(top_entry39_U0_skip3_out12_write),
    .skip3_out13_din(top_entry39_U0_skip3_out13_din),
    .skip3_out13_full_n(skip3_c135_full_n),
    .skip3_out13_write(top_entry39_U0_skip3_out13_write),
    .skip3_out14_din(top_entry39_U0_skip3_out14_din),
    .skip3_out14_full_n(skip3_c136_full_n),
    .skip3_out14_write(top_entry39_U0_skip3_out14_write),
    .skip3_out15_din(top_entry39_U0_skip3_out15_din),
    .skip3_out15_full_n(skip3_c137_full_n),
    .skip3_out15_write(top_entry39_U0_skip3_out15_write),
    .skip1_out_din(top_entry39_U0_skip1_out_din),
    .skip1_out_full_n(skip1_c_full_n),
    .skip1_out_write(top_entry39_U0_skip1_out_write),
    .skip1_out16_din(top_entry39_U0_skip1_out16_din),
    .skip1_out16_full_n(skip1_c138_full_n),
    .skip1_out16_write(top_entry39_U0_skip1_out16_write),
    .deform_out_din(top_entry39_U0_deform_out_din),
    .deform_out_full_n(deform_c_full_n),
    .deform_out_write(top_entry39_U0_deform_out_write),
    .deform_out17_din(top_entry39_U0_deform_out17_din),
    .deform_out17_full_n(deform_c139_full_n),
    .deform_out17_write(top_entry39_U0_deform_out17_write),
    .relu1_out_din(top_entry39_U0_relu1_out_din),
    .relu1_out_full_n(relu1_c_full_n),
    .relu1_out_write(top_entry39_U0_relu1_out_write),
    .relu3_out_din(top_entry39_U0_relu3_out_din),
    .relu3_out_full_n(relu3_c_full_n),
    .relu3_out_write(top_entry39_U0_relu3_out_write)
);

top_Block_split77_proc Block_split77_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_split77_proc_U0_ap_start),
    .ap_done(Block_split77_proc_U0_ap_done),
    .ap_continue(Block_split77_proc_U0_ap_continue),
    .ap_idle(Block_split77_proc_U0_ap_idle),
    .ap_ready(Block_split77_proc_U0_ap_ready),
    .D_dout(D_c_dout),
    .D_empty_n(D_c_empty_n),
    .D_read(Block_split77_proc_U0_D_read),
    .STRIDE_2_dout(STRIDE_2_c_dout),
    .STRIDE_2_empty_n(STRIDE_2_c_empty_n),
    .STRIDE_2_read(Block_split77_proc_U0_STRIDE_2_read),
    .CONV_D_out_out_din(Block_split77_proc_U0_CONV_D_out_out_din),
    .CONV_D_out_out_full_n(CONV_D_loc_c_full_n),
    .CONV_D_out_out_write(Block_split77_proc_U0_CONV_D_out_out_write),
    .CONV_D_out_out1_din(Block_split77_proc_U0_CONV_D_out_out1_din),
    .CONV_D_out_out1_full_n(CONV_D_loc_c140_full_n),
    .CONV_D_out_out1_write(Block_split77_proc_U0_CONV_D_out_out1_write)
);

top_M2S_addr_ap_uint_8_ap_uint_8_s M2S_addr_ap_uint_8_ap_uint_8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(M2S_addr_ap_uint_8_ap_uint_8_U0_ap_start),
    .ap_done(M2S_addr_ap_uint_8_ap_uint_8_U0_ap_done),
    .ap_continue(M2S_addr_ap_uint_8_ap_uint_8_U0_ap_continue),
    .ap_idle(M2S_addr_ap_uint_8_ap_uint_8_U0_ap_idle),
    .ap_ready(M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready),
    .m_axi_gmem5_AWVALID(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(1'b0),
    .m_axi_gmem5_AWADDR(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(1'b0),
    .m_axi_gmem5_WDATA(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(gmem5_RVALID),
    .m_axi_gmem5_RREADY(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(gmem5_RDATA),
    .m_axi_gmem5_RLAST(gmem5_RLAST),
    .m_axi_gmem5_RID(gmem5_RID),
    .m_axi_gmem5_RUSER(gmem5_RUSER),
    .m_axi_gmem5_RRESP(gmem5_RRESP),
    .m_axi_gmem5_BVALID(1'b0),
    .m_axi_gmem5_BREADY(M2S_addr_ap_uint_8_ap_uint_8_U0_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(2'd0),
    .m_axi_gmem5_BID(1'd0),
    .m_axi_gmem5_BUSER(1'd0),
    .s_mem_din(M2S_addr_ap_uint_8_ap_uint_8_U0_s_mem_din),
    .s_mem_full_n(offset_s_full_n),
    .s_mem_write(M2S_addr_ap_uint_8_ap_uint_8_U0_s_mem_write),
    .offsets_dout(offsets_c_dout),
    .offsets_empty_n(offsets_c_empty_n),
    .offsets_read(M2S_addr_ap_uint_8_ap_uint_8_U0_offsets_read),
    .batch_dout(batch_c_dout),
    .batch_empty_n(batch_c_empty_n),
    .batch_read(M2S_addr_ap_uint_8_ap_uint_8_U0_batch_read),
    .CONV_D_loc_dout(CONV_D_loc_c_dout),
    .CONV_D_loc_empty_n(CONV_D_loc_c_empty_n),
    .CONV_D_loc_read(M2S_addr_ap_uint_8_ap_uint_8_U0_CONV_D_loc_read),
    .deform_dout(deform_c_dout),
    .deform_empty_n(deform_c_empty_n),
    .deform_read(M2S_addr_ap_uint_8_ap_uint_8_U0_deform_read),
    .skip3_dout(skip3_c_dout),
    .skip3_empty_n(skip3_c_empty_n),
    .skip3_read(M2S_addr_ap_uint_8_ap_uint_8_U0_skip3_read)
);

top_Block_split7793_proc Block_split7793_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_split7793_proc_U0_ap_start),
    .ap_done(Block_split7793_proc_U0_ap_done),
    .ap_continue(Block_split7793_proc_U0_ap_continue),
    .ap_idle(Block_split7793_proc_U0_ap_idle),
    .ap_ready(Block_split7793_proc_U0_ap_ready),
    .D_dout(D_c123_dout),
    .D_empty_n(D_c123_empty_n),
    .D_read(Block_split7793_proc_U0_D_read),
    .IC_dout(IC_c_dout),
    .IC_empty_n(IC_c_empty_n),
    .IC_read(Block_split7793_proc_U0_IC_read),
    .batch_dout(batch_c128_dout),
    .batch_empty_n(batch_c128_empty_n),
    .batch_read(Block_split7793_proc_U0_batch_read),
    .ap_return(Block_split7793_proc_U0_ap_return)
);

top_M2S_16_8_8_ap_int_128_ap_int_128_s M2S_16_8_8_ap_int_128_ap_int_128_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_start),
    .start_full_n(start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_full_n),
    .ap_done(M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_done),
    .ap_continue(M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_continue),
    .ap_idle(M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_idle),
    .ap_ready(M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready),
    .start_out(M2S_16_8_8_ap_int_128_ap_int_128_U0_start_out),
    .start_write(M2S_16_8_8_ap_int_128_ap_int_128_U0_start_write),
    .m_axi_gmem0_AWVALID(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(M2S_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .s_mem_din(M2S_16_8_8_ap_int_128_ap_int_128_U0_s_mem_din),
    .s_mem_full_n(fin_full_n),
    .s_mem_write(M2S_16_8_8_ap_int_128_ap_int_128_U0_s_mem_write),
    .fmap_dout(fmap_c_dout),
    .fmap_empty_n(fmap_c_empty_n),
    .fmap_read(M2S_16_8_8_ap_int_128_ap_int_128_U0_fmap_read),
    .REP(select_ln160_loc_channel_dout)
);

top_PackReadBuffer_ap_int_16_s PackReadBuffer_ap_int_16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PackReadBuffer_ap_int_16_U0_ap_start),
    .ap_done(PackReadBuffer_ap_int_16_U0_ap_done),
    .ap_continue(PackReadBuffer_ap_int_16_U0_ap_continue),
    .ap_idle(PackReadBuffer_ap_int_16_U0_ap_idle),
    .ap_ready(PackReadBuffer_ap_int_16_U0_ap_ready),
    .m_axi_gmem4_AWVALID(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(gmem4_RVALID),
    .m_axi_gmem4_RREADY(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(gmem4_RDATA),
    .m_axi_gmem4_RLAST(gmem4_RLAST),
    .m_axi_gmem4_RID(gmem4_RID),
    .m_axi_gmem4_RUSER(gmem4_RUSER),
    .m_axi_gmem4_RRESP(gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(PackReadBuffer_ap_int_16_U0_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .mem_dout(quant_c_dout),
    .mem_empty_n(quant_c_empty_n),
    .mem_read(PackReadBuffer_ap_int_16_U0_mem_read),
    .scale1_address0(PackReadBuffer_ap_int_16_U0_scale1_address0),
    .scale1_ce0(PackReadBuffer_ap_int_16_U0_scale1_ce0),
    .scale1_we0(PackReadBuffer_ap_int_16_U0_scale1_we0),
    .scale1_d0(PackReadBuffer_ap_int_16_U0_scale1_d0),
    .scale11_address0(PackReadBuffer_ap_int_16_U0_scale11_address0),
    .scale11_ce0(PackReadBuffer_ap_int_16_U0_scale11_ce0),
    .scale11_we0(PackReadBuffer_ap_int_16_U0_scale11_we0),
    .scale11_d0(PackReadBuffer_ap_int_16_U0_scale11_d0),
    .scale12_address0(PackReadBuffer_ap_int_16_U0_scale12_address0),
    .scale12_ce0(PackReadBuffer_ap_int_16_U0_scale12_ce0),
    .scale12_we0(PackReadBuffer_ap_int_16_U0_scale12_we0),
    .scale12_d0(PackReadBuffer_ap_int_16_U0_scale12_d0),
    .scale13_address0(PackReadBuffer_ap_int_16_U0_scale13_address0),
    .scale13_ce0(PackReadBuffer_ap_int_16_U0_scale13_ce0),
    .scale13_we0(PackReadBuffer_ap_int_16_U0_scale13_we0),
    .scale13_d0(PackReadBuffer_ap_int_16_U0_scale13_d0),
    .scale14_address0(PackReadBuffer_ap_int_16_U0_scale14_address0),
    .scale14_ce0(PackReadBuffer_ap_int_16_U0_scale14_ce0),
    .scale14_we0(PackReadBuffer_ap_int_16_U0_scale14_we0),
    .scale14_d0(PackReadBuffer_ap_int_16_U0_scale14_d0),
    .scale15_address0(PackReadBuffer_ap_int_16_U0_scale15_address0),
    .scale15_ce0(PackReadBuffer_ap_int_16_U0_scale15_ce0),
    .scale15_we0(PackReadBuffer_ap_int_16_U0_scale15_we0),
    .scale15_d0(PackReadBuffer_ap_int_16_U0_scale15_d0),
    .scale16_address0(PackReadBuffer_ap_int_16_U0_scale16_address0),
    .scale16_ce0(PackReadBuffer_ap_int_16_U0_scale16_ce0),
    .scale16_we0(PackReadBuffer_ap_int_16_U0_scale16_we0),
    .scale16_d0(PackReadBuffer_ap_int_16_U0_scale16_d0),
    .scale17_address0(PackReadBuffer_ap_int_16_U0_scale17_address0),
    .scale17_ce0(PackReadBuffer_ap_int_16_U0_scale17_ce0),
    .scale17_we0(PackReadBuffer_ap_int_16_U0_scale17_we0),
    .scale17_d0(PackReadBuffer_ap_int_16_U0_scale17_d0),
    .bias1_address0(PackReadBuffer_ap_int_16_U0_bias1_address0),
    .bias1_ce0(PackReadBuffer_ap_int_16_U0_bias1_ce0),
    .bias1_we0(PackReadBuffer_ap_int_16_U0_bias1_we0),
    .bias1_d0(PackReadBuffer_ap_int_16_U0_bias1_d0),
    .bias18_address0(PackReadBuffer_ap_int_16_U0_bias18_address0),
    .bias18_ce0(PackReadBuffer_ap_int_16_U0_bias18_ce0),
    .bias18_we0(PackReadBuffer_ap_int_16_U0_bias18_we0),
    .bias18_d0(PackReadBuffer_ap_int_16_U0_bias18_d0),
    .bias19_address0(PackReadBuffer_ap_int_16_U0_bias19_address0),
    .bias19_ce0(PackReadBuffer_ap_int_16_U0_bias19_ce0),
    .bias19_we0(PackReadBuffer_ap_int_16_U0_bias19_we0),
    .bias19_d0(PackReadBuffer_ap_int_16_U0_bias19_d0),
    .bias110_address0(PackReadBuffer_ap_int_16_U0_bias110_address0),
    .bias110_ce0(PackReadBuffer_ap_int_16_U0_bias110_ce0),
    .bias110_we0(PackReadBuffer_ap_int_16_U0_bias110_we0),
    .bias110_d0(PackReadBuffer_ap_int_16_U0_bias110_d0),
    .bias111_address0(PackReadBuffer_ap_int_16_U0_bias111_address0),
    .bias111_ce0(PackReadBuffer_ap_int_16_U0_bias111_ce0),
    .bias111_we0(PackReadBuffer_ap_int_16_U0_bias111_we0),
    .bias111_d0(PackReadBuffer_ap_int_16_U0_bias111_d0),
    .bias112_address0(PackReadBuffer_ap_int_16_U0_bias112_address0),
    .bias112_ce0(PackReadBuffer_ap_int_16_U0_bias112_ce0),
    .bias112_we0(PackReadBuffer_ap_int_16_U0_bias112_we0),
    .bias112_d0(PackReadBuffer_ap_int_16_U0_bias112_d0),
    .bias113_address0(PackReadBuffer_ap_int_16_U0_bias113_address0),
    .bias113_ce0(PackReadBuffer_ap_int_16_U0_bias113_ce0),
    .bias113_we0(PackReadBuffer_ap_int_16_U0_bias113_we0),
    .bias113_d0(PackReadBuffer_ap_int_16_U0_bias113_d0),
    .bias114_address0(PackReadBuffer_ap_int_16_U0_bias114_address0),
    .bias114_ce0(PackReadBuffer_ap_int_16_U0_bias114_ce0),
    .bias114_we0(PackReadBuffer_ap_int_16_U0_bias114_we0),
    .bias114_d0(PackReadBuffer_ap_int_16_U0_bias114_d0),
    .scale3_address0(PackReadBuffer_ap_int_16_U0_scale3_address0),
    .scale3_ce0(PackReadBuffer_ap_int_16_U0_scale3_ce0),
    .scale3_we0(PackReadBuffer_ap_int_16_U0_scale3_we0),
    .scale3_d0(PackReadBuffer_ap_int_16_U0_scale3_d0),
    .scale315_address0(PackReadBuffer_ap_int_16_U0_scale315_address0),
    .scale315_ce0(PackReadBuffer_ap_int_16_U0_scale315_ce0),
    .scale315_we0(PackReadBuffer_ap_int_16_U0_scale315_we0),
    .scale315_d0(PackReadBuffer_ap_int_16_U0_scale315_d0),
    .scale316_address0(PackReadBuffer_ap_int_16_U0_scale316_address0),
    .scale316_ce0(PackReadBuffer_ap_int_16_U0_scale316_ce0),
    .scale316_we0(PackReadBuffer_ap_int_16_U0_scale316_we0),
    .scale316_d0(PackReadBuffer_ap_int_16_U0_scale316_d0),
    .scale317_address0(PackReadBuffer_ap_int_16_U0_scale317_address0),
    .scale317_ce0(PackReadBuffer_ap_int_16_U0_scale317_ce0),
    .scale317_we0(PackReadBuffer_ap_int_16_U0_scale317_we0),
    .scale317_d0(PackReadBuffer_ap_int_16_U0_scale317_d0),
    .scale318_address0(PackReadBuffer_ap_int_16_U0_scale318_address0),
    .scale318_ce0(PackReadBuffer_ap_int_16_U0_scale318_ce0),
    .scale318_we0(PackReadBuffer_ap_int_16_U0_scale318_we0),
    .scale318_d0(PackReadBuffer_ap_int_16_U0_scale318_d0),
    .scale319_address0(PackReadBuffer_ap_int_16_U0_scale319_address0),
    .scale319_ce0(PackReadBuffer_ap_int_16_U0_scale319_ce0),
    .scale319_we0(PackReadBuffer_ap_int_16_U0_scale319_we0),
    .scale319_d0(PackReadBuffer_ap_int_16_U0_scale319_d0),
    .scale320_address0(PackReadBuffer_ap_int_16_U0_scale320_address0),
    .scale320_ce0(PackReadBuffer_ap_int_16_U0_scale320_ce0),
    .scale320_we0(PackReadBuffer_ap_int_16_U0_scale320_we0),
    .scale320_d0(PackReadBuffer_ap_int_16_U0_scale320_d0),
    .scale321_address0(PackReadBuffer_ap_int_16_U0_scale321_address0),
    .scale321_ce0(PackReadBuffer_ap_int_16_U0_scale321_ce0),
    .scale321_we0(PackReadBuffer_ap_int_16_U0_scale321_we0),
    .scale321_d0(PackReadBuffer_ap_int_16_U0_scale321_d0),
    .bias3_address0(PackReadBuffer_ap_int_16_U0_bias3_address0),
    .bias3_ce0(PackReadBuffer_ap_int_16_U0_bias3_ce0),
    .bias3_we0(PackReadBuffer_ap_int_16_U0_bias3_we0),
    .bias3_d0(PackReadBuffer_ap_int_16_U0_bias3_d0),
    .bias322_address0(PackReadBuffer_ap_int_16_U0_bias322_address0),
    .bias322_ce0(PackReadBuffer_ap_int_16_U0_bias322_ce0),
    .bias322_we0(PackReadBuffer_ap_int_16_U0_bias322_we0),
    .bias322_d0(PackReadBuffer_ap_int_16_U0_bias322_d0),
    .bias323_address0(PackReadBuffer_ap_int_16_U0_bias323_address0),
    .bias323_ce0(PackReadBuffer_ap_int_16_U0_bias323_ce0),
    .bias323_we0(PackReadBuffer_ap_int_16_U0_bias323_we0),
    .bias323_d0(PackReadBuffer_ap_int_16_U0_bias323_d0),
    .bias324_address0(PackReadBuffer_ap_int_16_U0_bias324_address0),
    .bias324_ce0(PackReadBuffer_ap_int_16_U0_bias324_ce0),
    .bias324_we0(PackReadBuffer_ap_int_16_U0_bias324_we0),
    .bias324_d0(PackReadBuffer_ap_int_16_U0_bias324_d0),
    .bias325_address0(PackReadBuffer_ap_int_16_U0_bias325_address0),
    .bias325_ce0(PackReadBuffer_ap_int_16_U0_bias325_ce0),
    .bias325_we0(PackReadBuffer_ap_int_16_U0_bias325_we0),
    .bias325_d0(PackReadBuffer_ap_int_16_U0_bias325_d0),
    .bias326_address0(PackReadBuffer_ap_int_16_U0_bias326_address0),
    .bias326_ce0(PackReadBuffer_ap_int_16_U0_bias326_ce0),
    .bias326_we0(PackReadBuffer_ap_int_16_U0_bias326_we0),
    .bias326_d0(PackReadBuffer_ap_int_16_U0_bias326_d0),
    .bias327_address0(PackReadBuffer_ap_int_16_U0_bias327_address0),
    .bias327_ce0(PackReadBuffer_ap_int_16_U0_bias327_ce0),
    .bias327_we0(PackReadBuffer_ap_int_16_U0_bias327_we0),
    .bias327_d0(PackReadBuffer_ap_int_16_U0_bias327_d0),
    .bias328_address0(PackReadBuffer_ap_int_16_U0_bias328_address0),
    .bias328_ce0(PackReadBuffer_ap_int_16_U0_bias328_ce0),
    .bias328_we0(PackReadBuffer_ap_int_16_U0_bias328_we0),
    .bias328_d0(PackReadBuffer_ap_int_16_U0_bias328_d0),
    .OC_dout(OC_c_dout),
    .OC_empty_n(OC_c_empty_n),
    .OC_read(PackReadBuffer_ap_int_16_U0_OC_read),
    .skip3_dout(skip3_c133_dout),
    .skip3_empty_n(skip3_c133_empty_n),
    .skip3_read(PackReadBuffer_ap_int_16_U0_skip3_read),
    .skip1_dout(skip1_c_dout),
    .skip1_empty_n(skip1_c_empty_n),
    .skip1_read(PackReadBuffer_ap_int_16_U0_skip1_read),
    .skip1_out_din(PackReadBuffer_ap_int_16_U0_skip1_out_din),
    .skip1_out_full_n(skip1_c141_full_n),
    .skip1_out_write(PackReadBuffer_ap_int_16_U0_skip1_out_write),
    .skip1_out1_din(PackReadBuffer_ap_int_16_U0_skip1_out1_din),
    .skip1_out1_full_n(skip1_c142_full_n),
    .skip1_out1_write(PackReadBuffer_ap_int_16_U0_skip1_out1_write)
);

top_Block_split7796_proc Block_split7796_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_split7796_proc_U0_ap_start),
    .start_full_n(start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_full_n),
    .ap_done(Block_split7796_proc_U0_ap_done),
    .ap_continue(Block_split7796_proc_U0_ap_continue),
    .ap_idle(Block_split7796_proc_U0_ap_idle),
    .ap_ready(Block_split7796_proc_U0_ap_ready),
    .start_out(Block_split7796_proc_U0_start_out),
    .start_write(Block_split7796_proc_U0_start_write),
    .D_dout(D_c124_dout),
    .D_empty_n(D_c124_empty_n),
    .D_read(Block_split7796_proc_U0_D_read),
    .IC_dout(IC_c125_dout),
    .IC_empty_n(IC_c125_empty_n),
    .IC_read(Block_split7796_proc_U0_IC_read),
    .OC_dout(OC_c126_dout),
    .OC_empty_n(OC_c126_empty_n),
    .OC_read(Block_split7796_proc_U0_OC_read),
    .batch_dout(batch_c129_dout),
    .batch_empty_n(batch_c129_empty_n),
    .batch_read(Block_split7796_proc_U0_batch_read),
    .batch_out_din(Block_split7796_proc_U0_batch_out_din),
    .batch_out_full_n(batch_c143_full_n),
    .batch_out_write(Block_split7796_proc_U0_batch_out_write),
    .batch_out1_din(Block_split7796_proc_U0_batch_out1_din),
    .batch_out1_full_n(batch_c144_full_n),
    .batch_out1_write(Block_split7796_proc_U0_batch_out1_write),
    .D_V_out_out_din(Block_split7796_proc_U0_D_V_out_out_din),
    .D_V_out_out_full_n(D_V_loc_c_full_n),
    .D_V_out_out_write(Block_split7796_proc_U0_D_V_out_out_write),
    .D_V_out_out2_din(Block_split7796_proc_U0_D_V_out_out2_din),
    .D_V_out_out2_full_n(D_V_loc_c145_full_n),
    .D_V_out_out2_write(Block_split7796_proc_U0_D_V_out_out2_write),
    .IC_V_out_out_din(Block_split7796_proc_U0_IC_V_out_out_din),
    .IC_V_out_out_full_n(IC_V_loc_c_full_n),
    .IC_V_out_out_write(Block_split7796_proc_U0_IC_V_out_out_write),
    .OC_V_out_out_din(Block_split7796_proc_U0_OC_V_out_out_din),
    .OC_V_out_out_full_n(OC_V_loc_c_full_n),
    .OC_V_out_out_write(Block_split7796_proc_U0_OC_V_out_out_write),
    .OC_V_out_out3_din(Block_split7796_proc_U0_OC_V_out_out3_din),
    .OC_V_out_out3_full_n(OC_V_loc_c146_full_n),
    .OC_V_out_out3_write(Block_split7796_proc_U0_OC_V_out_out3_write),
    .ret_V_1_out_out_din(Block_split7796_proc_U0_ret_V_1_out_out_din),
    .ret_V_1_out_out_full_n(ret_V_1_loc_c_full_n),
    .ret_V_1_out_out_write(Block_split7796_proc_U0_ret_V_1_out_out_write),
    .ret_V_1_out_out4_din(Block_split7796_proc_U0_ret_V_1_out_out4_din),
    .ret_V_1_out_out4_full_n(ret_V_1_loc_c147_full_n),
    .ret_V_1_out_out4_write(Block_split7796_proc_U0_ret_V_1_out_out4_write),
    .mul_ln31_1_out_out_din(Block_split7796_proc_U0_mul_ln31_1_out_out_din),
    .mul_ln31_1_out_out_full_n(mul_ln31_1_loc_c_full_n),
    .mul_ln31_1_out_out_write(Block_split7796_proc_U0_mul_ln31_1_out_out_write),
    .mul_ln31_1_out_out5_din(Block_split7796_proc_U0_mul_ln31_1_out_out5_din),
    .mul_ln31_1_out_out5_full_n(mul_ln31_1_loc_c148_full_n),
    .mul_ln31_1_out_out5_write(Block_split7796_proc_U0_mul_ln31_1_out_out5_write),
    .mul_ln31_1_out_out6_din(Block_split7796_proc_U0_mul_ln31_1_out_out6_din),
    .mul_ln31_1_out_out6_full_n(mul_ln31_1_loc_c149_full_n),
    .mul_ln31_1_out_out6_write(Block_split7796_proc_U0_mul_ln31_1_out_out6_write),
    .ret_V_cast_out_out_din(Block_split7796_proc_U0_ret_V_cast_out_out_din),
    .ret_V_cast_out_out_full_n(ret_V_cast_loc_c_full_n),
    .ret_V_cast_out_out_write(Block_split7796_proc_U0_ret_V_cast_out_out_write),
    .ret_V_cast_out_out7_din(Block_split7796_proc_U0_ret_V_cast_out_out7_din),
    .ret_V_cast_out_out7_full_n(ret_V_cast_loc_c150_full_n),
    .ret_V_cast_out_out7_write(Block_split7796_proc_U0_ret_V_cast_out_out7_write),
    .ret_V_cast_out_out8_din(Block_split7796_proc_U0_ret_V_cast_out_out8_din),
    .ret_V_cast_out_out8_full_n(ret_V_cast_loc_c151_full_n),
    .ret_V_cast_out_out8_write(Block_split7796_proc_U0_ret_V_cast_out_out8_write),
    .ret_V_cast_out_out9_din(Block_split7796_proc_U0_ret_V_cast_out_out9_din),
    .ret_V_cast_out_out9_full_n(ret_V_cast_loc_c152_full_n),
    .ret_V_cast_out_out9_write(Block_split7796_proc_U0_ret_V_cast_out_out9_write),
    .ret_V_cast_out_out10_din(Block_split7796_proc_U0_ret_V_cast_out_out10_din),
    .ret_V_cast_out_out10_full_n(ret_V_cast_loc_c153_full_n),
    .ret_V_cast_out_out10_write(Block_split7796_proc_U0_ret_V_cast_out_out10_write)
);

top_M2S_repeat_16_16_ap_int_16_ap_int_256_21 M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_start),
    .ap_done(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_done),
    .ap_continue(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_continue),
    .ap_idle(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_idle),
    .ap_ready(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_ready),
    .s_scale_din(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_s_scale_din),
    .s_scale_full_n(s_scale_full_n),
    .s_scale_write(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_s_scale_write),
    .scale_buffer1_V_0_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_address0),
    .scale_buffer1_V_0_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_ce0),
    .scale_buffer1_V_0_q0(scale_buffer1_V_0_t_q0),
    .scale_buffer1_V_0_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_address1),
    .scale_buffer1_V_0_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_0_ce1),
    .scale_buffer1_V_0_q1(scale_buffer1_V_0_t_q1),
    .scale_buffer1_V_1_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_address0),
    .scale_buffer1_V_1_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_ce0),
    .scale_buffer1_V_1_q0(scale_buffer1_V_1_t_q0),
    .scale_buffer1_V_1_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_address1),
    .scale_buffer1_V_1_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_1_ce1),
    .scale_buffer1_V_1_q1(scale_buffer1_V_1_t_q1),
    .scale_buffer1_V_2_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_address0),
    .scale_buffer1_V_2_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_ce0),
    .scale_buffer1_V_2_q0(scale_buffer1_V_2_t_q0),
    .scale_buffer1_V_2_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_address1),
    .scale_buffer1_V_2_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_2_ce1),
    .scale_buffer1_V_2_q1(scale_buffer1_V_2_t_q1),
    .scale_buffer1_V_3_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_address0),
    .scale_buffer1_V_3_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_ce0),
    .scale_buffer1_V_3_q0(scale_buffer1_V_3_t_q0),
    .scale_buffer1_V_3_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_address1),
    .scale_buffer1_V_3_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_3_ce1),
    .scale_buffer1_V_3_q1(scale_buffer1_V_3_t_q1),
    .scale_buffer1_V_4_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_address0),
    .scale_buffer1_V_4_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_ce0),
    .scale_buffer1_V_4_q0(scale_buffer1_V_4_t_q0),
    .scale_buffer1_V_4_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_address1),
    .scale_buffer1_V_4_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_4_ce1),
    .scale_buffer1_V_4_q1(scale_buffer1_V_4_t_q1),
    .scale_buffer1_V_5_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_address0),
    .scale_buffer1_V_5_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_ce0),
    .scale_buffer1_V_5_q0(scale_buffer1_V_5_t_q0),
    .scale_buffer1_V_5_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_address1),
    .scale_buffer1_V_5_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_5_ce1),
    .scale_buffer1_V_5_q1(scale_buffer1_V_5_t_q1),
    .scale_buffer1_V_6_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_address0),
    .scale_buffer1_V_6_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_ce0),
    .scale_buffer1_V_6_q0(scale_buffer1_V_6_t_q0),
    .scale_buffer1_V_6_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_address1),
    .scale_buffer1_V_6_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_6_ce1),
    .scale_buffer1_V_6_q1(scale_buffer1_V_6_t_q1),
    .scale_buffer1_V_7_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_address0),
    .scale_buffer1_V_7_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_ce0),
    .scale_buffer1_V_7_q0(scale_buffer1_V_7_t_q0),
    .scale_buffer1_V_7_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_address1),
    .scale_buffer1_V_7_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_scale_buffer1_V_7_ce1),
    .scale_buffer1_V_7_q1(scale_buffer1_V_7_t_q1),
    .mul_ln31_1_loc_dout(mul_ln31_1_loc_c_dout),
    .mul_ln31_1_loc_empty_n(mul_ln31_1_loc_c_empty_n),
    .mul_ln31_1_loc_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_mul_ln31_1_loc_read),
    .ret_V_cast_loc_dout(ret_V_cast_loc_c_dout),
    .ret_V_cast_loc_empty_n(ret_V_cast_loc_c_empty_n),
    .ret_V_cast_loc_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ret_V_cast_loc_read),
    .skip1_dout(skip1_c141_dout),
    .skip1_empty_n(skip1_c141_empty_n),
    .skip1_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_skip1_read)
);

top_M2S_repeat_16_16_ap_int_16_ap_int_256_22 M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_start),
    .ap_done(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_done),
    .ap_continue(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_continue),
    .ap_idle(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_idle),
    .ap_ready(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_ready),
    .s_bias_din(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_s_bias_din),
    .s_bias_full_n(s_bias_full_n),
    .s_bias_write(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_s_bias_write),
    .bias_buffer1_V_0_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_address0),
    .bias_buffer1_V_0_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_ce0),
    .bias_buffer1_V_0_q0(bias_buffer1_V_0_t_q0),
    .bias_buffer1_V_0_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_address1),
    .bias_buffer1_V_0_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_0_ce1),
    .bias_buffer1_V_0_q1(bias_buffer1_V_0_t_q1),
    .bias_buffer1_V_1_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_address0),
    .bias_buffer1_V_1_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_ce0),
    .bias_buffer1_V_1_q0(bias_buffer1_V_1_t_q0),
    .bias_buffer1_V_1_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_address1),
    .bias_buffer1_V_1_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_1_ce1),
    .bias_buffer1_V_1_q1(bias_buffer1_V_1_t_q1),
    .bias_buffer1_V_2_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_address0),
    .bias_buffer1_V_2_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_ce0),
    .bias_buffer1_V_2_q0(bias_buffer1_V_2_t_q0),
    .bias_buffer1_V_2_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_address1),
    .bias_buffer1_V_2_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_2_ce1),
    .bias_buffer1_V_2_q1(bias_buffer1_V_2_t_q1),
    .bias_buffer1_V_3_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_address0),
    .bias_buffer1_V_3_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_ce0),
    .bias_buffer1_V_3_q0(bias_buffer1_V_3_t_q0),
    .bias_buffer1_V_3_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_address1),
    .bias_buffer1_V_3_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_3_ce1),
    .bias_buffer1_V_3_q1(bias_buffer1_V_3_t_q1),
    .bias_buffer1_V_4_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_address0),
    .bias_buffer1_V_4_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_ce0),
    .bias_buffer1_V_4_q0(bias_buffer1_V_4_t_q0),
    .bias_buffer1_V_4_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_address1),
    .bias_buffer1_V_4_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_4_ce1),
    .bias_buffer1_V_4_q1(bias_buffer1_V_4_t_q1),
    .bias_buffer1_V_5_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_address0),
    .bias_buffer1_V_5_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_ce0),
    .bias_buffer1_V_5_q0(bias_buffer1_V_5_t_q0),
    .bias_buffer1_V_5_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_address1),
    .bias_buffer1_V_5_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_5_ce1),
    .bias_buffer1_V_5_q1(bias_buffer1_V_5_t_q1),
    .bias_buffer1_V_6_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_address0),
    .bias_buffer1_V_6_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_ce0),
    .bias_buffer1_V_6_q0(bias_buffer1_V_6_t_q0),
    .bias_buffer1_V_6_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_address1),
    .bias_buffer1_V_6_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_6_ce1),
    .bias_buffer1_V_6_q1(bias_buffer1_V_6_t_q1),
    .bias_buffer1_V_7_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_address0),
    .bias_buffer1_V_7_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_ce0),
    .bias_buffer1_V_7_q0(bias_buffer1_V_7_t_q0),
    .bias_buffer1_V_7_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_address1),
    .bias_buffer1_V_7_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_bias_buffer1_V_7_ce1),
    .bias_buffer1_V_7_q1(bias_buffer1_V_7_t_q1),
    .mul_ln31_1_loc_dout(mul_ln31_1_loc_c148_dout),
    .mul_ln31_1_loc_empty_n(mul_ln31_1_loc_c148_empty_n),
    .mul_ln31_1_loc_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_mul_ln31_1_loc_read),
    .ret_V_cast_loc_dout(ret_V_cast_loc_c150_dout),
    .ret_V_cast_loc_empty_n(ret_V_cast_loc_c150_empty_n),
    .ret_V_cast_loc_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ret_V_cast_loc_read),
    .skip1_dout(skip1_c142_dout),
    .skip1_empty_n(skip1_c142_empty_n),
    .skip1_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_skip1_read)
);

top_Loop_VITIS_LOOP_38_1_proc Loop_VITIS_LOOP_38_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_VITIS_LOOP_38_1_proc_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_38_1_proc_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_38_1_proc_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_38_1_proc_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_38_1_proc_U0_ap_ready),
    .ret_V_1_loc_dout(ret_V_1_loc_c_dout),
    .ret_V_1_loc_empty_n(ret_V_1_loc_c_empty_n),
    .ret_V_1_loc_read(Loop_VITIS_LOOP_38_1_proc_U0_ret_V_1_loc_read),
    .k1_buffer_V_0_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_address0),
    .k1_buffer_V_0_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_ce0),
    .k1_buffer_V_0_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_we0),
    .k1_buffer_V_0_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_d0),
    .k1_buffer_V_1_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_address0),
    .k1_buffer_V_1_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_ce0),
    .k1_buffer_V_1_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_we0),
    .k1_buffer_V_1_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_d0),
    .k1_buffer_V_2_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_address0),
    .k1_buffer_V_2_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_ce0),
    .k1_buffer_V_2_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_we0),
    .k1_buffer_V_2_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_d0),
    .k1_buffer_V_3_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_address0),
    .k1_buffer_V_3_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_ce0),
    .k1_buffer_V_3_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_we0),
    .k1_buffer_V_3_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_d0),
    .k1_buffer_V_4_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_address0),
    .k1_buffer_V_4_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_ce0),
    .k1_buffer_V_4_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_we0),
    .k1_buffer_V_4_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_d0),
    .k1_buffer_V_5_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_address0),
    .k1_buffer_V_5_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_ce0),
    .k1_buffer_V_5_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_we0),
    .k1_buffer_V_5_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_d0),
    .k1_buffer_V_6_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_address0),
    .k1_buffer_V_6_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_ce0),
    .k1_buffer_V_6_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_we0),
    .k1_buffer_V_6_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_d0),
    .k1_buffer_V_7_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_address0),
    .k1_buffer_V_7_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_ce0),
    .k1_buffer_V_7_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_we0),
    .k1_buffer_V_7_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_d0),
    .k1_buffer_V_8_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_address0),
    .k1_buffer_V_8_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_ce0),
    .k1_buffer_V_8_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_we0),
    .k1_buffer_V_8_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_d0),
    .k1_buffer_V_9_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_address0),
    .k1_buffer_V_9_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_ce0),
    .k1_buffer_V_9_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_we0),
    .k1_buffer_V_9_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_d0),
    .k1_buffer_V_10_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_address0),
    .k1_buffer_V_10_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_ce0),
    .k1_buffer_V_10_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_we0),
    .k1_buffer_V_10_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_d0),
    .k1_buffer_V_11_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_address0),
    .k1_buffer_V_11_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_ce0),
    .k1_buffer_V_11_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_we0),
    .k1_buffer_V_11_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_d0),
    .k1_buffer_V_12_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_address0),
    .k1_buffer_V_12_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_ce0),
    .k1_buffer_V_12_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_we0),
    .k1_buffer_V_12_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_d0),
    .k1_buffer_V_13_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_address0),
    .k1_buffer_V_13_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_ce0),
    .k1_buffer_V_13_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_we0),
    .k1_buffer_V_13_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_d0),
    .k1_buffer_V_14_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_address0),
    .k1_buffer_V_14_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_ce0),
    .k1_buffer_V_14_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_we0),
    .k1_buffer_V_14_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_d0),
    .k1_buffer_V_15_address0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_address0),
    .k1_buffer_V_15_ce0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_ce0),
    .k1_buffer_V_15_we0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_we0),
    .k1_buffer_V_15_d0(Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_d0),
    .k0_1_dout(k0_1_c_dout),
    .k0_1_empty_n(k0_1_c_empty_n),
    .k0_1_read(Loop_VITIS_LOOP_38_1_proc_U0_k0_1_read),
    .m_axi_gmem2_AWVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(gmem2_RVALID),
    .m_axi_gmem2_RREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(gmem2_RDATA),
    .m_axi_gmem2_RLAST(gmem2_RLAST),
    .m_axi_gmem2_RID(gmem2_RID),
    .m_axi_gmem2_RUSER(gmem2_RUSER),
    .m_axi_gmem2_RRESP(gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(Loop_VITIS_LOOP_38_1_proc_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0)
);

top_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_start),
    .ap_done(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_done),
    .ap_continue(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_continue),
    .ap_idle(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_idle),
    .ap_ready(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_ready),
    .ret_V_1_loc_dout(ret_V_1_loc_c147_dout),
    .ret_V_1_loc_empty_n(ret_V_1_loc_c147_empty_n),
    .ret_V_1_loc_read(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ret_V_1_loc_read),
    .ap_return(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_return)
);

top_M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_start),
    .ap_done(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_done),
    .ap_continue(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_continue),
    .ap_idle(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_idle),
    .ap_ready(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready),
    .k1_din(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_din),
    .k1_full_n(k1_full_n),
    .k1_write(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_write),
    .k1_buffer_V_0_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_0_address0),
    .k1_buffer_V_0_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_0_ce0),
    .k1_buffer_V_0_q0(k1_buffer_V_0_t_q0),
    .k1_buffer_V_1_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_1_address0),
    .k1_buffer_V_1_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_1_ce0),
    .k1_buffer_V_1_q0(k1_buffer_V_1_t_q0),
    .k1_buffer_V_2_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_2_address0),
    .k1_buffer_V_2_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_2_ce0),
    .k1_buffer_V_2_q0(k1_buffer_V_2_t_q0),
    .k1_buffer_V_3_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_3_address0),
    .k1_buffer_V_3_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_3_ce0),
    .k1_buffer_V_3_q0(k1_buffer_V_3_t_q0),
    .k1_buffer_V_4_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_4_address0),
    .k1_buffer_V_4_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_4_ce0),
    .k1_buffer_V_4_q0(k1_buffer_V_4_t_q0),
    .k1_buffer_V_5_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_5_address0),
    .k1_buffer_V_5_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_5_ce0),
    .k1_buffer_V_5_q0(k1_buffer_V_5_t_q0),
    .k1_buffer_V_6_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_6_address0),
    .k1_buffer_V_6_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_6_ce0),
    .k1_buffer_V_6_q0(k1_buffer_V_6_t_q0),
    .k1_buffer_V_7_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_7_address0),
    .k1_buffer_V_7_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_7_ce0),
    .k1_buffer_V_7_q0(k1_buffer_V_7_t_q0),
    .k1_buffer_V_8_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_8_address0),
    .k1_buffer_V_8_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_8_ce0),
    .k1_buffer_V_8_q0(k1_buffer_V_8_t_q0),
    .k1_buffer_V_9_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_9_address0),
    .k1_buffer_V_9_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_9_ce0),
    .k1_buffer_V_9_q0(k1_buffer_V_9_t_q0),
    .k1_buffer_V_10_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_10_address0),
    .k1_buffer_V_10_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_10_ce0),
    .k1_buffer_V_10_q0(k1_buffer_V_10_t_q0),
    .k1_buffer_V_11_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_11_address0),
    .k1_buffer_V_11_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_11_ce0),
    .k1_buffer_V_11_q0(k1_buffer_V_11_t_q0),
    .k1_buffer_V_12_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_12_address0),
    .k1_buffer_V_12_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_12_ce0),
    .k1_buffer_V_12_q0(k1_buffer_V_12_t_q0),
    .k1_buffer_V_13_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_13_address0),
    .k1_buffer_V_13_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_13_ce0),
    .k1_buffer_V_13_q0(k1_buffer_V_13_t_q0),
    .k1_buffer_V_14_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_14_address0),
    .k1_buffer_V_14_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_14_ce0),
    .k1_buffer_V_14_q0(k1_buffer_V_14_t_q0),
    .k1_buffer_V_15_address0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_15_address0),
    .k1_buffer_V_15_ce0(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_buffer_V_15_ce0),
    .k1_buffer_V_15_q0(k1_buffer_V_15_t_q0),
    .mul_ln31_1_loc_dout(mul_ln31_1_loc_c149_dout),
    .mul_ln31_1_loc_empty_n(mul_ln31_1_loc_c149_empty_n),
    .mul_ln31_1_loc_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_read),
    .p_read(lshr_ln44_cast_loc_channel_dout),
    .skip1_dout(skip1_c138_dout),
    .skip1_empty_n(skip1_c138_empty_n),
    .skip1_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_read),
    .mul_ln31_1_loc_out_din(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_out_din),
    .mul_ln31_1_loc_out_full_n(mul_ln31_1_loc_c154_full_n),
    .mul_ln31_1_loc_out_write(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_out_write),
    .skip1_out_din(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_out_din),
    .skip1_out_full_n(skip1_c155_full_n),
    .skip1_out_write(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_out_write)
);

top_conv1x1_v4_512_512_1024_16_16_24_8_4_s conv1x1_v4_512_512_1024_16_16_24_8_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_start),
    .ap_done(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_done),
    .ap_continue(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_continue),
    .ap_idle(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_idle),
    .ap_ready(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_ready),
    .fin_dout(fin_dout),
    .fin_empty_n(fin_empty_n),
    .fin_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_fin_read),
    .s_conv1_din(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_s_conv1_din),
    .s_conv1_full_n(s_conv1_full_n),
    .s_conv1_write(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_s_conv1_write),
    .k1_dout(k1_dout),
    .k1_empty_n(k1_empty_n),
    .k1_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_k1_read),
    .mul_ln31_1_loc_dout(mul_ln31_1_loc_c154_dout),
    .mul_ln31_1_loc_empty_n(mul_ln31_1_loc_c154_empty_n),
    .mul_ln31_1_loc_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_read),
    .IC_V_loc_dout(IC_V_loc_c_dout),
    .IC_V_loc_empty_n(IC_V_loc_c_empty_n),
    .IC_V_loc_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_IC_V_loc_read),
    .OC_V_loc_dout(OC_V_loc_c_dout),
    .OC_V_loc_empty_n(OC_V_loc_c_empty_n),
    .OC_V_loc_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_read),
    .skip1_dout(skip1_c155_dout),
    .skip1_empty_n(skip1_c155_empty_n),
    .skip1_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_read),
    .mul_ln31_1_loc_out_din(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_out_din),
    .mul_ln31_1_loc_out_full_n(mul_ln31_1_loc_c156_full_n),
    .mul_ln31_1_loc_out_write(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_out_write),
    .OC_V_loc_out_din(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_out_din),
    .OC_V_loc_out_full_n(OC_V_loc_c157_full_n),
    .OC_V_loc_out_write(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_out_write),
    .skip1_out_din(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_out_din),
    .skip1_out_full_n(skip1_c158_full_n),
    .skip1_out_write(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_out_write)
);

top_quantize_mul_shift_24_8_16_16_16_16_23 quantize_mul_shift_24_8_16_16_16_16_23_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_start),
    .ap_done(quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_done),
    .ap_continue(quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_continue),
    .ap_idle(quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_idle),
    .ap_ready(quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_ready),
    .s_conv1_dout(s_conv1_dout),
    .s_conv1_empty_n(s_conv1_empty_n),
    .s_conv1_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_s_conv1_read),
    .f1_din(quantize_mul_shift_24_8_16_16_16_16_23_U0_f1_din),
    .f1_full_n(f1_full_n),
    .f1_write(quantize_mul_shift_24_8_16_16_16_16_23_U0_f1_write),
    .s_scale_dout(s_scale_dout),
    .s_scale_empty_n(s_scale_empty_n),
    .s_scale_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_s_scale_read),
    .s_bias_dout(s_bias_dout),
    .s_bias_empty_n(s_bias_empty_n),
    .s_bias_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_s_bias_read),
    .mul_ln31_1_loc_dout(mul_ln31_1_loc_c156_dout),
    .mul_ln31_1_loc_empty_n(mul_ln31_1_loc_c156_empty_n),
    .mul_ln31_1_loc_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_mul_ln31_1_loc_read),
    .OC_V_loc_dout(OC_V_loc_c157_dout),
    .OC_V_loc_empty_n(OC_V_loc_c157_empty_n),
    .OC_V_loc_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_read),
    .skip1_dout(skip1_c158_dout),
    .skip1_empty_n(skip1_c158_empty_n),
    .skip1_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_skip1_read),
    .relu1_dout(relu1_c_dout),
    .relu1_empty_n(relu1_c_empty_n),
    .relu1_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_relu1_read),
    .OC_V_loc_out_din(quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_out_din),
    .OC_V_loc_out_full_n(OC_V_loc_c159_full_n),
    .OC_V_loc_out_write(quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_out_write)
);

top_Loop_VITIS_LOOP_88_1_proc Loop_VITIS_LOOP_88_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_VITIS_LOOP_88_1_proc_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_88_1_proc_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_88_1_proc_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_88_1_proc_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_88_1_proc_U0_ap_ready),
    .OC_V_loc_dout(OC_V_loc_c146_dout),
    .OC_V_loc_empty_n(OC_V_loc_c146_empty_n),
    .OC_V_loc_read(Loop_VITIS_LOOP_88_1_proc_U0_OC_V_loc_read),
    .k3_buffer_V_0_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_address0),
    .k3_buffer_V_0_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_ce0),
    .k3_buffer_V_0_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_we0),
    .k3_buffer_V_0_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_d0),
    .k3_buffer_V_1_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_address0),
    .k3_buffer_V_1_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_ce0),
    .k3_buffer_V_1_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_we0),
    .k3_buffer_V_1_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_d0),
    .k3_buffer_V_2_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_address0),
    .k3_buffer_V_2_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_ce0),
    .k3_buffer_V_2_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_we0),
    .k3_buffer_V_2_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_d0),
    .k3_buffer_V_3_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_address0),
    .k3_buffer_V_3_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_ce0),
    .k3_buffer_V_3_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_we0),
    .k3_buffer_V_3_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_d0),
    .k3_buffer_V_4_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_address0),
    .k3_buffer_V_4_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_ce0),
    .k3_buffer_V_4_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_we0),
    .k3_buffer_V_4_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_d0),
    .k3_buffer_V_5_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_address0),
    .k3_buffer_V_5_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_ce0),
    .k3_buffer_V_5_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_we0),
    .k3_buffer_V_5_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_d0),
    .k3_buffer_V_6_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_address0),
    .k3_buffer_V_6_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_ce0),
    .k3_buffer_V_6_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_we0),
    .k3_buffer_V_6_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_d0),
    .k3_buffer_V_7_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_address0),
    .k3_buffer_V_7_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_ce0),
    .k3_buffer_V_7_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_we0),
    .k3_buffer_V_7_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_d0),
    .k3_buffer_V_8_address0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_address0),
    .k3_buffer_V_8_ce0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_ce0),
    .k3_buffer_V_8_we0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_we0),
    .k3_buffer_V_8_d0(Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_d0),
    .k0_3_dout(k0_3_c_dout),
    .k0_3_empty_n(k0_3_c_empty_n),
    .k0_3_read(Loop_VITIS_LOOP_88_1_proc_U0_k0_3_read),
    .m_axi_gmem3_AWVALID(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(gmem3_RVALID),
    .m_axi_gmem3_RREADY(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(gmem3_RDATA),
    .m_axi_gmem3_RLAST(gmem3_RLAST),
    .m_axi_gmem3_RID(gmem3_RID),
    .m_axi_gmem3_RUSER(gmem3_RUSER),
    .m_axi_gmem3_RRESP(gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(Loop_VITIS_LOOP_88_1_proc_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0)
);

top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_start),
    .ap_done(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_done),
    .ap_continue(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_continue),
    .ap_idle(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_idle),
    .ap_ready(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_ready),
    .D_V_loc_dout(D_V_loc_c_dout),
    .D_V_loc_empty_n(D_V_loc_c_empty_n),
    .D_V_loc_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_D_V_loc_read),
    .STRIDE_2_dout(STRIDE_2_c131_dout),
    .STRIDE_2_empty_n(STRIDE_2_c131_empty_n),
    .STRIDE_2_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_STRIDE_2_read),
    .batch_dout(batch_c143_dout),
    .batch_empty_n(batch_c143_empty_n),
    .batch_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_batch_read),
    .mul_ln93_1_loc_out_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out_din),
    .mul_ln93_1_loc_out_full_n(mul_ln93_1_loc_c_full_n),
    .mul_ln93_1_loc_out_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out_write),
    .mul_ln93_1_loc_out1_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out1_din),
    .mul_ln93_1_loc_out1_full_n(mul_ln93_1_loc_c160_full_n),
    .mul_ln93_1_loc_out1_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out1_write),
    .mul_ln93_1_loc_out2_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out2_din),
    .mul_ln93_1_loc_out2_full_n(mul_ln93_1_loc_c161_full_n),
    .mul_ln93_1_loc_out2_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out2_write),
    .mul_ln93_1_loc_out3_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out3_din),
    .mul_ln93_1_loc_out3_full_n(mul_ln93_1_loc_c162_full_n),
    .mul_ln93_1_loc_out3_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out3_write)
);

top_M2S_repeat_16_16_ap_int_16_ap_int_256_24 M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_start),
    .ap_done(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_done),
    .ap_continue(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_continue),
    .ap_idle(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_idle),
    .ap_ready(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_ready),
    .s_scale_1_din(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_s_scale_1_din),
    .s_scale_1_full_n(s_scale_1_full_n),
    .s_scale_1_write(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_s_scale_1_write),
    .scale_buffer3_V_0_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_address0),
    .scale_buffer3_V_0_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_ce0),
    .scale_buffer3_V_0_q0(scale_buffer3_V_0_t_q0),
    .scale_buffer3_V_0_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_address1),
    .scale_buffer3_V_0_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_0_ce1),
    .scale_buffer3_V_0_q1(scale_buffer3_V_0_t_q1),
    .scale_buffer3_V_1_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_address0),
    .scale_buffer3_V_1_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_ce0),
    .scale_buffer3_V_1_q0(scale_buffer3_V_1_t_q0),
    .scale_buffer3_V_1_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_address1),
    .scale_buffer3_V_1_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_1_ce1),
    .scale_buffer3_V_1_q1(scale_buffer3_V_1_t_q1),
    .scale_buffer3_V_2_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_address0),
    .scale_buffer3_V_2_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_ce0),
    .scale_buffer3_V_2_q0(scale_buffer3_V_2_t_q0),
    .scale_buffer3_V_2_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_address1),
    .scale_buffer3_V_2_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_2_ce1),
    .scale_buffer3_V_2_q1(scale_buffer3_V_2_t_q1),
    .scale_buffer3_V_3_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_address0),
    .scale_buffer3_V_3_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_ce0),
    .scale_buffer3_V_3_q0(scale_buffer3_V_3_t_q0),
    .scale_buffer3_V_3_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_address1),
    .scale_buffer3_V_3_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_3_ce1),
    .scale_buffer3_V_3_q1(scale_buffer3_V_3_t_q1),
    .scale_buffer3_V_4_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_address0),
    .scale_buffer3_V_4_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_ce0),
    .scale_buffer3_V_4_q0(scale_buffer3_V_4_t_q0),
    .scale_buffer3_V_4_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_address1),
    .scale_buffer3_V_4_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_4_ce1),
    .scale_buffer3_V_4_q1(scale_buffer3_V_4_t_q1),
    .scale_buffer3_V_5_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_address0),
    .scale_buffer3_V_5_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_ce0),
    .scale_buffer3_V_5_q0(scale_buffer3_V_5_t_q0),
    .scale_buffer3_V_5_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_address1),
    .scale_buffer3_V_5_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_5_ce1),
    .scale_buffer3_V_5_q1(scale_buffer3_V_5_t_q1),
    .scale_buffer3_V_6_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_address0),
    .scale_buffer3_V_6_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_ce0),
    .scale_buffer3_V_6_q0(scale_buffer3_V_6_t_q0),
    .scale_buffer3_V_6_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_address1),
    .scale_buffer3_V_6_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_6_ce1),
    .scale_buffer3_V_6_q1(scale_buffer3_V_6_t_q1),
    .scale_buffer3_V_7_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_address0),
    .scale_buffer3_V_7_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_ce0),
    .scale_buffer3_V_7_q0(scale_buffer3_V_7_t_q0),
    .scale_buffer3_V_7_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_address1),
    .scale_buffer3_V_7_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_scale_buffer3_V_7_ce1),
    .scale_buffer3_V_7_q1(scale_buffer3_V_7_t_q1),
    .mul_ln93_1_loc_dout(mul_ln93_1_loc_c_dout),
    .mul_ln93_1_loc_empty_n(mul_ln93_1_loc_c_empty_n),
    .mul_ln93_1_loc_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_mul_ln93_1_loc_read),
    .ret_V_cast_loc_dout(ret_V_cast_loc_c151_dout),
    .ret_V_cast_loc_empty_n(ret_V_cast_loc_c151_empty_n),
    .ret_V_cast_loc_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ret_V_cast_loc_read),
    .skip3_dout(skip3_c134_dout),
    .skip3_empty_n(skip3_c134_empty_n),
    .skip3_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_skip3_read)
);

top_M2S_repeat_16_16_ap_int_16_ap_int_256_s M2S_repeat_16_16_ap_int_16_ap_int_256_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_start),
    .ap_done(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_done),
    .ap_continue(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_continue),
    .ap_idle(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_idle),
    .ap_ready(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_ready),
    .s_bias_1_din(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_s_bias_1_din),
    .s_bias_1_full_n(s_bias_1_full_n),
    .s_bias_1_write(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_s_bias_1_write),
    .bias_buffer3_V_0_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_address0),
    .bias_buffer3_V_0_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_ce0),
    .bias_buffer3_V_0_q0(bias_buffer3_V_0_t_q0),
    .bias_buffer3_V_0_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_address1),
    .bias_buffer3_V_0_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_0_ce1),
    .bias_buffer3_V_0_q1(bias_buffer3_V_0_t_q1),
    .bias_buffer3_V_1_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_address0),
    .bias_buffer3_V_1_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_ce0),
    .bias_buffer3_V_1_q0(bias_buffer3_V_1_t_q0),
    .bias_buffer3_V_1_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_address1),
    .bias_buffer3_V_1_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_1_ce1),
    .bias_buffer3_V_1_q1(bias_buffer3_V_1_t_q1),
    .bias_buffer3_V_2_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_address0),
    .bias_buffer3_V_2_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_ce0),
    .bias_buffer3_V_2_q0(bias_buffer3_V_2_t_q0),
    .bias_buffer3_V_2_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_address1),
    .bias_buffer3_V_2_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_2_ce1),
    .bias_buffer3_V_2_q1(bias_buffer3_V_2_t_q1),
    .bias_buffer3_V_3_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_address0),
    .bias_buffer3_V_3_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_ce0),
    .bias_buffer3_V_3_q0(bias_buffer3_V_3_t_q0),
    .bias_buffer3_V_3_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_address1),
    .bias_buffer3_V_3_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_3_ce1),
    .bias_buffer3_V_3_q1(bias_buffer3_V_3_t_q1),
    .bias_buffer3_V_4_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_address0),
    .bias_buffer3_V_4_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_ce0),
    .bias_buffer3_V_4_q0(bias_buffer3_V_4_t_q0),
    .bias_buffer3_V_4_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_address1),
    .bias_buffer3_V_4_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_4_ce1),
    .bias_buffer3_V_4_q1(bias_buffer3_V_4_t_q1),
    .bias_buffer3_V_5_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_address0),
    .bias_buffer3_V_5_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_ce0),
    .bias_buffer3_V_5_q0(bias_buffer3_V_5_t_q0),
    .bias_buffer3_V_5_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_address1),
    .bias_buffer3_V_5_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_5_ce1),
    .bias_buffer3_V_5_q1(bias_buffer3_V_5_t_q1),
    .bias_buffer3_V_6_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_address0),
    .bias_buffer3_V_6_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_ce0),
    .bias_buffer3_V_6_q0(bias_buffer3_V_6_t_q0),
    .bias_buffer3_V_6_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_address1),
    .bias_buffer3_V_6_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_6_ce1),
    .bias_buffer3_V_6_q1(bias_buffer3_V_6_t_q1),
    .bias_buffer3_V_7_address0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_address0),
    .bias_buffer3_V_7_ce0(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_ce0),
    .bias_buffer3_V_7_q0(bias_buffer3_V_7_t_q0),
    .bias_buffer3_V_7_address1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_address1),
    .bias_buffer3_V_7_ce1(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_bias_buffer3_V_7_ce1),
    .bias_buffer3_V_7_q1(bias_buffer3_V_7_t_q1),
    .mul_ln93_1_loc_dout(mul_ln93_1_loc_c160_dout),
    .mul_ln93_1_loc_empty_n(mul_ln93_1_loc_c160_empty_n),
    .mul_ln93_1_loc_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_mul_ln93_1_loc_read),
    .ret_V_cast_loc_dout(ret_V_cast_loc_c152_dout),
    .ret_V_cast_loc_empty_n(ret_V_cast_loc_c152_empty_n),
    .ret_V_cast_loc_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ret_V_cast_loc_read),
    .skip3_dout(skip3_c135_dout),
    .skip3_empty_n(skip3_c135_empty_n),
    .skip3_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_skip3_read)
);

top_M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_start),
    .start_full_n(start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_full_n),
    .ap_done(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_done),
    .ap_continue(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_continue),
    .ap_idle(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_idle),
    .ap_ready(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_ready),
    .start_out(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_start_out),
    .start_write(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_start_write),
    .k3s_din(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3s_din),
    .k3s_full_n(k3s_full_n),
    .k3s_write(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3s_write),
    .k3_buffer_V_0_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_address0),
    .k3_buffer_V_0_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_ce0),
    .k3_buffer_V_0_q0(k3_buffer_V_0_t_q0),
    .k3_buffer_V_0_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_address1),
    .k3_buffer_V_0_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_0_ce1),
    .k3_buffer_V_0_q1(k3_buffer_V_0_t_q1),
    .k3_buffer_V_1_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_address0),
    .k3_buffer_V_1_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_ce0),
    .k3_buffer_V_1_q0(k3_buffer_V_1_t_q0),
    .k3_buffer_V_1_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_address1),
    .k3_buffer_V_1_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_1_ce1),
    .k3_buffer_V_1_q1(k3_buffer_V_1_t_q1),
    .k3_buffer_V_2_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_address0),
    .k3_buffer_V_2_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_ce0),
    .k3_buffer_V_2_q0(k3_buffer_V_2_t_q0),
    .k3_buffer_V_2_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_address1),
    .k3_buffer_V_2_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_2_ce1),
    .k3_buffer_V_2_q1(k3_buffer_V_2_t_q1),
    .k3_buffer_V_3_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_address0),
    .k3_buffer_V_3_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_ce0),
    .k3_buffer_V_3_q0(k3_buffer_V_3_t_q0),
    .k3_buffer_V_3_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_address1),
    .k3_buffer_V_3_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_3_ce1),
    .k3_buffer_V_3_q1(k3_buffer_V_3_t_q1),
    .k3_buffer_V_4_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_address0),
    .k3_buffer_V_4_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_ce0),
    .k3_buffer_V_4_q0(k3_buffer_V_4_t_q0),
    .k3_buffer_V_4_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_address1),
    .k3_buffer_V_4_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_4_ce1),
    .k3_buffer_V_4_q1(k3_buffer_V_4_t_q1),
    .k3_buffer_V_5_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_address0),
    .k3_buffer_V_5_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_ce0),
    .k3_buffer_V_5_q0(k3_buffer_V_5_t_q0),
    .k3_buffer_V_5_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_address1),
    .k3_buffer_V_5_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_5_ce1),
    .k3_buffer_V_5_q1(k3_buffer_V_5_t_q1),
    .k3_buffer_V_6_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_address0),
    .k3_buffer_V_6_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_ce0),
    .k3_buffer_V_6_q0(k3_buffer_V_6_t_q0),
    .k3_buffer_V_6_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_address1),
    .k3_buffer_V_6_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_6_ce1),
    .k3_buffer_V_6_q1(k3_buffer_V_6_t_q1),
    .k3_buffer_V_7_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_address0),
    .k3_buffer_V_7_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_ce0),
    .k3_buffer_V_7_q0(k3_buffer_V_7_t_q0),
    .k3_buffer_V_7_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_address1),
    .k3_buffer_V_7_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_7_ce1),
    .k3_buffer_V_7_q1(k3_buffer_V_7_t_q1),
    .k3_buffer_V_8_address0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_address0),
    .k3_buffer_V_8_ce0(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_ce0),
    .k3_buffer_V_8_q0(k3_buffer_V_8_t_q0),
    .k3_buffer_V_8_address1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_address1),
    .k3_buffer_V_8_ce1(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3_buffer_V_8_ce1),
    .k3_buffer_V_8_q1(k3_buffer_V_8_t_q1),
    .mul_ln93_1_loc_dout(mul_ln93_1_loc_c161_dout),
    .mul_ln93_1_loc_empty_n(mul_ln93_1_loc_c161_empty_n),
    .mul_ln93_1_loc_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_mul_ln93_1_loc_read),
    .ret_V_cast_loc_dout(ret_V_cast_loc_c153_dout),
    .ret_V_cast_loc_empty_n(ret_V_cast_loc_c153_empty_n),
    .ret_V_cast_loc_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ret_V_cast_loc_read),
    .skip3_dout(skip3_c136_dout),
    .skip3_empty_n(skip3_c136_empty_n),
    .skip3_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_skip3_read)
);

top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_start),
    .ap_done(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_done),
    .ap_continue(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_continue),
    .ap_idle(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_idle),
    .ap_ready(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_ready),
    .f1_dout(f1_dout),
    .f1_empty_n(f1_empty_n),
    .f1_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_f1_read),
    .offset_s_dout(offset_s_dout),
    .offset_s_empty_n(offset_s_empty_n),
    .offset_s_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_offset_s_read),
    .in_layer_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_in_layer_din),
    .in_layer_full_n(in_layer_full_n),
    .in_layer_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_in_layer_write),
    .D_V_loc_dout(D_V_loc_c145_dout),
    .D_V_loc_empty_n(D_V_loc_c145_empty_n),
    .D_V_loc_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_read),
    .OC_V_loc_dout(OC_V_loc_c159_dout),
    .OC_V_loc_empty_n(OC_V_loc_c159_empty_n),
    .OC_V_loc_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_read),
    .batch_dout(batch_c144_dout),
    .batch_empty_n(batch_c144_empty_n),
    .batch_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_read),
    .STRIDE_2_dout(STRIDE_2_c132_dout),
    .STRIDE_2_empty_n(STRIDE_2_c132_empty_n),
    .STRIDE_2_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_read),
    .skip3_dout(skip3_c137_dout),
    .skip3_empty_n(skip3_c137_empty_n),
    .skip3_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_read),
    .deform_dout(deform_c139_dout),
    .deform_empty_n(deform_c139_empty_n),
    .deform_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_deform_read),
    .D_V_loc_out_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_out_din),
    .D_V_loc_out_full_n(D_V_loc_c163_full_n),
    .D_V_loc_out_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_out_write),
    .OC_V_loc_out_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_out_din),
    .OC_V_loc_out_full_n(OC_V_loc_c164_full_n),
    .OC_V_loc_out_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_out_write),
    .batch_out_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_out_din),
    .batch_out_full_n(batch_c165_full_n),
    .batch_out_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_out_write),
    .STRIDE_2_out_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_out_din),
    .STRIDE_2_out_full_n(STRIDE_2_c166_full_n),
    .STRIDE_2_out_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_out_write),
    .skip3_out_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_out_din),
    .skip3_out_full_n(skip3_c167_full_n),
    .skip3_out_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_out_write)
);

top_dw_deform_M_512_1024_16_24_8_4_1_s dw_deform_M_512_1024_16_24_8_4_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dw_deform_M_512_1024_16_24_8_4_1_U0_ap_start),
    .ap_done(dw_deform_M_512_1024_16_24_8_4_1_U0_ap_done),
    .ap_continue(dw_deform_M_512_1024_16_24_8_4_1_U0_ap_continue),
    .ap_idle(dw_deform_M_512_1024_16_24_8_4_1_U0_ap_idle),
    .ap_ready(dw_deform_M_512_1024_16_24_8_4_1_U0_ap_ready),
    .in_layer_dout(in_layer_dout),
    .in_layer_empty_n(in_layer_empty_n),
    .in_layer_read(dw_deform_M_512_1024_16_24_8_4_1_U0_in_layer_read),
    .s_conv3_din(dw_deform_M_512_1024_16_24_8_4_1_U0_s_conv3_din),
    .s_conv3_full_n(s_conv3_full_n),
    .s_conv3_write(dw_deform_M_512_1024_16_24_8_4_1_U0_s_conv3_write),
    .k3s_dout(k3s_dout),
    .k3s_empty_n(k3s_empty_n),
    .k3s_read(dw_deform_M_512_1024_16_24_8_4_1_U0_k3s_read),
    .D_V_loc_dout(D_V_loc_c163_dout),
    .D_V_loc_empty_n(D_V_loc_c163_empty_n),
    .D_V_loc_read(dw_deform_M_512_1024_16_24_8_4_1_U0_D_V_loc_read),
    .OC_V_loc_dout(OC_V_loc_c164_dout),
    .OC_V_loc_empty_n(OC_V_loc_c164_empty_n),
    .OC_V_loc_read(dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_read),
    .batch_dout(batch_c165_dout),
    .batch_empty_n(batch_c165_empty_n),
    .batch_read(dw_deform_M_512_1024_16_24_8_4_1_U0_batch_read),
    .STRIDE_2_dout(STRIDE_2_c166_dout),
    .STRIDE_2_empty_n(STRIDE_2_c166_empty_n),
    .STRIDE_2_read(dw_deform_M_512_1024_16_24_8_4_1_U0_STRIDE_2_read),
    .skip3_dout(skip3_c167_dout),
    .skip3_empty_n(skip3_c167_empty_n),
    .skip3_read(dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_read),
    .OC_V_loc_out_din(dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_out_din),
    .OC_V_loc_out_full_n(OC_V_loc_c168_full_n),
    .OC_V_loc_out_write(dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_out_write),
    .skip3_out_din(dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_out_din),
    .skip3_out_full_n(skip3_c169_full_n),
    .skip3_out_write(dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_out_write)
);

top_quantize_mul_shift_24_8_16_16_16_16_s quantize_mul_shift_24_8_16_16_16_16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(quantize_mul_shift_24_8_16_16_16_16_U0_ap_start),
    .ap_done(quantize_mul_shift_24_8_16_16_16_16_U0_ap_done),
    .ap_continue(quantize_mul_shift_24_8_16_16_16_16_U0_ap_continue),
    .ap_idle(quantize_mul_shift_24_8_16_16_16_16_U0_ap_idle),
    .ap_ready(quantize_mul_shift_24_8_16_16_16_16_U0_ap_ready),
    .s_conv3_dout(s_conv3_dout),
    .s_conv3_empty_n(s_conv3_empty_n),
    .s_conv3_read(quantize_mul_shift_24_8_16_16_16_16_U0_s_conv3_read),
    .f3_din(quantize_mul_shift_24_8_16_16_16_16_U0_f3_din),
    .f3_full_n(f3_full_n),
    .f3_write(quantize_mul_shift_24_8_16_16_16_16_U0_f3_write),
    .s_scale_1_dout(s_scale_1_dout),
    .s_scale_1_empty_n(s_scale_1_empty_n),
    .s_scale_1_read(quantize_mul_shift_24_8_16_16_16_16_U0_s_scale_1_read),
    .s_bias_1_dout(s_bias_1_dout),
    .s_bias_1_empty_n(s_bias_1_empty_n),
    .s_bias_1_read(quantize_mul_shift_24_8_16_16_16_16_U0_s_bias_1_read),
    .mul_ln93_1_loc_dout(mul_ln93_1_loc_c162_dout),
    .mul_ln93_1_loc_empty_n(mul_ln93_1_loc_c162_empty_n),
    .mul_ln93_1_loc_read(quantize_mul_shift_24_8_16_16_16_16_U0_mul_ln93_1_loc_read),
    .OC_V_loc_dout(OC_V_loc_c168_dout),
    .OC_V_loc_empty_n(OC_V_loc_c168_empty_n),
    .OC_V_loc_read(quantize_mul_shift_24_8_16_16_16_16_U0_OC_V_loc_read),
    .skip3_dout(skip3_c169_dout),
    .skip3_empty_n(skip3_c169_empty_n),
    .skip3_read(quantize_mul_shift_24_8_16_16_16_16_U0_skip3_read),
    .relu3_dout(relu3_c_dout),
    .relu3_empty_n(relu3_c_empty_n),
    .relu3_read(quantize_mul_shift_24_8_16_16_16_16_U0_relu3_read)
);

top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_start),
    .ap_done(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_done),
    .ap_continue(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_continue),
    .ap_idle(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_idle),
    .ap_ready(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_ready),
    .batch_dout(batch_c130_dout),
    .batch_empty_n(batch_c130_empty_n),
    .batch_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_batch_read),
    .OC_dout(OC_c127_dout),
    .OC_empty_n(OC_c127_empty_n),
    .OC_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_OC_read),
    .CONV_D_loc_dout(CONV_D_loc_c140_dout),
    .CONV_D_loc_empty_n(CONV_D_loc_c140_empty_n),
    .CONV_D_loc_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_CONV_D_loc_read),
    .select_ln169_loc_out_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_select_ln169_loc_out_din),
    .select_ln169_loc_out_full_n(select_ln169_loc_c_full_n),
    .select_ln169_loc_out_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_select_ln169_loc_out_write)
);

top_S2M_16_8_8_ap_int_128_ap_int_128_s S2M_16_8_8_ap_int_128_ap_int_128_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_start),
    .ap_done(S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_done),
    .ap_continue(S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_continue),
    .ap_idle(S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_idle),
    .ap_ready(S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_ready),
    .s_mem_dout(f3_dout),
    .s_mem_empty_n(f3_empty_n),
    .s_mem_read(S2M_16_8_8_ap_int_128_ap_int_128_U0_s_mem_read),
    .m_axi_gmem1_AWVALID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(gmem1_WREADY),
    .m_axi_gmem1_WDATA(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(128'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(gmem1_BVALID),
    .m_axi_gmem1_BREADY(S2M_16_8_8_ap_int_128_ap_int_128_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(gmem1_BRESP),
    .m_axi_gmem1_BID(gmem1_BID),
    .m_axi_gmem1_BUSER(gmem1_BUSER),
    .out_r_dout(out_c_dout),
    .out_r_empty_n(out_c_empty_n),
    .out_r_read(S2M_16_8_8_ap_int_128_ap_int_128_U0_out_r_read),
    .select_ln169_loc_dout(select_ln169_loc_c_dout),
    .select_ln169_loc_empty_n(select_ln169_loc_c_empty_n),
    .select_ln169_loc_read(S2M_16_8_8_ap_int_128_ap_int_128_U0_select_ln169_loc_read)
);

top_fifo_w64_d3_S fmap_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_fmap_out_din),
    .if_full_n(fmap_c_full_n),
    .if_write(top_entry39_U0_fmap_out_write),
    .if_dout(fmap_c_dout),
    .if_empty_n(fmap_c_empty_n),
    .if_read(M2S_16_8_8_ap_int_128_ap_int_128_U0_fmap_read)
);

top_fifo_w64_d10_S out_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_out_out_din),
    .if_full_n(out_c_full_n),
    .if_write(top_entry39_U0_out_out_write),
    .if_dout(out_c_dout),
    .if_empty_n(out_c_empty_n),
    .if_read(S2M_16_8_8_ap_int_128_ap_int_128_U0_out_r_read)
);

top_fifo_w64_d3_S k0_1_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_k0_1_out_din),
    .if_full_n(k0_1_c_full_n),
    .if_write(top_entry39_U0_k0_1_out_write),
    .if_dout(k0_1_c_dout),
    .if_empty_n(k0_1_c_empty_n),
    .if_read(Loop_VITIS_LOOP_38_1_proc_U0_k0_1_read)
);

top_fifo_w64_d3_S k0_3_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_k0_3_out_din),
    .if_full_n(k0_3_c_full_n),
    .if_write(top_entry39_U0_k0_3_out_write),
    .if_dout(k0_3_c_dout),
    .if_empty_n(k0_3_c_empty_n),
    .if_read(Loop_VITIS_LOOP_88_1_proc_U0_k0_3_read)
);

top_fifo_w64_d2_S quant_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_quant_out_din),
    .if_full_n(quant_c_full_n),
    .if_write(top_entry39_U0_quant_out_write),
    .if_dout(quant_c_dout),
    .if_empty_n(quant_c_empty_n),
    .if_read(PackReadBuffer_ap_int_16_U0_mem_read)
);

top_fifo_w64_d3_S offsets_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_offsets_out_din),
    .if_full_n(offsets_c_full_n),
    .if_write(top_entry39_U0_offsets_out_write),
    .if_dout(offsets_c_dout),
    .if_empty_n(offsets_c_empty_n),
    .if_read(M2S_addr_ap_uint_8_ap_uint_8_U0_offsets_read)
);

top_fifo_w32_d2_S D_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_D_out_din),
    .if_full_n(D_c_full_n),
    .if_write(top_entry39_U0_D_out_write),
    .if_dout(D_c_dout),
    .if_empty_n(D_c_empty_n),
    .if_read(Block_split77_proc_U0_D_read)
);

top_fifo_w32_d2_S D_c123_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_D_out1_din),
    .if_full_n(D_c123_full_n),
    .if_write(top_entry39_U0_D_out1_write),
    .if_dout(D_c123_dout),
    .if_empty_n(D_c123_empty_n),
    .if_read(Block_split7793_proc_U0_D_read)
);

top_fifo_w32_d2_S D_c124_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_D_out2_din),
    .if_full_n(D_c124_full_n),
    .if_write(top_entry39_U0_D_out2_write),
    .if_dout(D_c124_dout),
    .if_empty_n(D_c124_empty_n),
    .if_read(Block_split7796_proc_U0_D_read)
);

top_fifo_w32_d2_S IC_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_IC_out_din),
    .if_full_n(IC_c_full_n),
    .if_write(top_entry39_U0_IC_out_write),
    .if_dout(IC_c_dout),
    .if_empty_n(IC_c_empty_n),
    .if_read(Block_split7793_proc_U0_IC_read)
);

top_fifo_w32_d2_S IC_c125_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_IC_out3_din),
    .if_full_n(IC_c125_full_n),
    .if_write(top_entry39_U0_IC_out3_write),
    .if_dout(IC_c125_dout),
    .if_empty_n(IC_c125_empty_n),
    .if_read(Block_split7796_proc_U0_IC_read)
);

top_fifo_w32_d2_S OC_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_OC_out_din),
    .if_full_n(OC_c_full_n),
    .if_write(top_entry39_U0_OC_out_write),
    .if_dout(OC_c_dout),
    .if_empty_n(OC_c_empty_n),
    .if_read(PackReadBuffer_ap_int_16_U0_OC_read)
);

top_fifo_w32_d2_S OC_c126_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_OC_out4_din),
    .if_full_n(OC_c126_full_n),
    .if_write(top_entry39_U0_OC_out4_write),
    .if_dout(OC_c126_dout),
    .if_empty_n(OC_c126_empty_n),
    .if_read(Block_split7796_proc_U0_OC_read)
);

top_fifo_w32_d3_S OC_c127_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_OC_out5_din),
    .if_full_n(OC_c127_full_n),
    .if_write(top_entry39_U0_OC_out5_write),
    .if_dout(OC_c127_dout),
    .if_empty_n(OC_c127_empty_n),
    .if_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_OC_read)
);

top_fifo_w32_d3_S batch_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_batch_out_din),
    .if_full_n(batch_c_full_n),
    .if_write(top_entry39_U0_batch_out_write),
    .if_dout(batch_c_dout),
    .if_empty_n(batch_c_empty_n),
    .if_read(M2S_addr_ap_uint_8_ap_uint_8_U0_batch_read)
);

top_fifo_w32_d2_S batch_c128_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_batch_out6_din),
    .if_full_n(batch_c128_full_n),
    .if_write(top_entry39_U0_batch_out6_write),
    .if_dout(batch_c128_dout),
    .if_empty_n(batch_c128_empty_n),
    .if_read(Block_split7793_proc_U0_batch_read)
);

top_fifo_w32_d2_S batch_c129_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_batch_out7_din),
    .if_full_n(batch_c129_full_n),
    .if_write(top_entry39_U0_batch_out7_write),
    .if_dout(batch_c129_dout),
    .if_empty_n(batch_c129_empty_n),
    .if_read(Block_split7796_proc_U0_batch_read)
);

top_fifo_w32_d3_S batch_c130_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_batch_out8_din),
    .if_full_n(batch_c130_full_n),
    .if_write(top_entry39_U0_batch_out8_write),
    .if_dout(batch_c130_dout),
    .if_empty_n(batch_c130_empty_n),
    .if_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_batch_read)
);

top_fifo_w1_d2_S STRIDE_2_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_STRIDE_2_out_din),
    .if_full_n(STRIDE_2_c_full_n),
    .if_write(top_entry39_U0_STRIDE_2_out_write),
    .if_dout(STRIDE_2_c_dout),
    .if_empty_n(STRIDE_2_c_empty_n),
    .if_read(Block_split77_proc_U0_STRIDE_2_read)
);

top_fifo_w1_d3_S STRIDE_2_c131_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_STRIDE_2_out9_din),
    .if_full_n(STRIDE_2_c131_full_n),
    .if_write(top_entry39_U0_STRIDE_2_out9_write),
    .if_dout(STRIDE_2_c131_dout),
    .if_empty_n(STRIDE_2_c131_empty_n),
    .if_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_STRIDE_2_read)
);

top_fifo_w1_d7_S STRIDE_2_c132_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_STRIDE_2_out10_din),
    .if_full_n(STRIDE_2_c132_full_n),
    .if_write(top_entry39_U0_STRIDE_2_out10_write),
    .if_dout(STRIDE_2_c132_dout),
    .if_empty_n(STRIDE_2_c132_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_read)
);

top_fifo_w1_d3_S skip3_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_skip3_out_din),
    .if_full_n(skip3_c_full_n),
    .if_write(top_entry39_U0_skip3_out_write),
    .if_dout(skip3_c_dout),
    .if_empty_n(skip3_c_empty_n),
    .if_read(M2S_addr_ap_uint_8_ap_uint_8_U0_skip3_read)
);

top_fifo_w1_d2_S skip3_c133_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_skip3_out11_din),
    .if_full_n(skip3_c133_full_n),
    .if_write(top_entry39_U0_skip3_out11_write),
    .if_dout(skip3_c133_dout),
    .if_empty_n(skip3_c133_empty_n),
    .if_read(PackReadBuffer_ap_int_16_U0_skip3_read)
);

top_fifo_w1_d4_S skip3_c134_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_skip3_out12_din),
    .if_full_n(skip3_c134_full_n),
    .if_write(top_entry39_U0_skip3_out12_write),
    .if_dout(skip3_c134_dout),
    .if_empty_n(skip3_c134_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_skip3_read)
);

top_fifo_w1_d4_S skip3_c135_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_skip3_out13_din),
    .if_full_n(skip3_c135_full_n),
    .if_write(top_entry39_U0_skip3_out13_write),
    .if_dout(skip3_c135_dout),
    .if_empty_n(skip3_c135_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_skip3_read)
);

top_fifo_w1_d4_S skip3_c136_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_skip3_out14_din),
    .if_full_n(skip3_c136_full_n),
    .if_write(top_entry39_U0_skip3_out14_write),
    .if_dout(skip3_c136_dout),
    .if_empty_n(skip3_c136_empty_n),
    .if_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_skip3_read)
);

top_fifo_w1_d7_S skip3_c137_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_skip3_out15_din),
    .if_full_n(skip3_c137_full_n),
    .if_write(top_entry39_U0_skip3_out15_write),
    .if_dout(skip3_c137_dout),
    .if_empty_n(skip3_c137_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_read)
);

top_fifo_w1_d2_S skip1_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_skip1_out_din),
    .if_full_n(skip1_c_full_n),
    .if_write(top_entry39_U0_skip1_out_write),
    .if_dout(skip1_c_dout),
    .if_empty_n(skip1_c_empty_n),
    .if_read(PackReadBuffer_ap_int_16_U0_skip1_read)
);

top_fifo_w1_d4_S skip1_c138_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_skip1_out16_din),
    .if_full_n(skip1_c138_full_n),
    .if_write(top_entry39_U0_skip1_out16_write),
    .if_dout(skip1_c138_dout),
    .if_empty_n(skip1_c138_empty_n),
    .if_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_read)
);

top_fifo_w1_d3_S deform_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_deform_out_din),
    .if_full_n(deform_c_full_n),
    .if_write(top_entry39_U0_deform_out_write),
    .if_dout(deform_c_dout),
    .if_empty_n(deform_c_empty_n),
    .if_read(M2S_addr_ap_uint_8_ap_uint_8_U0_deform_read)
);

top_fifo_w1_d7_S deform_c139_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_deform_out17_din),
    .if_full_n(deform_c139_full_n),
    .if_write(top_entry39_U0_deform_out17_write),
    .if_dout(deform_c139_dout),
    .if_empty_n(deform_c139_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_deform_read)
);

top_fifo_w1_d6_S relu1_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_relu1_out_din),
    .if_full_n(relu1_c_full_n),
    .if_write(top_entry39_U0_relu1_out_write),
    .if_dout(relu1_c_dout),
    .if_empty_n(relu1_c_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_relu1_read)
);

top_fifo_w1_d9_S relu3_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(top_entry39_U0_relu3_out_din),
    .if_full_n(relu3_c_full_n),
    .if_write(top_entry39_U0_relu3_out_write),
    .if_dout(relu3_c_dout),
    .if_empty_n(relu3_c_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_U0_relu3_read)
);

top_fifo_w32_d2_S CONV_D_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split77_proc_U0_CONV_D_out_out_din),
    .if_full_n(CONV_D_loc_c_full_n),
    .if_write(Block_split77_proc_U0_CONV_D_out_out_write),
    .if_dout(CONV_D_loc_c_dout),
    .if_empty_n(CONV_D_loc_c_empty_n),
    .if_read(M2S_addr_ap_uint_8_ap_uint_8_U0_CONV_D_loc_read)
);

top_fifo_w32_d2_S CONV_D_loc_c140_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split77_proc_U0_CONV_D_out_out1_din),
    .if_full_n(CONV_D_loc_c140_full_n),
    .if_write(Block_split77_proc_U0_CONV_D_out_out1_write),
    .if_dout(CONV_D_loc_c140_dout),
    .if_empty_n(CONV_D_loc_c140_empty_n),
    .if_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_CONV_D_loc_read)
);

top_fifo_w8_d2_S offset_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_addr_ap_uint_8_ap_uint_8_U0_s_mem_din),
    .if_full_n(offset_s_full_n),
    .if_write(M2S_addr_ap_uint_8_ap_uint_8_U0_s_mem_write),
    .if_dout(offset_s_dout),
    .if_empty_n(offset_s_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_offset_s_read)
);

top_fifo_w29_d2_S select_ln160_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7793_proc_U0_ap_return),
    .if_full_n(select_ln160_loc_channel_full_n),
    .if_write(Block_split7793_proc_U0_ap_done),
    .if_dout(select_ln160_loc_channel_dout),
    .if_empty_n(select_ln160_loc_channel_empty_n),
    .if_read(M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready)
);

top_fifo_w128_d2_S fin_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_16_8_8_ap_int_128_ap_int_128_U0_s_mem_din),
    .if_full_n(fin_full_n),
    .if_write(M2S_16_8_8_ap_int_128_ap_int_128_U0_s_mem_write),
    .if_dout(fin_dout),
    .if_empty_n(fin_empty_n),
    .if_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_fin_read)
);

top_fifo_w1_d2_S skip1_c141_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PackReadBuffer_ap_int_16_U0_skip1_out_din),
    .if_full_n(skip1_c141_full_n),
    .if_write(PackReadBuffer_ap_int_16_U0_skip1_out_write),
    .if_dout(skip1_c141_dout),
    .if_empty_n(skip1_c141_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_skip1_read)
);

top_fifo_w1_d2_S skip1_c142_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PackReadBuffer_ap_int_16_U0_skip1_out1_din),
    .if_full_n(skip1_c142_full_n),
    .if_write(PackReadBuffer_ap_int_16_U0_skip1_out1_write),
    .if_dout(skip1_c142_dout),
    .if_empty_n(skip1_c142_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_skip1_read)
);

top_fifo_w32_d2_S batch_c143_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_batch_out_din),
    .if_full_n(batch_c143_full_n),
    .if_write(Block_split7796_proc_U0_batch_out_write),
    .if_dout(batch_c143_dout),
    .if_empty_n(batch_c143_empty_n),
    .if_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_batch_read)
);

top_fifo_w32_d6_S batch_c144_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_batch_out1_din),
    .if_full_n(batch_c144_full_n),
    .if_write(Block_split7796_proc_U0_batch_out1_write),
    .if_dout(batch_c144_dout),
    .if_empty_n(batch_c144_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_read)
);

top_fifo_w16_d2_S D_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_D_V_out_out_din),
    .if_full_n(D_V_loc_c_full_n),
    .if_write(Block_split7796_proc_U0_D_V_out_out_write),
    .if_dout(D_V_loc_c_dout),
    .if_empty_n(D_V_loc_c_empty_n),
    .if_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_D_V_loc_read)
);

top_fifo_w16_d6_S D_V_loc_c145_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_D_V_out_out2_din),
    .if_full_n(D_V_loc_c145_full_n),
    .if_write(Block_split7796_proc_U0_D_V_out_out2_write),
    .if_dout(D_V_loc_c145_dout),
    .if_empty_n(D_V_loc_c145_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_read)
);

top_fifo_w16_d4_S IC_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_IC_V_out_out_din),
    .if_full_n(IC_V_loc_c_full_n),
    .if_write(Block_split7796_proc_U0_IC_V_out_out_write),
    .if_dout(IC_V_loc_c_dout),
    .if_empty_n(IC_V_loc_c_empty_n),
    .if_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_IC_V_loc_read)
);

top_fifo_w16_d4_S OC_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_OC_V_out_out_din),
    .if_full_n(OC_V_loc_c_full_n),
    .if_write(Block_split7796_proc_U0_OC_V_out_out_write),
    .if_dout(OC_V_loc_c_dout),
    .if_empty_n(OC_V_loc_c_empty_n),
    .if_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_read)
);

top_fifo_w16_d2_S OC_V_loc_c146_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_OC_V_out_out3_din),
    .if_full_n(OC_V_loc_c146_full_n),
    .if_write(Block_split7796_proc_U0_OC_V_out_out3_write),
    .if_dout(OC_V_loc_c146_dout),
    .if_empty_n(OC_V_loc_c146_empty_n),
    .if_read(Loop_VITIS_LOOP_88_1_proc_U0_OC_V_loc_read)
);

top_fifo_w32_d2_S ret_V_1_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_ret_V_1_out_out_din),
    .if_full_n(ret_V_1_loc_c_full_n),
    .if_write(Block_split7796_proc_U0_ret_V_1_out_out_write),
    .if_dout(ret_V_1_loc_c_dout),
    .if_empty_n(ret_V_1_loc_c_empty_n),
    .if_read(Loop_VITIS_LOOP_38_1_proc_U0_ret_V_1_loc_read)
);

top_fifo_w32_d2_S ret_V_1_loc_c147_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_ret_V_1_out_out4_din),
    .if_full_n(ret_V_1_loc_c147_full_n),
    .if_write(Block_split7796_proc_U0_ret_V_1_out_out4_write),
    .if_dout(ret_V_1_loc_c147_dout),
    .if_empty_n(ret_V_1_loc_c147_empty_n),
    .if_read(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ret_V_1_loc_read)
);

top_fifo_w32_d2_S mul_ln31_1_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_mul_ln31_1_out_out_din),
    .if_full_n(mul_ln31_1_loc_c_full_n),
    .if_write(Block_split7796_proc_U0_mul_ln31_1_out_out_write),
    .if_dout(mul_ln31_1_loc_c_dout),
    .if_empty_n(mul_ln31_1_loc_c_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_mul_ln31_1_loc_read)
);

top_fifo_w32_d2_S mul_ln31_1_loc_c148_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_mul_ln31_1_out_out5_din),
    .if_full_n(mul_ln31_1_loc_c148_full_n),
    .if_write(Block_split7796_proc_U0_mul_ln31_1_out_out5_write),
    .if_dout(mul_ln31_1_loc_c148_dout),
    .if_empty_n(mul_ln31_1_loc_c148_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_mul_ln31_1_loc_read)
);

top_fifo_w32_d3_S mul_ln31_1_loc_c149_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_mul_ln31_1_out_out6_din),
    .if_full_n(mul_ln31_1_loc_c149_full_n),
    .if_write(Block_split7796_proc_U0_mul_ln31_1_out_out6_write),
    .if_dout(mul_ln31_1_loc_c149_dout),
    .if_empty_n(mul_ln31_1_loc_c149_empty_n),
    .if_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_read)
);

top_fifo_w12_d2_S ret_V_cast_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_ret_V_cast_out_out_din),
    .if_full_n(ret_V_cast_loc_c_full_n),
    .if_write(Block_split7796_proc_U0_ret_V_cast_out_out_write),
    .if_dout(ret_V_cast_loc_c_dout),
    .if_empty_n(ret_V_cast_loc_c_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ret_V_cast_loc_read)
);

top_fifo_w12_d2_S ret_V_cast_loc_c150_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_ret_V_cast_out_out7_din),
    .if_full_n(ret_V_cast_loc_c150_full_n),
    .if_write(Block_split7796_proc_U0_ret_V_cast_out_out7_write),
    .if_dout(ret_V_cast_loc_c150_dout),
    .if_empty_n(ret_V_cast_loc_c150_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ret_V_cast_loc_read)
);

top_fifo_w12_d3_S ret_V_cast_loc_c151_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_ret_V_cast_out_out8_din),
    .if_full_n(ret_V_cast_loc_c151_full_n),
    .if_write(Block_split7796_proc_U0_ret_V_cast_out_out8_write),
    .if_dout(ret_V_cast_loc_c151_dout),
    .if_empty_n(ret_V_cast_loc_c151_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ret_V_cast_loc_read)
);

top_fifo_w12_d3_S ret_V_cast_loc_c152_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_ret_V_cast_out_out9_din),
    .if_full_n(ret_V_cast_loc_c152_full_n),
    .if_write(Block_split7796_proc_U0_ret_V_cast_out_out9_write),
    .if_dout(ret_V_cast_loc_c152_dout),
    .if_empty_n(ret_V_cast_loc_c152_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ret_V_cast_loc_read)
);

top_fifo_w12_d3_S ret_V_cast_loc_c153_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_split7796_proc_U0_ret_V_cast_out_out10_din),
    .if_full_n(ret_V_cast_loc_c153_full_n),
    .if_write(Block_split7796_proc_U0_ret_V_cast_out_out10_write),
    .if_dout(ret_V_cast_loc_c153_dout),
    .if_empty_n(ret_V_cast_loc_c153_empty_n),
    .if_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ret_V_cast_loc_read)
);

top_fifo_w256_d2_S s_scale_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_s_scale_din),
    .if_full_n(s_scale_full_n),
    .if_write(M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_s_scale_write),
    .if_dout(s_scale_dout),
    .if_empty_n(s_scale_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_s_scale_read)
);

top_fifo_w256_d2_S s_bias_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_s_bias_din),
    .if_full_n(s_bias_full_n),
    .if_write(M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_s_bias_write),
    .if_dout(s_bias_dout),
    .if_empty_n(s_bias_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_s_bias_read)
);

top_fifo_w24_d2_S lshr_ln44_cast_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_return),
    .if_full_n(lshr_ln44_cast_loc_channel_full_n),
    .if_write(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_done),
    .if_dout(lshr_ln44_cast_loc_channel_dout),
    .if_empty_n(lshr_ln44_cast_loc_channel_empty_n),
    .if_read(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_ready)
);

top_fifo_w1024_d2_S k1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_din),
    .if_full_n(k1_full_n),
    .if_write(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_k1_write),
    .if_dout(k1_dout),
    .if_empty_n(k1_empty_n),
    .if_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_k1_read)
);

top_fifo_w32_d2_S mul_ln31_1_loc_c154_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_out_din),
    .if_full_n(mul_ln31_1_loc_c154_full_n),
    .if_write(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_mul_ln31_1_loc_out_write),
    .if_dout(mul_ln31_1_loc_c154_dout),
    .if_empty_n(mul_ln31_1_loc_c154_empty_n),
    .if_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_read)
);

top_fifo_w1_d2_S skip1_c155_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_out_din),
    .if_full_n(skip1_c155_full_n),
    .if_write(M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_skip1_out_write),
    .if_dout(skip1_c155_dout),
    .if_empty_n(skip1_c155_empty_n),
    .if_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_read)
);

top_fifo_w512_d2_S s_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_s_conv1_din),
    .if_full_n(s_conv1_full_n),
    .if_write(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_s_conv1_write),
    .if_dout(s_conv1_dout),
    .if_empty_n(s_conv1_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_s_conv1_read)
);

top_fifo_w32_d2_S mul_ln31_1_loc_c156_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_out_din),
    .if_full_n(mul_ln31_1_loc_c156_full_n),
    .if_write(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_mul_ln31_1_loc_out_write),
    .if_dout(mul_ln31_1_loc_c156_dout),
    .if_empty_n(mul_ln31_1_loc_c156_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_mul_ln31_1_loc_read)
);

top_fifo_w16_d2_S OC_V_loc_c157_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_out_din),
    .if_full_n(OC_V_loc_c157_full_n),
    .if_write(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_OC_V_loc_out_write),
    .if_dout(OC_V_loc_c157_dout),
    .if_empty_n(OC_V_loc_c157_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_read)
);

top_fifo_w1_d2_S skip1_c158_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_out_din),
    .if_full_n(skip1_c158_full_n),
    .if_write(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_skip1_out_write),
    .if_dout(skip1_c158_dout),
    .if_empty_n(skip1_c158_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_skip1_read)
);

top_fifo_w128_d2_S f1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(quantize_mul_shift_24_8_16_16_16_16_23_U0_f1_din),
    .if_full_n(f1_full_n),
    .if_write(quantize_mul_shift_24_8_16_16_16_16_23_U0_f1_write),
    .if_dout(f1_dout),
    .if_empty_n(f1_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_f1_read)
);

top_fifo_w16_d2_S OC_V_loc_c159_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_out_din),
    .if_full_n(OC_V_loc_c159_full_n),
    .if_write(quantize_mul_shift_24_8_16_16_16_16_23_U0_OC_V_loc_out_write),
    .if_dout(OC_V_loc_c159_dout),
    .if_empty_n(OC_V_loc_c159_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_read)
);

top_fifo_w32_d2_S mul_ln93_1_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out_din),
    .if_full_n(mul_ln93_1_loc_c_full_n),
    .if_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out_write),
    .if_dout(mul_ln93_1_loc_c_dout),
    .if_empty_n(mul_ln93_1_loc_c_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_mul_ln93_1_loc_read)
);

top_fifo_w32_d2_S mul_ln93_1_loc_c160_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out1_din),
    .if_full_n(mul_ln93_1_loc_c160_full_n),
    .if_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out1_write),
    .if_dout(mul_ln93_1_loc_c160_dout),
    .if_empty_n(mul_ln93_1_loc_c160_empty_n),
    .if_read(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_mul_ln93_1_loc_read)
);

top_fifo_w32_d2_S mul_ln93_1_loc_c161_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out2_din),
    .if_full_n(mul_ln93_1_loc_c161_full_n),
    .if_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out2_write),
    .if_dout(mul_ln93_1_loc_c161_dout),
    .if_empty_n(mul_ln93_1_loc_c161_empty_n),
    .if_read(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_mul_ln93_1_loc_read)
);

top_fifo_w32_d7_S mul_ln93_1_loc_c162_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out3_din),
    .if_full_n(mul_ln93_1_loc_c162_full_n),
    .if_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_mul_ln93_1_loc_out3_write),
    .if_dout(mul_ln93_1_loc_c162_dout),
    .if_empty_n(mul_ln93_1_loc_c162_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_U0_mul_ln93_1_loc_read)
);

top_fifo_w256_d2_S s_scale_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_s_scale_1_din),
    .if_full_n(s_scale_1_full_n),
    .if_write(M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_s_scale_1_write),
    .if_dout(s_scale_1_dout),
    .if_empty_n(s_scale_1_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_U0_s_scale_1_read)
);

top_fifo_w256_d2_S s_bias_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_s_bias_1_din),
    .if_full_n(s_bias_1_full_n),
    .if_write(M2S_repeat_16_16_ap_int_16_ap_int_256_U0_s_bias_1_write),
    .if_dout(s_bias_1_dout),
    .if_empty_n(s_bias_1_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_U0_s_bias_1_read)
);

top_fifo_w576_d2_S k3s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3s_din),
    .if_full_n(k3s_full_n),
    .if_write(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_k3s_write),
    .if_dout(k3s_dout),
    .if_empty_n(k3s_empty_n),
    .if_read(dw_deform_M_512_1024_16_24_8_4_1_U0_k3s_read)
);

top_fifo_w1152_d2_S in_layer_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_in_layer_din),
    .if_full_n(in_layer_full_n),
    .if_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_in_layer_write),
    .if_dout(in_layer_dout),
    .if_empty_n(in_layer_empty_n),
    .if_read(dw_deform_M_512_1024_16_24_8_4_1_U0_in_layer_read)
);

top_fifo_w16_d2_S D_V_loc_c163_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_out_din),
    .if_full_n(D_V_loc_c163_full_n),
    .if_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_D_V_loc_out_write),
    .if_dout(D_V_loc_c163_dout),
    .if_empty_n(D_V_loc_c163_empty_n),
    .if_read(dw_deform_M_512_1024_16_24_8_4_1_U0_D_V_loc_read)
);

top_fifo_w16_d2_S OC_V_loc_c164_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_out_din),
    .if_full_n(OC_V_loc_c164_full_n),
    .if_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_OC_V_loc_out_write),
    .if_dout(OC_V_loc_c164_dout),
    .if_empty_n(OC_V_loc_c164_empty_n),
    .if_read(dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_read)
);

top_fifo_w32_d2_S batch_c165_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_out_din),
    .if_full_n(batch_c165_full_n),
    .if_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_batch_out_write),
    .if_dout(batch_c165_dout),
    .if_empty_n(batch_c165_empty_n),
    .if_read(dw_deform_M_512_1024_16_24_8_4_1_U0_batch_read)
);

top_fifo_w1_d2_S STRIDE_2_c166_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_out_din),
    .if_full_n(STRIDE_2_c166_full_n),
    .if_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_STRIDE_2_out_write),
    .if_dout(STRIDE_2_c166_dout),
    .if_empty_n(STRIDE_2_c166_empty_n),
    .if_read(dw_deform_M_512_1024_16_24_8_4_1_U0_STRIDE_2_read)
);

top_fifo_w1_d2_S skip3_c167_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_out_din),
    .if_full_n(skip3_c167_full_n),
    .if_write(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_skip3_out_write),
    .if_dout(skip3_c167_dout),
    .if_empty_n(skip3_c167_empty_n),
    .if_read(dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_read)
);

top_fifo_w512_d2_S s_conv3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dw_deform_M_512_1024_16_24_8_4_1_U0_s_conv3_din),
    .if_full_n(s_conv3_full_n),
    .if_write(dw_deform_M_512_1024_16_24_8_4_1_U0_s_conv3_write),
    .if_dout(s_conv3_dout),
    .if_empty_n(s_conv3_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_U0_s_conv3_read)
);

top_fifo_w16_d2_S OC_V_loc_c168_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_out_din),
    .if_full_n(OC_V_loc_c168_full_n),
    .if_write(dw_deform_M_512_1024_16_24_8_4_1_U0_OC_V_loc_out_write),
    .if_dout(OC_V_loc_c168_dout),
    .if_empty_n(OC_V_loc_c168_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_U0_OC_V_loc_read)
);

top_fifo_w1_d2_S skip3_c169_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_out_din),
    .if_full_n(skip3_c169_full_n),
    .if_write(dw_deform_M_512_1024_16_24_8_4_1_U0_skip3_out_write),
    .if_dout(skip3_c169_dout),
    .if_empty_n(skip3_c169_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_U0_skip3_read)
);

top_fifo_w128_d2_S f3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(quantize_mul_shift_24_8_16_16_16_16_U0_f3_din),
    .if_full_n(f3_full_n),
    .if_write(quantize_mul_shift_24_8_16_16_16_16_U0_f3_write),
    .if_dout(f3_dout),
    .if_empty_n(f3_empty_n),
    .if_read(S2M_16_8_8_ap_int_128_ap_int_128_U0_s_mem_read)
);

top_fifo_w29_d8_S select_ln169_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_select_ln169_loc_out_din),
    .if_full_n(select_ln169_loc_c_full_n),
    .if_write(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_select_ln169_loc_out_write),
    .if_dout(select_ln169_loc_c_dout),
    .if_empty_n(select_ln169_loc_c_empty_n),
    .if_read(S2M_16_8_8_ap_int_128_ap_int_128_U0_select_ln169_loc_read)
);

top_start_for_Block_split77_proc_U0 start_for_Block_split77_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_split77_proc_U0_din),
    .if_full_n(start_for_Block_split77_proc_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_Block_split77_proc_U0_dout),
    .if_empty_n(start_for_Block_split77_proc_U0_empty_n),
    .if_read(Block_split77_proc_U0_ap_ready)
);

top_start_for_Block_split7793_proc_U0 start_for_Block_split7793_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_split7793_proc_U0_din),
    .if_full_n(start_for_Block_split7793_proc_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_Block_split7793_proc_U0_dout),
    .if_empty_n(start_for_Block_split7793_proc_U0_empty_n),
    .if_read(Block_split7793_proc_U0_ap_ready)
);

top_start_for_Block_split7796_proc_U0 start_for_Block_split7796_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_split7796_proc_U0_din),
    .if_full_n(start_for_Block_split7796_proc_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_Block_split7796_proc_U0_dout),
    .if_empty_n(start_for_Block_split7796_proc_U0_empty_n),
    .if_read(Block_split7796_proc_U0_ap_ready)
);

top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0 start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_din),
    .if_full_n(start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_dout),
    .if_empty_n(start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_ready)
);

top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_din),
    .if_full_n(start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_dout),
    .if_empty_n(start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_empty_n),
    .if_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_ready)
);

top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_din),
    .if_full_n(start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_dout),
    .if_empty_n(start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_empty_n),
    .if_read(conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_ready)
);

top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0 start_for_quantize_mul_shift_24_8_16_16_16_16_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_quantize_mul_shift_24_8_16_16_16_16_U0_din),
    .if_full_n(start_for_quantize_mul_shift_24_8_16_16_16_16_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_quantize_mul_shift_24_8_16_16_16_16_U0_dout),
    .if_empty_n(start_for_quantize_mul_shift_24_8_16_16_16_16_U0_empty_n),
    .if_read(quantize_mul_shift_24_8_16_16_16_16_U0_ap_ready)
);

top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4 start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_din),
    .if_full_n(start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_dout),
    .if_empty_n(start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_empty_n),
    .if_read(Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_ready)
);

top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0 start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_din),
    .if_full_n(start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_full_n),
    .if_write(top_entry39_U0_start_write),
    .if_dout(start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_dout),
    .if_empty_n(start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_empty_n),
    .if_read(S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_ready)
);

top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0 start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_din),
    .if_full_n(start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_full_n),
    .if_write(M2S_16_8_8_ap_int_128_ap_int_128_U0_start_write),
    .if_dout(start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_dout),
    .if_empty_n(start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_empty_n),
    .if_read(conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_ready)
);

top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_din),
    .if_full_n(start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_full_n),
    .if_write(Block_split7796_proc_U0_start_write),
    .if_dout(start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_dout),
    .if_empty_n(start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_empty_n),
    .if_read(Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_ready)
);

top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0 start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_din),
    .if_full_n(start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_full_n),
    .if_write(M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_start_write),
    .if_dout(start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_dout),
    .if_empty_n(start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_empty_n),
    .if_read(dw_deform_M_512_1024_16_24_8_4_1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready <= ap_sync_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready <= ap_sync_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready <= ap_sync_PackReadBuffer_ap_int_16_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer1_V_0 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer1_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer1_V_0 <= ap_sync_channel_write_bias_buffer1_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer1_V_1 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer1_V_1 <= ap_sync_channel_write_bias_buffer1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer1_V_2 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer1_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer1_V_2 <= ap_sync_channel_write_bias_buffer1_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer1_V_3 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer1_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer1_V_3 <= ap_sync_channel_write_bias_buffer1_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer1_V_4 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer1_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer1_V_4 <= ap_sync_channel_write_bias_buffer1_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer1_V_5 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer1_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer1_V_5 <= ap_sync_channel_write_bias_buffer1_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer1_V_6 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer1_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer1_V_6 <= ap_sync_channel_write_bias_buffer1_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer1_V_7 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer1_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer1_V_7 <= ap_sync_channel_write_bias_buffer1_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer3_V_0 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer3_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer3_V_0 <= ap_sync_channel_write_bias_buffer3_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer3_V_1 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer3_V_1 <= ap_sync_channel_write_bias_buffer3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer3_V_2 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer3_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer3_V_2 <= ap_sync_channel_write_bias_buffer3_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer3_V_3 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer3_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer3_V_3 <= ap_sync_channel_write_bias_buffer3_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer3_V_4 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer3_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer3_V_4 <= ap_sync_channel_write_bias_buffer3_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer3_V_5 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer3_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer3_V_5 <= ap_sync_channel_write_bias_buffer3_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer3_V_6 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer3_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer3_V_6 <= ap_sync_channel_write_bias_buffer3_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_bias_buffer3_V_7 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_bias_buffer3_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_bias_buffer3_V_7 <= ap_sync_channel_write_bias_buffer3_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_0 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_0 <= ap_sync_channel_write_k1_buffer_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_1 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_1 <= ap_sync_channel_write_k1_buffer_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_10 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_10 <= ap_sync_channel_write_k1_buffer_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_11 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_11 <= ap_sync_channel_write_k1_buffer_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_12 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_12 <= ap_sync_channel_write_k1_buffer_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_13 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_13 <= ap_sync_channel_write_k1_buffer_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_14 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_14 <= ap_sync_channel_write_k1_buffer_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_15 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_15 <= ap_sync_channel_write_k1_buffer_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_2 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_2 <= ap_sync_channel_write_k1_buffer_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_3 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_3 <= ap_sync_channel_write_k1_buffer_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_4 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_4 <= ap_sync_channel_write_k1_buffer_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_5 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_5 <= ap_sync_channel_write_k1_buffer_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_6 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_6 <= ap_sync_channel_write_k1_buffer_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_7 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_7 <= ap_sync_channel_write_k1_buffer_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_8 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_8 <= ap_sync_channel_write_k1_buffer_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k1_buffer_V_9 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_38_1_proc_U0_ap_done & Loop_VITIS_LOOP_38_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k1_buffer_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k1_buffer_V_9 <= ap_sync_channel_write_k1_buffer_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_0 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_0 <= ap_sync_channel_write_k3_buffer_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_1 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_1 <= ap_sync_channel_write_k3_buffer_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_2 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_2 <= ap_sync_channel_write_k3_buffer_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_3 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_3 <= ap_sync_channel_write_k3_buffer_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_4 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_4 <= ap_sync_channel_write_k3_buffer_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_5 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_5 <= ap_sync_channel_write_k3_buffer_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_6 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_6 <= ap_sync_channel_write_k3_buffer_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_7 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_7 <= ap_sync_channel_write_k3_buffer_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_k3_buffer_V_8 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_88_1_proc_U0_ap_done & Loop_VITIS_LOOP_88_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_k3_buffer_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_k3_buffer_V_8 <= ap_sync_channel_write_k3_buffer_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer1_V_0 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer1_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer1_V_0 <= ap_sync_channel_write_scale_buffer1_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer1_V_1 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer1_V_1 <= ap_sync_channel_write_scale_buffer1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer1_V_2 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer1_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer1_V_2 <= ap_sync_channel_write_scale_buffer1_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer1_V_3 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer1_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer1_V_3 <= ap_sync_channel_write_scale_buffer1_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer1_V_4 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer1_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer1_V_4 <= ap_sync_channel_write_scale_buffer1_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer1_V_5 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer1_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer1_V_5 <= ap_sync_channel_write_scale_buffer1_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer1_V_6 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer1_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer1_V_6 <= ap_sync_channel_write_scale_buffer1_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer1_V_7 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer1_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer1_V_7 <= ap_sync_channel_write_scale_buffer1_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer3_V_0 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer3_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer3_V_0 <= ap_sync_channel_write_scale_buffer3_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer3_V_1 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer3_V_1 <= ap_sync_channel_write_scale_buffer3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer3_V_2 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer3_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer3_V_2 <= ap_sync_channel_write_scale_buffer3_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer3_V_3 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer3_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer3_V_3 <= ap_sync_channel_write_scale_buffer3_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer3_V_4 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer3_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer3_V_4 <= ap_sync_channel_write_scale_buffer3_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer3_V_5 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer3_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer3_V_5 <= ap_sync_channel_write_scale_buffer3_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer3_V_6 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer3_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer3_V_6 <= ap_sync_channel_write_scale_buffer3_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_scale_buffer3_V_7 <= 1'b0;
    end else begin
        if (((PackReadBuffer_ap_int_16_U0_ap_done & PackReadBuffer_ap_int_16_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_scale_buffer3_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_scale_buffer3_V_7 <= ap_sync_channel_write_scale_buffer3_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_top_entry39_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_top_entry39_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_top_entry39_U0_ap_ready <= ap_sync_top_entry39_U0_ap_ready;
        end
    end
end

assign Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_continue = lshr_ln44_cast_loc_channel_full_n;

assign Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_start = start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_empty_n;

assign Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_start_full_n = 1'b1;

assign Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_start_write = 1'b0;

assign Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_continue = 1'b1;

assign Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_start = start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_empty_n;

assign Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_start_full_n = 1'b1;

assign Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_start_write = 1'b0;

assign Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_continue = 1'b1;

assign Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_start = start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_empty_n;

assign Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_start_full_n = 1'b1;

assign Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_start_write = 1'b0;

assign Block_split7793_proc_U0_ap_continue = select_ln160_loc_channel_full_n;

assign Block_split7793_proc_U0_ap_start = start_for_Block_split7793_proc_U0_empty_n;

assign Block_split7793_proc_U0_start_full_n = 1'b1;

assign Block_split7793_proc_U0_start_write = 1'b0;

assign Block_split7796_proc_U0_ap_continue = 1'b1;

assign Block_split7796_proc_U0_ap_start = start_for_Block_split7796_proc_U0_empty_n;

assign Block_split77_proc_U0_ap_continue = 1'b1;

assign Block_split77_proc_U0_ap_start = start_for_Block_split77_proc_U0_empty_n;

assign Block_split77_proc_U0_start_full_n = 1'b1;

assign Block_split77_proc_U0_start_write = 1'b0;

assign Loop_VITIS_LOOP_38_1_proc_U0_ap_continue = (ap_sync_channel_write_k1_buffer_V_9 & ap_sync_channel_write_k1_buffer_V_8 & ap_sync_channel_write_k1_buffer_V_7 & ap_sync_channel_write_k1_buffer_V_6 & ap_sync_channel_write_k1_buffer_V_5 & ap_sync_channel_write_k1_buffer_V_4 & ap_sync_channel_write_k1_buffer_V_3 & ap_sync_channel_write_k1_buffer_V_2 & ap_sync_channel_write_k1_buffer_V_15 & ap_sync_channel_write_k1_buffer_V_14 & ap_sync_channel_write_k1_buffer_V_13 & ap_sync_channel_write_k1_buffer_V_12 & ap_sync_channel_write_k1_buffer_V_11 & ap_sync_channel_write_k1_buffer_V_10 & ap_sync_channel_write_k1_buffer_V_1 & ap_sync_channel_write_k1_buffer_V_0);

assign Loop_VITIS_LOOP_38_1_proc_U0_ap_start = ((ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_full_n = k1_buffer_V_0_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_full_n = k1_buffer_V_10_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_full_n = k1_buffer_V_11_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_full_n = k1_buffer_V_12_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_full_n = k1_buffer_V_13_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_full_n = k1_buffer_V_14_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_full_n = k1_buffer_V_15_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_full_n = k1_buffer_V_1_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_full_n = k1_buffer_V_2_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_full_n = k1_buffer_V_3_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_full_n = k1_buffer_V_4_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_full_n = k1_buffer_V_5_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_full_n = k1_buffer_V_6_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_full_n = k1_buffer_V_7_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_full_n = k1_buffer_V_8_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_full_n = k1_buffer_V_9_i_full_n;

assign Loop_VITIS_LOOP_38_1_proc_U0_start_full_n = 1'b1;

assign Loop_VITIS_LOOP_38_1_proc_U0_start_write = 1'b0;

assign Loop_VITIS_LOOP_88_1_proc_U0_ap_continue = (ap_sync_channel_write_k3_buffer_V_8 & ap_sync_channel_write_k3_buffer_V_7 & ap_sync_channel_write_k3_buffer_V_6 & ap_sync_channel_write_k3_buffer_V_5 & ap_sync_channel_write_k3_buffer_V_4 & ap_sync_channel_write_k3_buffer_V_3 & ap_sync_channel_write_k3_buffer_V_2 & ap_sync_channel_write_k3_buffer_V_1 & ap_sync_channel_write_k3_buffer_V_0);

assign Loop_VITIS_LOOP_88_1_proc_U0_ap_start = ((ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_full_n = k3_buffer_V_0_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_full_n = k3_buffer_V_1_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_full_n = k3_buffer_V_2_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_full_n = k3_buffer_V_3_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_full_n = k3_buffer_V_4_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_full_n = k3_buffer_V_5_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_full_n = k3_buffer_V_6_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_full_n = k3_buffer_V_7_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_full_n = k3_buffer_V_8_i_full_n;

assign Loop_VITIS_LOOP_88_1_proc_U0_start_full_n = 1'b1;

assign Loop_VITIS_LOOP_88_1_proc_U0_start_write = 1'b0;

assign M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_continue = 1'b1;

assign M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_start = (select_ln160_loc_channel_empty_n & (ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready ^ 1'b1) & ap_start);

assign M2S_addr_ap_uint_8_ap_uint_8_U0_ap_continue = 1'b1;

assign M2S_addr_ap_uint_8_ap_uint_8_U0_ap_start = ((ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready ^ 1'b1) & ap_start);

assign M2S_addr_ap_uint_8_ap_uint_8_U0_start_full_n = 1'b1;

assign M2S_addr_ap_uint_8_ap_uint_8_U0_start_write = 1'b0;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_continue = 1'b1;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_start = (scale_buffer1_V_7_t_empty_n & scale_buffer1_V_6_t_empty_n & scale_buffer1_V_5_t_empty_n & scale_buffer1_V_4_t_empty_n & scale_buffer1_V_3_t_empty_n & scale_buffer1_V_2_t_empty_n & scale_buffer1_V_1_t_empty_n & scale_buffer1_V_0_t_empty_n);

assign M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_start_full_n = 1'b1;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_start_write = 1'b0;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_continue = 1'b1;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_start = (bias_buffer1_V_7_t_empty_n & bias_buffer1_V_6_t_empty_n & bias_buffer1_V_5_t_empty_n & bias_buffer1_V_4_t_empty_n & bias_buffer1_V_3_t_empty_n & bias_buffer1_V_2_t_empty_n & bias_buffer1_V_1_t_empty_n & bias_buffer1_V_0_t_empty_n);

assign M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_start_full_n = 1'b1;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_start_write = 1'b0;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_continue = 1'b1;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_start = (scale_buffer3_V_7_t_empty_n & scale_buffer3_V_6_t_empty_n & scale_buffer3_V_5_t_empty_n & scale_buffer3_V_4_t_empty_n & scale_buffer3_V_3_t_empty_n & scale_buffer3_V_2_t_empty_n & scale_buffer3_V_1_t_empty_n & scale_buffer3_V_0_t_empty_n);

assign M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_start_full_n = 1'b1;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_start_write = 1'b0;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_continue = 1'b1;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_start = (bias_buffer3_V_7_t_empty_n & bias_buffer3_V_6_t_empty_n & bias_buffer3_V_5_t_empty_n & bias_buffer3_V_4_t_empty_n & bias_buffer3_V_3_t_empty_n & bias_buffer3_V_2_t_empty_n & bias_buffer3_V_1_t_empty_n & bias_buffer3_V_0_t_empty_n);

assign M2S_repeat_16_16_ap_int_16_ap_int_256_U0_start_full_n = 1'b1;

assign M2S_repeat_16_16_ap_int_16_ap_int_256_U0_start_write = 1'b0;

assign M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_continue = 1'b1;

assign M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_start = (lshr_ln44_cast_loc_channel_empty_n & k1_buffer_V_9_t_empty_n & k1_buffer_V_8_t_empty_n & k1_buffer_V_7_t_empty_n & k1_buffer_V_6_t_empty_n & k1_buffer_V_5_t_empty_n & k1_buffer_V_4_t_empty_n & k1_buffer_V_3_t_empty_n & k1_buffer_V_2_t_empty_n & k1_buffer_V_1_t_empty_n & k1_buffer_V_15_t_empty_n & k1_buffer_V_14_t_empty_n & k1_buffer_V_13_t_empty_n & k1_buffer_V_12_t_empty_n & k1_buffer_V_11_t_empty_n & k1_buffer_V_10_t_empty_n & k1_buffer_V_0_t_empty_n);

assign M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_start_full_n = 1'b1;

assign M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_start_write = 1'b0;

assign M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_continue = 1'b1;

assign M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_start = (k3_buffer_V_8_t_empty_n & k3_buffer_V_7_t_empty_n & k3_buffer_V_6_t_empty_n & k3_buffer_V_5_t_empty_n & k3_buffer_V_4_t_empty_n & k3_buffer_V_3_t_empty_n & k3_buffer_V_2_t_empty_n & k3_buffer_V_1_t_empty_n & k3_buffer_V_0_t_empty_n);

assign PackReadBuffer_ap_int_16_U0_ap_continue = (ap_sync_channel_write_scale_buffer3_V_7 & ap_sync_channel_write_scale_buffer3_V_6 & ap_sync_channel_write_scale_buffer3_V_5 & ap_sync_channel_write_scale_buffer3_V_4 & ap_sync_channel_write_scale_buffer3_V_3 & ap_sync_channel_write_scale_buffer3_V_2 & ap_sync_channel_write_scale_buffer3_V_1 & ap_sync_channel_write_scale_buffer3_V_0 & ap_sync_channel_write_scale_buffer1_V_7 & ap_sync_channel_write_scale_buffer1_V_6 & ap_sync_channel_write_scale_buffer1_V_5 & ap_sync_channel_write_scale_buffer1_V_4 & ap_sync_channel_write_scale_buffer1_V_3 & ap_sync_channel_write_scale_buffer1_V_2 & ap_sync_channel_write_scale_buffer1_V_1 & ap_sync_channel_write_scale_buffer1_V_0 & ap_sync_channel_write_bias_buffer3_V_7 & ap_sync_channel_write_bias_buffer3_V_6 & ap_sync_channel_write_bias_buffer3_V_5 & ap_sync_channel_write_bias_buffer3_V_4 & ap_sync_channel_write_bias_buffer3_V_3 & ap_sync_channel_write_bias_buffer3_V_2 & ap_sync_channel_write_bias_buffer3_V_1 & ap_sync_channel_write_bias_buffer3_V_0 & ap_sync_channel_write_bias_buffer1_V_7 & ap_sync_channel_write_bias_buffer1_V_6 & ap_sync_channel_write_bias_buffer1_V_5 & ap_sync_channel_write_bias_buffer1_V_4 & ap_sync_channel_write_bias_buffer1_V_3 & ap_sync_channel_write_bias_buffer1_V_2 & ap_sync_channel_write_bias_buffer1_V_1 & ap_sync_channel_write_bias_buffer1_V_0);

assign PackReadBuffer_ap_int_16_U0_ap_start = ((ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready ^ 1'b1) & ap_start);

assign PackReadBuffer_ap_int_16_U0_bias110_full_n = bias_buffer1_V_3_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias111_full_n = bias_buffer1_V_4_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias112_full_n = bias_buffer1_V_5_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias113_full_n = bias_buffer1_V_6_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias114_full_n = bias_buffer1_V_7_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias18_full_n = bias_buffer1_V_1_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias19_full_n = bias_buffer1_V_2_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias1_full_n = bias_buffer1_V_0_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias322_full_n = bias_buffer3_V_1_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias323_full_n = bias_buffer3_V_2_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias324_full_n = bias_buffer3_V_3_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias325_full_n = bias_buffer3_V_4_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias326_full_n = bias_buffer3_V_5_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias327_full_n = bias_buffer3_V_6_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias328_full_n = bias_buffer3_V_7_i_full_n;

assign PackReadBuffer_ap_int_16_U0_bias3_full_n = bias_buffer3_V_0_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale11_full_n = scale_buffer1_V_1_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale12_full_n = scale_buffer1_V_2_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale13_full_n = scale_buffer1_V_3_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale14_full_n = scale_buffer1_V_4_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale15_full_n = scale_buffer1_V_5_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale16_full_n = scale_buffer1_V_6_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale17_full_n = scale_buffer1_V_7_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale1_full_n = scale_buffer1_V_0_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale315_full_n = scale_buffer3_V_1_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale316_full_n = scale_buffer3_V_2_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale317_full_n = scale_buffer3_V_3_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale318_full_n = scale_buffer3_V_4_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale319_full_n = scale_buffer3_V_5_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale320_full_n = scale_buffer3_V_6_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale321_full_n = scale_buffer3_V_7_i_full_n;

assign PackReadBuffer_ap_int_16_U0_scale3_full_n = scale_buffer3_V_0_i_full_n;

assign PackReadBuffer_ap_int_16_U0_start_full_n = 1'b1;

assign PackReadBuffer_ap_int_16_U0_start_write = 1'b0;

assign S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_continue = 1'b1;

assign S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_start = start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_empty_n;

assign S2M_16_8_8_ap_int_128_ap_int_128_U0_start_full_n = 1'b1;

assign S2M_16_8_8_ap_int_128_ap_int_128_U0_start_write = 1'b0;

assign ap_channel_done_bias_buffer1_V_0 = ((ap_sync_reg_channel_write_bias_buffer1_V_0 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer1_V_1 = ((ap_sync_reg_channel_write_bias_buffer1_V_1 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer1_V_2 = ((ap_sync_reg_channel_write_bias_buffer1_V_2 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer1_V_3 = ((ap_sync_reg_channel_write_bias_buffer1_V_3 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer1_V_4 = ((ap_sync_reg_channel_write_bias_buffer1_V_4 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer1_V_5 = ((ap_sync_reg_channel_write_bias_buffer1_V_5 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer1_V_6 = ((ap_sync_reg_channel_write_bias_buffer1_V_6 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer1_V_7 = ((ap_sync_reg_channel_write_bias_buffer1_V_7 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer3_V_0 = ((ap_sync_reg_channel_write_bias_buffer3_V_0 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer3_V_1 = ((ap_sync_reg_channel_write_bias_buffer3_V_1 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer3_V_2 = ((ap_sync_reg_channel_write_bias_buffer3_V_2 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer3_V_3 = ((ap_sync_reg_channel_write_bias_buffer3_V_3 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer3_V_4 = ((ap_sync_reg_channel_write_bias_buffer3_V_4 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer3_V_5 = ((ap_sync_reg_channel_write_bias_buffer3_V_5 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer3_V_6 = ((ap_sync_reg_channel_write_bias_buffer3_V_6 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_bias_buffer3_V_7 = ((ap_sync_reg_channel_write_bias_buffer3_V_7 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_k1_buffer_V_0 = ((ap_sync_reg_channel_write_k1_buffer_V_0 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_1 = ((ap_sync_reg_channel_write_k1_buffer_V_1 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_10 = ((ap_sync_reg_channel_write_k1_buffer_V_10 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_11 = ((ap_sync_reg_channel_write_k1_buffer_V_11 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_12 = ((ap_sync_reg_channel_write_k1_buffer_V_12 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_13 = ((ap_sync_reg_channel_write_k1_buffer_V_13 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_14 = ((ap_sync_reg_channel_write_k1_buffer_V_14 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_15 = ((ap_sync_reg_channel_write_k1_buffer_V_15 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_2 = ((ap_sync_reg_channel_write_k1_buffer_V_2 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_3 = ((ap_sync_reg_channel_write_k1_buffer_V_3 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_4 = ((ap_sync_reg_channel_write_k1_buffer_V_4 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_5 = ((ap_sync_reg_channel_write_k1_buffer_V_5 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_6 = ((ap_sync_reg_channel_write_k1_buffer_V_6 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_7 = ((ap_sync_reg_channel_write_k1_buffer_V_7 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_8 = ((ap_sync_reg_channel_write_k1_buffer_V_8 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k1_buffer_V_9 = ((ap_sync_reg_channel_write_k1_buffer_V_9 ^ 1'b1) & Loop_VITIS_LOOP_38_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_0 = ((ap_sync_reg_channel_write_k3_buffer_V_0 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_1 = ((ap_sync_reg_channel_write_k3_buffer_V_1 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_2 = ((ap_sync_reg_channel_write_k3_buffer_V_2 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_3 = ((ap_sync_reg_channel_write_k3_buffer_V_3 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_4 = ((ap_sync_reg_channel_write_k3_buffer_V_4 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_5 = ((ap_sync_reg_channel_write_k3_buffer_V_5 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_6 = ((ap_sync_reg_channel_write_k3_buffer_V_6 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_7 = ((ap_sync_reg_channel_write_k3_buffer_V_7 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_k3_buffer_V_8 = ((ap_sync_reg_channel_write_k3_buffer_V_8 ^ 1'b1) & Loop_VITIS_LOOP_88_1_proc_U0_ap_done);

assign ap_channel_done_lshr_ln44_cast_loc_channel = Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_done;

assign ap_channel_done_scale_buffer1_V_0 = ((ap_sync_reg_channel_write_scale_buffer1_V_0 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer1_V_1 = ((ap_sync_reg_channel_write_scale_buffer1_V_1 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer1_V_2 = ((ap_sync_reg_channel_write_scale_buffer1_V_2 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer1_V_3 = ((ap_sync_reg_channel_write_scale_buffer1_V_3 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer1_V_4 = ((ap_sync_reg_channel_write_scale_buffer1_V_4 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer1_V_5 = ((ap_sync_reg_channel_write_scale_buffer1_V_5 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer1_V_6 = ((ap_sync_reg_channel_write_scale_buffer1_V_6 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer1_V_7 = ((ap_sync_reg_channel_write_scale_buffer1_V_7 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer3_V_0 = ((ap_sync_reg_channel_write_scale_buffer3_V_0 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer3_V_1 = ((ap_sync_reg_channel_write_scale_buffer3_V_1 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer3_V_2 = ((ap_sync_reg_channel_write_scale_buffer3_V_2 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer3_V_3 = ((ap_sync_reg_channel_write_scale_buffer3_V_3 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer3_V_4 = ((ap_sync_reg_channel_write_scale_buffer3_V_4 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer3_V_5 = ((ap_sync_reg_channel_write_scale_buffer3_V_5 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer3_V_6 = ((ap_sync_reg_channel_write_scale_buffer3_V_6 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_scale_buffer3_V_7 = ((ap_sync_reg_channel_write_scale_buffer3_V_7 ^ 1'b1) & PackReadBuffer_ap_int_16_U0_ap_done);

assign ap_channel_done_select_ln160_loc_channel = Block_split7793_proc_U0_ap_done;

assign ap_done = S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_done;

assign ap_idle = (top_entry39_U0_ap_idle & quantize_mul_shift_24_8_16_16_16_16_U0_ap_idle & quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_idle & (lshr_ln44_cast_loc_channel_empty_n ^ 1'b1) & (select_ln160_loc_channel_empty_n ^ 1'b1) & (k3_buffer_V_8_t_empty_n ^ 1'b1) & (k3_buffer_V_7_t_empty_n ^ 1'b1) & (k3_buffer_V_6_t_empty_n ^ 1'b1) & (k3_buffer_V_5_t_empty_n ^ 1'b1) & (k3_buffer_V_4_t_empty_n ^ 1'b1) & (k3_buffer_V_3_t_empty_n ^ 1'b1) & (k3_buffer_V_2_t_empty_n ^ 1'b1) & (k3_buffer_V_1_t_empty_n ^ 1'b1) & (k3_buffer_V_0_t_empty_n ^ 1'b1) & (k1_buffer_V_15_t_empty_n ^ 1'b1) & (k1_buffer_V_14_t_empty_n ^ 1'b1) & (k1_buffer_V_13_t_empty_n ^ 1'b1) & (k1_buffer_V_12_t_empty_n ^ 1'b1) & (k1_buffer_V_11_t_empty_n ^ 1'b1) & (k1_buffer_V_10_t_empty_n ^ 1'b1) & (k1_buffer_V_9_t_empty_n ^ 1'b1) & (k1_buffer_V_8_t_empty_n ^ 1'b1) & (k1_buffer_V_7_t_empty_n ^ 1'b1) & (k1_buffer_V_6_t_empty_n ^ 1'b1) & (k1_buffer_V_5_t_empty_n ^ 1'b1) & (k1_buffer_V_4_t_empty_n ^ 1'b1) & (k1_buffer_V_3_t_empty_n ^ 1'b1) & (k1_buffer_V_2_t_empty_n ^ 1'b1) & (k1_buffer_V_1_t_empty_n ^ 1'b1) & (k1_buffer_V_0_t_empty_n ^ 1'b1) & (bias_buffer3_V_7_t_empty_n ^ 1'b1) & (bias_buffer3_V_6_t_empty_n ^ 1'b1) & (bias_buffer3_V_5_t_empty_n ^ 1'b1) & (bias_buffer3_V_4_t_empty_n ^ 1'b1) & (bias_buffer3_V_3_t_empty_n ^ 1'b1) & (bias_buffer3_V_2_t_empty_n ^ 1'b1) & (bias_buffer3_V_1_t_empty_n ^ 1'b1) & (bias_buffer3_V_0_t_empty_n ^ 1'b1) & (scale_buffer3_V_7_t_empty_n ^ 1'b1) & (scale_buffer3_V_6_t_empty_n ^ 1'b1) & (scale_buffer3_V_5_t_empty_n ^ 1'b1) & (scale_buffer3_V_4_t_empty_n ^ 1'b1) & (scale_buffer3_V_3_t_empty_n ^ 1'b1) & (scale_buffer3_V_2_t_empty_n ^ 1'b1) & (scale_buffer3_V_1_t_empty_n ^ 1'b1) & (scale_buffer3_V_0_t_empty_n ^ 1'b1) & (bias_buffer1_V_7_t_empty_n ^ 1'b1) & (bias_buffer1_V_6_t_empty_n ^ 1'b1) & (bias_buffer1_V_5_t_empty_n ^ 1'b1) & (bias_buffer1_V_4_t_empty_n ^ 1'b1) & (bias_buffer1_V_3_t_empty_n ^ 1'b1) & (bias_buffer1_V_2_t_empty_n ^ 1'b1) & (bias_buffer1_V_1_t_empty_n ^ 1'b1) & (bias_buffer1_V_0_t_empty_n ^ 1'b1) & (scale_buffer1_V_7_t_empty_n ^ 1'b1) & (scale_buffer1_V_6_t_empty_n ^ 1'b1) & (scale_buffer1_V_5_t_empty_n ^ 1'b1) & (scale_buffer1_V_4_t_empty_n ^ 1'b1) & (scale_buffer1_V_3_t_empty_n ^ 1'b1) & (scale_buffer1_V_2_t_empty_n ^ 1'b1) & (scale_buffer1_V_1_t_empty_n ^ 1'b1) & (scale_buffer1_V_0_t_empty_n ^ 1'b1) & dw_deform_M_512_1024_16_24_8_4_1_U0_ap_idle & conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_idle & conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_idle & S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_idle & PackReadBuffer_ap_int_16_U0_ap_idle & M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_idle & M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_idle & M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_idle & M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_idle & M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_idle & M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_idle & M2S_addr_ap_uint_8_ap_uint_8_U0_ap_idle & M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_idle & Loop_VITIS_LOOP_88_1_proc_U0_ap_idle & Loop_VITIS_LOOP_38_1_proc_U0_ap_idle & Block_split77_proc_U0_ap_idle & Block_split7796_proc_U0_ap_idle & Block_split7793_proc_U0_ap_idle & Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_ap_idle & Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_ap_idle & Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready = (ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready | Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);

assign ap_sync_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready = (ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready | Loop_VITIS_LOOP_88_1_proc_U0_ap_ready);

assign ap_sync_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready = (ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready | M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready);

assign ap_sync_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready = (ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready | M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready);

assign ap_sync_PackReadBuffer_ap_int_16_U0_ap_ready = (ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready | PackReadBuffer_ap_int_16_U0_ap_ready);

assign ap_sync_channel_write_bias_buffer1_V_0 = ((ap_channel_done_bias_buffer1_V_0 & PackReadBuffer_ap_int_16_U0_bias1_full_n) | ap_sync_reg_channel_write_bias_buffer1_V_0);

assign ap_sync_channel_write_bias_buffer1_V_1 = ((ap_channel_done_bias_buffer1_V_1 & PackReadBuffer_ap_int_16_U0_bias18_full_n) | ap_sync_reg_channel_write_bias_buffer1_V_1);

assign ap_sync_channel_write_bias_buffer1_V_2 = ((ap_channel_done_bias_buffer1_V_2 & PackReadBuffer_ap_int_16_U0_bias19_full_n) | ap_sync_reg_channel_write_bias_buffer1_V_2);

assign ap_sync_channel_write_bias_buffer1_V_3 = ((ap_channel_done_bias_buffer1_V_3 & PackReadBuffer_ap_int_16_U0_bias110_full_n) | ap_sync_reg_channel_write_bias_buffer1_V_3);

assign ap_sync_channel_write_bias_buffer1_V_4 = ((ap_channel_done_bias_buffer1_V_4 & PackReadBuffer_ap_int_16_U0_bias111_full_n) | ap_sync_reg_channel_write_bias_buffer1_V_4);

assign ap_sync_channel_write_bias_buffer1_V_5 = ((ap_channel_done_bias_buffer1_V_5 & PackReadBuffer_ap_int_16_U0_bias112_full_n) | ap_sync_reg_channel_write_bias_buffer1_V_5);

assign ap_sync_channel_write_bias_buffer1_V_6 = ((ap_channel_done_bias_buffer1_V_6 & PackReadBuffer_ap_int_16_U0_bias113_full_n) | ap_sync_reg_channel_write_bias_buffer1_V_6);

assign ap_sync_channel_write_bias_buffer1_V_7 = ((ap_channel_done_bias_buffer1_V_7 & PackReadBuffer_ap_int_16_U0_bias114_full_n) | ap_sync_reg_channel_write_bias_buffer1_V_7);

assign ap_sync_channel_write_bias_buffer3_V_0 = ((ap_channel_done_bias_buffer3_V_0 & PackReadBuffer_ap_int_16_U0_bias3_full_n) | ap_sync_reg_channel_write_bias_buffer3_V_0);

assign ap_sync_channel_write_bias_buffer3_V_1 = ((ap_channel_done_bias_buffer3_V_1 & PackReadBuffer_ap_int_16_U0_bias322_full_n) | ap_sync_reg_channel_write_bias_buffer3_V_1);

assign ap_sync_channel_write_bias_buffer3_V_2 = ((ap_channel_done_bias_buffer3_V_2 & PackReadBuffer_ap_int_16_U0_bias323_full_n) | ap_sync_reg_channel_write_bias_buffer3_V_2);

assign ap_sync_channel_write_bias_buffer3_V_3 = ((ap_channel_done_bias_buffer3_V_3 & PackReadBuffer_ap_int_16_U0_bias324_full_n) | ap_sync_reg_channel_write_bias_buffer3_V_3);

assign ap_sync_channel_write_bias_buffer3_V_4 = ((ap_channel_done_bias_buffer3_V_4 & PackReadBuffer_ap_int_16_U0_bias325_full_n) | ap_sync_reg_channel_write_bias_buffer3_V_4);

assign ap_sync_channel_write_bias_buffer3_V_5 = ((ap_channel_done_bias_buffer3_V_5 & PackReadBuffer_ap_int_16_U0_bias326_full_n) | ap_sync_reg_channel_write_bias_buffer3_V_5);

assign ap_sync_channel_write_bias_buffer3_V_6 = ((ap_channel_done_bias_buffer3_V_6 & PackReadBuffer_ap_int_16_U0_bias327_full_n) | ap_sync_reg_channel_write_bias_buffer3_V_6);

assign ap_sync_channel_write_bias_buffer3_V_7 = ((ap_channel_done_bias_buffer3_V_7 & PackReadBuffer_ap_int_16_U0_bias328_full_n) | ap_sync_reg_channel_write_bias_buffer3_V_7);

assign ap_sync_channel_write_k1_buffer_V_0 = ((ap_channel_done_k1_buffer_V_0 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_0_full_n) | ap_sync_reg_channel_write_k1_buffer_V_0);

assign ap_sync_channel_write_k1_buffer_V_1 = ((ap_channel_done_k1_buffer_V_1 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_1_full_n) | ap_sync_reg_channel_write_k1_buffer_V_1);

assign ap_sync_channel_write_k1_buffer_V_10 = ((ap_channel_done_k1_buffer_V_10 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_10_full_n) | ap_sync_reg_channel_write_k1_buffer_V_10);

assign ap_sync_channel_write_k1_buffer_V_11 = ((ap_channel_done_k1_buffer_V_11 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_11_full_n) | ap_sync_reg_channel_write_k1_buffer_V_11);

assign ap_sync_channel_write_k1_buffer_V_12 = ((ap_channel_done_k1_buffer_V_12 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_12_full_n) | ap_sync_reg_channel_write_k1_buffer_V_12);

assign ap_sync_channel_write_k1_buffer_V_13 = ((ap_channel_done_k1_buffer_V_13 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_13_full_n) | ap_sync_reg_channel_write_k1_buffer_V_13);

assign ap_sync_channel_write_k1_buffer_V_14 = ((ap_channel_done_k1_buffer_V_14 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_14_full_n) | ap_sync_reg_channel_write_k1_buffer_V_14);

assign ap_sync_channel_write_k1_buffer_V_15 = ((ap_channel_done_k1_buffer_V_15 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_15_full_n) | ap_sync_reg_channel_write_k1_buffer_V_15);

assign ap_sync_channel_write_k1_buffer_V_2 = ((ap_channel_done_k1_buffer_V_2 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_2_full_n) | ap_sync_reg_channel_write_k1_buffer_V_2);

assign ap_sync_channel_write_k1_buffer_V_3 = ((ap_channel_done_k1_buffer_V_3 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_3_full_n) | ap_sync_reg_channel_write_k1_buffer_V_3);

assign ap_sync_channel_write_k1_buffer_V_4 = ((ap_channel_done_k1_buffer_V_4 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_4_full_n) | ap_sync_reg_channel_write_k1_buffer_V_4);

assign ap_sync_channel_write_k1_buffer_V_5 = ((ap_channel_done_k1_buffer_V_5 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_5_full_n) | ap_sync_reg_channel_write_k1_buffer_V_5);

assign ap_sync_channel_write_k1_buffer_V_6 = ((ap_channel_done_k1_buffer_V_6 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_6_full_n) | ap_sync_reg_channel_write_k1_buffer_V_6);

assign ap_sync_channel_write_k1_buffer_V_7 = ((ap_channel_done_k1_buffer_V_7 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_7_full_n) | ap_sync_reg_channel_write_k1_buffer_V_7);

assign ap_sync_channel_write_k1_buffer_V_8 = ((ap_channel_done_k1_buffer_V_8 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_8_full_n) | ap_sync_reg_channel_write_k1_buffer_V_8);

assign ap_sync_channel_write_k1_buffer_V_9 = ((ap_channel_done_k1_buffer_V_9 & Loop_VITIS_LOOP_38_1_proc_U0_k1_buffer_V_9_full_n) | ap_sync_reg_channel_write_k1_buffer_V_9);

assign ap_sync_channel_write_k3_buffer_V_0 = ((ap_channel_done_k3_buffer_V_0 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_0_full_n) | ap_sync_reg_channel_write_k3_buffer_V_0);

assign ap_sync_channel_write_k3_buffer_V_1 = ((ap_channel_done_k3_buffer_V_1 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_1_full_n) | ap_sync_reg_channel_write_k3_buffer_V_1);

assign ap_sync_channel_write_k3_buffer_V_2 = ((ap_channel_done_k3_buffer_V_2 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_2_full_n) | ap_sync_reg_channel_write_k3_buffer_V_2);

assign ap_sync_channel_write_k3_buffer_V_3 = ((ap_channel_done_k3_buffer_V_3 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_3_full_n) | ap_sync_reg_channel_write_k3_buffer_V_3);

assign ap_sync_channel_write_k3_buffer_V_4 = ((ap_channel_done_k3_buffer_V_4 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_4_full_n) | ap_sync_reg_channel_write_k3_buffer_V_4);

assign ap_sync_channel_write_k3_buffer_V_5 = ((ap_channel_done_k3_buffer_V_5 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_5_full_n) | ap_sync_reg_channel_write_k3_buffer_V_5);

assign ap_sync_channel_write_k3_buffer_V_6 = ((ap_channel_done_k3_buffer_V_6 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_6_full_n) | ap_sync_reg_channel_write_k3_buffer_V_6);

assign ap_sync_channel_write_k3_buffer_V_7 = ((ap_channel_done_k3_buffer_V_7 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_7_full_n) | ap_sync_reg_channel_write_k3_buffer_V_7);

assign ap_sync_channel_write_k3_buffer_V_8 = ((ap_channel_done_k3_buffer_V_8 & Loop_VITIS_LOOP_88_1_proc_U0_k3_buffer_V_8_full_n) | ap_sync_reg_channel_write_k3_buffer_V_8);

assign ap_sync_channel_write_scale_buffer1_V_0 = ((ap_channel_done_scale_buffer1_V_0 & PackReadBuffer_ap_int_16_U0_scale1_full_n) | ap_sync_reg_channel_write_scale_buffer1_V_0);

assign ap_sync_channel_write_scale_buffer1_V_1 = ((ap_channel_done_scale_buffer1_V_1 & PackReadBuffer_ap_int_16_U0_scale11_full_n) | ap_sync_reg_channel_write_scale_buffer1_V_1);

assign ap_sync_channel_write_scale_buffer1_V_2 = ((ap_channel_done_scale_buffer1_V_2 & PackReadBuffer_ap_int_16_U0_scale12_full_n) | ap_sync_reg_channel_write_scale_buffer1_V_2);

assign ap_sync_channel_write_scale_buffer1_V_3 = ((ap_channel_done_scale_buffer1_V_3 & PackReadBuffer_ap_int_16_U0_scale13_full_n) | ap_sync_reg_channel_write_scale_buffer1_V_3);

assign ap_sync_channel_write_scale_buffer1_V_4 = ((ap_channel_done_scale_buffer1_V_4 & PackReadBuffer_ap_int_16_U0_scale14_full_n) | ap_sync_reg_channel_write_scale_buffer1_V_4);

assign ap_sync_channel_write_scale_buffer1_V_5 = ((ap_channel_done_scale_buffer1_V_5 & PackReadBuffer_ap_int_16_U0_scale15_full_n) | ap_sync_reg_channel_write_scale_buffer1_V_5);

assign ap_sync_channel_write_scale_buffer1_V_6 = ((ap_channel_done_scale_buffer1_V_6 & PackReadBuffer_ap_int_16_U0_scale16_full_n) | ap_sync_reg_channel_write_scale_buffer1_V_6);

assign ap_sync_channel_write_scale_buffer1_V_7 = ((ap_channel_done_scale_buffer1_V_7 & PackReadBuffer_ap_int_16_U0_scale17_full_n) | ap_sync_reg_channel_write_scale_buffer1_V_7);

assign ap_sync_channel_write_scale_buffer3_V_0 = ((ap_channel_done_scale_buffer3_V_0 & PackReadBuffer_ap_int_16_U0_scale3_full_n) | ap_sync_reg_channel_write_scale_buffer3_V_0);

assign ap_sync_channel_write_scale_buffer3_V_1 = ((ap_channel_done_scale_buffer3_V_1 & PackReadBuffer_ap_int_16_U0_scale315_full_n) | ap_sync_reg_channel_write_scale_buffer3_V_1);

assign ap_sync_channel_write_scale_buffer3_V_2 = ((ap_channel_done_scale_buffer3_V_2 & PackReadBuffer_ap_int_16_U0_scale316_full_n) | ap_sync_reg_channel_write_scale_buffer3_V_2);

assign ap_sync_channel_write_scale_buffer3_V_3 = ((ap_channel_done_scale_buffer3_V_3 & PackReadBuffer_ap_int_16_U0_scale317_full_n) | ap_sync_reg_channel_write_scale_buffer3_V_3);

assign ap_sync_channel_write_scale_buffer3_V_4 = ((ap_channel_done_scale_buffer3_V_4 & PackReadBuffer_ap_int_16_U0_scale318_full_n) | ap_sync_reg_channel_write_scale_buffer3_V_4);

assign ap_sync_channel_write_scale_buffer3_V_5 = ((ap_channel_done_scale_buffer3_V_5 & PackReadBuffer_ap_int_16_U0_scale319_full_n) | ap_sync_reg_channel_write_scale_buffer3_V_5);

assign ap_sync_channel_write_scale_buffer3_V_6 = ((ap_channel_done_scale_buffer3_V_6 & PackReadBuffer_ap_int_16_U0_scale320_full_n) | ap_sync_reg_channel_write_scale_buffer3_V_6);

assign ap_sync_channel_write_scale_buffer3_V_7 = ((ap_channel_done_scale_buffer3_V_7 & PackReadBuffer_ap_int_16_U0_scale321_full_n) | ap_sync_reg_channel_write_scale_buffer3_V_7);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = S2M_16_8_8_ap_int_128_ap_int_128_U0_ap_done;

assign ap_sync_ready = (ap_sync_top_entry39_U0_ap_ready & ap_sync_PackReadBuffer_ap_int_16_U0_ap_ready & ap_sync_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready & ap_sync_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready & ap_sync_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready & ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready);

assign ap_sync_top_entry39_U0_ap_ready = (top_entry39_U0_ap_ready | ap_sync_reg_top_entry39_U0_ap_ready);

assign bias_buffer1_V_0_t_d1 = 16'd0;

assign bias_buffer1_V_0_t_we1 = 1'b0;

assign bias_buffer1_V_1_t_d1 = 16'd0;

assign bias_buffer1_V_1_t_we1 = 1'b0;

assign bias_buffer1_V_2_t_d1 = 16'd0;

assign bias_buffer1_V_2_t_we1 = 1'b0;

assign bias_buffer1_V_3_t_d1 = 16'd0;

assign bias_buffer1_V_3_t_we1 = 1'b0;

assign bias_buffer1_V_4_t_d1 = 16'd0;

assign bias_buffer1_V_4_t_we1 = 1'b0;

assign bias_buffer1_V_5_t_d1 = 16'd0;

assign bias_buffer1_V_5_t_we1 = 1'b0;

assign bias_buffer1_V_6_t_d1 = 16'd0;

assign bias_buffer1_V_6_t_we1 = 1'b0;

assign bias_buffer1_V_7_t_d1 = 16'd0;

assign bias_buffer1_V_7_t_we1 = 1'b0;

assign bias_buffer3_V_0_t_d1 = 16'd0;

assign bias_buffer3_V_0_t_we1 = 1'b0;

assign bias_buffer3_V_1_t_d1 = 16'd0;

assign bias_buffer3_V_1_t_we1 = 1'b0;

assign bias_buffer3_V_2_t_d1 = 16'd0;

assign bias_buffer3_V_2_t_we1 = 1'b0;

assign bias_buffer3_V_3_t_d1 = 16'd0;

assign bias_buffer3_V_3_t_we1 = 1'b0;

assign bias_buffer3_V_4_t_d1 = 16'd0;

assign bias_buffer3_V_4_t_we1 = 1'b0;

assign bias_buffer3_V_5_t_d1 = 16'd0;

assign bias_buffer3_V_5_t_we1 = 1'b0;

assign bias_buffer3_V_6_t_d1 = 16'd0;

assign bias_buffer3_V_6_t_we1 = 1'b0;

assign bias_buffer3_V_7_t_d1 = 16'd0;

assign bias_buffer3_V_7_t_we1 = 1'b0;

assign conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_continue = 1'b1;

assign conv1x1_v4_512_512_1024_16_16_24_8_4_U0_ap_start = start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_empty_n;

assign conv1x1_v4_512_512_1024_16_16_24_8_4_U0_start_full_n = 1'b1;

assign conv1x1_v4_512_512_1024_16_16_24_8_4_U0_start_write = 1'b0;

assign conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_continue = 1'b1;

assign conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_ap_start = start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_empty_n;

assign conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_start_full_n = 1'b1;

assign conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_start_write = 1'b0;

assign dw_deform_M_512_1024_16_24_8_4_1_U0_ap_continue = 1'b1;

assign dw_deform_M_512_1024_16_24_8_4_1_U0_ap_start = start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_empty_n;

assign dw_deform_M_512_1024_16_24_8_4_1_U0_start_full_n = 1'b1;

assign dw_deform_M_512_1024_16_24_8_4_1_U0_start_write = 1'b0;

assign k3_buffer_V_0_t_d1 = 64'd0;

assign k3_buffer_V_0_t_we1 = 1'b0;

assign k3_buffer_V_1_t_d1 = 64'd0;

assign k3_buffer_V_1_t_we1 = 1'b0;

assign k3_buffer_V_2_t_d1 = 64'd0;

assign k3_buffer_V_2_t_we1 = 1'b0;

assign k3_buffer_V_3_t_d1 = 64'd0;

assign k3_buffer_V_3_t_we1 = 1'b0;

assign k3_buffer_V_4_t_d1 = 64'd0;

assign k3_buffer_V_4_t_we1 = 1'b0;

assign k3_buffer_V_5_t_d1 = 64'd0;

assign k3_buffer_V_5_t_we1 = 1'b0;

assign k3_buffer_V_6_t_d1 = 64'd0;

assign k3_buffer_V_6_t_we1 = 1'b0;

assign k3_buffer_V_7_t_d1 = 64'd0;

assign k3_buffer_V_7_t_we1 = 1'b0;

assign k3_buffer_V_8_t_d1 = 64'd0;

assign k3_buffer_V_8_t_we1 = 1'b0;

assign quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_continue = 1'b1;

assign quantize_mul_shift_24_8_16_16_16_16_23_U0_ap_start = start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_empty_n;

assign quantize_mul_shift_24_8_16_16_16_16_23_U0_start_full_n = 1'b1;

assign quantize_mul_shift_24_8_16_16_16_16_23_U0_start_write = 1'b0;

assign quantize_mul_shift_24_8_16_16_16_16_U0_ap_continue = 1'b1;

assign quantize_mul_shift_24_8_16_16_16_16_U0_ap_start = start_for_quantize_mul_shift_24_8_16_16_16_16_U0_empty_n;

assign quantize_mul_shift_24_8_16_16_16_16_U0_start_full_n = 1'b1;

assign quantize_mul_shift_24_8_16_16_16_16_U0_start_write = 1'b0;

assign scale_buffer1_V_0_t_d1 = 16'd0;

assign scale_buffer1_V_0_t_we1 = 1'b0;

assign scale_buffer1_V_1_t_d1 = 16'd0;

assign scale_buffer1_V_1_t_we1 = 1'b0;

assign scale_buffer1_V_2_t_d1 = 16'd0;

assign scale_buffer1_V_2_t_we1 = 1'b0;

assign scale_buffer1_V_3_t_d1 = 16'd0;

assign scale_buffer1_V_3_t_we1 = 1'b0;

assign scale_buffer1_V_4_t_d1 = 16'd0;

assign scale_buffer1_V_4_t_we1 = 1'b0;

assign scale_buffer1_V_5_t_d1 = 16'd0;

assign scale_buffer1_V_5_t_we1 = 1'b0;

assign scale_buffer1_V_6_t_d1 = 16'd0;

assign scale_buffer1_V_6_t_we1 = 1'b0;

assign scale_buffer1_V_7_t_d1 = 16'd0;

assign scale_buffer1_V_7_t_we1 = 1'b0;

assign scale_buffer3_V_0_t_d1 = 16'd0;

assign scale_buffer3_V_0_t_we1 = 1'b0;

assign scale_buffer3_V_1_t_d1 = 16'd0;

assign scale_buffer3_V_1_t_we1 = 1'b0;

assign scale_buffer3_V_2_t_d1 = 16'd0;

assign scale_buffer3_V_2_t_we1 = 1'b0;

assign scale_buffer3_V_3_t_d1 = 16'd0;

assign scale_buffer3_V_3_t_we1 = 1'b0;

assign scale_buffer3_V_4_t_d1 = 16'd0;

assign scale_buffer3_V_4_t_we1 = 1'b0;

assign scale_buffer3_V_5_t_d1 = 16'd0;

assign scale_buffer3_V_5_t_we1 = 1'b0;

assign scale_buffer3_V_6_t_d1 = 16'd0;

assign scale_buffer3_V_6_t_we1 = 1'b0;

assign scale_buffer3_V_7_t_d1 = 16'd0;

assign scale_buffer3_V_7_t_we1 = 1'b0;

assign start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0_din = 1'b1;

assign start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_din = 1'b1;

assign start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_din = 1'b1;

assign start_for_Block_split7793_proc_U0_din = 1'b1;

assign start_for_Block_split7796_proc_U0_din = 1'b1;

assign start_for_Block_split77_proc_U0_din = 1'b1;

assign start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_din = 1'b1;

assign start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_din = 1'b1;

assign start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_din = 1'b1;

assign start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_din = 1'b1;

assign start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_din = 1'b1;

assign start_for_quantize_mul_shift_24_8_16_16_16_16_U0_din = 1'b1;

assign top_entry39_U0_STRIDE_2 = STRIDE_2;

assign top_entry39_U0_ap_continue = 1'b1;

assign top_entry39_U0_ap_start = ((ap_sync_reg_top_entry39_U0_ap_ready ^ 1'b1) & ap_start);

assign top_entry39_U0_deform = deform;

assign top_entry39_U0_relu1 = relu1;

assign top_entry39_U0_relu3 = relu3;

assign top_entry39_U0_skip1 = skip1;

assign top_entry39_U0_skip3 = skip3;

assign top_entry39_U0_start_full_n = (start_for_quantize_mul_shift_24_8_16_16_16_16_U0_full_n & start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_full_n & start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0_full_n & start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_full_n & start_for_Block_split77_proc_U0_full_n & start_for_Block_split7796_proc_U0_full_n & start_for_Block_split7793_proc_U0_full_n & start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0_full_n & start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0_full_n);

endmodule //top
