{"vcs1":{"timestamp_begin":1684268623.659256023, "rt":1.40, "ut":0.50, "st":0.21}}
{"vcselab":{"timestamp_begin":1684268625.147696684, "rt":1.27, "ut":0.48, "st":0.17}}
{"link":{"timestamp_begin":1684268626.492168901, "rt":0.51, "ut":0.26, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684268623.004831429}
{"VCS_COMP_START_TIME": 1684268623.004831429}
{"VCS_COMP_END_TIME": 1684268628.617341705}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331068}}
{"stitch_vcselab": {"peak_mem": 221012}}
