--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12130 paths analyzed, 1278 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.589ns.
--------------------------------------------------------------------------------
Slack:                  10.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.COUT    Topcya                0.495   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (2.488ns logic, 7.054ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  10.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.492ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y25.A6      net (fanout=18)       0.891   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y25.A       Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_lut[0]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A21
    SLICE_X10Y25.BX      net (fanout=1)        0.891   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[1]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.492ns (2.190ns logic, 7.302ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  10.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.442ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X9Y25.D6       net (fanout=18)       1.102   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X9Y25.D        Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A41
    SLICE_X10Y25.DX      net (fanout=1)        0.706   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
    SLICE_X10Y25.COUT    Tdxcy                 0.121   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.442ns (2.114ns logic, 7.328ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  10.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.423ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X9Y25.A3       net (fanout=18)       1.318   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X9Y25.A        Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A31
    SLICE_X10Y25.CX      net (fanout=1)        0.458   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[2]
    SLICE_X10Y25.COUT    Tcxcy                 0.134   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (2.127ns logic, 7.296ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  10.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.301ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.COUT    Topcya                0.495   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.BMUX    Tcinb                 0.277   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X11Y27.C2      net (fanout=1)        0.825   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[5]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.A3      net (fanout=3)        0.791   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.301ns (2.553ns logic, 6.748ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  10.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.298ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.BMUX    Topab                 0.524   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X11Y27.D2      net (fanout=1)        0.919   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[1]
    SLICE_X11Y27.D       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o82
    SLICE_X12Y27.A2      net (fanout=3)        0.945   BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.298ns (2.305ns logic, 6.993ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  10.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.251ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y25.A6      net (fanout=18)       0.891   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y25.A       Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_lut[0]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A21
    SLICE_X10Y25.BX      net (fanout=1)        0.891   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[1]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.BMUX    Tcinb                 0.277   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X11Y27.C2      net (fanout=1)        0.825   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[5]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.A3      net (fanout=3)        0.791   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.251ns (2.255ns logic, 6.996ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  10.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.201ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X9Y25.D6       net (fanout=18)       1.102   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X9Y25.D        Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A41
    SLICE_X10Y25.DX      net (fanout=1)        0.706   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
    SLICE_X10Y25.COUT    Tdxcy                 0.121   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.BMUX    Tcinb                 0.277   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X11Y27.C2      net (fanout=1)        0.825   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[5]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.A3      net (fanout=3)        0.791   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.201ns (2.179ns logic, 7.022ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  10.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.182ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X9Y25.A3       net (fanout=18)       1.318   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X9Y25.A        Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A31
    SLICE_X10Y25.CX      net (fanout=1)        0.458   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[2]
    SLICE_X10Y25.COUT    Tcxcy                 0.134   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.BMUX    Tcinb                 0.277   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X11Y27.C2      net (fanout=1)        0.825   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[5]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.A3      net (fanout=3)        0.791   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (2.192ns logic, 6.990ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  10.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.141ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X10Y28.A1      net (fanout=18)       1.044   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X10Y28.A       Tilo                  0.235   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[4]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A51
    SLICE_X10Y26.AX      net (fanout=1)        0.490   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[4]
    SLICE_X10Y26.CMUX    Taxc                  0.410   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.141ns (2.090ns logic, 7.051ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  10.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.109ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.CMUX    Topac                 0.624   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X11Y27.D3      net (fanout=1)        0.630   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[2]
    SLICE_X11Y27.D       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o82
    SLICE_X12Y27.A2      net (fanout=3)        0.945   BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.109ns (2.405ns logic, 6.704ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  10.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.073ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y25.A6      net (fanout=18)       0.891   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y25.A       Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_lut[0]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A21
    SLICE_X10Y25.BX      net (fanout=1)        0.891   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[1]
    SLICE_X10Y25.CMUX    Taxc                  0.340   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X11Y27.D3      net (fanout=1)        0.630   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[2]
    SLICE_X11Y27.D       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o82
    SLICE_X12Y27.A2      net (fanout=3)        0.945   BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.073ns (2.121ns logic, 6.952ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  10.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.053ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.BQ      Tcko                  0.430   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X14Y31.A4      net (fanout=10)       1.687   M_rngesus_num[11]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.COUT    Topcya                0.495   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.053ns (2.488ns logic, 6.565ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.050ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y26.D4      net (fanout=18)       1.016   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y26.D       Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[5]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A61
    SLICE_X10Y26.BX      net (fanout=1)        0.473   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[5]
    SLICE_X10Y26.CMUX    Taxc                  0.340   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.050ns (2.044ns logic, 7.006ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  10.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.003ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.BQ      Tcko                  0.430   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X14Y31.A4      net (fanout=10)       1.687   M_rngesus_num[11]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y25.A6      net (fanout=18)       0.891   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y25.A       Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_lut[0]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A21
    SLICE_X10Y25.BX      net (fanout=1)        0.891   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[1]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.003ns (2.190ns logic, 6.813ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  10.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_4 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.995ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_4 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_4
    SLICE_X14Y31.A2      net (fanout=18)       1.629   M_rngesus_num[4]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.COUT    Topcya                0.495   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.995ns (2.488ns logic, 6.507ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  10.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          digitsa/M_c_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.954ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.684 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to digitsa/M_c_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X14Y33.B2      net (fanout=18)       1.094   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X14Y33.B       Tilo                  0.235   digitsa/M_last_q_1
                                                       M_states_q_M_digitsa_value<0>1
    SLICE_X14Y33.A5      net (fanout=3)        0.204   M_digitsa_value[0]
    SLICE_X14Y33.A       Tilo                  0.235   digitsa/M_last_q_1
                                                       digitsa/out1
    SLICE_X15Y34.C1      net (fanout=1)        0.991   digitsa/out
    SLICE_X15Y34.C       Tilo                  0.259   digitsa/M_c_q[3]
                                                       digitsa/out5
    SLICE_X17Y43.B5      net (fanout=4)        1.153   digitsa/M_n_out[13]_PWR_3_o_equal_20_o
    SLICE_X17Y43.CLK     Tas                   0.264   N23
                                                       digitsa/M_c_q_1_rstpot
                                                       digitsa/M_c_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.954ns (1.917ns logic, 7.037ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  11.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.953ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.BQ      Tcko                  0.430   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X14Y31.A4      net (fanout=10)       1.687   M_rngesus_num[11]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X9Y25.D6       net (fanout=18)       1.102   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X9Y25.D        Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A41
    SLICE_X10Y25.DX      net (fanout=1)        0.706   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
    SLICE_X10Y25.COUT    Tdxcy                 0.121   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (2.114ns logic, 6.839ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  11.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_4 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.945ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_4 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_4
    SLICE_X14Y31.A2      net (fanout=18)       1.629   M_rngesus_num[4]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y25.A6      net (fanout=18)       0.891   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y25.A       Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_lut[0]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A21
    SLICE_X10Y25.BX      net (fanout=1)        0.891   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[1]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.945ns (2.190ns logic, 6.755ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  11.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_11 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.934ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_11 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.BQ      Tcko                  0.430   M_rngesus_num[11]
                                                       rngesus/M_w_q_11
    SLICE_X14Y31.A4      net (fanout=10)       1.687   M_rngesus_num[11]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X9Y25.A3       net (fanout=18)       1.318   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X9Y25.A        Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A31
    SLICE_X10Y25.CX      net (fanout=1)        0.458   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[2]
    SLICE_X10Y25.COUT    Tcxcy                 0.134   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.934ns (2.127ns logic, 6.807ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  11.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.929ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.DMUX    Topad                 0.669   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X11Y27.C4      net (fanout=1)        0.559   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[3]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.A3      net (fanout=3)        0.791   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.929ns (2.450ns logic, 6.479ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  11.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.943ns (Levels of Logic = 6)
  Clock Path Skew:      0.009ns (0.623 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.BMUX    Topab                 0.524   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X11Y27.D2      net (fanout=1)        0.919   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[1]
    SLICE_X11Y27.D       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o82
    SLICE_X11Y27.B2      net (fanout=3)        0.556   BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X11Y27.CLK     Tas                   0.373   M_states_q_FSM_FFd4
                                                       M_states_q_FSM_FFd4-In
                                                       M_states_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.943ns (2.339ns logic, 6.604ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_4 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.895ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_4 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_4
    SLICE_X14Y31.A2      net (fanout=18)       1.629   M_rngesus_num[4]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X9Y25.D6       net (fanout=18)       1.102   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X9Y25.D        Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A41
    SLICE_X10Y25.DX      net (fanout=1)        0.706   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
    SLICE_X10Y25.COUT    Tdxcy                 0.121   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.895ns (2.114ns logic, 6.781ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  11.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.909ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.623 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.COUT    Topcya                0.495   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.BMUX    Tcinb                 0.277   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X11Y27.C2      net (fanout=1)        0.825   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[5]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X11Y27.B4      net (fanout=3)        0.365   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X11Y27.CLK     Tas                   0.373   M_states_q_FSM_FFd4
                                                       M_states_q_FSM_FFd4-In
                                                       M_states_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.909ns (2.587ns logic, 6.322ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  11.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_4 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.876ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_4 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.430   M_rngesus_num[5]
                                                       rngesus/M_w_q_4
    SLICE_X14Y31.A2      net (fanout=18)       1.629   M_rngesus_num[4]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X9Y25.A3       net (fanout=18)       1.318   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X9Y25.A        Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A31
    SLICE_X10Y25.CX      net (fanout=1)        0.458   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[2]
    SLICE_X10Y25.COUT    Tcxcy                 0.134   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.CMUX    Tcinc                 0.289   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X12Y27.CX      net (fanout=3)        1.127   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[6]
    SLICE_X12Y27.CMUX    Tcxc                  0.182   M_states_q_FSM_FFd1
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o83_SW0_SW1
    SLICE_X12Y27.A1      net (fanout=1)        0.795   N85
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.876ns (2.127ns logic, 6.749ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  11.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.876ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y25.A6      net (fanout=18)       0.891   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y25.A       Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_lut[0]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A21
    SLICE_X10Y25.BX      net (fanout=1)        0.891   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[1]
    SLICE_X10Y25.DMUX    Tbxd                  0.368   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X11Y27.C4      net (fanout=1)        0.559   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[3]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.A3      net (fanout=3)        0.791   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.876ns (2.149ns logic, 6.727ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  11.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.859ns (Levels of Logic = 7)
  Clock Path Skew:      0.009ns (0.623 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y25.A6      net (fanout=18)       0.891   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y25.A       Tilo                  0.259   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_lut[0]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A21
    SLICE_X10Y25.BX      net (fanout=1)        0.891   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[1]
    SLICE_X10Y25.COUT    Tbxcy                 0.197   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.BMUX    Tcinb                 0.277   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X11Y27.C2      net (fanout=1)        0.825   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[5]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X11Y27.B4      net (fanout=3)        0.365   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X11Y27.CLK     Tas                   0.373   M_states_q_FSM_FFd4
                                                       M_states_q_FSM_FFd4-In
                                                       M_states_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.859ns (2.289ns logic, 6.570ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  11.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          digitsa/M_c_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.804ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.679 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to digitsa/M_c_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X14Y33.B2      net (fanout=18)       1.094   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X14Y33.B       Tilo                  0.235   digitsa/M_last_q_1
                                                       M_states_q_M_digitsa_value<0>1
    SLICE_X14Y33.A5      net (fanout=3)        0.204   M_digitsa_value[0]
    SLICE_X14Y33.A       Tilo                  0.235   digitsa/M_last_q_1
                                                       digitsa/out1
    SLICE_X15Y34.C1      net (fanout=1)        0.991   digitsa/out
    SLICE_X15Y34.C       Tilo                  0.259   digitsa/M_c_q[3]
                                                       digitsa/out5
    SLICE_X17Y41.A4      net (fanout=4)        1.003   digitsa/M_n_out[13]_PWR_3_o_equal_20_o
    SLICE_X17Y41.CLK     Tas                   0.264   digitsa/M_c_q[3]_GND_3_o_equal_2_o
                                                       digitsa/M_c_q_0_rstpot
                                                       digitsa/M_c_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (1.917ns logic, 6.887ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  11.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.818ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X11Y33.C2      net (fanout=18)       0.560   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X11Y33.C       Tilo                  0.259   M_w_q_0_1
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A11
    SLICE_X10Y25.A4      net (fanout=1)        0.974   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]
    SLICE_X10Y25.COUT    Topcya                0.495   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[0]_rt
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_cy[3]
    SLICE_X10Y26.AMUX    Tcina                 0.210   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X11Y27.C5      net (fanout=1)        0.409   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[4]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.A3      net (fanout=3)        0.791   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.818ns (2.486ns logic, 6.332ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  11.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rngesus/M_w_q_12 (FF)
  Destination:          M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.812ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rngesus/M_w_q_12 to M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AQ      Tcko                  0.430   M_rngesus_num[14]
                                                       rngesus/M_w_q_12
    SLICE_X14Y31.A3      net (fanout=10)       2.176   M_rngesus_num[12]
    SLICE_X14Y31.A       Tilo                  0.235   M_w_q_3_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o1_SW1
    SLICE_X11Y33.A2      net (fanout=3)        1.419   N42
    SLICE_X11Y33.A       Tilo                  0.259   M_w_q_0_1
                                                       M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o21
    SLICE_X10Y28.A1      net (fanout=18)       1.044   M_rngesus_num[7]_M_rngesus_num[15]_LessThan_10_o
    SLICE_X10Y28.A       Tilo                  0.235   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[4]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_A51
    SLICE_X10Y26.AX      net (fanout=1)        0.490   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_A[4]
    SLICE_X10Y26.BMUX    Taxb                  0.310   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[7]
                                                       Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_rs_xor<7>
    SLICE_X11Y27.C2      net (fanout=1)        0.825   Mmux_M_rngesus_num[17]_BUS_0002_wide_mux_19_OUT3_split[5]
    SLICE_X11Y27.C       Tilo                  0.259   M_states_q_FSM_FFd4
                                                       BUS_0008_M_rngesus_num[17]_equal_38_o81
    SLICE_X12Y27.A3      net (fanout=3)        0.791   BUS_0008_M_rngesus_num[17]_equal_38_o8
    SLICE_X12Y27.CLK     Tas                   0.339   M_states_q_FSM_FFd1
                                                       M_states_q_FSM_FFd2-In
                                                       M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.812ns (2.067ns logic, 6.745ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_enterbutton_button/CLK0
  Logical resource: enterbutton/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button0_button/CLK0
  Logical resource: button0/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button1_button/CLK0
  Logical resource: button1/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button2_button/CLK0
  Logical resource: button2/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button3_button/CLK0
  Logical resource: button3/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button4_button/CLK0
  Logical resource: button4/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button5_button/CLK0
  Logical resource: button5/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button6_button/CLK0
  Logical resource: button6/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button7_button/CLK0
  Logical resource: button7/edge_detector/M_last_q/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[3]/CLK
  Logical resource: msega/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[3]/CLK
  Logical resource: msega/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[3]/CLK
  Logical resource: msega/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[3]/CLK
  Logical resource: msega/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[7]/CLK
  Logical resource: msega/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[7]/CLK
  Logical resource: msega/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[7]/CLK
  Logical resource: msega/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[7]/CLK
  Logical resource: msega/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[11]/CLK
  Logical resource: msega/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[11]/CLK
  Logical resource: msega/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[11]/CLK
  Logical resource: msega/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[11]/CLK
  Logical resource: msega/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[15]/CLK
  Logical resource: msega/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[15]/CLK
  Logical resource: msega/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[15]/CLK
  Logical resource: msega/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: msega/ctr/M_ctr_q[15]/CLK
  Logical resource: msega/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: msega/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: msega/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter/M_ctr_q[3]/CLK
  Logical resource: timingCounter/M_ctr_q_0/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timingCounter/M_ctr_q[3]/CLK
  Logical resource: timingCounter/M_ctr_q_1/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.589|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12130 paths, 0 nets, and 1392 connections

Design statistics:
   Minimum period:   9.589ns{1}   (Maximum frequency: 104.286MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 09 00:03:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



