<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 5/5] Cortex-A8: remove previous	mcr()/mrc() methods
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%205/5%5D%20Cortex-A8%3A%20remove%20previous%0A%09mcr%28%29/mrc%28%29%20methods&In-Reply-To=%3C200911301859.15768.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013109.html">
   <LINK REL="Next"  HREF="013116.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 5/5] Cortex-A8: remove previous	mcr()/mrc() methods</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%205/5%5D%20Cortex-A8%3A%20remove%20previous%0A%09mcr%28%29/mrc%28%29%20methods&In-Reply-To=%3C200911301859.15768.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 5/5] Cortex-A8: remove previous	mcr()/mrc() methods">david-b at pacbell.net
       </A><BR>
    <I>Tue Dec  1 03:59:15 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="013109.html">[Openocd-development] [patch 4/5] ARM11: remove previous	mcr()/mrc() methods
</A></li>
        <LI>Next message: <A HREF="013116.html">[Openocd-development] [patch 5/5] Cortex-A8: remove previous	mcr()/mrc() methods
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13112">[ date ]</a>
              <a href="thread.html#13112">[ thread ]</a>
              <a href="subject.html#13112">[ subject ]</a>
              <a href="author.html#13112">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>We don't need this code, now that the DPM code handles it.
Neither do we need the ARMv7-A CP15 operations; remove their
remnants too.  And disable a mostly-needless diagnostic.
---
 src/target/armv7a.h    |    7 ---
 src/target/cortex_a8.c |   97 -----------------------------------------------
 2 files changed, 1 insertion(+), 103 deletions(-)

--- a/src/target/armv7a.h
+++ b/src/target/armv7a.h
@@ -62,13 +62,6 @@ struct armv7a_common
 	/* Cache and Memory Management Unit */
 	struct armv4_5_mmu_common armv4_5_mmu;
 
-	int (*read_cp15)(struct target *target,
-			uint32_t op1, uint32_t op2,
-			uint32_t CRn, uint32_t CRm, uint32_t *value);
-	int (*write_cp15)(struct target *target,
-			uint32_t op1, uint32_t op2,
-			uint32_t CRn, uint32_t CRm, uint32_t value);
-
 	int (*examine_debug_reason)(struct target *target);
 	void (*post_debug_entry)(struct target *target);
 
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -159,97 +159,6 @@ static int cortex_a8_read_regs_through_m
 	return retval;
 }
 
-static int cortex_a8_read_cp(struct target *target, uint32_t *value, uint8_t CP,
-		uint8_t op1, uint8_t CRn, uint8_t CRm, uint8_t op2)
-{
-	int retval;
-	struct armv7a_common *armv7a = target_to_armv7a(target);
-	struct swjdp_common *swjdp = &amp;armv7a-&gt;swjdp_info;
-	uint32_t dscr = 0;
-
-	/* MRC(...) to read coprocessor register into r0 */
-	cortex_a8_exec_opcode(target, ARMV4_5_MRC(CP, op1, 0, CRn, CRm, op2),
-			&amp;dscr);
-
-	/* Move R0 to DTRTX */
-	cortex_a8_exec_opcode(target, ARMV4_5_MCR(14, 0, 0, 0, 5, 0),
-			&amp;dscr);
-
-	/* Read DCCTX */
-	retval = mem_ap_read_atomic_u32(swjdp,
-			armv7a-&gt;debug_base + CPUDBG_DTRTX, value);
-
-	return retval;
-}
-
-static int cortex_a8_write_cp(struct target *target, uint32_t value,
-	uint8_t CP, uint8_t op1, uint8_t CRn, uint8_t CRm, uint8_t op2)
-{
-	int retval;
-	uint32_t dscr;
-	struct armv7a_common *armv7a = target_to_armv7a(target);
-	struct swjdp_common *swjdp = &amp;armv7a-&gt;swjdp_info;
-
-	LOG_DEBUG(&quot;CP%i, CRn %i, value 0x%08&quot; PRIx32, CP, CRn, value);
-
-	/* Check that DCCRX is not full */
-	retval = mem_ap_read_atomic_u32(swjdp,
-				armv7a-&gt;debug_base + CPUDBG_DSCR, &amp;dscr);
-	if (dscr &amp; (1 &lt;&lt; DSCR_DTR_RX_FULL))
-	{
-		LOG_ERROR(&quot;DSCR_DTR_RX_FULL, dscr 0x%08&quot; PRIx32, dscr);
-		/* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode  0xEE000E15 */
-		cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0),
-				&amp;dscr);
-	}
-
-	/* Write DTRRX ... sets DSCR.DTRRXfull but exec_opcode() won't care */
-	retval = mem_ap_write_u32(swjdp,
-			armv7a-&gt;debug_base + CPUDBG_DTRRX, value);
-
-	/* Move DTRRX to r0 */
-	cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0), &amp;dscr);
-
-	/* MCR(...) to write r0 to coprocessor */
-	return cortex_a8_exec_opcode(target,
-			ARMV4_5_MCR(CP, op1, 0, CRn, CRm, op2),
-			&amp;dscr);
-}
-
-static int cortex_a8_read_cp15(struct target *target, uint32_t op1, uint32_t op2,
-		uint32_t CRn, uint32_t CRm, uint32_t *value)
-{
-	return cortex_a8_read_cp(target, value, 15, op1, CRn, CRm, op2);
-}
-
-static int cortex_a8_write_cp15(struct target *target, uint32_t op1, uint32_t op2,
-		uint32_t CRn, uint32_t CRm, uint32_t value)
-{
-	return cortex_a8_write_cp(target, value, 15, op1, CRn, CRm, op2);
-}
-
-static int cortex_a8_mrc(struct target *target, int cpnum, uint32_t op1, uint32_t op2, uint32_t CRn, uint32_t CRm, uint32_t *value)
-{
-	if (cpnum!=15)
-	{
-		LOG_ERROR(&quot;Only cp15 is supported&quot;);
-		return ERROR_FAIL;
-	}
-	return cortex_a8_read_cp15(target, op1, op2, CRn, CRm, value);
-}
-
-static int cortex_a8_mcr(struct target *target, int cpnum, uint32_t op1, uint32_t op2, uint32_t CRn, uint32_t CRm, uint32_t value)
-{
-	if (cpnum!=15)
-	{
-		LOG_ERROR(&quot;Only cp15 is supported&quot;);
-		return ERROR_FAIL;
-	}
-	return cortex_a8_write_cp15(target, op1, op2, CRn, CRm, value);
-}
-
-
-
 static int cortex_a8_dap_read_coreregister_u32(struct target *target,
 		uint32_t *value, int regnum)
 {
@@ -421,7 +330,7 @@ static int cortex_a8_read_dcc(struct cor
 
 	retval = mem_ap_read_atomic_u32(swjdp,
 			a8-&gt;armv7a_common.debug_base + CPUDBG_DTRTX, data);
-	LOG_DEBUG(&quot;read DCC 0x%08&quot; PRIx32, *data);
+	//LOG_DEBUG(&quot;read DCC 0x%08&quot; PRIx32, *data);
 
 	if (dscr_p)
 		*dscr_p = dscr;
@@ -1642,8 +1551,6 @@ static int cortex_a8_init_arch_info(stru
 //	armv7a-&gt;armv4_5_mmu.enable_mmu_caches = armv7a_enable_mmu_caches;
 	armv7a-&gt;armv4_5_mmu.has_tiny_pages = 1;
 	armv7a-&gt;armv4_5_mmu.mmu_enabled = 0;
-	armv7a-&gt;read_cp15 = cortex_a8_read_cp15;
-	armv7a-&gt;write_cp15 = cortex_a8_write_cp15;
 
 
 //	arm7_9-&gt;handle_target_request = cortex_a8_handle_target_request;
@@ -1752,6 +1659,4 @@ struct target_type cortexa8_target = {
 	.target_create = cortex_a8_target_create,
 	.init_target = cortex_a8_init_target,
 	.examine = cortex_a8_examine,
-	.mrc = cortex_a8_mrc,
-	.mcr = cortex_a8_mcr,
 };

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013109.html">[Openocd-development] [patch 4/5] ARM11: remove previous	mcr()/mrc() methods
</A></li>
	<LI>Next message: <A HREF="013116.html">[Openocd-development] [patch 5/5] Cortex-A8: remove previous	mcr()/mrc() methods
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13112">[ date ]</a>
              <a href="thread.html#13112">[ thread ]</a>
              <a href="subject.html#13112">[ subject ]</a>
              <a href="author.html#13112">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
