{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 18:12:15 2011 " "Info: Processing started: Thu May 12 18:12:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB1 -c LAB1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB1 -c LAB1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "switch " "Info: Assuming node \"switch\" is an undefined clock" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "switch" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "division:A1\|oclk " "Info: Detected ripple clock \"division:A1\|oclk\" as buffer" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 201 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:A1\|oclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register division:A1\|i\[17\] register division:A1\|i\[16\] 159.52 MHz 6.269 ns Internal " "Info: Clock \"clk\" has Internal fmax of 159.52 MHz between source register \"division:A1\|i\[17\]\" and destination register \"division:A1\|i\[16\]\" (period= 6.269 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.950 ns + Longest register register " "Info: + Longest register to register delay is 5.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns division:A1\|i\[17\] 1 REG LC_X48_Y16_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y16_N4; Fanout = 5; REG Node = 'division:A1\|i\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:A1|i[17] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.390 ns) 2.175 ns division:A1\|oclk~2 2 COMB LC_X46_Y16_N6 1 " "Info: 2: + IC(1.785 ns) + CELL(0.390 ns) = 2.175 ns; Loc. = LC_X46_Y16_N6; Fanout = 1; COMB Node = 'division:A1\|oclk~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { division:A1|i[17] division:A1|oclk~2 } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.101 ns) 2.645 ns division:A1\|oclk~3 3 COMB LC_X46_Y16_N2 1 " "Info: 3: + IC(0.369 ns) + CELL(0.101 ns) = 2.645 ns; Loc. = LC_X46_Y16_N2; Fanout = 1; COMB Node = 'division:A1\|oclk~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { division:A1|oclk~2 division:A1|oclk~3 } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.101 ns) 3.382 ns division:A1\|oclk~4 4 COMB LC_X47_Y16_N8 8 " "Info: 4: + IC(0.636 ns) + CELL(0.101 ns) = 3.382 ns; Loc. = LC_X47_Y16_N8; Fanout = 8; COMB Node = 'division:A1\|oclk~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { division:A1|oclk~3 division:A1|oclk~4 } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.258 ns) 4.047 ns division:A1\|i\[20\]~65 5 COMB LC_X47_Y16_N2 25 " "Info: 5: + IC(0.407 ns) + CELL(0.258 ns) = 4.047 ns; Loc. = LC_X47_Y16_N2; Fanout = 25; COMB Node = 'division:A1\|i\[20\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { division:A1|oclk~4 division:A1|i[20]~65 } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.767 ns) 5.950 ns division:A1\|i\[16\] 6 REG LC_X48_Y15_N9 4 " "Info: 6: + IC(1.136 ns) + CELL(0.767 ns) = 5.950 ns; Loc. = LC_X48_Y15_N9; Fanout = 4; REG Node = 'division:A1\|i\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { division:A1|i[20]~65 division:A1|i[16] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.617 ns ( 27.18 % ) " "Info: Total cell delay = 1.617 ns ( 27.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.333 ns ( 72.82 % ) " "Info: Total interconnect delay = 4.333 ns ( 72.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { division:A1|i[17] division:A1|oclk~2 division:A1|oclk~3 division:A1|oclk~4 division:A1|i[20]~65 division:A1|i[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { division:A1|i[17] {} division:A1|oclk~2 {} division:A1|oclk~3 {} division:A1|oclk~4 {} division:A1|i[20]~65 {} division:A1|i[16] {} } { 0.000ns 1.785ns 0.369ns 0.636ns 0.407ns 1.136ns } { 0.000ns 0.390ns 0.101ns 0.101ns 0.258ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.088 ns - Smallest " "Info: - Smallest clock skew is -0.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.662 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.629 ns) 2.662 ns division:A1\|i\[16\] 2 REG LC_X48_Y15_N9 4 " "Info: 2: + IC(0.734 ns) + CELL(0.629 ns) = 2.662 ns; Loc. = LC_X48_Y15_N9; Fanout = 4; REG Node = 'division:A1\|i\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { clk division:A1|i[16] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 72.43 % ) " "Info: Total cell delay = 1.928 ns ( 72.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 27.57 % ) " "Info: Total interconnect delay = 0.734 ns ( 27.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk division:A1|i[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk {} clk~out0 {} division:A1|i[16] {} } { 0.000ns 0.000ns 0.734ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.629 ns) 2.750 ns division:A1\|i\[17\] 2 REG LC_X48_Y16_N4 5 " "Info: 2: + IC(0.822 ns) + CELL(0.629 ns) = 2.750 ns; Loc. = LC_X48_Y16_N4; Fanout = 5; REG Node = 'division:A1\|i\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { clk division:A1|i[17] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 70.11 % ) " "Info: Total cell delay = 1.928 ns ( 70.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.822 ns ( 29.89 % ) " "Info: Total interconnect delay = 0.822 ns ( 29.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk division:A1|i[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~out0 {} division:A1|i[17] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk division:A1|i[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk {} clk~out0 {} division:A1|i[16] {} } { 0.000ns 0.000ns 0.734ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk division:A1|i[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~out0 {} division:A1|i[17] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { division:A1|i[17] division:A1|oclk~2 division:A1|oclk~3 division:A1|oclk~4 division:A1|i[20]~65 division:A1|i[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { division:A1|i[17] {} division:A1|oclk~2 {} division:A1|oclk~3 {} division:A1|oclk~4 {} division:A1|i[20]~65 {} division:A1|i[16] {} } { 0.000ns 1.785ns 0.369ns 0.636ns 0.407ns 1.136ns } { 0.000ns 0.390ns 0.101ns 0.101ns 0.258ns 0.767ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk division:A1|i[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk {} clk~out0 {} division:A1|i[16] {} } { 0.000ns 0.000ns 0.734ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk division:A1|i[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~out0 {} division:A1|i[17] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "switch register register auto auto 320.1 MHz Internal " "Info: Clock \"switch\" Internal fmax is restricted to 320.1 MHz between source register \"auto\" and destination register \"auto\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.770 ns + Longest register register " "Info: + Longest register to register delay is 0.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns auto 1 REG LC_X47_Y26_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y26_N6; Fanout = 9; REG Node = 'auto'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { auto } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.273 ns) 0.770 ns auto 2 REG LC_X47_Y26_N6 9 " "Info: 2: + IC(0.497 ns) + CELL(0.273 ns) = 0.770 ns; Loc. = LC_X47_Y26_N6; Fanout = 9; REG Node = 'auto'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { auto auto } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 35.45 % ) " "Info: Total cell delay = 0.273 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 64.55 % ) " "Info: Total interconnect delay = 0.497 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { auto auto } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.770 ns" { auto {} auto {} } { 0.000ns 0.497ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch destination 4.533 ns + Shortest register " "Info: + Shortest clock path from clock \"switch\" to destination register is 4.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns switch 1 CLK PIN_G20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G20; Fanout = 1; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.605 ns) + CELL(0.629 ns) 4.533 ns auto 2 REG LC_X47_Y26_N6 9 " "Info: 2: + IC(2.605 ns) + CELL(0.629 ns) = 4.533 ns; Loc. = LC_X47_Y26_N6; Fanout = 9; REG Node = 'auto'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.234 ns" { switch auto } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 42.53 % ) " "Info: Total cell delay = 1.928 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.605 ns ( 57.47 % ) " "Info: Total interconnect delay = 2.605 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { switch auto } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.533 ns" { switch {} switch~out0 {} auto {} } { 0.000ns 0.000ns 2.605ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch source 4.533 ns - Longest register " "Info: - Longest clock path from clock \"switch\" to source register is 4.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns switch 1 CLK PIN_G20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G20; Fanout = 1; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.605 ns) + CELL(0.629 ns) 4.533 ns auto 2 REG LC_X47_Y26_N6 9 " "Info: 2: + IC(2.605 ns) + CELL(0.629 ns) = 4.533 ns; Loc. = LC_X47_Y26_N6; Fanout = 9; REG Node = 'auto'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.234 ns" { switch auto } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 42.53 % ) " "Info: Total cell delay = 1.928 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.605 ns ( 57.47 % ) " "Info: Total interconnect delay = 2.605 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { switch auto } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.533 ns" { switch {} switch~out0 {} auto {} } { 0.000ns 0.000ns 2.605ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { switch auto } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.533 ns" { switch {} switch~out0 {} auto {} } { 0.000ns 0.000ns 2.605ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { auto auto } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.770 ns" { auto {} auto {} } { 0.000ns 0.497ns } { 0.000ns 0.273ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { switch auto } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.533 ns" { switch {} switch~out0 {} auto {} } { 0.000ns 0.000ns 2.605ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { auto } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { auto {} } {  } {  } "" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 10 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wout\[7\] chn clk 2.715 ns register " "Info: tsu for register \"wout\[7\]\" (data pin = \"chn\", clock pin = \"clk\") is 2.715 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.028 ns + Longest pin register " "Info: + Longest pin to register delay is 11.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns chn 1 PIN PIN_G14 8 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G14; Fanout = 8; PIN Node = 'chn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { chn } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.593 ns) + CELL(0.258 ns) 8.150 ns always0~0 2 COMB LC_X45_Y23_N2 4 " "Info: 2: + IC(6.593 ns) + CELL(0.258 ns) = 8.150 ns; Loc. = LC_X45_Y23_N2; Fanout = 4; COMB Node = 'always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.851 ns" { chn always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.522 ns) 10.103 ns wout\[7\]~56 3 COMB LC_X48_Y25_N3 4 " "Info: 3: + IC(1.431 ns) + CELL(0.522 ns) = 10.103 ns; Loc. = LC_X48_Y25_N3; Fanout = 4; COMB Node = 'wout\[7\]~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { always0~0 wout[7]~56 } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.537 ns) 11.028 ns wout\[7\] 4 REG LC_X48_Y25_N5 3 " "Info: 4: + IC(0.388 ns) + CELL(0.537 ns) = 11.028 ns; Loc. = LC_X48_Y25_N5; Fanout = 3; REG Node = 'wout\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { wout[7]~56 wout[7] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.616 ns ( 23.72 % ) " "Info: Total cell delay = 2.616 ns ( 23.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.412 ns ( 76.28 % ) " "Info: Total interconnect delay = 8.412 ns ( 76.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.028 ns" { chn always0~0 wout[7]~56 wout[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.028 ns" { chn {} chn~out0 {} always0~0 {} wout[7]~56 {} wout[7] {} } { 0.000ns 0.000ns 6.593ns 1.431ns 0.388ns } { 0.000ns 1.299ns 0.258ns 0.522ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.346 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.827 ns) 2.860 ns division:A1\|oclk 2 REG LC_X48_Y15_N8 13 " "Info: 2: + IC(0.734 ns) + CELL(0.827 ns) = 2.860 ns; Loc. = LC_X48_Y15_N8; Fanout = 13; REG Node = 'division:A1\|oclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clk division:A1|oclk } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.857 ns) + CELL(0.629 ns) 8.346 ns wout\[7\] 3 REG LC_X48_Y25_N5 3 " "Info: 3: + IC(4.857 ns) + CELL(0.629 ns) = 8.346 ns; Loc. = LC_X48_Y25_N5; Fanout = 3; REG Node = 'wout\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { division:A1|oclk wout[7] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 33.01 % ) " "Info: Total cell delay = 2.755 ns ( 33.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.591 ns ( 66.99 % ) " "Info: Total interconnect delay = 5.591 ns ( 66.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { clk division:A1|oclk wout[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { clk {} clk~out0 {} division:A1|oclk {} wout[7] {} } { 0.000ns 0.000ns 0.734ns 4.857ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.028 ns" { chn always0~0 wout[7]~56 wout[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.028 ns" { chn {} chn~out0 {} always0~0 {} wout[7]~56 {} wout[7] {} } { 0.000ns 0.000ns 6.593ns 1.431ns 0.388ns } { 0.000ns 1.299ns 0.258ns 0.522ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { clk division:A1|oclk wout[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { clk {} clk~out0 {} division:A1|oclk {} wout[7] {} } { 0.000ns 0.000ns 0.734ns 4.857ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk B\[0\] out_state.S1 17.458 ns register " "Info: tco from clock \"clk\" to destination pin \"B\[0\]\" through register \"out_state.S1\" is 17.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.346 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.827 ns) 2.860 ns division:A1\|oclk 2 REG LC_X48_Y15_N8 13 " "Info: 2: + IC(0.734 ns) + CELL(0.827 ns) = 2.860 ns; Loc. = LC_X48_Y15_N8; Fanout = 13; REG Node = 'division:A1\|oclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clk division:A1|oclk } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.857 ns) + CELL(0.629 ns) 8.346 ns out_state.S1 3 REG LC_X46_Y25_N1 7 " "Info: 3: + IC(4.857 ns) + CELL(0.629 ns) = 8.346 ns; Loc. = LC_X46_Y25_N1; Fanout = 7; REG Node = 'out_state.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { division:A1|oclk out_state.S1 } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 33.01 % ) " "Info: Total cell delay = 2.755 ns ( 33.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.591 ns ( 66.99 % ) " "Info: Total interconnect delay = 5.591 ns ( 66.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { clk division:A1|oclk out_state.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { clk {} clk~out0 {} division:A1|oclk {} out_state.S1 {} } { 0.000ns 0.000ns 0.734ns 4.857ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.914 ns + Longest register pin " "Info: + Longest register to pin delay is 8.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_state.S1 1 REG LC_X46_Y25_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y25_N1; Fanout = 7; REG Node = 'out_state.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state.S1 } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.258 ns) 1.420 ns A~0 2 COMB LC_X45_Y23_N5 2 " "Info: 2: + IC(1.162 ns) + CELL(0.258 ns) = 1.420 ns; Loc. = LC_X45_Y23_N5; Fanout = 2; COMB Node = 'A~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { out_state.S1 A~0 } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.615 ns) + CELL(1.879 ns) 8.914 ns B\[0\] 3 PIN PIN_C3 0 " "Info: 3: + IC(5.615 ns) + CELL(1.879 ns) = 8.914 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'B\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { A~0 B[0] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.137 ns ( 23.97 % ) " "Info: Total cell delay = 2.137 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.777 ns ( 76.03 % ) " "Info: Total interconnect delay = 6.777 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.914 ns" { out_state.S1 A~0 B[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.914 ns" { out_state.S1 {} A~0 {} B[0] {} } { 0.000ns 1.162ns 5.615ns } { 0.000ns 0.258ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { clk division:A1|oclk out_state.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { clk {} clk~out0 {} division:A1|oclk {} out_state.S1 {} } { 0.000ns 0.000ns 0.734ns 4.857ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.914 ns" { out_state.S1 A~0 B[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.914 ns" { out_state.S1 {} A~0 {} B[0] {} } { 0.000ns 1.162ns 5.615ns } { 0.000ns 0.258ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "wout\[2\] rst clk 1.844 ns register " "Info: th for register \"wout\[2\]\" (data pin = \"rst\", clock pin = \"clk\") is 1.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.346 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_K6 33 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.827 ns) 2.860 ns division:A1\|oclk 2 REG LC_X48_Y15_N8 13 " "Info: 2: + IC(0.734 ns) + CELL(0.827 ns) = 2.860 ns; Loc. = LC_X48_Y15_N8; Fanout = 13; REG Node = 'division:A1\|oclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clk division:A1|oclk } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.857 ns) + CELL(0.629 ns) 8.346 ns wout\[2\] 3 REG LC_X46_Y25_N3 8 " "Info: 3: + IC(4.857 ns) + CELL(0.629 ns) = 8.346 ns; Loc. = LC_X46_Y25_N3; Fanout = 8; REG Node = 'wout\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.486 ns" { division:A1|oclk wout[2] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 33.01 % ) " "Info: Total cell delay = 2.755 ns ( 33.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.591 ns ( 66.99 % ) " "Info: Total interconnect delay = 5.591 ns ( 66.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { clk division:A1|oclk wout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { clk {} clk~out0 {} division:A1|oclk {} wout[2] {} } { 0.000ns 0.000ns 0.734ns 4.857ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.515 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns rst 1 PIN PIN_D14 6 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_D14; Fanout = 6; PIN Node = 'rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.937 ns) + CELL(0.273 ns) 6.515 ns wout\[2\] 2 REG LC_X46_Y25_N3 8 " "Info: 2: + IC(4.937 ns) + CELL(0.273 ns) = 6.515 ns; Loc. = LC_X46_Y25_N3; Fanout = 8; REG Node = 'wout\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { rst wout[2] } "NODE_NAME" } } { "LAB1.v" "" { Text "D:/LAB1/LAB1.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 24.22 % ) " "Info: Total cell delay = 1.578 ns ( 24.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.937 ns ( 75.78 % ) " "Info: Total interconnect delay = 4.937 ns ( 75.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { rst wout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { rst {} rst~out0 {} wout[2] {} } { 0.000ns 0.000ns 4.937ns } { 0.000ns 1.305ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { clk division:A1|oclk wout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { clk {} clk~out0 {} division:A1|oclk {} wout[2] {} } { 0.000ns 0.000ns 0.734ns 4.857ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.515 ns" { rst wout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.515 ns" { rst {} rst~out0 {} wout[2] {} } { 0.000ns 0.000ns 4.937ns } { 0.000ns 1.305ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 18:12:17 2011 " "Info: Processing ended: Thu May 12 18:12:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
