# Lab # 3 - Nmos IC with ESD
# Table of contents
1. [Introduction](#introduction)
2. [Schematics](#paragraph1)
   
   1.[Nmos](#Nmos)
   
   2.[Final_IC_Not_ESD](#Final_IC_Not_ESD)
   
   3.[pActive_nWell] (#pActive_nWell)

   4.[pWell_nActive] (#pWell_nActive)
   
   5.[Pad_ESD] (#Pad_ESD)

   6.[Padframe_ESD] (#Padframe_ESD)

   7.[Final_IC_ESD](#Final_IC_ESD) 
4. [Layout](#paragraph3)


   1.[Nmos](#Nmos)
   
   2.[Final_IC_Not_ESD](#Final_IC_Not_ESD)
   
   3.[pActive_nWell] (#pActive_nWell)

   4.[pWell_nActive] (#pWell_nActive)
   
   5.[Pad_ESD] (#Pad_ESD)

   6.[Padframe_ESD] (#Padframe_ESD)

   7.[Final_IC_ESD](#Final_IC_ESD)
## Introduction <a name="introduction"></a>
    1. The objective of Lab 3 was to create a final ic with ESD protection using the pad and the padframe from tutorial 2 done in class and the Nmos from tutorial 3. The reason why ESD protection is necessary is because so that we can protect the electronic components and the IC from being damaged.
## Schematics <a name="Schematics"></a>
   1. This section covers the schematics of the Nmos, Final_IC_Not_ESD, pActive_nWell, pWell_nActive, Pad_ESD, Padframe_ESD, and Final_IC_ESD in the sub sections provided below.
## Nmos <a name="Nmos"></a>
   1. Figure 1 below shows the schematic of the Nmos that is a length of 2 and a width of 10 and shows the where the drain, gate, and source are located on the Nmos.
      
      <img width="686" alt="Nmos_IV" src="https://github.com/Kkihamin/ENCE_3501_Projects/assets/129350322/1a478170-3ce0-4ecc-bbfa-7b62185e8155">

      Figure 1: Schematic of NMOS



 
