
---------- Begin Simulation Statistics ----------
final_tick                                33762942000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170010                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481056                       # Number of bytes of host memory used
host_op_rate                                   345203                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    78.83                       # Real time elapsed on the host
host_tick_rate                              428276007                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13402645                       # Number of instructions simulated
sim_ops                                      27213938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033763                       # Number of seconds simulated
sim_ticks                                 33762942000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.752588                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5693340                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461191                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35073                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493538                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       27019348                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.148091                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5358540                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          607                       # TLB misses on write requests
system.cpu0.numCycles                        67525884                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40506536                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3402645                       # Number of instructions committed
system.cpu1.committedOps                      6236396                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             19.845116                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1977744                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     560914                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2040                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2949316                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        11088                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       57283610                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.050390                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1277903                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu1.numCycles                        67525884                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3079736     49.38%     49.42% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     49.43% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     49.45% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     49.45% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     49.45% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     49.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     49.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     49.45% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     49.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     49.45% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     49.45% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     49.47% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     49.47% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     49.48% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.50% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.20%     52.72% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.14%     54.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.03%     54.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2813296     45.11%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6236396                       # Class of committed instruction
system.cpu1.tickCycles                       10242274                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       405633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        812307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1913829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3827724                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            363                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              35993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       372782                       # Transaction distribution
system.membus.trans_dist::CleanEvict            32851                       # Transaction distribution
system.membus.trans_dist::ReadExReq            370681                       # Transaction distribution
system.membus.trans_dist::ReadExResp           370681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         35993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1218981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1218981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1218981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49885184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49885184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49885184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            406674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  406674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              406674                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2480414500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2153037250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215522                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215522                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215522                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1142859                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1142859                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1142859                       # number of overall misses
system.cpu0.icache.overall_misses::total      1142859                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  15911004000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  15911004000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  15911004000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  15911004000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5358381                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5358381                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5358381                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5358381                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213284                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213284                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213284                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213284                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13922.105877                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13922.105877                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13922.105877                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13922.105877                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1142842                       # number of writebacks
system.cpu0.icache.writebacks::total          1142842                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1142859                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1142859                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1142859                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1142859                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  14768146000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  14768146000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  14768146000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  14768146000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213284                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213284                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213284                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213284                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12922.106752                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12922.106752                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12922.106752                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12922.106752                       # average overall mshr miss latency
system.cpu0.icache.replacements               1142842                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1142859                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1142859                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  15911004000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  15911004000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5358381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5358381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213284                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213284                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13922.105877                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13922.105877                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1142859                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1142859                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  14768146000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  14768146000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213284                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213284                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12922.106752                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12922.106752                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999591                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5358380                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1142858                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.688579                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999591                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44009906                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44009906                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327465                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327465                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328421                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328421                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462140                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462140                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463238                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463238                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10110260500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10110260500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10110260500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10110260500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789605                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789605                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791659                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121949                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121949                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122173                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122173                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21877.051326                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21877.051326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21825.196767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21825.196767                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       194757                       # number of writebacks
system.cpu0.dcache.writebacks::total           194757                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76380                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76380                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385760                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385760                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386798                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386798                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7590863500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7590863500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7633285500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7633285500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101794                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101794                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102013                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102013                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19677.684311                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19677.684311                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19734.552661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19734.552661                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386782                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297596                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297596                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5676108500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5676108500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125435                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125435                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19073.201589                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19073.201589                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12928                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284668                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284668                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5101429000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5101429000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17920.626835                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17920.626835                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252557                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252557                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164544                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164544                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4434152000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4434152000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116113                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116113                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26948.123298                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26948.123298                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63452                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63452                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2489434500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2489434500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071337                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071337                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24625.435247                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24625.435247                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          956                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          956                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1098                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1098                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.534567                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.534567                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     42422000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     42422000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 40868.978805                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40868.978805                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999616                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715219                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386798                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.605063                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999616                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30720070                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30720070                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1268974                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1268974                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1268974                       # number of overall hits
system.cpu1.icache.overall_hits::total        1268974                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8886                       # number of overall misses
system.cpu1.icache.overall_misses::total         8886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    251960500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    251960500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    251960500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    251960500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1277860                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1277860                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1277860                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1277860                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006954                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006954                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006954                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006954                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28354.771551                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28354.771551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28354.771551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28354.771551                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8870                       # number of writebacks
system.cpu1.icache.writebacks::total             8870                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8886                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    243074500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    243074500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    243074500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    243074500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006954                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006954                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006954                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006954                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27354.771551                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27354.771551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27354.771551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27354.771551                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8870                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1268974                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1268974                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    251960500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    251960500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1277860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1277860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006954                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006954                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28354.771551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28354.771551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    243074500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    243074500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006954                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006954                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27354.771551                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27354.771551                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999571                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1277860                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.805987                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999571                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10231766                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10231766                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2767310                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2767310                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2767310                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2767310                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       732280                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        732280                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       732280                       # number of overall misses
system.cpu1.dcache.overall_misses::total       732280                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  59505716500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  59505716500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  59505716500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  59505716500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3499590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3499590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3499590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3499590                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209247                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209247                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209247                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209247                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81260.879035                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81260.879035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81260.879035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81260.879035                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       361334                       # number of writebacks
system.cpu1.dcache.writebacks::total           361334                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       356928                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       356928                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       356928                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       356928                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       375352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       375352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       375352                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       375352                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  29636715500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29636715500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  29636715500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29636715500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107256                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107256                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107256                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107256                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78957.126910                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78957.126910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78957.126910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78957.126910                       # average overall mshr miss latency
system.cpu1.dcache.replacements                375335                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       541980                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         541980                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    443635000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    443635000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       558380                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       558380                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.029371                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029371                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 27050.914634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27050.914634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    413923500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    413923500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028826                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028826                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 25715.923211                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25715.923211                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2225330                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2225330                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       715880                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       715880                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59062081500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59062081500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2941210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2941210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243396                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243396                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82502.767922                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82502.767922                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       356624                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       356624                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       359256                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       359256                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  29222792000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29222792000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122146                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122146                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81342.530118                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81342.530118                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3142661                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           375351                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.372593                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28372071                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28372071                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1132342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              349776                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6996                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18106                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1507220                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1132342                       # number of overall hits
system.l2.overall_hits::.cpu0.data             349776                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6996                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18106                       # number of overall hits
system.l2.overall_hits::total                 1507220                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             37022                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1890                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            357246                       # number of demand (read+write) misses
system.l2.demand_misses::total                 406675                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10517                       # number of overall misses
system.l2.overall_misses::.cpu0.data            37022                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1890                       # number of overall misses
system.l2.overall_misses::.cpu1.data           357246                       # number of overall misses
system.l2.overall_misses::total                406675                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    932429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3310859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    151676500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  28797562500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33192527500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    932429000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3310859500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    151676500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  28797562500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33192527500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1142859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386798                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          375352                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1913895                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1142859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386798                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         375352                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1913895                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.095714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.212694                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.951763                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212486                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.095714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.212694                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.951763                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212486                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88659.218408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89429.514883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80252.116402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80609.894862                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81619.296736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88659.218408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89429.514883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80252.116402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80609.894862                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81619.296736                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              372782                       # number of writebacks
system.l2.writebacks::total                    372782                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        10517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        37022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       357246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            406675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        37022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       357246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           406675                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    827259000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2940639500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    132776500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  25225112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29125787500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    827259000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2940639500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    132776500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  25225112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29125787500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.095714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.212694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.951763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.095714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.212694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.951763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78659.218408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79429.514883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70252.116402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70609.922854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71619.321325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78659.218408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79429.514883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70252.116402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70609.922854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71619.321325                       # average overall mshr miss latency
system.l2.replacements                         405917                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       556091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           556091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       556091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       556091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1151712                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1151712                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1151712                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1151712                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           79                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            79                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            84611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89697                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         354170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              370682                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1419977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  28545870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29965847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       359256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            460379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.163286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85996.669089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80599.344947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80839.768319                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       354170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         370682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1254857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  25004180000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26259037000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.163286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75996.669089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70599.373182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70839.795296                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1132342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1139338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    932429000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    151676500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1084105500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1142859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1151745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.212694                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88659.218408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80252.116402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87378.536310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    827259000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    132776500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    960035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.212694                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78659.218408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70252.116402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77378.536310                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       265165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            278185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        20510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1890882500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    251692500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2142575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.071795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.191103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92193.198440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81824.609883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90840.964979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        20510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1685782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    220932500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1906715000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.071795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.191103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82193.198440                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71824.609883                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80840.964979                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.049370                       # Cycle average of tags in use
system.l2.tags.total_refs                     3827644                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    406941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.405894                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.077381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      315.231160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      449.908716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.856814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      253.975299                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.307843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.439364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.248023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999072                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31028733                       # Number of tag accesses
system.l2.tags.data_accesses                 31028733                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        673088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2369408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22863680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26027136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       673088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        794048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23858048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23858048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          37022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         357245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              406674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       372782                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             372782                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19935703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         70177771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3582626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        677182693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770878794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19935703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3582626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23518330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      706634155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            706634155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      706634155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19935703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        70177771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3582626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       677182693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1477512949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     36851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    357152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000291820500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23245                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23245                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1163861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             350101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      406674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     372782                       # Number of write requests accepted
system.mem_ctrls.readBursts                    406674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   372782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    264                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23059                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4727740500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2032050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12347928000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11632.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30382.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   353524                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  340980                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                406674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               372782                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  375690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        84653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    589.064156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   342.943915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   437.845768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24498     28.94%     28.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7493      8.85%     37.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3864      4.56%     42.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2615      3.09%     45.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2127      2.51%     47.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1824      2.15%     50.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1868      2.21%     52.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2279      2.69%     55.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38085     44.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        84653                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.483158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.107747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.670935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          23026     99.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           154      0.66%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            32      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23245                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.035621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.302040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22896     98.50%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.13%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              176      0.76%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              125      0.54%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23245                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26010240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23855872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26027136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23858048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       770.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       706.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    706.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33762919000                       # Total gap between requests
system.mem_ctrls.avgGap                      43316.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       673088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2358464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22857728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23855872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19935703.470390703529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 69853628.276824936271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3582626.182279968634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 677006405.425214529037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 706569705.921954393387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        37022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       357245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       372782                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    393960250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1410506750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55285500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  10488175500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 837060505500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37459.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38099.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29251.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29358.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2245442.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            281580180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            149659620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1428771120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          971290620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2665079040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12495380970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2442543840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20434305390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.228815                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6188437500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1127360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26447144500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            322849380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            171598515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1472996280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          974453940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2665079040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12677101530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2289516000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20573594685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.354324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5795195500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1127360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26840386500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1453515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       928873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1151712                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          239161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           460379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          460378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1151745                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301771                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3428559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1126038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5741617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146284800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37219520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     47147840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              231788544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          405917                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23858048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2319812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000156                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2319449     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    363      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2319812                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3621665000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         567254028                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13349458                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580274344                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1714330413                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33762942000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
