Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 22:08:18 2024
| Host         : Macbook-SE-M16-Pepper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_system_timing_summary_routed.rpt -pb uart_system_timing_summary_routed.pb -rpx uart_system_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    86          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (160)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 84 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (160)
--------------------------------------------------
 There are 160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.134        0.000                      0                   34        0.240        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.134        0.000                      0                   34        0.240        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 2.001ns (52.168%)  route 1.835ns (47.832%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.436    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.770 r  clk_div_inst/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.849     8.619    clk_div_inst/data0[10]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.303     8.922 r  clk_div_inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.922    clk_div_inst/counter_0[10]
    SLICE_X32Y47         FDCE                                         r  clk_div_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_div_inst/CLK
    SLICE_X32Y47         FDCE                                         r  clk_div_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.029    15.056    clk_div_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 2.027ns (52.773%)  route 1.814ns (47.227%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.436    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  clk_div_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.550    clk_div_inst/counter_reg[12]_i_2_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.772 r  clk_div_inst/counter_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.828     8.600    clk_div_inst/data0[13]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.327     8.927 r  clk_div_inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.927    clk_div_inst/counter_0[13]
    SLICE_X32Y47         FDCE                                         r  clk_div_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_div_inst/CLK
    SLICE_X32Y47         FDCE                                         r  clk_div_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.075    15.102    clk_div_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.899ns (50.680%)  route 1.848ns (49.320%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 r  clk_div_inst/counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.862     8.497    clk_div_inst/data0[8]
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.336     8.833 r  clk_div_inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.833    clk_div_inst/counter_0[8]
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[8]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    clk_div_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.887ns (51.311%)  route 1.791ns (48.689%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  clk_div_inst/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.461    clk_div_inst/data0[6]
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.303     8.764 r  clk_div_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.764    clk_div_inst/counter_0[6]
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[6]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031    15.082    clk_div_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.913ns (51.428%)  route 1.807ns (48.572%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.436    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.658 r  clk_div_inst/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.821     8.479    clk_div_inst/data0[9]
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.327     8.806 r  clk_div_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.806    clk_div_inst/counter_0[9]
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[9]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    clk_div_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 2.011ns (54.963%)  route 1.648ns (45.037%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.436    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.749 r  clk_div_inst/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.411    clk_div_inst/data0[12]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.334     8.745 r  clk_div_inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.745    clk_div_inst/counter_0[12]
    SLICE_X32Y47         FDCE                                         r  clk_div_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_div_inst/CLK
    SLICE_X32Y47         FDCE                                         r  clk_div_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.075    15.102    clk_div_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.791ns (49.301%)  route 1.842ns (50.699%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.561 r  clk_div_inst/counter_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.856     8.417    clk_div_inst/data0[7]
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.302     8.719 r  clk_div_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.719    clk_div_inst/counter_0[7]
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[7]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031    15.082    clk_div_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 1.905ns (54.177%)  route 1.611ns (45.822%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.436    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.675 r  clk_div_inst/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.625     8.300    clk_div_inst/data0[11]
    SLICE_X32Y47         LUT2 (Prop_lut2_I1_O)        0.302     8.602 r  clk_div_inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.602    clk_div_inst/counter_0[11]
    SLICE_X32Y47         FDCE                                         r  clk_div_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_div_inst/CLK
    SLICE_X32Y47         FDCE                                         r  clk_div_inst/counter_reg[11]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.031    15.058    clk_div_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.797ns (50.493%)  route 1.762ns (49.507%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.322 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.544 r  clk_div_inst/counter_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.776     8.320    clk_div_inst/data0[5]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.325     8.645 r  clk_div_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.645    clk_div_inst/counter_0[5]
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.075    15.101    clk_div_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.630ns (49.728%)  route 1.648ns (50.272%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.491    clk_div_inst/counter[1]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.905     7.396 r  clk_div_inst/counter_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.058    clk_div_inst/data0[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.364 r  clk_div_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.364    clk_div_inst/counter_0[4]
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.031    15.057    clk_div_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.060%)  route 0.146ns (43.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_div_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.146     1.733    clk_div_inst/counter[0]
    SLICE_X32Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  clk_div_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    clk_div_inst/counter_0[0]
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.092     1.538    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divClock_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    divClock_inst/clk_out_reg_0
    SLICE_X61Y29         FDCE                                         r  divClock_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divClock_inst/clk_out_reg/Q
                         net (fo=3, routed)           0.168     1.777    divClock_inst/CLK
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  divClock_inst/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    divClock_inst/clk_out_i_1__0_n_0
    SLICE_X61Y29         FDCE                                         r  divClock_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    divClock_inst/clk_out_reg_0
    SLICE_X61Y29         FDCE                                         r  divClock_inst/clk_out_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.091     1.559    divClock_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    divClock_inst/clk_out_reg_0
    SLICE_X63Y28         FDCE                                         r  divClock_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  divClock_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.777    divClock_inst/counter_reg_n_0_[0]
    SLICE_X63Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.822 r  divClock_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    divClock_inst/counter[0]
    SLICE_X63Y28         FDCE                                         r  divClock_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    divClock_inst/clk_out_reg_0
    SLICE_X63Y28         FDCE                                         r  divClock_inst/counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.091     1.559    divClock_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.416%)  route 0.274ns (59.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_div_inst/clk_out_reg/Q
                         net (fo=2, routed)           0.274     1.861    clk_div_inst/clk_out_reg_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.906 r  clk_div_inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.906    clk_div_inst/clk_out_i_1_n_0
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/clk_out_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    clk_div_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.284%)  route 0.279ns (54.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    divClock_inst/clk_out_reg_0
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  divClock_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.725    divClock_inst/counter_reg_n_0_[3]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.770 r  divClock_inst/counter[17]_i_2/O
                         net (fo=18, routed)          0.164     1.934    divClock_inst/counter[17]_i_2_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.979 r  divClock_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.979    divClock_inst/counter[3]
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    divClock_inst/clk_out_reg_0
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.092     1.561    divClock_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.231ns (45.019%)  route 0.282ns (54.981%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    divClock_inst/clk_out_reg_0
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  divClock_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.725    divClock_inst/counter_reg_n_0_[3]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.770 r  divClock_inst/counter[17]_i_2/O
                         net (fo=18, routed)          0.167     1.937    divClock_inst/counter[17]_i_2_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.982 r  divClock_inst/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.982    divClock_inst/counter[4]
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    divClock_inst/clk_out_reg_0
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.092     1.561    divClock_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.424%)  route 0.301ns (56.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    divClock_inst/clk_out_reg_0
    SLICE_X61Y30         FDCE                                         r  divClock_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  divClock_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.202     1.812    divClock_inst/counter_reg_n_0_[6]
    SLICE_X61Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.857 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.099     1.956    divClock_inst/counter[17]_i_5_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I3_O)        0.045     2.001 r  divClock_inst/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.001    divClock_inst/counter[7]
    SLICE_X61Y30         FDCE                                         r  divClock_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    divClock_inst/clk_out_reg_0
    SLICE_X61Y30         FDCE                                         r  divClock_inst/counter_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.092     1.561    divClock_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.343%)  route 0.302ns (56.657%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    divClock_inst/clk_out_reg_0
    SLICE_X61Y30         FDCE                                         r  divClock_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  divClock_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.202     1.812    divClock_inst/counter_reg_n_0_[6]
    SLICE_X61Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.857 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.100     1.957    divClock_inst/counter[17]_i_5_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I3_O)        0.045     2.002 r  divClock_inst/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.002    divClock_inst/counter[6]
    SLICE_X61Y30         FDCE                                         r  divClock_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    divClock_inst/clk_out_reg_0
    SLICE_X61Y30         FDCE                                         r  divClock_inst/counter_reg[6]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.091     1.560    divClock_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.397%)  route 0.341ns (59.603%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    divClock_inst/clk_out_reg_0
    SLICE_X61Y32         FDCE                                         r  divClock_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  divClock_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.177     1.789    divClock_inst/counter_reg_n_0_[14]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.834 r  divClock_inst/counter[17]_i_3/O
                         net (fo=18, routed)          0.164     1.998    divClock_inst/counter[17]_i_3_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I1_O)        0.045     2.043 r  divClock_inst/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.043    divClock_inst/counter[8]
    SLICE_X63Y30         FDCE                                         r  divClock_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    divClock_inst/clk_out_reg_0
    SLICE_X63Y30         FDCE                                         r  divClock_inst/counter_reg[8]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.092     1.597    divClock_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.635%)  route 0.352ns (60.365%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    divClock_inst/clk_out_reg_0
    SLICE_X63Y31         FDCE                                         r  divClock_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  divClock_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.200     1.812    divClock_inst/counter_reg_n_0_[10]
    SLICE_X63Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.857 r  divClock_inst/counter[17]_i_4/O
                         net (fo=18, routed)          0.152     2.009    divClock_inst/counter[17]_i_4_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I2_O)        0.045     2.054 r  divClock_inst/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.054    divClock_inst/counter[12]
    SLICE_X63Y31         FDCE                                         r  divClock_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    divClock_inst/clk_out_reg_0
    SLICE_X63Y31         FDCE                                         r  divClock_inst/counter_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDCE (Hold_fdce_C_D)         0.092     1.563    divClock_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_div_inst/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   clk_div_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_div_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_div_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_div_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_div_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_div_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   clk_div_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   clk_div_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_div_inst/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_div_inst/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_div_inst/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_div_inst/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_div_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_div_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_div_inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 4.208ns (44.525%)  route 5.243ns (55.475%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=24, routed)          1.744     2.200    rx_inst/seg[1][0]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.324 r  rx_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           1.058     3.383    rx_inst/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.124     3.507 r  rx_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.441     5.947    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.452 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.452    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.062ns  (logic 3.974ns (43.849%)  route 5.089ns (56.151%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE                         0.000     0.000 r  tx_inst/tx_out_reg/C
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_inst/tx_out_reg/Q
                         net (fo=1, routed)           5.089     5.545    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.062 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.062    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.982ns  (logic 4.856ns (54.067%)  route 4.126ns (45.933%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[2]/C
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_inst/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.035     1.491    rx_inst/Q[2]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.152     1.643 r  rx_inst/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.993     2.636    rx_inst/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.326     2.962 r  rx_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.962    rx_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     3.174 r  rx_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.097     5.272    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710     8.982 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.982    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 4.611ns (51.849%)  route 4.282ns (48.151%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[2]/C
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_inst/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.035     1.491    rx_inst/Q[2]
    SLICE_X63Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.615 r  rx_inst/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.940     2.556    rx_inst/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124     2.680 r  rx_inst/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.680    rx_inst/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     2.892 r  rx_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.306     5.198    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695     8.893 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.893    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.233ns (47.865%)  route 4.611ns (52.135%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[1]/Q
                         net (fo=27, routed)          1.666     2.122    rx_inst/seg[1][1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.246 r  rx_inst/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.848     3.094    rx_inst/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.218 r  rx_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.097     5.315    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.844 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.844    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 4.235ns (47.911%)  route 4.605ns (52.089%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=24, routed)          1.295     1.751    rx_inst/seg[1][0]
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.875 r  rx_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.799     2.674    rx_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.798 r  rx_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.511     5.309    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.840 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.840    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.215ns (48.879%)  route 4.408ns (51.121%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[1]/Q
                         net (fo=27, routed)          1.663     2.119    rx_inst/seg[1][1]
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  rx_inst/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.607     2.850    rx_inst/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     2.974 r  rx_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.138     5.112    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.623 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.623    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.439ns  (logic 4.535ns (53.733%)  route 3.905ns (46.267%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[12]/C
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rx_inst/rx_data_reg[12]/Q
                         net (fo=9, routed)           1.133     1.651    rx_inst/Q[12]
    SLICE_X63Y32         LUT5 (Prop_lut5_I1_O)        0.154     1.805 r  rx_inst/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.674     2.479    rx_inst/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.327     2.806 r  rx_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.098     4.904    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.439 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.439    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            rx_inst/rx_shift_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.515ns  (logic 1.580ns (21.027%)  route 5.935ns (78.973%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=16, routed)          5.460     6.916    rx_inst/RsRx_IBUF
    SLICE_X59Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.040 r  rx_inst/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.475     7.515    rx_inst/rx_shift_reg[7]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  rx_inst/rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            rx_inst/rx_shift_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.515ns  (logic 1.580ns (21.027%)  route 5.935ns (78.973%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=16, routed)          5.460     6.916    rx_inst/RsRx_IBUF
    SLICE_X59Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.040 r  rx_inst/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.475     7.515    rx_inst/rx_shift_reg[7]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  rx_inst/rx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[11]/C
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[11]/Q
                         net (fo=2, routed)           0.099     0.240    rx_inst/utf8_buffer[11]
    SLICE_X60Y34         FDRE                                         r  rx_inst/rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[23]/C
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[23]/Q
                         net (fo=1, routed)           0.119     0.260    rx_inst/utf8_buffer[23]
    SLICE_X62Y35         FDRE                                         r  rx_inst/rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.555%)  route 0.136ns (51.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[1]/C
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst/utf8_buffer_reg[1]/Q
                         net (fo=2, routed)           0.136     0.264    rx_inst/utf8_buffer[1]
    SLICE_X62Y35         FDRE                                         r  rx_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[5]/C
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[5]/Q
                         net (fo=2, routed)           0.128     0.269    rx_inst/utf8_buffer[5]
    SLICE_X63Y35         FDRE                                         r  rx_inst/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[16]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/utf8_buffer_reg[16]/Q
                         net (fo=1, routed)           0.112     0.276    rx_inst/utf8_buffer[16]
    SLICE_X60Y37         FDRE                                         r  rx_inst/rx_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.164ns (58.318%)  route 0.117ns (41.682%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[4]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/utf8_buffer_reg[4]/Q
                         net (fo=2, routed)           0.117     0.281    rx_inst/utf8_buffer[4]
    SLICE_X63Y35         FDRE                                         r  rx_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.811%)  route 0.120ns (42.189%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[22]/C
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/utf8_buffer_reg[22]/Q
                         net (fo=1, routed)           0.120     0.284    rx_inst/utf8_buffer[22]
    SLICE_X62Y35         FDRE                                         r  rx_inst/rx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[8]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/utf8_buffer_reg[8]/Q
                         net (fo=2, routed)           0.121     0.285    rx_inst/utf8_buffer[8]
    SLICE_X60Y37         FDRE                                         r  rx_inst/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/utf8_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.182%)  route 0.097ns (33.818%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[1]/C
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.097     0.238    rx_inst/rx_shift_reg[1]
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.048     0.286 r  rx_inst/utf8_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.286    rx_inst/utf8_buffer[1]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  rx_inst/utf8_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            single_pulse_inst/trigger_in_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE                         0.000     0.000 r  rx_inst/rx_ready_reg/C
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/rx_ready_reg/Q
                         net (fo=3, routed)           0.127     0.291    single_pulse_inst/rx_ready
    SLICE_X60Y38         FDRE                                         r  single_pulse_inst/trigger_in_d_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.441ns (25.870%)  route 4.130ns (74.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          4.130     5.571    divClock_inst/AR[0]
    SLICE_X63Y29         FDCE                                         f  divClock_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    divClock_inst/clk_out_reg_0
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.441ns (25.870%)  route 4.130ns (74.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          4.130     5.571    divClock_inst/AR[0]
    SLICE_X63Y29         FDCE                                         f  divClock_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    divClock_inst/clk_out_reg_0
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.441ns (25.870%)  route 4.130ns (74.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          4.130     5.571    divClock_inst/AR[0]
    SLICE_X63Y29         FDCE                                         f  divClock_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    divClock_inst/clk_out_reg_0
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.441ns (25.870%)  route 4.130ns (74.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          4.130     5.571    divClock_inst/AR[0]
    SLICE_X63Y29         FDCE                                         f  divClock_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    divClock_inst/clk_out_reg_0
    SLICE_X63Y29         FDCE                                         r  divClock_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.433ns  (logic 1.441ns (26.529%)  route 3.992ns (73.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.992     5.433    divClock_inst/AR[0]
    SLICE_X63Y28         FDCE                                         f  divClock_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507     4.848    divClock_inst/clk_out_reg_0
    SLICE_X63Y28         FDCE                                         r  divClock_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.441ns (26.562%)  route 3.985ns (73.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.985     5.426    divClock_inst/AR[0]
    SLICE_X63Y32         FDCE                                         f  divClock_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.852    divClock_inst/clk_out_reg_0
    SLICE_X63Y32         FDCE                                         r  divClock_inst/counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.441ns (26.562%)  route 3.985ns (73.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.985     5.426    divClock_inst/AR[0]
    SLICE_X63Y32         FDCE                                         f  divClock_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511     4.852    divClock_inst/clk_out_reg_0
    SLICE_X63Y32         FDCE                                         r  divClock_inst/counter_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.441ns (27.258%)  route 3.846ns (72.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.846     5.288    divClock_inst/AR[0]
    SLICE_X63Y31         FDCE                                         f  divClock_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    divClock_inst/clk_out_reg_0
    SLICE_X63Y31         FDCE                                         r  divClock_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.441ns (27.258%)  route 3.846ns (72.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.846     5.288    divClock_inst/AR[0]
    SLICE_X63Y31         FDCE                                         f  divClock_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    divClock_inst/clk_out_reg_0
    SLICE_X63Y31         FDCE                                         r  divClock_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.441ns (27.258%)  route 3.846ns (72.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.846     5.288    divClock_inst/AR[0]
    SLICE_X63Y31         FDCE                                         f  divClock_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    divClock_inst/clk_out_reg_0
    SLICE_X63Y31         FDCE                                         r  divClock_inst/counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.589%)  route 1.332ns (86.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.332     1.542    clk_div_inst/AR[0]
    SLICE_X32Y45         FDCE                                         f  clk_div_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.589%)  route 1.332ns (86.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.332     1.542    clk_div_inst/AR[0]
    SLICE_X32Y45         FDCE                                         f  clk_div_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.589%)  route 1.332ns (86.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.332     1.542    clk_div_inst/AR[0]
    SLICE_X32Y45         FDCE                                         f  clk_div_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.589%)  route 1.332ns (86.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.332     1.542    clk_div_inst/AR[0]
    SLICE_X32Y45         FDCE                                         f  clk_div_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.210ns (13.589%)  route 1.332ns (86.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.332     1.542    clk_div_inst/AR[0]
    SLICE_X32Y45         FDCE                                         f  clk_div_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y45         FDCE                                         r  clk_div_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/clk_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.210ns (13.122%)  route 1.387ns (86.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.387     1.597    clk_div_inst/AR[0]
    SLICE_X32Y46         FDCE                                         f  clk_div_inst/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/clk_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.210ns (13.122%)  route 1.387ns (86.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.387     1.597    clk_div_inst/AR[0]
    SLICE_X32Y46         FDCE                                         f  clk_div_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.210ns (13.122%)  route 1.387ns (86.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.387     1.597    clk_div_inst/AR[0]
    SLICE_X32Y46         FDCE                                         f  clk_div_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.210ns (13.122%)  route 1.387ns (86.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.387     1.597    clk_div_inst/AR[0]
    SLICE_X32Y46         FDCE                                         f  clk_div_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.210ns (13.122%)  route 1.387ns (86.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.387     1.597    clk_div_inst/AR[0]
    SLICE_X32Y46         FDCE                                         f  clk_div_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X32Y46         FDCE                                         r  clk_div_inst/counter_reg[8]/C





