// Seed: 2862925894
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge 1) id_1)
  else $display(id_1 * id_4 - 1, ~id_1 == id_1, 1'b0, id_1);
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wand id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13,
    output wor id_14
);
  wand id_16;
  wire id_17, id_18;
  assign id_16 = id_3;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18
  );
  wand id_19 = 1;
endmodule
