#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 05:21:51 2025
# Process ID: 4737
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2432.402 ; gain = 115.992 ; free physical = 453831 ; free virtual = 846302
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4760
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2937.234 ; gain = 480.793 ; free physical = 452787 ; free virtual = 845511
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 4245.844 ; gain = 1789.402 ; free physical = 452733 ; free virtual = 845655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 4245.844 ; gain = 1789.402 ; free physical = 452695 ; free virtual = 845625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 4265.770 ; gain = 1809.328 ; free physical = 452685 ; free virtual = 845627
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:09 . Memory (MB): peak = 4782.988 ; gain = 2326.547 ; free physical = 433498 ; free virtual = 832170
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 200   
	   3 Input   10 Bit       Adders := 238   
	  11 Input   10 Bit       Adders := 40    
	  17 Input   10 Bit       Adders := 45    
	  15 Input   10 Bit       Adders := 12    
	  13 Input   10 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1520  
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 400   
+---XORs : 
	   2 Input      1 Bit         XORs := 4881  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 3266  
	                9 Bit    Registers := 98    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 242   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 200   
	                1 Bit    Registers := 7075  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   4 Input   10 Bit        Muxes := 1422  
	   3 Input   10 Bit        Muxes := 4180  
	   6 Input   10 Bit        Muxes := 380   
	   2 Input   10 Bit        Muxes := 2859  
	   7 Input   10 Bit        Muxes := 282   
	   5 Input   10 Bit        Muxes := 98    
	   9 Input   10 Bit        Muxes := 98    
	   2 Input    9 Bit        Muxes := 2430  
	   4 Input    9 Bit        Muxes := 760   
	   3 Input    8 Bit        Muxes := 760   
	   2 Input    8 Bit        Muxes := 380   
	   2 Input    7 Bit        Muxes := 384   
	   3 Input    6 Bit        Muxes := 380   
	   2 Input    5 Bit        Muxes := 380   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 278   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 203   
	   2 Input    1 Bit        Muxes := 2340  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp_1076_reg_346181_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92074]
WARNING: [Synth 8-6014] Unused sequential element tmp_1071_reg_346156_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92069]
WARNING: [Synth 8-6014] Unused sequential element tmp_1069_reg_346146_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92066]
WARNING: [Synth 8-6014] Unused sequential element tmp_1074_reg_346171_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92072]
WARNING: [Synth 8-6014] Unused sequential element tmp_1062_reg_346101_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92059]
WARNING: [Synth 8-6014] Unused sequential element tmp_1060_reg_346091_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92057]
WARNING: [Synth 8-6014] Unused sequential element tmp_1065_reg_346116_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92062]
WARNING: [Synth 8-6014] Unused sequential element tmp_1072_reg_346161_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92070]
WARNING: [Synth 8-6014] Unused sequential element tmp_1056_reg_346061_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92052]
WARNING: [Synth 8-6014] Unused sequential element tmp_1051_reg_346036_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92047]
WARNING: [Synth 8-6014] Unused sequential element tmp_1050_reg_346031_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92046]
WARNING: [Synth 8-6014] Unused sequential element tmp_1049_reg_346026_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92044]
WARNING: [Synth 8-6014] Unused sequential element tmp_1054_reg_346051_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92050]
WARNING: [Synth 8-6014] Unused sequential element tmp_1042_reg_345981_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92037]
WARNING: [Synth 8-6014] Unused sequential element tmp_1040_reg_345971_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92035]
WARNING: [Synth 8-6014] Unused sequential element tmp_1039_reg_345961_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92033]
WARNING: [Synth 8-6014] Unused sequential element tmp_1045_reg_345996_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92040]
WARNING: [Synth 8-6014] Unused sequential element tmp_1052_reg_346041_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92048]
WARNING: [Synth 8-6014] Unused sequential element tmp_1036_reg_345883_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92030]
WARNING: [Synth 8-6014] Unused sequential element tmp_1031_reg_345568_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92025]
WARNING: [Synth 8-6014] Unused sequential element tmp_1030_reg_345505_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92024]
WARNING: [Synth 8-6014] Unused sequential element tmp_1029_reg_345442_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92022]
WARNING: [Synth 8-6014] Unused sequential element tmp_1034_reg_345757_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92028]
WARNING: [Synth 8-6014] Unused sequential element tmp_1022_reg_345107_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92015]
WARNING: [Synth 8-6014] Unused sequential element tmp_1020_reg_344981_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92013]
WARNING: [Synth 8-6014] Unused sequential element tmp_1019_reg_344971_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92011]
WARNING: [Synth 8-6014] Unused sequential element tmp_1025_reg_345296_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92018]
WARNING: [Synth 8-6014] Unused sequential element tmp_1032_reg_345631_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92026]
WARNING: [Synth 8-6014] Unused sequential element tmp_1000_reg_344861_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:91991]
WARNING: [Synth 8-6014] Unused sequential element tmp_980_reg_344741_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93166]
WARNING: [Synth 8-6014] Unused sequential element tmp_979_reg_344731_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93164]
WARNING: [Synth 8-6014] Unused sequential element tmp_960_reg_343751_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93144]
WARNING: [Synth 8-6014] Unused sequential element tmp_959_reg_343741_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93142]
WARNING: [Synth 8-6014] Unused sequential element tmp_940_reg_343631_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93122]
WARNING: [Synth 8-6014] Unused sequential element tmp_920_reg_343511_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93100]
WARNING: [Synth 8-6014] Unused sequential element tmp_919_reg_343501_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93098]
WARNING: [Synth 8-6014] Unused sequential element tmp_900_reg_342521_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93078]
WARNING: [Synth 8-6014] Unused sequential element tmp_899_reg_342511_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93075]
WARNING: [Synth 8-6014] Unused sequential element tmp_890_reg_342446_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93066]
WARNING: [Synth 8-6014] Unused sequential element tmp_870_reg_342311_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93044]
WARNING: [Synth 8-6014] Unused sequential element tmp_850_reg_341944_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93022]
WARNING: [Synth 8-6014] Unused sequential element tmp_520_reg_335279_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92656]
WARNING: [Synth 8-6014] Unused sequential element tmp_500_reg_335159_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92634]
WARNING: [Synth 8-6014] Unused sequential element tmp_499_reg_335149_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92631]
WARNING: [Synth 8-6014] Unused sequential element tmp_480_reg_334169_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92611]
WARNING: [Synth 8-6014] Unused sequential element tmp_479_reg_334159_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92609]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_325826_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92533]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_325706_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92311]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_325696_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92299]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_324716_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92300]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_324706_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93189]
WARNING: [Synth 8-6014] Unused sequential element tmp_1130_reg_347381_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92135]
WARNING: [Synth 8-6014] Unused sequential element tmp_112_reg_327126_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92134]
WARNING: [Synth 8-6014] Unused sequential element tmp_92_reg_327006_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:93110]
WARNING: [Synth 8-6014] Unused sequential element tmp_72_reg_326596_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92888]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_325831_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92544]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_325711_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92322]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_324779_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92411]
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1059_reg_346081_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_1059_reg_346081_reg is absorbed into DSP tmp_1059_reg_346081_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1972/tmp_product is absorbed into DSP tmp_1059_reg_346081_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3164/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3163/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3167/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3155/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_988_reg_345966_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3153/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3158/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_969_reg_344976_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3132/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_999_reg_344851_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_999_reg_344851_reg is absorbed into DSP tmp_999_reg_344851_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1912/tmp_product is absorbed into DSP tmp_999_reg_344851_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3112/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_931_reg_344736_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3093/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_912_reg_343746_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3072/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_939_reg_343621_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_939_reg_343621_reg is absorbed into DSP tmp_939_reg_343621_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1852/tmp_product is absorbed into DSP tmp_939_reg_343621_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3052/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_874_reg_343506_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3033/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_855_reg_342516_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3012/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2983/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_519_reg_335269_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_519_reg_335269_reg is absorbed into DSP tmp_519_reg_335269_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1432/tmp_product is absorbed into DSP tmp_519_reg_335269_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_475_reg_335154_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2612/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_456_reg_334164_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_39_reg_325816_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_39_reg_325816_reg is absorbed into DSP tmp_39_reg_325816_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U952/tmp_product is absorbed into DSP tmp_39_reg_325816_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_19_reg_325701_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_reg_324711_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
WARNING: [Synth 8-6014] Unused sequential element tmp_777_reg_340165_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92940]
WARNING: [Synth 8-6014] Unused sequential element tmp_776_reg_340160_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92939]
WARNING: [Synth 8-6014] Unused sequential element tmp_771_reg_340135_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92934]
WARNING: [Synth 8-6014] Unused sequential element tmp_774_reg_340150_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92937]
WARNING: [Synth 8-6014] Unused sequential element tmp_762_reg_340080_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92924]
WARNING: [Synth 8-6014] Unused sequential element tmp_765_reg_340095_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92927]
WARNING: [Synth 8-6014] Unused sequential element tmp_763_reg_340085_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92925]
WARNING: [Synth 8-6014] Unused sequential element tmp_772_reg_340140_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92935]
WARNING: [Synth 8-6014] Unused sequential element tmp_778_reg_340175_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92941]
WARNING: [Synth 8-6014] Unused sequential element tmp_767_reg_340115_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92929]
WARNING: [Synth 8-6014] Unused sequential element tmp_766_reg_340105_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92928]
WARNING: [Synth 8-6014] Unused sequential element tmp_757_reg_340045_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92918]
WARNING: [Synth 8-6014] Unused sequential element tmp_756_reg_340040_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92917]
WARNING: [Synth 8-6014] Unused sequential element tmp_751_reg_340015_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92912]
WARNING: [Synth 8-6014] Unused sequential element tmp_754_reg_340030_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92915]
WARNING: [Synth 8-6014] Unused sequential element tmp_742_reg_339960_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92902]
WARNING: [Synth 8-6014] Unused sequential element tmp_745_reg_339975_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92905]
WARNING: [Synth 8-6014] Unused sequential element tmp_743_reg_339965_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92903]
WARNING: [Synth 8-6014] Unused sequential element tmp_752_reg_340020_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92913]
WARNING: [Synth 8-6014] Unused sequential element tmp_758_reg_340055_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92919]
WARNING: [Synth 8-6014] Unused sequential element tmp_747_reg_339995_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92907]
WARNING: [Synth 8-6014] Unused sequential element tmp_746_reg_339985_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92906]
WARNING: [Synth 8-6014] Unused sequential element tmp_737_reg_339925_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92896]
WARNING: [Synth 8-6014] Unused sequential element tmp_736_reg_339862_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92895]
WARNING: [Synth 8-6014] Unused sequential element tmp_731_reg_339547_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92890]
WARNING: [Synth 8-6014] Unused sequential element tmp_734_reg_339736_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92893]
WARNING: [Synth 8-6014] Unused sequential element tmp_722_reg_339086_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92880]
WARNING: [Synth 8-6014] Unused sequential element tmp_725_reg_339275_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92883]
WARNING: [Synth 8-6014] Unused sequential element tmp_723_reg_339149_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92881]
WARNING: [Synth 8-6014] Unused sequential element tmp_732_reg_339610_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92891]
WARNING: [Synth 8-6014] Unused sequential element tmp_738_reg_339935_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92897]
WARNING: [Synth 8-6014] Unused sequential element tmp_727_reg_339295_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92885]
WARNING: [Synth 8-6014] Unused sequential element tmp_726_reg_339285_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92884]
WARNING: [Synth 8-6014] Unused sequential element tmp_358_reg_331952_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92475]
WARNING: [Synth 8-6014] Unused sequential element tmp_347_reg_331892_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92463]
WARNING: [Synth 8-6014] Unused sequential element tmp_346_reg_331882_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92462]
WARNING: [Synth 8-6014] Unused sequential element tmp_338_reg_331832_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92453]
WARNING: [Synth 8-6014] Unused sequential element tmp_327_reg_331772_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92441]
WARNING: [Synth 8-6014] Unused sequential element tmp_326_reg_331762_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92440]
WARNING: [Synth 8-6014] Unused sequential element tmp_318_reg_331712_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92431]
WARNING: [Synth 8-6014] Unused sequential element tmp_307_reg_331072_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92419]
WARNING: [Synth 8-6014] Unused sequential element tmp_306_reg_331062_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p20-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s.v:92418]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2875/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2885/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2870/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2869/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2864/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2867/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2855/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2858/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2856/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2865/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_721_reg_340050_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2871/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_710_reg_339990_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2860/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_709_reg_339980_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2859/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_702_reg_339930_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_691_reg_339290_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_690_reg_339280_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_322_reg_331827_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_311_reg_331767_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_310_reg_331757_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_303_reg_331707_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_292_reg_331067_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_291_reg_331057_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_265_reg_330597_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_254_reg_330537_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_253_reg_330527_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_246_reg_330477_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_235_reg_329837_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_234_reg_329827_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U50/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U50/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U130/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U130/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U170/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U170/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U410/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U410/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U650/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U650/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U650/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U690/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U690/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U690/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U730/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U730/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U730/tmp_product.
INFO: [Synth 8-3886] merging instance 'xor_ln143_1451_reg_171658_reg[0]' (FDE) to 'icmp_ln141_946_reg_159016_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1457_reg_171782_reg[0]' (FDE) to 'icmp_ln141_1060_reg_162190_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1413_reg_170833_reg[0]' (FDE) to 'icmp_ln141_944_reg_158960_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1147_reg_164501_reg[0]' (FDE) to 'icmp_ln141_930_reg_158514_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_922_reg_158272_reg[0]' (FDE) to 'xor_ln143_995_reg_160386_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_874_reg_156885_reg[0]' (FDE) to 'xor_ln143_763_reg_153521_reg[0]'
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U570/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U570/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U570/tmp_product.
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1310_reg_168427_reg[0]' (FDE) to 'xor_ln143_1127_reg_163980_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1296_reg_168144_reg[0]' (FDE) to 'xor_ln143_861_reg_156543_reg[0]'
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U530/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U530/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U530/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U490/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U490/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U490/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U450/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U450/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U450/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U770/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U770/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U770/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U610/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U610/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U610/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U330/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U330/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U250/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U250/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U370/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U370/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U290/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U290/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U210/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U210/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U90/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U90/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U90/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2675/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2689/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2861/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2868/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2915/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3034/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3036/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3041/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3156/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3157/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3161/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2630/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2630/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2630/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2630/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2630/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2630/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2630/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2626/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2626/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2626/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2626/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2626/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2626/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2626/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2628/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2628/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2628/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2628/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2628/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2628/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2628/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2629/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2629/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2629/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2629/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2629/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2629/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2629/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2621/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2621/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2621/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2621/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2621/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2621/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2621/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2624/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2624/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2624/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2624/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2624/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2624/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2624/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2623/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2623/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2623/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2623/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2623/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2623/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2623/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2627/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2627/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2627/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2627/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2627/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2627/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2627/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2617/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2617/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2617/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2617/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2617/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2617/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2617/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2615/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2615/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2615/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2615/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2615/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2615/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2615/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2618/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2618/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2618/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2618/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2618/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2618/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2618/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2616/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2616/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2616/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2616/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2616/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2616/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2616/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2614/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2614/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2614/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2614/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2614/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2614/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2614/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2641/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2642/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2637/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2635/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2638/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2636/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2634/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2962/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2990/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2989/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2981/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2984/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2982/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2977/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2975/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2972/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2978/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2976/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2974/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2985/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3110/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3108/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3109/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3101/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3104/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3103/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3102/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3097/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3095/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3098/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3096/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3094/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3105/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_879_reg_342376_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_879_reg_342376_reg is absorbed into DSP tmp_879_reg_342376_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1792/tmp_product is absorbed into DSP tmp_879_reg_342376_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2992/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_798_reg_341415_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2952/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_418_reg_333924_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_399_reg_332934_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_339_reg_331837_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_339_reg_331837_reg is absorbed into DSP tmp_339_reg_331837_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1252/tmp_product is absorbed into DSP tmp_339_reg_331837_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_304_reg_331722_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_285_reg_330732_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_203_reg_329312_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_205_reg_329332_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_204_reg_329322_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_184_reg_329061_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_186_reg_329081_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_185_reg_329071_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3289/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3225/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3106/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_817_reg_342246_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2973/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2866/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2846/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'w_323_reg_331842_reg[0]' (FDRE) to 'w_323_reg_331842_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_223_reg_329457_reg[0]' (FDRE) to 'w_223_reg_329457_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_224_reg_329467_reg[0]' (FDRE) to 'w_224_reg_329467_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_222_reg_329447_reg[0]' (FDRE) to 'w_222_reg_329447_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_836_reg_342381_reg[0]' (FDRE) to 'w_836_reg_342381_reg[1]'
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3050/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3046/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3048/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3044/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3043/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3042/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3047/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3037/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3035/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3038/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3045/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_830_reg_342326_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2986/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_832_reg_342346_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2988/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_831_reg_342336_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2987/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_811_reg_342075_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_813_reg_342095_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_812_reg_342085_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_279_reg_330607_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_279_reg_330607_reg is absorbed into DSP tmp_279_reg_330607_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1192/tmp_product is absorbed into DSP tmp_279_reg_330607_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_247_reg_330492_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_228_reg_329502_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2798/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1006_reg_346071_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_995_reg_346011_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3160/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_994_reg_346001_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3159/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3166/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_987_reg_345951_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_976_reg_345311_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_975_reg_345301_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_949_reg_344841_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3111/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_938_reg_344781_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3100/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_937_reg_344771_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3099/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_930_reg_344721_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_919_reg_344081_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_918_reg_344071_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_892_reg_343611_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3051/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_881_reg_343551_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3040/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_880_reg_343541_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3039/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_873_reg_343491_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_862_reg_342851_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_861_reg_342841_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2625/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2625/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2625/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2625/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2625/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2625/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2625/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_436_reg_334029_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_425_reg_333969_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_424_reg_333959_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_417_reg_333909_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_406_reg_333269_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_405_reg_333259_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_379_reg_332769_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_368_reg_332679_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_367_reg_332669_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_360_reg_332619_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_349_reg_332297_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_348_reg_332287_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_37_reg_325806_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_26_reg_325746_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_25_reg_325736_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_18_reg_325686_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_7_reg_325046_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_6_reg_325036_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2929/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1115_reg_348347_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3286/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1117_reg_348367_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3288/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1116_reg_348357_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3287/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1096_reg_348096_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1098_reg_348116_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1097_reg_348106_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3154/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_835_reg_342366_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_824_reg_342291_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2980/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_823_reg_342281_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2979/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_816_reg_342231_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_805_reg_341750_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_804_reg_341740_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2817/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_699_reg_338830_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_699_reg_338830_reg is absorbed into DSP tmp_699_reg_338830_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1612/tmp_product is absorbed into DSP tmp_699_reg_338830_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2812/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2810/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2806/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2808/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2809/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2801/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2804/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2803/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2807/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2797/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2795/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_646_reg_338715_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2796/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2794/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2805/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_664_reg_338820_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2811/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_653_reg_338760_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2800/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_652_reg_338750_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2799/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2788/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_627_reg_337725_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_645_reg_338700_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_634_reg_338060_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_633_reg_338050_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_459_reg_334039_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_459_reg_334039_reg is absorbed into DSP tmp_459_reg_334039_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1372/tmp_product is absorbed into DSP tmp_459_reg_334039_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_99_reg_327046_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_99_reg_327046_reg is absorbed into DSP tmp_99_reg_327046_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1012/tmp_product is absorbed into DSP tmp_99_reg_327046_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_76_reg_326931_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_94_reg_327036_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_83_reg_326976_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_82_reg_326966_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_57_reg_325941_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_75_reg_326916_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_64_reg_326276_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_63_reg_326266_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'w_101_reg_327086_reg[0]' (FDRE) to 'w_101_reg_327086_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_113_reg_327156_reg[0]' (FDRE) to 'w_113_reg_327156_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_102_reg_327096_reg[0]' (FDRE) to 'w_102_reg_327096_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_95_reg_327051_reg[0]' (FDRE) to 'w_95_reg_327051_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_437_reg_334044_reg[0]' (FDRE) to 'w_437_reg_334044_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_671_reg_338870_reg[0]' (FDRE) to 'w_671_reg_338870_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_683_reg_338940_reg[0]' (FDRE) to 'w_683_reg_338940_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_672_reg_338880_reg[0]' (FDRE) to 'w_672_reg_338880_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_665_reg_338835_reg[0]' (FDRE) to 'w_665_reg_338835_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_842_reg_342416_reg[0]' (FDRE) to 'w_842_reg_342416_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_843_reg_342426_reg[0]' (FDRE) to 'w_843_reg_342426_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_854_reg_342501_reg[0]' (FDRE) to 'w_854_reg_342501_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1135_reg_348492_reg[0]' (FDRE) to 'w_1135_reg_348492_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1136_reg_348502_reg[0]' (FDRE) to 'w_1136_reg_348502_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1134_reg_348482_reg[0]' (FDRE) to 'w_1134_reg_348482_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1120_reg_348387_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3291/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1109_reg_348312_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3280/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1108_reg_348302_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3279/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1101_reg_348252_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1090_reg_347771_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1089_reg_347761_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1119_reg_347311_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_1119_reg_347311_reg is absorbed into DSP tmp_1119_reg_347311_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U2032/tmp_product is absorbed into DSP tmp_1119_reg_347311_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3226/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3221/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3224/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3227/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3217/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1045_reg_347196_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3218/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1063_reg_347301_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1052_reg_347241_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3220/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1051_reg_347231_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3219/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1026_reg_346206_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1044_reg_347181_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1033_reg_346541_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1032_reg_346531_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2943/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2933/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_819_reg_341290_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_819_reg_341290_reg is absorbed into DSP tmp_819_reg_341290_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1732/tmp_product is absorbed into DSP tmp_819_reg_341290_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2930/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2926/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2928/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2921/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2924/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2923/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2922/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2927/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2917/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_760_reg_341175_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2913/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2918/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2916/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2914/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2925/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_778_reg_341280_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2931/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_767_reg_341220_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2920/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_766_reg_341210_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2919/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2904/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_741_reg_340185_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2892/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_759_reg_341160_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_748_reg_340520_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_747_reg_340510_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_602_reg_337535_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2746/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_604_reg_337555_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2748/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_603_reg_337545_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2747/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_583_reg_337284_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_585_reg_337304_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_584_reg_337294_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2701/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_579_reg_336499_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_579_reg_336499_reg is absorbed into DSP tmp_579_reg_336499_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1492/tmp_product is absorbed into DSP tmp_579_reg_336499_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2692/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2690/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2686/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2688/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2681/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2684/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2683/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2687/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2677/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_532_reg_336384_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2673/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2672/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2678/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2676/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2674/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2685/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_550_reg_336489_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2691/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_539_reg_336429_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2680/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_538_reg_336419_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2679/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_513_reg_335394_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_531_reg_336369_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_520_reg_335729_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_519_reg_335719_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2640/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2639/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2631/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_493_reg_335259_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2631/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2631/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2631/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2631/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2631/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2631/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2631/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_482_reg_335199_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2619/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_481_reg_335189_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2619/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2619/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2619/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2619/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2619/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2619/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2619/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_474_reg_335139_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2611/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_463_reg_334499_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_462_reg_334489_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_374_reg_332729_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_376_reg_332749_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_375_reg_332739_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_355_reg_332463_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_357_reg_332483_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_356_reg_332473_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'w_500_reg_335309_reg[0]' (FDRE) to 'w_500_reg_335309_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_501_reg_335319_reg[0]' (FDRE) to 'w_501_reg_335319_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_512_reg_335379_reg[0]' (FDRE) to 'w_512_reg_335379_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_557_reg_336539_reg[0]' (FDRE) to 'w_557_reg_336539_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_569_reg_336609_reg[0]' (FDRE) to 'w_569_reg_336609_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_558_reg_336549_reg[0]' (FDRE) to 'w_558_reg_336549_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_551_reg_336504_reg[0]' (FDRE) to 'w_551_reg_336504_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_785_reg_341330_reg[0]' (FDRE) to 'w_785_reg_341330_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_797_reg_341400_reg[0]' (FDRE) to 'w_797_reg_341400_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_786_reg_341340_reg[0]' (FDRE) to 'w_786_reg_341340_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_779_reg_341295_reg[0]' (FDRE) to 'w_779_reg_341295_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1070_reg_347351_reg[0]' (FDRE) to 'w_1070_reg_347351_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1082_reg_347421_reg[0]' (FDRE) to 'w_1082_reg_347421_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1071_reg_347361_reg[0]' (FDRE) to 'w_1071_reg_347361_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1064_reg_347316_reg[0]' (FDRE) to 'w_1064_reg_347316_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_394_reg_332889_reg[0]' (FDRE) to 'w_394_reg_332889_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_395_reg_332899_reg[0]' (FDRE) to 'w_395_reg_332899_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_393_reg_332879_reg[0]' (FDRE) to 'w_393_reg_332879_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_622_reg_337680_reg[0]' (FDRE) to 'w_622_reg_337680_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_623_reg_337690_reg[0]' (FDRE) to 'w_623_reg_337690_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_621_reg_337670_reg[0]' (FDRE) to 'w_621_reg_337670_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1127_reg_348437_reg[0]' (FDRE) to 'w_1127_reg_348437_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1128_reg_348447_reg[0]' (FDRE) to 'w_1128_reg_348447_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1139_reg_348522_reg[0]' (FDRE) to 'w_1139_reg_348522_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2730/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2738/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2741/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2749/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2750/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_114_reg_327171_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_132_reg_328146_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_121_reg_327506_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_120_reg_327496_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_133_reg_328161_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_151_reg_328266_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_140_reg_328206_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_139_reg_328196_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_159_reg_328276_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_159_reg_328276_reg is absorbed into DSP tmp_159_reg_328276_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1072/tmp_product is absorbed into DSP tmp_159_reg_328276_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_171_reg_328401_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_189_reg_329217_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_178_reg_328736_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_177_reg_328726_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_190_reg_329232_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_208_reg_329352_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_197_reg_329277_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_196_reg_329267_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_219_reg_329362_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_219_reg_329362_reg is absorbed into DSP tmp_219_reg_329362_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1132/tmp_product is absorbed into DSP tmp_219_reg_329362_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_342_reg_331962_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_361_reg_332634_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_399_reg_332779_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_399_reg_332779_reg is absorbed into DSP tmp_399_reg_332779_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1312/tmp_product is absorbed into DSP tmp_399_reg_332779_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_570_reg_336624_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_588_reg_337440_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_577_reg_336959_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_576_reg_336949_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_607_reg_337575_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2751/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_596_reg_337500_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2740/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_595_reg_337490_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2739/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_639_reg_337585_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_639_reg_337585_reg is absorbed into DSP tmp_639_reg_337585_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1552/tmp_product is absorbed into DSP tmp_639_reg_337585_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2752/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2759/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_684_reg_338955_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2863/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2862/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2857/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_703_reg_339945_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2853/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_759_reg_340060_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_759_reg_340060_reg is absorbed into DSP tmp_759_reg_340060_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U1672/tmp_product is absorbed into DSP tmp_759_reg_340060_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U2872/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3252/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3281/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3284/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3283/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3282/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3277/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3275/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3278/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3285/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1179_reg_348397_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_1179_reg_348397_reg is absorbed into DSP tmp_1179_reg_348397_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U2092/tmp_product is absorbed into DSP tmp_1179_reg_348397_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U3292/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'w_722_reg_340065_reg[0]' (FDRE) to 'w_722_reg_340065_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_380_reg_332784_reg[0]' (FDRE) to 'w_380_reg_332784_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_215_reg_329402_reg[0]' (FDRE) to 'w_215_reg_329402_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_227_reg_329487_reg[0]' (FDRE) to 'w_227_reg_329487_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_216_reg_329412_reg[0]' (FDRE) to 'w_216_reg_329412_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_209_reg_329367_reg[0]' (FDRE) to 'w_209_reg_329367_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_158_reg_328316_reg[0]' (FDRE) to 'w_158_reg_328316_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_170_reg_328386_reg[0]' (FDRE) to 'w_170_reg_328386_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_159_reg_328326_reg[0]' (FDRE) to 'w_159_reg_328326_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_152_reg_328281_reg[0]' (FDRE) to 'w_152_reg_328281_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_614_reg_337625_reg[0]' (FDRE) to 'w_614_reg_337625_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_615_reg_337635_reg[0]' (FDRE) to 'w_615_reg_337635_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_626_reg_337710_reg[0]' (FDRE) to 'w_626_reg_337710_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_608_reg_337590_reg[0]' (FDRE) to 'w_608_reg_337590_reg[1]'
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3274/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2854/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2744/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2743/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2737/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2735/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_589_reg_337455_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2733/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2736/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2734/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2745/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_372_reg_332709_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_371_reg_332699_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_373_reg_332719_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_353_reg_332443_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_352_reg_332433_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_354_reg_332453_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1102_reg_348267_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U3273/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_1083_reg_347436_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U3253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O271[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O271[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O274[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O274[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O277[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O277[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O280[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O280[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O283[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O283[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O286[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O286[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O289[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O289[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O292[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O292[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O295[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O295[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O298[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O298[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O301[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O301[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O304[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O304[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O307[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O307[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O310[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O310[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O313[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O313[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O316[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O316[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O319[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O319[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O322[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O322[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O325[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O325[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O328[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O328[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O331[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O331[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O334[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O334[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O337[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O337[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O340[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O340[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O343[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O343[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O346[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O346[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O349[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O349[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O352[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O352[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O355[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O355[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O358[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O358[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O361[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O361[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O364[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O364[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O367[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O367[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O370[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O370[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O373[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O373[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O376[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O376[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O379[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O379[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O382[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O382[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O385[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O385[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8643_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8763_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8663_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8673_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8653_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8713_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8683_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8693_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8743_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8753_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8783_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8793_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8723_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8733_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8773_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8703_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i139_i_i_reg_8638_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_i_i_i_reg_8578_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\reg_2728_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\agg_tmp_i_i_reg_8798_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_20_fu_1368_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_19_fu_1364_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_18_fu_1360_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_17_fu_1356_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_16_fu_1352_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_15_fu_1348_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_14_fu_1344_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_13_fu_1340_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_12_fu_1336_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_11_fu_1332_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_10_fu_1328_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_9_fu_1324_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_8_fu_1320_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_7_fu_1316_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_6_fu_1312_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_5_fu_1308_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_4_fu_1304_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_3_fu_1300_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_2_fu_1296_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0/\pair_value_1_fu_1292_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:31 ; elapsed = 00:05:37 . Memory (MB): peak = 5008.641 ; gain = 2552.199 ; free physical = 428928 ; free virtual = 827862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:35 ; elapsed = 00:08:44 . Memory (MB): peak = 5105.289 ; gain = 2648.848 ; free physical = 427234 ; free virtual = 826500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:12 ; elapsed = 00:09:31 . Memory (MB): peak = 5117.215 ; gain = 2660.773 ; free physical = 423931 ; free virtual = 823286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:02 ; elapsed = 00:10:24 . Memory (MB): peak = 5322.051 ; gain = 2865.609 ; free physical = 423456 ; free virtual = 823068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:04 ; elapsed = 00:10:26 . Memory (MB): peak = 5322.051 ; gain = 2865.609 ; free physical = 423441 ; free virtual = 823054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:25 ; elapsed = 00:11:47 . Memory (MB): peak = 5322.051 ; gain = 2865.609 ; free physical = 423341 ; free virtual = 822955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:55 ; elapsed = 00:12:18 . Memory (MB): peak = 5322.051 ; gain = 2865.609 ; free physical = 423119 ; free virtual = 822734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:01 ; elapsed = 00:12:25 . Memory (MB): peak = 5322.051 ; gain = 2865.609 ; free physical = 423005 ; free virtual = 822620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:10 ; elapsed = 00:12:33 . Memory (MB): peak = 5322.051 ; gain = 2865.609 ; free physical = 422854 ; free virtual = 822469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                 | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB9 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB5 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB7 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG            |      1|
|2     |CARRY8          |  21360|
|3     |DSP48E2         |    497|
|4     |DSP_ALU         |    743|
|5     |DSP_A_B_DATA    |    743|
|6     |DSP_C_DATA      |    743|
|7     |DSP_MULTIPLIER  |    743|
|8     |DSP_M_DATA      |    743|
|9     |DSP_OUTPUT      |    743|
|10    |DSP_PREADD      |    743|
|11    |DSP_PREADD_DATA |    743|
|12    |LUT1            |   3965|
|13    |LUT2            |  64283|
|14    |LUT3            |  37186|
|15    |LUT4            |  65519|
|16    |LUT5            |  13980|
|17    |LUT6            | 153006|
|18    |MUXF7           |     14|
|19    |FDRE            |  18747|
|20    |FDSE            |    838|
|21    |IBUF            |   1004|
|22    |OBUF            |    663|
+------+----------------+-------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                                                                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                                                                                                                          | 387007|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                                                                                                              |    600|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                                                                                                                   |   3107|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4766                                                                                                                                     |   3097|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                                                                                                                 |    123|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4765                                                                                                                                     |    112|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                                                                                                                 |   3703|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4764                                                                                                                                     |   3693|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                                                                                                                 |    122|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4763                                                                                                                                     |    112|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                                                                                                                 |   3946|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4762                                                                                                                                     |   3935|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                                 |    122|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4761                                                                                                                                     |    112|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                                 |   3618|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4760                                                                                                                                     |   3608|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                                 |    125|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4759                                                                                                                                     |    112|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                                 |   2987|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4758                                                                                                                                     |   2977|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                                                                                                                 |    125|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4757                                                                                                                                     |    112|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                                                                                                                 |    122|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4756                                                                                                                                     |    111|
|25    |  sparse_arr_feat_conv1_out_20_U                                     |hls_dummy_fifo_w10_d2_S_10                                                                                                                                                |   3715|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4755                                                                                                                                     |   3705|
|27    |  sparse_arr_feat_conv1_out_21_U                                     |hls_dummy_fifo_w10_d2_S_11                                                                                                                                                |    121|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4754                                                                                                                                     |    112|
|29    |  sparse_arr_feat_conv1_out_22_U                                     |hls_dummy_fifo_w10_d2_S_12                                                                                                                                                |   3176|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4753                                                                                                                                     |   3167|
|31    |  sparse_arr_feat_conv1_out_23_U                                     |hls_dummy_fifo_w10_d2_S_13                                                                                                                                                |    122|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4752                                                                                                                                     |    112|
|33    |  sparse_arr_feat_conv1_out_24_U                                     |hls_dummy_fifo_w10_d2_S_14                                                                                                                                                |   3465|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4751                                                                                                                                     |   3454|
|35    |  sparse_arr_feat_conv1_out_25_U                                     |hls_dummy_fifo_w10_d2_S_15                                                                                                                                                |    123|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4750                                                                                                                                     |    112|
|37    |  sparse_arr_feat_conv1_out_26_U                                     |hls_dummy_fifo_w10_d2_S_16                                                                                                                                                |   3401|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4749                                                                                                                                     |   3391|
|39    |  sparse_arr_feat_conv1_out_27_U                                     |hls_dummy_fifo_w10_d2_S_17                                                                                                                                                |    121|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4748                                                                                                                                     |    112|
|41    |  sparse_arr_feat_conv1_out_28_U                                     |hls_dummy_fifo_w10_d2_S_18                                                                                                                                                |   3877|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4747                                                                                                                                     |   3868|
|43    |  sparse_arr_feat_conv1_out_29_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                                |    124|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4746                                                                                                                                     |    112|
|45    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                                                                                                                |   3560|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4745                                                                                                                                     |   3551|
|47    |  sparse_arr_feat_conv1_out_30_U                                     |hls_dummy_fifo_w10_d2_S_21                                                                                                                                                |   3644|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4744                                                                                                                                     |   3634|
|49    |  sparse_arr_feat_conv1_out_31_U                                     |hls_dummy_fifo_w10_d2_S_22                                                                                                                                                |    122|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4743                                                                                                                                     |    112|
|51    |  sparse_arr_feat_conv1_out_32_U                                     |hls_dummy_fifo_w10_d2_S_23                                                                                                                                                |   3581|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4742                                                                                                                                     |   3572|
|53    |  sparse_arr_feat_conv1_out_33_U                                     |hls_dummy_fifo_w10_d2_S_24                                                                                                                                                |    121|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4741                                                                                                                                     |    112|
|55    |  sparse_arr_feat_conv1_out_34_U                                     |hls_dummy_fifo_w10_d2_S_25                                                                                                                                                |   3491|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4740                                                                                                                                     |   3480|
|57    |  sparse_arr_feat_conv1_out_35_U                                     |hls_dummy_fifo_w10_d2_S_26                                                                                                                                                |    123|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4739                                                                                                                                     |    112|
|59    |  sparse_arr_feat_conv1_out_36_U                                     |hls_dummy_fifo_w10_d2_S_27                                                                                                                                                |   3160|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4738                                                                                                                                     |   3151|
|61    |  sparse_arr_feat_conv1_out_37_U                                     |hls_dummy_fifo_w10_d2_S_28                                                                                                                                                |    123|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4737                                                                                                                                     |    112|
|63    |  sparse_arr_feat_conv1_out_38_U                                     |hls_dummy_fifo_w10_d2_S_29                                                                                                                                                |   3795|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4736                                                                                                                                     |   3784|
|65    |  sparse_arr_feat_conv1_out_39_U                                     |hls_dummy_fifo_w10_d2_S_30                                                                                                                                                |    122|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4735                                                                                                                                     |    112|
|67    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_31                                                                                                                                                |    121|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4734                                                                                                                                     |    112|
|69    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_32                                                                                                                                                |   3753|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4733                                                                                                                                     |   3743|
|71    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_33                                                                                                                                                |    123|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4732                                                                                                                                     |    112|
|73    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_34                                                                                                                                                |   3691|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4731                                                                                                                                     |   3681|
|75    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_35                                                                                                                                                |    121|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4730                                                                                                                                     |    112|
|77    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_36                                                                                                                                                |   2585|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4729                                                                                                                                     |   2576|
|79    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_37                                                                                                                                                |    123|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4728                                                                                                                                     |    112|
|81    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_38                                                                                                                                                |   4080|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4727                                                                                                                                     |   4069|
|83    |  sparse_arr_feat_conv2_out_10_U                                     |hls_dummy_fifo_w10_d2_S_39                                                                                                                                                |     51|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4726                                                                                                                                     |     41|
|85    |  sparse_arr_feat_conv2_out_11_U                                     |hls_dummy_fifo_w10_d2_S_40                                                                                                                                                |     50|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4725                                                                                                                                     |     41|
|87    |  sparse_arr_feat_conv2_out_12_U                                     |hls_dummy_fifo_w10_d2_S_41                                                                                                                                                |     52|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4724                                                                                                                                     |     41|
|89    |  sparse_arr_feat_conv2_out_13_U                                     |hls_dummy_fifo_w10_d2_S_42                                                                                                                                                |     51|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4723                                                                                                                                     |     41|
|91    |  sparse_arr_feat_conv2_out_14_U                                     |hls_dummy_fifo_w10_d2_S_43                                                                                                                                                |     51|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4722                                                                                                                                     |     41|
|93    |  sparse_arr_feat_conv2_out_15_U                                     |hls_dummy_fifo_w10_d2_S_44                                                                                                                                                |     53|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4721                                                                                                                                     |     41|
|95    |  sparse_arr_feat_conv2_out_16_U                                     |hls_dummy_fifo_w10_d2_S_45                                                                                                                                                |     50|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4720                                                                                                                                     |     41|
|97    |  sparse_arr_feat_conv2_out_17_U                                     |hls_dummy_fifo_w10_d2_S_46                                                                                                                                                |     50|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4719                                                                                                                                     |     41|
|99    |  sparse_arr_feat_conv2_out_18_U                                     |hls_dummy_fifo_w10_d2_S_47                                                                                                                                                |     51|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4718                                                                                                                                     |     41|
|101   |  sparse_arr_feat_conv2_out_19_U                                     |hls_dummy_fifo_w10_d2_S_48                                                                                                                                                |     51|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4717                                                                                                                                     |     41|
|103   |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_49                                                                                                                                                |     52|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4716                                                                                                                                     |     41|
|105   |  sparse_arr_feat_conv2_out_20_U                                     |hls_dummy_fifo_w10_d2_S_50                                                                                                                                                |     50|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4715                                                                                                                                     |     41|
|107   |  sparse_arr_feat_conv2_out_21_U                                     |hls_dummy_fifo_w10_d2_S_51                                                                                                                                                |     53|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4714                                                                                                                                     |     41|
|109   |  sparse_arr_feat_conv2_out_22_U                                     |hls_dummy_fifo_w10_d2_S_52                                                                                                                                                |     50|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4713                                                                                                                                     |     41|
|111   |  sparse_arr_feat_conv2_out_23_U                                     |hls_dummy_fifo_w10_d2_S_53                                                                                                                                                |     50|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4712                                                                                                                                     |     41|
|113   |  sparse_arr_feat_conv2_out_24_U                                     |hls_dummy_fifo_w10_d2_S_54                                                                                                                                                |     51|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4711                                                                                                                                     |     41|
|115   |  sparse_arr_feat_conv2_out_25_U                                     |hls_dummy_fifo_w10_d2_S_55                                                                                                                                                |     51|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4710                                                                                                                                     |     41|
|117   |  sparse_arr_feat_conv2_out_26_U                                     |hls_dummy_fifo_w10_d2_S_56                                                                                                                                                |     51|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4709                                                                                                                                     |     41|
|119   |  sparse_arr_feat_conv2_out_27_U                                     |hls_dummy_fifo_w10_d2_S_57                                                                                                                                                |     52|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4708                                                                                                                                     |     41|
|121   |  sparse_arr_feat_conv2_out_28_U                                     |hls_dummy_fifo_w10_d2_S_58                                                                                                                                                |     54|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4707                                                                                                                                     |     41|
|123   |  sparse_arr_feat_conv2_out_29_U                                     |hls_dummy_fifo_w10_d2_S_59                                                                                                                                                |     51|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4706                                                                                                                                     |     41|
|125   |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_60                                                                                                                                                |     53|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4705                                                                                                                                     |     41|
|127   |  sparse_arr_feat_conv2_out_30_U                                     |hls_dummy_fifo_w10_d2_S_61                                                                                                                                                |     51|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4704                                                                                                                                     |     41|
|129   |  sparse_arr_feat_conv2_out_31_U                                     |hls_dummy_fifo_w10_d2_S_62                                                                                                                                                |     51|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4703                                                                                                                                     |     41|
|131   |  sparse_arr_feat_conv2_out_32_U                                     |hls_dummy_fifo_w10_d2_S_63                                                                                                                                                |     54|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4702                                                                                                                                     |     41|
|133   |  sparse_arr_feat_conv2_out_33_U                                     |hls_dummy_fifo_w10_d2_S_64                                                                                                                                                |     51|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4701                                                                                                                                     |     41|
|135   |  sparse_arr_feat_conv2_out_34_U                                     |hls_dummy_fifo_w10_d2_S_65                                                                                                                                                |     50|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4700                                                                                                                                     |     41|
|137   |  sparse_arr_feat_conv2_out_35_U                                     |hls_dummy_fifo_w10_d2_S_66                                                                                                                                                |     50|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4699                                                                                                                                     |     41|
|139   |  sparse_arr_feat_conv2_out_36_U                                     |hls_dummy_fifo_w10_d2_S_67                                                                                                                                                |     51|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4698                                                                                                                                     |     41|
|141   |  sparse_arr_feat_conv2_out_37_U                                     |hls_dummy_fifo_w10_d2_S_68                                                                                                                                                |     51|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4697                                                                                                                                     |     41|
|143   |  sparse_arr_feat_conv2_out_38_U                                     |hls_dummy_fifo_w10_d2_S_69                                                                                                                                                |     50|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4696                                                                                                                                     |     41|
|145   |  sparse_arr_feat_conv2_out_39_U                                     |hls_dummy_fifo_w10_d2_S_70                                                                                                                                                |     51|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4695                                                                                                                                     |     41|
|147   |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_71                                                                                                                                                |     50|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4694                                                                                                                                     |     41|
|149   |  sparse_arr_feat_conv2_out_40_U                                     |hls_dummy_fifo_w10_d2_S_72                                                                                                                                                |     50|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4693                                                                                                                                     |     41|
|151   |  sparse_arr_feat_conv2_out_41_U                                     |hls_dummy_fifo_w10_d2_S_73                                                                                                                                                |     50|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4692                                                                                                                                     |     41|
|153   |  sparse_arr_feat_conv2_out_42_U                                     |hls_dummy_fifo_w10_d2_S_74                                                                                                                                                |     52|
|154   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4691                                                                                                                                     |     41|
|155   |  sparse_arr_feat_conv2_out_43_U                                     |hls_dummy_fifo_w10_d2_S_75                                                                                                                                                |     51|
|156   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4690                                                                                                                                     |     41|
|157   |  sparse_arr_feat_conv2_out_44_U                                     |hls_dummy_fifo_w10_d2_S_76                                                                                                                                                |     51|
|158   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4689                                                                                                                                     |     41|
|159   |  sparse_arr_feat_conv2_out_45_U                                     |hls_dummy_fifo_w10_d2_S_77                                                                                                                                                |     50|
|160   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4688                                                                                                                                     |     41|
|161   |  sparse_arr_feat_conv2_out_46_U                                     |hls_dummy_fifo_w10_d2_S_78                                                                                                                                                |     51|
|162   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4687                                                                                                                                     |     41|
|163   |  sparse_arr_feat_conv2_out_47_U                                     |hls_dummy_fifo_w10_d2_S_79                                                                                                                                                |     50|
|164   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4686                                                                                                                                     |     41|
|165   |  sparse_arr_feat_conv2_out_48_U                                     |hls_dummy_fifo_w10_d2_S_80                                                                                                                                                |     51|
|166   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4685                                                                                                                                     |     41|
|167   |  sparse_arr_feat_conv2_out_49_U                                     |hls_dummy_fifo_w10_d2_S_81                                                                                                                                                |     51|
|168   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4684                                                                                                                                     |     41|
|169   |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_82                                                                                                                                                |     52|
|170   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4683                                                                                                                                     |     41|
|171   |  sparse_arr_feat_conv2_out_50_U                                     |hls_dummy_fifo_w10_d2_S_83                                                                                                                                                |     51|
|172   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4682                                                                                                                                     |     41|
|173   |  sparse_arr_feat_conv2_out_51_U                                     |hls_dummy_fifo_w10_d2_S_84                                                                                                                                                |     51|
|174   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4681                                                                                                                                     |     41|
|175   |  sparse_arr_feat_conv2_out_52_U                                     |hls_dummy_fifo_w10_d2_S_85                                                                                                                                                |     50|
|176   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4680                                                                                                                                     |     41|
|177   |  sparse_arr_feat_conv2_out_53_U                                     |hls_dummy_fifo_w10_d2_S_86                                                                                                                                                |     50|
|178   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4679                                                                                                                                     |     41|
|179   |  sparse_arr_feat_conv2_out_54_U                                     |hls_dummy_fifo_w10_d2_S_87                                                                                                                                                |     51|
|180   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4678                                                                                                                                     |     41|
|181   |  sparse_arr_feat_conv2_out_55_U                                     |hls_dummy_fifo_w10_d2_S_88                                                                                                                                                |     51|
|182   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4677                                                                                                                                     |     41|
|183   |  sparse_arr_feat_conv2_out_56_U                                     |hls_dummy_fifo_w10_d2_S_89                                                                                                                                                |     50|
|184   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4676                                                                                                                                     |     41|
|185   |  sparse_arr_feat_conv2_out_57_U                                     |hls_dummy_fifo_w10_d2_S_90                                                                                                                                                |     50|
|186   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4675                                                                                                                                     |     41|
|187   |  sparse_arr_feat_conv2_out_58_U                                     |hls_dummy_fifo_w10_d2_S_91                                                                                                                                                |     52|
|188   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4674                                                                                                                                     |     41|
|189   |  sparse_arr_feat_conv2_out_59_U                                     |hls_dummy_fifo_w10_d2_S_92                                                                                                                                                |     51|
|190   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4673                                                                                                                                     |     41|
|191   |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_93                                                                                                                                                |     51|
|192   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4672                                                                                                                                     |     41|
|193   |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_94                                                                                                                                                |     51|
|194   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4671                                                                                                                                     |     41|
|195   |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_95                                                                                                                                                |     50|
|196   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4670                                                                                                                                     |     41|
|197   |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_96                                                                                                                                                |     53|
|198   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4669                                                                                                                                     |     41|
|199   |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_97                                                                                                                                                |     53|
|200   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4668                                                                                                                                     |     41|
|201   |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_98                                                                                                                                                |     50|
|202   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4667                                                                                                                                     |     41|
|203   |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S_99                                                                                                                                                |   2571|
|204   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4666                                                                                                                                     |   2562|
|205   |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_100                                                                                                                                               |   2496|
|206   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4665                                                                                                                                     |   2486|
|207   |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_101                                                                                                                                               |   2496|
|208   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4664                                                                                                                                     |   2486|
|209   |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_102                                                                                                                                               |   2333|
|210   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4663                                                                                                                                     |   2324|
|211   |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_103                                                                                                                                               |   2363|
|212   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4662                                                                                                                                     |   2351|
|213   |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_104                                                                                                                                               |   2414|
|214   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4661                                                                                                                                     |   2405|
|215   |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_105                                                                                                                                               |   2374|
|216   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4660                                                                                                                                     |   2365|
|217   |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_106                                                                                                                                               |   2471|
|218   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4659                                                                                                                                     |   2461|
|219   |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_107                                                                                                                                               |   2501|
|220   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4658                                                                                                                                     |   2492|
|221   |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_108                                                                                                                                               |   2282|
|222   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4657                                                                                                                                     |   2273|
|223   |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_109                                                                                                                                               |   2222|
|224   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4656                                                                                                                                     |   2213|
|225   |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_110                                                                                                                                               |   2468|
|226   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4655                                                                                                                                     |   2459|
|227   |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_111                                                                                                                                               |   2424|
|228   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4654                                                                                                                                     |   2415|
|229   |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_112                                                                                                                                               |   2335|
|230   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4653                                                                                                                                     |   2326|
|231   |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_113                                                                                                                                               |   2500|
|232   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4652                                                                                                                                     |   2487|
|233   |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_114                                                                                                                                               |   2391|
|234   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4651                                                                                                                                     |   2381|
|235   |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_115                                                                                                                                               |   2441|
|236   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4650                                                                                                                                     |   2432|
|237   |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_116                                                                                                                                               |   2452|
|238   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4649                                                                                                                                     |   2443|
|239   |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_117                                                                                                                                               |   2594|
|240   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_4648                                                                                                                                     |   2583|
|241   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_118                                                                                                                                               |   2067|
|242   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                          |   2058|
|243   |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                    |    177|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4647                                                                                                                                      |    168|
|245   |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_119                                                                                                                                                |    122|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4646                                                                                                                                      |    113|
|247   |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_120                                                                                                                                                |    184|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4645                                                                                                                                      |    175|
|249   |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_121                                                                                                                                                |    122|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4644                                                                                                                                      |    113|
|251   |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_122                                                                                                                                                |    155|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4643                                                                                                                                      |    146|
|253   |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_123                                                                                                                                                |    136|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4642                                                                                                                                      |    126|
|255   |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_124                                                                                                                                                |    135|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4641                                                                                                                                      |    126|
|257   |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_125                                                                                                                                                |    159|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4640                                                                                                                                      |    150|
|259   |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_126                                                                                                                                                |    165|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4639                                                                                                                                      |    156|
|261   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_127                                                                                                                                                |    106|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4638                                                                                                                                      |     97|
|263   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_128                                                                                                                                                |    154|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4637                                                                                                                                      |    144|
|265   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_129                                                                                                                                                |    122|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4636                                                                                                                                      |    111|
|267   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_130                                                                                                                                                |    194|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4635                                                                                                                                      |    184|
|269   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_131                                                                                                                                                |    138|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4634                                                                                                                                      |    129|
|271   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_132                                                                                                                                                |    178|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4633                                                                                                                                      |    169|
|273   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_133                                                                                                                                                |    135|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4632                                                                                                                                      |    126|
|275   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_134                                                                                                                                                |    205|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4631                                                                                                                                      |    196|
|277   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_135                                                                                                                                                |    129|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4630                                                                                                                                      |    120|
|279   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_136                                                                                                                                                |    199|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4629                                                                                                                                      |    190|
|281   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_137                                                                                                                                                |    139|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4628                                                                                                                                      |    130|
|283   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_138                                                                                                                                                |    151|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4627                                                                                                                                      |    141|
|285   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_139                                                                                                                                                |    121|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4626                                                                                                                                      |    112|
|287   |  sparse_arr_hash_reduce_out_20_c32_channel_U                        |hls_dummy_fifo_w4_d2_S_140                                                                                                                                                |    135|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4625                                                                                                                                      |    126|
|289   |  sparse_arr_hash_reduce_out_20_c_U                                  |hls_dummy_fifo_w4_d2_S_141                                                                                                                                                |    132|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4624                                                                                                                                      |    122|
|291   |  sparse_arr_hash_reduce_out_21_c33_channel_U                        |hls_dummy_fifo_w4_d2_S_142                                                                                                                                                |    103|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4623                                                                                                                                      |     94|
|293   |  sparse_arr_hash_reduce_out_21_c_U                                  |hls_dummy_fifo_w4_d2_S_143                                                                                                                                                |    114|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4622                                                                                                                                      |    104|
|295   |  sparse_arr_hash_reduce_out_22_c34_channel_U                        |hls_dummy_fifo_w4_d2_S_144                                                                                                                                                |    149|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4621                                                                                                                                      |    139|
|297   |  sparse_arr_hash_reduce_out_22_c_U                                  |hls_dummy_fifo_w4_d2_S_145                                                                                                                                                |    115|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4620                                                                                                                                      |    106|
|299   |  sparse_arr_hash_reduce_out_23_c35_channel_U                        |hls_dummy_fifo_w4_d2_S_146                                                                                                                                                |    134|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4619                                                                                                                                      |    123|
|301   |  sparse_arr_hash_reduce_out_23_c_U                                  |hls_dummy_fifo_w4_d2_S_147                                                                                                                                                |     85|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4618                                                                                                                                      |     66|
|303   |  sparse_arr_hash_reduce_out_24_c36_channel_U                        |hls_dummy_fifo_w4_d2_S_148                                                                                                                                                |    161|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4617                                                                                                                                      |    151|
|305   |  sparse_arr_hash_reduce_out_24_c_U                                  |hls_dummy_fifo_w4_d2_S_149                                                                                                                                                |    125|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4616                                                                                                                                      |    116|
|307   |  sparse_arr_hash_reduce_out_25_c37_channel_U                        |hls_dummy_fifo_w4_d2_S_150                                                                                                                                                |    148|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4615                                                                                                                                      |    139|
|309   |  sparse_arr_hash_reduce_out_25_c_U                                  |hls_dummy_fifo_w4_d2_S_151                                                                                                                                                |    137|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4614                                                                                                                                      |    128|
|311   |  sparse_arr_hash_reduce_out_26_c38_channel_U                        |hls_dummy_fifo_w4_d2_S_152                                                                                                                                                |    155|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4613                                                                                                                                      |    146|
|313   |  sparse_arr_hash_reduce_out_26_c_U                                  |hls_dummy_fifo_w4_d2_S_153                                                                                                                                                |    142|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4612                                                                                                                                      |    133|
|315   |  sparse_arr_hash_reduce_out_27_c39_channel_U                        |hls_dummy_fifo_w4_d2_S_154                                                                                                                                                |    144|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4611                                                                                                                                      |    133|
|317   |  sparse_arr_hash_reduce_out_27_c_U                                  |hls_dummy_fifo_w4_d2_S_155                                                                                                                                                |    140|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4610                                                                                                                                      |    131|
|319   |  sparse_arr_hash_reduce_out_28_c40_channel_U                        |hls_dummy_fifo_w4_d2_S_156                                                                                                                                                |    218|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4609                                                                                                                                      |    209|
|321   |  sparse_arr_hash_reduce_out_28_c_U                                  |hls_dummy_fifo_w4_d2_S_157                                                                                                                                                |    127|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4608                                                                                                                                      |    118|
|323   |  sparse_arr_hash_reduce_out_29_c41_channel_U                        |hls_dummy_fifo_w4_d2_S_158                                                                                                                                                |    217|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4607                                                                                                                                      |    206|
|325   |  sparse_arr_hash_reduce_out_29_c_U                                  |hls_dummy_fifo_w4_d2_S_159                                                                                                                                                |    153|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4606                                                                                                                                      |    143|
|327   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_160                                                                                                                                                |    178|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4605                                                                                                                                      |    169|
|329   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_161                                                                                                                                                |    113|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4604                                                                                                                                      |    102|
|331   |  sparse_arr_hash_reduce_out_30_c42_channel_U                        |hls_dummy_fifo_w4_d2_S_162                                                                                                                                                |    243|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4603                                                                                                                                      |    231|
|333   |  sparse_arr_hash_reduce_out_30_c_U                                  |hls_dummy_fifo_w4_d2_S_163                                                                                                                                                |    151|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4602                                                                                                                                      |    141|
|335   |  sparse_arr_hash_reduce_out_31_c43_channel_U                        |hls_dummy_fifo_w4_d2_S_164                                                                                                                                                |    250|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4601                                                                                                                                      |    241|
|337   |  sparse_arr_hash_reduce_out_31_c_U                                  |hls_dummy_fifo_w4_d2_S_165                                                                                                                                                |    140|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4600                                                                                                                                      |    129|
|339   |  sparse_arr_hash_reduce_out_32_c44_channel_U                        |hls_dummy_fifo_w4_d2_S_166                                                                                                                                                |    215|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4599                                                                                                                                      |    205|
|341   |  sparse_arr_hash_reduce_out_32_c_U                                  |hls_dummy_fifo_w4_d2_S_167                                                                                                                                                |    159|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4598                                                                                                                                      |    150|
|343   |  sparse_arr_hash_reduce_out_33_c45_channel_U                        |hls_dummy_fifo_w4_d2_S_168                                                                                                                                                |    232|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4597                                                                                                                                      |    223|
|345   |  sparse_arr_hash_reduce_out_33_c_U                                  |hls_dummy_fifo_w4_d2_S_169                                                                                                                                                |    144|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4596                                                                                                                                      |    135|
|347   |  sparse_arr_hash_reduce_out_34_c46_channel_U                        |hls_dummy_fifo_w4_d2_S_170                                                                                                                                                |    175|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4595                                                                                                                                      |    165|
|349   |  sparse_arr_hash_reduce_out_34_c_U                                  |hls_dummy_fifo_w4_d2_S_171                                                                                                                                                |    129|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4594                                                                                                                                      |    120|
|351   |  sparse_arr_hash_reduce_out_35_c47_channel_U                        |hls_dummy_fifo_w4_d2_S_172                                                                                                                                                |    160|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4593                                                                                                                                      |    151|
|353   |  sparse_arr_hash_reduce_out_35_c_U                                  |hls_dummy_fifo_w4_d2_S_173                                                                                                                                                |    111|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4592                                                                                                                                      |    101|
|355   |  sparse_arr_hash_reduce_out_36_c48_channel_U                        |hls_dummy_fifo_w4_d2_S_174                                                                                                                                                |    160|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4591                                                                                                                                      |    150|
|357   |  sparse_arr_hash_reduce_out_36_c_U                                  |hls_dummy_fifo_w4_d2_S_175                                                                                                                                                |    119|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4590                                                                                                                                      |    109|
|359   |  sparse_arr_hash_reduce_out_37_c49_channel_U                        |hls_dummy_fifo_w4_d2_S_176                                                                                                                                                |    162|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4589                                                                                                                                      |    151|
|361   |  sparse_arr_hash_reduce_out_37_c_U                                  |hls_dummy_fifo_w4_d2_S_177                                                                                                                                                |    127|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4588                                                                                                                                      |    118|
|363   |  sparse_arr_hash_reduce_out_38_c50_channel_U                        |hls_dummy_fifo_w4_d2_S_178                                                                                                                                                |    153|
|364   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4587                                                                                                                                      |    144|
|365   |  sparse_arr_hash_reduce_out_38_c_U                                  |hls_dummy_fifo_w4_d2_S_179                                                                                                                                                |    137|
|366   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4586                                                                                                                                      |    127|
|367   |  sparse_arr_hash_reduce_out_39_c51_channel_U                        |hls_dummy_fifo_w4_d2_S_180                                                                                                                                                |    142|
|368   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4585                                                                                                                                      |    133|
|369   |  sparse_arr_hash_reduce_out_39_c_U                                  |hls_dummy_fifo_w4_d2_S_181                                                                                                                                                |    144|
|370   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4584                                                                                                                                      |    134|
|371   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_182                                                                                                                                                |    179|
|372   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4583                                                                                                                                      |    170|
|373   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_183                                                                                                                                                |    118|
|374   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4582                                                                                                                                      |    109|
|375   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_184                                                                                                                                                |    202|
|376   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4581                                                                                                                                      |    193|
|377   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_185                                                                                                                                                |    132|
|378   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4580                                                                                                                                      |    123|
|379   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_186                                                                                                                                                |    156|
|380   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4579                                                                                                                                      |    147|
|381   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_187                                                                                                                                                |    137|
|382   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4578                                                                                                                                      |    127|
|383   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_188                                                                                                                                                |    148|
|384   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4577                                                                                                                                      |    139|
|385   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_189                                                                                                                                                |    116|
|386   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4576                                                                                                                                      |    106|
|387   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_190                                                                                                                                                |    143|
|388   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4575                                                                                                                                      |    134|
|389   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_191                                                                                                                                                |     96|
|390   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4574                                                                                                                                      |     86|
|391   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_192                                                                                                                                                |    155|
|392   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4573                                                                                                                                      |    146|
|393   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_193                                                                                                                                                |    137|
|394   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4572                                                                                                                                      |    128|
|395   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_194                                                                                                                                                |    162|
|396   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4571                                                                                                                                      |    153|
|397   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_195                                                                                                                                                |    299|
|398   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4570                                                                                                                                      |    132|
|399   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_196                                                                                                                                                |    123|
|400   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_4569                                                                                                                                      |    114|
|401   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_197                                                                                                                                                |     97|
|402   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                           |     88|
|403   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_1_2_s                                                                                                |  91743|
|404   |    mul_10s_10ns_18_1_1_U10                                          |hls_dummy_mul_10s_10ns_18_1_1                                                                                                                                             |     13|
|405   |    mul_10s_10ns_18_1_1_U130                                         |hls_dummy_mul_10s_10ns_18_1_1_3770                                                                                                                                        |     13|
|406   |    mul_10s_10ns_18_1_1_U170                                         |hls_dummy_mul_10s_10ns_18_1_1_3771                                                                                                                                        |     13|
|407   |    mul_10s_10ns_18_1_1_U210                                         |hls_dummy_mul_10s_10ns_18_1_1_3772                                                                                                                                        |     13|
|408   |    mul_10s_10ns_18_1_1_U250                                         |hls_dummy_mul_10s_10ns_18_1_1_3773                                                                                                                                        |     13|
|409   |    mul_10s_10ns_18_1_1_U290                                         |hls_dummy_mul_10s_10ns_18_1_1_3774                                                                                                                                        |     13|
|410   |    mul_10s_10ns_18_1_1_U330                                         |hls_dummy_mul_10s_10ns_18_1_1_3775                                                                                                                                        |     13|
|411   |    mul_10s_10ns_18_1_1_U370                                         |hls_dummy_mul_10s_10ns_18_1_1_3776                                                                                                                                        |     13|
|412   |    mul_10s_10ns_18_1_1_U410                                         |hls_dummy_mul_10s_10ns_18_1_1_3777                                                                                                                                        |     13|
|413   |    mul_10s_10ns_18_1_1_U450                                         |hls_dummy_mul_10s_10ns_18_1_1_3778                                                                                                                                        |     13|
|414   |    mul_10s_10ns_18_1_1_U490                                         |hls_dummy_mul_10s_10ns_18_1_1_3779                                                                                                                                        |     13|
|415   |    mul_10s_10ns_18_1_1_U50                                          |hls_dummy_mul_10s_10ns_18_1_1_3780                                                                                                                                        |     13|
|416   |    mul_10s_10ns_18_1_1_U530                                         |hls_dummy_mul_10s_10ns_18_1_1_3781                                                                                                                                        |     13|
|417   |    mul_10s_10ns_18_1_1_U570                                         |hls_dummy_mul_10s_10ns_18_1_1_3782                                                                                                                                        |     13|
|418   |    mul_10s_10ns_18_1_1_U610                                         |hls_dummy_mul_10s_10ns_18_1_1_3783                                                                                                                                        |     13|
|419   |    mul_10s_10ns_18_1_1_U650                                         |hls_dummy_mul_10s_10ns_18_1_1_3784                                                                                                                                        |     13|
|420   |    mul_10s_10ns_18_1_1_U690                                         |hls_dummy_mul_10s_10ns_18_1_1_3785                                                                                                                                        |     13|
|421   |    mul_10s_10ns_18_1_1_U730                                         |hls_dummy_mul_10s_10ns_18_1_1_3786                                                                                                                                        |     13|
|422   |    mul_10s_10ns_18_1_1_U770                                         |hls_dummy_mul_10s_10ns_18_1_1_3787                                                                                                                                        |     13|
|423   |    mul_10s_10ns_18_1_1_U90                                          |hls_dummy_mul_10s_10ns_18_1_1_3788                                                                                                                                        |     13|
|424   |    mul_10s_10s_18_1_1_U100                                          |hls_dummy_mul_10s_10s_18_1_1_3789                                                                                                                                         |     82|
|425   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_3790                                                                                                                                         |     77|
|426   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_3791                                                                                                                                         |     96|
|427   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_3792                                                                                                                                         |    132|
|428   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_3793                                                                                                                                         |     96|
|429   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_3794                                                                                                                                         |     78|
|430   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_3795                                                                                                                                         |     77|
|431   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_3796                                                                                                                                         |     79|
|432   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_3797                                                                                                                                         |     83|
|433   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_3798                                                                                                                                         |    150|
|434   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_3799                                                                                                                                         |    165|
|435   |    mul_10s_10s_18_1_1_U110                                          |hls_dummy_mul_10s_10s_18_1_1_3800                                                                                                                                         |     24|
|436   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_3801                                                                                                                                         |    136|
|437   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_3802                                                                                                                                         |     91|
|438   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_3803                                                                                                                                         |     90|
|439   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_3804                                                                                                                                         |     89|
|440   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_3805                                                                                                                                         |    109|
|441   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_3806                                                                                                                                         |     89|
|442   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_3807                                                                                                                                         |     91|
|443   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_3808                                                                                                                                         |    125|
|444   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_3809                                                                                                                                         |     78|
|445   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_3810                                                                                                                                         |    110|
|446   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_3811                                                                                                                                         |     77|
|447   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_3812                                                                                                                                         |     90|
|448   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_3813                                                                                                                                         |    109|
|449   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_3814                                                                                                                                         |    126|
|450   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_3815                                                                                                                                         |    109|
|451   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_3816                                                                                                                                         |     91|
|452   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_3817                                                                                                                                         |     90|
|453   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_3818                                                                                                                                         |     89|
|454   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_3819                                                                                                                                         |     76|
|455   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_3820                                                                                                                                         |    144|
|456   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_3821                                                                                                                                         |    132|
|457   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_3822                                                                                                                                         |    128|
|458   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_3823                                                                                                                                         |     78|
|459   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_3824                                                                                                                                         |     77|
|460   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_3825                                                                                                                                         |     79|
|461   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_3826                                                                                                                                         |     96|
|462   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_3827                                                                                                                                         |     79|
|463   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_3828                                                                                                                                         |     78|
|464   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_3829                                                                                                                                         |     77|
|465   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_3830                                                                                                                                         |     80|
|466   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_3831                                                                                                                                         |     93|
|467   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_3832                                                                                                                                         |     79|
|468   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_3833                                                                                                                                         |     77|
|469   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_3834                                                                                                                                         |     96|
|470   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_3835                                                                                                                                         |     78|
|471   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_3836                                                                                                                                         |     96|
|472   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_3837                                                                                                                                         |     78|
|473   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_3838                                                                                                                                         |     77|
|474   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_3839                                                                                                                                         |     79|
|475   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_3840                                                                                                                                         |     79|
|476   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_3841                                                                                                                                         |     96|
|477   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_3842                                                                                                                                         |    128|
|478   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_3843                                                                                                                                         |     24|
|479   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_3844                                                                                                                                         |    136|
|480   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_3845                                                                                                                                         |     91|
|481   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_3846                                                                                                                                         |     90|
|482   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_3847                                                                                                                                         |     89|
|483   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_3848                                                                                                                                         |    109|
|484   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_3849                                                                                                                                         |     89|
|485   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_3850                                                                                                                                         |     91|
|486   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_3851                                                                                                                                         |     90|
|487   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_3852                                                                                                                                         |     83|
|488   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_3853                                                                                                                                         |    111|
|489   |    mul_10s_10s_18_1_1_U160                                          |hls_dummy_mul_10s_10s_18_1_1_3854                                                                                                                                         |     89|
|490   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_3855                                                                                                                                         |     90|
|491   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_3856                                                                                                                                         |    109|
|492   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_3857                                                                                                                                         |     91|
|493   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_3858                                                                                                                                         |    109|
|494   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_3859                                                                                                                                         |     91|
|495   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_3860                                                                                                                                         |     90|
|496   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_3861                                                                                                                                         |     89|
|497   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_3862                                                                                                                                         |     89|
|498   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_3863                                                                                                                                         |    109|
|499   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_3864                                                                                                                                         |    110|
|500   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_3865                                                                                                                                         |    128|
|501   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_3866                                                                                                                                         |    132|
|502   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_3867                                                                                                                                         |     77|
|503   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_3868                                                                                                                                         |     79|
|504   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_3869                                                                                                                                         |     96|
|505   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_3870                                                                                                                                         |     79|
|506   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_3871                                                                                                                                         |     78|
|507   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_3872                                                                                                                                         |     77|
|508   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_3873                                                                                                                                         |     82|
|509   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_3874                                                                                                                                         |    109|
|510   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_3875                                                                                                                                         |     79|
|511   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_3876                                                                                                                                         |     77|
|512   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_3877                                                                                                                                         |     96|
|513   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_3878                                                                                                                                         |    132|
|514   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_3879                                                                                                                                         |    150|
|515   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_3880                                                                                                                                         |    132|
|516   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_3881                                                                                                                                         |    131|
|517   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_3882                                                                                                                                         |     79|
|518   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_3883                                                                                                                                         |     79|
|519   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_3884                                                                                                                                         |     96|
|520   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_3885                                                                                                                                         |     94|
|521   |    mul_10s_10s_18_1_1_U190                                          |hls_dummy_mul_10s_10s_18_1_1_3886                                                                                                                                         |     24|
|522   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_3887                                                                                                                                         |    136|
|523   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_3888                                                                                                                                         |    126|
|524   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_3889                                                                                                                                         |     90|
|525   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_3890                                                                                                                                         |     89|
|526   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_3891                                                                                                                                         |    109|
|527   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_3892                                                                                                                                         |     89|
|528   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_3893                                                                                                                                         |     91|
|529   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_3894                                                                                                                                         |     90|
|530   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_3895                                                                                                                                         |     83|
|531   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_3896                                                                                                                                         |     93|
|532   |    mul_10s_10s_18_1_1_U200                                          |hls_dummy_mul_10s_10s_18_1_1_3897                                                                                                                                         |     89|
|533   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_3898                                                                                                                                         |     90|
|534   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_3899                                                                                                                                         |    109|
|535   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_3900                                                                                                                                         |    126|
|536   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_3901                                                                                                                                         |    144|
|537   |    mul_10s_10s_18_1_1_U205                                          |hls_dummy_mul_10s_10s_18_1_1_3902                                                                                                                                         |    126|
|538   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_3903                                                                                                                                         |    125|
|539   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_3904                                                                                                                                         |     89|
|540   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_3905                                                                                                                                         |     89|
|541   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_3906                                                                                                                                         |    109|
|542   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_3907                                                                                                                                         |    109|
|543   |    mul_10s_10s_18_1_1_U211                                          |hls_dummy_mul_10s_10s_18_1_1_3908                                                                                                                                         |    128|
|544   |    mul_10s_10s_18_1_1_U212                                          |hls_dummy_mul_10s_10s_18_1_1_3909                                                                                                                                         |     78|
|545   |    mul_10s_10s_18_1_1_U213                                          |hls_dummy_mul_10s_10s_18_1_1_3910                                                                                                                                         |     77|
|546   |    mul_10s_10s_18_1_1_U214                                          |hls_dummy_mul_10s_10s_18_1_1_3911                                                                                                                                         |     79|
|547   |    mul_10s_10s_18_1_1_U215                                          |hls_dummy_mul_10s_10s_18_1_1_3912                                                                                                                                         |    150|
|548   |    mul_10s_10s_18_1_1_U216                                          |hls_dummy_mul_10s_10s_18_1_1_3913                                                                                                                                         |     79|
|549   |    mul_10s_10s_18_1_1_U217                                          |hls_dummy_mul_10s_10s_18_1_1_3914                                                                                                                                         |     78|
|550   |    mul_10s_10s_18_1_1_U218                                          |hls_dummy_mul_10s_10s_18_1_1_3915                                                                                                                                         |    131|
|551   |    mul_10s_10s_18_1_1_U219                                          |hls_dummy_mul_10s_10s_18_1_1_3916                                                                                                                                         |     72|
|552   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_3917                                                                                                                                         |    128|
|553   |    mul_10s_10s_18_1_1_U220                                          |hls_dummy_mul_10s_10s_18_1_1_3918                                                                                                                                         |     85|
|554   |    mul_10s_10s_18_1_1_U221                                          |hls_dummy_mul_10s_10s_18_1_1_3919                                                                                                                                         |     77|
|555   |    mul_10s_10s_18_1_1_U222                                          |hls_dummy_mul_10s_10s_18_1_1_3920                                                                                                                                         |     96|
|556   |    mul_10s_10s_18_1_1_U223                                          |hls_dummy_mul_10s_10s_18_1_1_3921                                                                                                                                         |     78|
|557   |    mul_10s_10s_18_1_1_U224                                          |hls_dummy_mul_10s_10s_18_1_1_3922                                                                                                                                         |     96|
|558   |    mul_10s_10s_18_1_1_U225                                          |hls_dummy_mul_10s_10s_18_1_1_3923                                                                                                                                         |     78|
|559   |    mul_10s_10s_18_1_1_U226                                          |hls_dummy_mul_10s_10s_18_1_1_3924                                                                                                                                         |     77|
|560   |    mul_10s_10s_18_1_1_U227                                          |hls_dummy_mul_10s_10s_18_1_1_3925                                                                                                                                         |     79|
|561   |    mul_10s_10s_18_1_1_U228                                          |hls_dummy_mul_10s_10s_18_1_1_3926                                                                                                                                         |     83|
|562   |    mul_10s_10s_18_1_1_U229                                          |hls_dummy_mul_10s_10s_18_1_1_3927                                                                                                                                         |    150|
|563   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_3928                                                                                                                                         |    110|
|564   |    mul_10s_10s_18_1_1_U230                                          |hls_dummy_mul_10s_10s_18_1_1_3929                                                                                                                                         |     24|
|565   |    mul_10s_10s_18_1_1_U231                                          |hls_dummy_mul_10s_10s_18_1_1_3930                                                                                                                                         |    136|
|566   |    mul_10s_10s_18_1_1_U232                                          |hls_dummy_mul_10s_10s_18_1_1_3931                                                                                                                                         |     91|
|567   |    mul_10s_10s_18_1_1_U233                                          |hls_dummy_mul_10s_10s_18_1_1_3932                                                                                                                                         |     90|
|568   |    mul_10s_10s_18_1_1_U234                                          |hls_dummy_mul_10s_10s_18_1_1_3933                                                                                                                                         |     78|
|569   |    mul_10s_10s_18_1_1_U235                                          |hls_dummy_mul_10s_10s_18_1_1_3934                                                                                                                                         |    144|
|570   |    mul_10s_10s_18_1_1_U236                                          |hls_dummy_mul_10s_10s_18_1_1_3935                                                                                                                                         |     89|
|571   |    mul_10s_10s_18_1_1_U237                                          |hls_dummy_mul_10s_10s_18_1_1_3936                                                                                                                                         |     91|
|572   |    mul_10s_10s_18_1_1_U238                                          |hls_dummy_mul_10s_10s_18_1_1_3937                                                                                                                                         |    125|
|573   |    mul_10s_10s_18_1_1_U239                                          |hls_dummy_mul_10s_10s_18_1_1_3938                                                                                                                                         |     72|
|574   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_3939                                                                                                                                         |    128|
|575   |    mul_10s_10s_18_1_1_U240                                          |hls_dummy_mul_10s_10s_18_1_1_3940                                                                                                                                         |     74|
|576   |    mul_10s_10s_18_1_1_U241                                          |hls_dummy_mul_10s_10s_18_1_1_3941                                                                                                                                         |     90|
|577   |    mul_10s_10s_18_1_1_U242                                          |hls_dummy_mul_10s_10s_18_1_1_3942                                                                                                                                         |    109|
|578   |    mul_10s_10s_18_1_1_U243                                          |hls_dummy_mul_10s_10s_18_1_1_3943                                                                                                                                         |     91|
|579   |    mul_10s_10s_18_1_1_U244                                          |hls_dummy_mul_10s_10s_18_1_1_3944                                                                                                                                         |    109|
|580   |    mul_10s_10s_18_1_1_U245                                          |hls_dummy_mul_10s_10s_18_1_1_3945                                                                                                                                         |     91|
|581   |    mul_10s_10s_18_1_1_U246                                          |hls_dummy_mul_10s_10s_18_1_1_3946                                                                                                                                         |     90|
|582   |    mul_10s_10s_18_1_1_U247                                          |hls_dummy_mul_10s_10s_18_1_1_3947                                                                                                                                         |     89|
|583   |    mul_10s_10s_18_1_1_U248                                          |hls_dummy_mul_10s_10s_18_1_1_3948                                                                                                                                         |     72|
|584   |    mul_10s_10s_18_1_1_U249                                          |hls_dummy_mul_10s_10s_18_1_1_3949                                                                                                                                         |    144|
|585   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_3950                                                                                                                                         |    110|
|586   |    mul_10s_10s_18_1_1_U251                                          |hls_dummy_mul_10s_10s_18_1_1_3951                                                                                                                                         |    128|
|587   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1_3952                                                                                                                                         |    132|
|588   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_3953                                                                                                                                         |     77|
|589   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_3954                                                                                                                                         |     78|
|590   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_3955                                                                                                                                         |    150|
|591   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_3956                                                                                                                                         |     85|
|592   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_3957                                                                                                                                         |     78|
|593   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_3958                                                                                                                                         |     77|
|594   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_3959                                                                                                                                         |     82|
|595   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_3960                                                                                                                                         |    109|
|596   |    mul_10s_10s_18_1_1_U260                                          |hls_dummy_mul_10s_10s_18_1_1_3961                                                                                                                                         |     82|
|597   |    mul_10s_10s_18_1_1_U261                                          |hls_dummy_mul_10s_10s_18_1_1_3962                                                                                                                                         |     77|
|598   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_3963                                                                                                                                         |     96|
|599   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_3964                                                                                                                                         |     78|
|600   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_3965                                                                                                                                         |    150|
|601   |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_3966                                                                                                                                         |    132|
|602   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_3967                                                                                                                                         |    131|
|603   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_3968                                                                                                                                         |     83|
|604   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_3969                                                                                                                                         |     79|
|605   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_3970                                                                                                                                         |     96|
|606   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_3971                                                                                                                                         |    108|
|607   |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_3972                                                                                                                                         |     24|
|608   |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_3973                                                                                                                                         |    136|
|609   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_3974                                                                                                                                         |    125|
|610   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_3975                                                                                                                                         |     89|
|611   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_3976                                                                                                                                         |     89|
|612   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_3977                                                                                                                                         |    143|
|613   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_3978                                                                                                                                         |     74|
|614   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_3979                                                                                                                                         |     91|
|615   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_3980                                                                                                                                         |     90|
|616   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_3981                                                                                                                                         |     77|
|617   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_3982                                                                                                                                         |    108|
|618   |    mul_10s_10s_18_1_1_U280                                          |hls_dummy_mul_10s_10s_18_1_1_3983                                                                                                                                         |     77|
|619   |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_3984                                                                                                                                         |     90|
|620   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_3985                                                                                                                                         |    109|
|621   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_3986                                                                                                                                         |     91|
|622   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_3987                                                                                                                                         |    144|
|623   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_3988                                                                                                                                         |    126|
|624   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_3989                                                                                                                                         |    125|
|625   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_3990                                                                                                                                         |     83|
|626   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_3991                                                                                                                                         |     89|
|627   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_3992                                                                                                                                         |    109|
|628   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_3993                                                                                                                                         |    128|
|629   |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_3994                                                                                                                                         |    128|
|630   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_3995                                                                                                                                         |    132|
|631   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_3996                                                                                                                                         |     77|
|632   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_3997                                                                                                                                         |     79|
|633   |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_3998                                                                                                                                         |    150|
|634   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_3999                                                                                                                                         |     79|
|635   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_4000                                                                                                                                         |    132|
|636   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_4001                                                                                                                                         |    131|
|637   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_4002                                                                                                                                         |     79|
|638   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_4003                                                                                                                                         |     24|
|639   |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_4004                                                                                                                                         |     86|
|640   |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_4005                                                                                                                                         |    131|
|641   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_4006                                                                                                                                         |    150|
|642   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_4007                                                                                                                                         |     78|
|643   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_4008                                                                                                                                         |     96|
|644   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_4009                                                                                                                                         |     78|
|645   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_4010                                                                                                                                         |     77|
|646   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_4011                                                                                                                                         |     79|
|647   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_4012                                                                                                                                         |     83|
|648   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_4013                                                                                                                                         |    150|
|649   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_4014                                                                                                                                         |    133|
|650   |    mul_10s_10s_18_1_1_U310                                          |hls_dummy_mul_10s_10s_18_1_1_4015                                                                                                                                         |     24|
|651   |    mul_10s_10s_18_1_1_U311                                          |hls_dummy_mul_10s_10s_18_1_1_4016                                                                                                                                         |    136|
|652   |    mul_10s_10s_18_1_1_U312                                          |hls_dummy_mul_10s_10s_18_1_1_4017                                                                                                                                         |    126|
|653   |    mul_10s_10s_18_1_1_U313                                          |hls_dummy_mul_10s_10s_18_1_1_4018                                                                                                                                         |     90|
|654   |    mul_10s_10s_18_1_1_U314                                          |hls_dummy_mul_10s_10s_18_1_1_4019                                                                                                                                         |     89|
|655   |    mul_10s_10s_18_1_1_U315                                          |hls_dummy_mul_10s_10s_18_1_1_4020                                                                                                                                         |    144|
|656   |    mul_10s_10s_18_1_1_U316                                          |hls_dummy_mul_10s_10s_18_1_1_4021                                                                                                                                         |     78|
|657   |    mul_10s_10s_18_1_1_U317                                          |hls_dummy_mul_10s_10s_18_1_1_4022                                                                                                                                         |    126|
|658   |    mul_10s_10s_18_1_1_U318                                          |hls_dummy_mul_10s_10s_18_1_1_4023                                                                                                                                         |    125|
|659   |    mul_10s_10s_18_1_1_U319                                          |hls_dummy_mul_10s_10s_18_1_1_4024                                                                                                                                         |     89|
|660   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_4025                                                                                                                                         |     89|
|661   |    mul_10s_10s_18_1_1_U320                                          |hls_dummy_mul_10s_10s_18_1_1_4026                                                                                                                                         |     79|
|662   |    mul_10s_10s_18_1_1_U321                                          |hls_dummy_mul_10s_10s_18_1_1_4027                                                                                                                                         |    125|
|663   |    mul_10s_10s_18_1_1_U322                                          |hls_dummy_mul_10s_10s_18_1_1_4028                                                                                                                                         |    144|
|664   |    mul_10s_10s_18_1_1_U323                                          |hls_dummy_mul_10s_10s_18_1_1_4029                                                                                                                                         |     91|
|665   |    mul_10s_10s_18_1_1_U324                                          |hls_dummy_mul_10s_10s_18_1_1_4030                                                                                                                                         |    109|
|666   |    mul_10s_10s_18_1_1_U325                                          |hls_dummy_mul_10s_10s_18_1_1_4031                                                                                                                                         |     91|
|667   |    mul_10s_10s_18_1_1_U326                                          |hls_dummy_mul_10s_10s_18_1_1_4032                                                                                                                                         |     90|
|668   |    mul_10s_10s_18_1_1_U327                                          |hls_dummy_mul_10s_10s_18_1_1_4033                                                                                                                                         |     78|
|669   |    mul_10s_10s_18_1_1_U328                                          |hls_dummy_mul_10s_10s_18_1_1_4034                                                                                                                                         |     77|
|670   |    mul_10s_10s_18_1_1_U329                                          |hls_dummy_mul_10s_10s_18_1_1_4035                                                                                                                                         |    144|
|671   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_4036                                                                                                                                         |    124|
|672   |    mul_10s_10s_18_1_1_U331                                          |hls_dummy_mul_10s_10s_18_1_1_4037                                                                                                                                         |    128|
|673   |    mul_10s_10s_18_1_1_U332                                          |hls_dummy_mul_10s_10s_18_1_1_4038                                                                                                                                         |    132|
|674   |    mul_10s_10s_18_1_1_U333                                          |hls_dummy_mul_10s_10s_18_1_1_4039                                                                                                                                         |     77|
|675   |    mul_10s_10s_18_1_1_U334                                          |hls_dummy_mul_10s_10s_18_1_1_4040                                                                                                                                         |     78|
|676   |    mul_10s_10s_18_1_1_U335                                          |hls_dummy_mul_10s_10s_18_1_1_4041                                                                                                                                         |    150|
|677   |    mul_10s_10s_18_1_1_U336                                          |hls_dummy_mul_10s_10s_18_1_1_4042                                                                                                                                         |     83|
|678   |    mul_10s_10s_18_1_1_U337                                          |hls_dummy_mul_10s_10s_18_1_1_4043                                                                                                                                         |     78|
|679   |    mul_10s_10s_18_1_1_U338                                          |hls_dummy_mul_10s_10s_18_1_1_4044                                                                                                                                         |     77|
|680   |    mul_10s_10s_18_1_1_U339                                          |hls_dummy_mul_10s_10s_18_1_1_4045                                                                                                                                         |     74|
|681   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_4046                                                                                                                                         |     55|
|682   |    mul_10s_10s_18_1_1_U340                                          |hls_dummy_mul_10s_10s_18_1_1_4047                                                                                                                                         |     82|
|683   |    mul_10s_10s_18_1_1_U341                                          |hls_dummy_mul_10s_10s_18_1_1_4048                                                                                                                                         |     77|
|684   |    mul_10s_10s_18_1_1_U342                                          |hls_dummy_mul_10s_10s_18_1_1_4049                                                                                                                                         |     96|
|685   |    mul_10s_10s_18_1_1_U343                                          |hls_dummy_mul_10s_10s_18_1_1_4050                                                                                                                                         |     78|
|686   |    mul_10s_10s_18_1_1_U344                                          |hls_dummy_mul_10s_10s_18_1_1_4051                                                                                                                                         |    150|
|687   |    mul_10s_10s_18_1_1_U345                                          |hls_dummy_mul_10s_10s_18_1_1_4052                                                                                                                                         |     78|
|688   |    mul_10s_10s_18_1_1_U346                                          |hls_dummy_mul_10s_10s_18_1_1_4053                                                                                                                                         |    131|
|689   |    mul_10s_10s_18_1_1_U347                                          |hls_dummy_mul_10s_10s_18_1_1_4054                                                                                                                                         |     82|
|690   |    mul_10s_10s_18_1_1_U348                                          |hls_dummy_mul_10s_10s_18_1_1_4055                                                                                                                                         |     72|
|691   |    mul_10s_10s_18_1_1_U349                                          |hls_dummy_mul_10s_10s_18_1_1_4056                                                                                                                                         |     96|
|692   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_4057                                                                                                                                         |    107|
|693   |    mul_10s_10s_18_1_1_U350                                          |hls_dummy_mul_10s_10s_18_1_1_4058                                                                                                                                         |     24|
|694   |    mul_10s_10s_18_1_1_U351                                          |hls_dummy_mul_10s_10s_18_1_1_4059                                                                                                                                         |    136|
|695   |    mul_10s_10s_18_1_1_U352                                          |hls_dummy_mul_10s_10s_18_1_1_4060                                                                                                                                         |    125|
|696   |    mul_10s_10s_18_1_1_U353                                          |hls_dummy_mul_10s_10s_18_1_1_4061                                                                                                                                         |     89|
|697   |    mul_10s_10s_18_1_1_U354                                          |hls_dummy_mul_10s_10s_18_1_1_4062                                                                                                                                         |     89|
|698   |    mul_10s_10s_18_1_1_U355                                          |hls_dummy_mul_10s_10s_18_1_1_4063                                                                                                                                         |    143|
|699   |    mul_10s_10s_18_1_1_U356                                          |hls_dummy_mul_10s_10s_18_1_1_4064                                                                                                                                         |     83|
|700   |    mul_10s_10s_18_1_1_U357                                          |hls_dummy_mul_10s_10s_18_1_1_4065                                                                                                                                         |     91|
|701   |    mul_10s_10s_18_1_1_U358                                          |hls_dummy_mul_10s_10s_18_1_1_4066                                                                                                                                         |     90|
|702   |    mul_10s_10s_18_1_1_U359                                          |hls_dummy_mul_10s_10s_18_1_1_4067                                                                                                                                         |     74|
|703   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_4068                                                                                                                                         |     78|
|704   |    mul_10s_10s_18_1_1_U360                                          |hls_dummy_mul_10s_10s_18_1_1_4069                                                                                                                                         |     77|
|705   |    mul_10s_10s_18_1_1_U361                                          |hls_dummy_mul_10s_10s_18_1_1_4070                                                                                                                                         |     90|
|706   |    mul_10s_10s_18_1_1_U362                                          |hls_dummy_mul_10s_10s_18_1_1_4071                                                                                                                                         |    109|
|707   |    mul_10s_10s_18_1_1_U363                                          |hls_dummy_mul_10s_10s_18_1_1_4072                                                                                                                                         |     91|
|708   |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1_4073                                                                                                                                         |    144|
|709   |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_4074                                                                                                                                         |     91|
|710   |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_4075                                                                                                                                         |    125|
|711   |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_4076                                                                                                                                         |     77|
|712   |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_4077                                                                                                                                         |     72|
|713   |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_4078                                                                                                                                         |    109|
|714   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_4079                                                                                                                                         |     90|
|715   |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_4080                                                                                                                                         |    128|
|716   |    mul_10s_10s_18_1_1_U372                                          |hls_dummy_mul_10s_10s_18_1_1_4081                                                                                                                                         |    132|
|717   |    mul_10s_10s_18_1_1_U373                                          |hls_dummy_mul_10s_10s_18_1_1_4082                                                                                                                                         |     77|
|718   |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_4083                                                                                                                                         |     79|
|719   |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_4084                                                                                                                                         |    150|
|720   |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_4085                                                                                                                                         |     72|
|721   |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_4086                                                                                                                                         |     78|
|722   |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_4087                                                                                                                                         |     77|
|723   |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_4088                                                                                                                                         |     79|
|724   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_4089                                                                                                                                         |     89|
|725   |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_4090                                                                                                                                         |     82|
|726   |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_4091                                                                                                                                         |    131|
|727   |    mul_10s_10s_18_1_1_U382                                          |hls_dummy_mul_10s_10s_18_1_1_4092                                                                                                                                         |    150|
|728   |    mul_10s_10s_18_1_1_U383                                          |hls_dummy_mul_10s_10s_18_1_1_4093                                                                                                                                         |    132|
|729   |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_4094                                                                                                                                         |     96|
|730   |    mul_10s_10s_18_1_1_U385                                          |hls_dummy_mul_10s_10s_18_1_1_4095                                                                                                                                         |     78|
|731   |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_4096                                                                                                                                         |     77|
|732   |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_4097                                                                                                                                         |     79|
|733   |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_4098                                                                                                                                         |     83|
|734   |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_4099                                                                                                                                         |     96|
|735   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_4100                                                                                                                                         |     55|
|736   |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_4101                                                                                                                                         |     24|
|737   |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_4102                                                                                                                                         |    136|
|738   |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_4103                                                                                                                                         |    126|
|739   |    mul_10s_10s_18_1_1_U393                                          |hls_dummy_mul_10s_10s_18_1_1_4104                                                                                                                                         |     90|
|740   |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_4105                                                                                                                                         |     89|
|741   |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_4106                                                                                                                                         |    144|
|742   |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_4107                                                                                                                                         |     72|
|743   |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_4108                                                                                                                                         |     91|
|744   |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_4109                                                                                                                                         |     90|
|745   |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_4110                                                                                                                                         |     89|
|746   |    mul_10s_10s_18_1_1_U40                                           |hls_dummy_mul_10s_10s_18_1_1_4111                                                                                                                                         |     55|
|747   |    mul_10s_10s_18_1_1_U400                                          |hls_dummy_mul_10s_10s_18_1_1_4112                                                                                                                                         |     77|
|748   |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_4113                                                                                                                                         |    125|
|749   |    mul_10s_10s_18_1_1_U402                                          |hls_dummy_mul_10s_10s_18_1_1_4114                                                                                                                                         |    144|
|750   |    mul_10s_10s_18_1_1_U403                                          |hls_dummy_mul_10s_10s_18_1_1_4115                                                                                                                                         |    126|
|751   |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_4116                                                                                                                                         |    109|
|752   |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_4117                                                                                                                                         |     91|
|753   |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_4118                                                                                                                                         |     90|
|754   |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_4119                                                                                                                                         |     89|
|755   |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_4120                                                                                                                                         |     77|
|756   |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_4121                                                                                                                                         |    109|
|757   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_4122                                                                                                                                         |     89|
|758   |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_4123                                                                                                                                         |    128|
|759   |    mul_10s_10s_18_1_1_U412                                          |hls_dummy_mul_10s_10s_18_1_1_4124                                                                                                                                         |    132|
|760   |    mul_10s_10s_18_1_1_U413                                          |hls_dummy_mul_10s_10s_18_1_1_4125                                                                                                                                         |     77|
|761   |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_4126                                                                                                                                         |     79|
|762   |    mul_10s_10s_18_1_1_U415                                          |hls_dummy_mul_10s_10s_18_1_1_4127                                                                                                                                         |    150|
|763   |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_4128                                                                                                                                         |     79|
|764   |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_4129                                                                                                                                         |     78|
|765   |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_4130                                                                                                                                         |     77|
|766   |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_4131                                                                                                                                         |     74|
|767   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_4132                                                                                                                                         |    108|
|768   |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_4133                                                                                                                                         |     80|
|769   |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_4134                                                                                                                                         |     77|
|770   |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_4135                                                                                                                                         |     96|
|771   |    mul_10s_10s_18_1_1_U423                                          |hls_dummy_mul_10s_10s_18_1_1_4136                                                                                                                                         |     78|
|772   |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_4137                                                                                                                                         |    150|
|773   |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_4138                                                                                                                                         |    132|
|774   |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_4139                                                                                                                                         |    131|
|775   |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_4140                                                                                                                                         |     79|
|776   |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_4141                                                                                                                                         |     79|
|777   |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_4142                                                                                                                                         |    150|
|778   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_4143                                                                                                                                         |     90|
|779   |    mul_10s_10s_18_1_1_U430                                          |hls_dummy_mul_10s_10s_18_1_1_4144                                                                                                                                         |     24|
|780   |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_4145                                                                                                                                         |    136|
|781   |    mul_10s_10s_18_1_1_U432                                          |hls_dummy_mul_10s_10s_18_1_1_4146                                                                                                                                         |    126|
|782   |    mul_10s_10s_18_1_1_U433                                          |hls_dummy_mul_10s_10s_18_1_1_4147                                                                                                                                         |     90|
|783   |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_4148                                                                                                                                         |     89|
|784   |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_4149                                                                                                                                         |    144|
|785   |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_4150                                                                                                                                         |     89|
|786   |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_4151                                                                                                                                         |     91|
|787   |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_4152                                                                                                                                         |     90|
|788   |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_4153                                                                                                                                         |     74|
|789   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_4154                                                                                                                                         |    108|
|790   |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_4155                                                                                                                                         |     83|
|791   |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_4156                                                                                                                                         |     90|
|792   |    mul_10s_10s_18_1_1_U442                                          |hls_dummy_mul_10s_10s_18_1_1_4157                                                                                                                                         |    109|
|793   |    mul_10s_10s_18_1_1_U443                                          |hls_dummy_mul_10s_10s_18_1_1_4158                                                                                                                                         |     91|
|794   |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_4159                                                                                                                                         |    144|
|795   |    mul_10s_10s_18_1_1_U445                                          |hls_dummy_mul_10s_10s_18_1_1_4160                                                                                                                                         |    126|
|796   |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_4161                                                                                                                                         |    125|
|797   |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_4162                                                                                                                                         |     89|
|798   |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_4163                                                                                                                                         |     89|
|799   |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_4164                                                                                                                                         |    144|
|800   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_4165                                                                                                                                         |     90|
|801   |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_4166                                                                                                                                         |    130|
|802   |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_4167                                                                                                                                         |     78|
|803   |    mul_10s_10s_18_1_1_U453                                          |hls_dummy_mul_10s_10s_18_1_1_4168                                                                                                                                         |     77|
|804   |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_4169                                                                                                                                         |     78|
|805   |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_4170                                                                                                                                         |     96|
|806   |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_4171                                                                                                                                         |     78|
|807   |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_4172                                                                                                                                         |    132|
|808   |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_4173                                                                                                                                         |     77|
|809   |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_4174                                                                                                                                         |     79|
|810   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_4175                                                                                                                                         |     89|
|811   |    mul_10s_10s_18_1_1_U460                                          |hls_dummy_mul_10s_10s_18_1_1_4176                                                                                                                                         |     88|
|812   |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_4177                                                                                                                                         |     77|
|813   |    mul_10s_10s_18_1_1_U462                                          |hls_dummy_mul_10s_10s_18_1_1_4178                                                                                                                                         |     96|
|814   |    mul_10s_10s_18_1_1_U463                                          |hls_dummy_mul_10s_10s_18_1_1_4179                                                                                                                                         |     78|
|815   |    mul_10s_10s_18_1_1_U464                                          |hls_dummy_mul_10s_10s_18_1_1_4180                                                                                                                                         |    150|
|816   |    mul_10s_10s_18_1_1_U465                                          |hls_dummy_mul_10s_10s_18_1_1_4181                                                                                                                                         |    132|
|817   |    mul_10s_10s_18_1_1_U466                                          |hls_dummy_mul_10s_10s_18_1_1_4182                                                                                                                                         |    131|
|818   |    mul_10s_10s_18_1_1_U467                                          |hls_dummy_mul_10s_10s_18_1_1_4183                                                                                                                                         |     82|
|819   |    mul_10s_10s_18_1_1_U468                                          |hls_dummy_mul_10s_10s_18_1_1_4184                                                                                                                                         |     82|
|820   |    mul_10s_10s_18_1_1_U469                                          |hls_dummy_mul_10s_10s_18_1_1_4185                                                                                                                                         |    150|
|821   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_4186                                                                                                                                         |     82|
|822   |    mul_10s_10s_18_1_1_U470                                          |hls_dummy_mul_10s_10s_18_1_1_4187                                                                                                                                         |     24|
|823   |    mul_10s_10s_18_1_1_U471                                          |hls_dummy_mul_10s_10s_18_1_1_4188                                                                                                                                         |    132|
|824   |    mul_10s_10s_18_1_1_U472                                          |hls_dummy_mul_10s_10s_18_1_1_4189                                                                                                                                         |     91|
|825   |    mul_10s_10s_18_1_1_U473                                          |hls_dummy_mul_10s_10s_18_1_1_4190                                                                                                                                         |     90|
|826   |    mul_10s_10s_18_1_1_U474                                          |hls_dummy_mul_10s_10s_18_1_1_4191                                                                                                                                         |     89|
|827   |    mul_10s_10s_18_1_1_U475                                          |hls_dummy_mul_10s_10s_18_1_1_4192                                                                                                                                         |    109|
|828   |    mul_10s_10s_18_1_1_U476                                          |hls_dummy_mul_10s_10s_18_1_1_4193                                                                                                                                         |     89|
|829   |    mul_10s_10s_18_1_1_U477                                          |hls_dummy_mul_10s_10s_18_1_1_4194                                                                                                                                         |    126|
|830   |    mul_10s_10s_18_1_1_U478                                          |hls_dummy_mul_10s_10s_18_1_1_4195                                                                                                                                         |     90|
|831   |    mul_10s_10s_18_1_1_U479                                          |hls_dummy_mul_10s_10s_18_1_1_4196                                                                                                                                         |     89|
|832   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_4197                                                                                                                                         |     82|
|833   |    mul_10s_10s_18_1_1_U480                                          |hls_dummy_mul_10s_10s_18_1_1_4198                                                                                                                                         |     69|
|834   |    mul_10s_10s_18_1_1_U481                                          |hls_dummy_mul_10s_10s_18_1_1_4199                                                                                                                                         |     90|
|835   |    mul_10s_10s_18_1_1_U482                                          |hls_dummy_mul_10s_10s_18_1_1_4200                                                                                                                                         |    109|
|836   |    mul_10s_10s_18_1_1_U483                                          |hls_dummy_mul_10s_10s_18_1_1_4201                                                                                                                                         |     91|
|837   |    mul_10s_10s_18_1_1_U484                                          |hls_dummy_mul_10s_10s_18_1_1_4202                                                                                                                                         |    144|
|838   |    mul_10s_10s_18_1_1_U485                                          |hls_dummy_mul_10s_10s_18_1_1_4203                                                                                                                                         |    126|
|839   |    mul_10s_10s_18_1_1_U486                                          |hls_dummy_mul_10s_10s_18_1_1_4204                                                                                                                                         |    125|
|840   |    mul_10s_10s_18_1_1_U487                                          |hls_dummy_mul_10s_10s_18_1_1_4205                                                                                                                                         |     78|
|841   |    mul_10s_10s_18_1_1_U488                                          |hls_dummy_mul_10s_10s_18_1_1_4206                                                                                                                                         |     77|
|842   |    mul_10s_10s_18_1_1_U489                                          |hls_dummy_mul_10s_10s_18_1_1_4207                                                                                                                                         |    144|
|843   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_4208                                                                                                                                         |    108|
|844   |    mul_10s_10s_18_1_1_U491                                          |hls_dummy_mul_10s_10s_18_1_1_4209                                                                                                                                         |    130|
|845   |    mul_10s_10s_18_1_1_U492                                          |hls_dummy_mul_10s_10s_18_1_1_4210                                                                                                                                         |     78|
|846   |    mul_10s_10s_18_1_1_U493                                          |hls_dummy_mul_10s_10s_18_1_1_4211                                                                                                                                         |     77|
|847   |    mul_10s_10s_18_1_1_U494                                          |hls_dummy_mul_10s_10s_18_1_1_4212                                                                                                                                         |     78|
|848   |    mul_10s_10s_18_1_1_U495                                          |hls_dummy_mul_10s_10s_18_1_1_4213                                                                                                                                         |     96|
|849   |    mul_10s_10s_18_1_1_U496                                          |hls_dummy_mul_10s_10s_18_1_1_4214                                                                                                                                         |     78|
|850   |    mul_10s_10s_18_1_1_U497                                          |hls_dummy_mul_10s_10s_18_1_1_4215                                                                                                                                         |    132|
|851   |    mul_10s_10s_18_1_1_U498                                          |hls_dummy_mul_10s_10s_18_1_1_4216                                                                                                                                         |     77|
|852   |    mul_10s_10s_18_1_1_U499                                          |hls_dummy_mul_10s_10s_18_1_1_4217                                                                                                                                         |     79|
|853   |    mul_10s_10s_18_1_1_U500                                          |hls_dummy_mul_10s_10s_18_1_1_4218                                                                                                                                         |     96|
|854   |    mul_10s_10s_18_1_1_U501                                          |hls_dummy_mul_10s_10s_18_1_1_4219                                                                                                                                         |     77|
|855   |    mul_10s_10s_18_1_1_U502                                          |hls_dummy_mul_10s_10s_18_1_1_4220                                                                                                                                         |     96|
|856   |    mul_10s_10s_18_1_1_U503                                          |hls_dummy_mul_10s_10s_18_1_1_4221                                                                                                                                         |     78|
|857   |    mul_10s_10s_18_1_1_U504                                          |hls_dummy_mul_10s_10s_18_1_1_4222                                                                                                                                         |    150|
|858   |    mul_10s_10s_18_1_1_U505                                          |hls_dummy_mul_10s_10s_18_1_1_4223                                                                                                                                         |    132|
|859   |    mul_10s_10s_18_1_1_U506                                          |hls_dummy_mul_10s_10s_18_1_1_4224                                                                                                                                         |    131|
|860   |    mul_10s_10s_18_1_1_U507                                          |hls_dummy_mul_10s_10s_18_1_1_4225                                                                                                                                         |     82|
|861   |    mul_10s_10s_18_1_1_U508                                          |hls_dummy_mul_10s_10s_18_1_1_4226                                                                                                                                         |     82|
|862   |    mul_10s_10s_18_1_1_U509                                          |hls_dummy_mul_10s_10s_18_1_1_4227                                                                                                                                         |    150|
|863   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_4228                                                                                                                                         |    129|
|864   |    mul_10s_10s_18_1_1_U510                                          |hls_dummy_mul_10s_10s_18_1_1_4229                                                                                                                                         |     24|
|865   |    mul_10s_10s_18_1_1_U511                                          |hls_dummy_mul_10s_10s_18_1_1_4230                                                                                                                                         |    132|
|866   |    mul_10s_10s_18_1_1_U512                                          |hls_dummy_mul_10s_10s_18_1_1_4231                                                                                                                                         |     91|
|867   |    mul_10s_10s_18_1_1_U513                                          |hls_dummy_mul_10s_10s_18_1_1_4232                                                                                                                                         |     90|
|868   |    mul_10s_10s_18_1_1_U514                                          |hls_dummy_mul_10s_10s_18_1_1_4233                                                                                                                                         |     89|
|869   |    mul_10s_10s_18_1_1_U515                                          |hls_dummy_mul_10s_10s_18_1_1_4234                                                                                                                                         |    109|
|870   |    mul_10s_10s_18_1_1_U516                                          |hls_dummy_mul_10s_10s_18_1_1_4235                                                                                                                                         |     89|
|871   |    mul_10s_10s_18_1_1_U517                                          |hls_dummy_mul_10s_10s_18_1_1_4236                                                                                                                                         |    126|
|872   |    mul_10s_10s_18_1_1_U518                                          |hls_dummy_mul_10s_10s_18_1_1_4237                                                                                                                                         |     90|
|873   |    mul_10s_10s_18_1_1_U519                                          |hls_dummy_mul_10s_10s_18_1_1_4238                                                                                                                                         |     89|
|874   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_4239                                                                                                                                         |     78|
|875   |    mul_10s_10s_18_1_1_U520                                          |hls_dummy_mul_10s_10s_18_1_1_4240                                                                                                                                         |     63|
|876   |    mul_10s_10s_18_1_1_U521                                          |hls_dummy_mul_10s_10s_18_1_1_4241                                                                                                                                         |     90|
|877   |    mul_10s_10s_18_1_1_U522                                          |hls_dummy_mul_10s_10s_18_1_1_4242                                                                                                                                         |    109|
|878   |    mul_10s_10s_18_1_1_U523                                          |hls_dummy_mul_10s_10s_18_1_1_4243                                                                                                                                         |     91|
|879   |    mul_10s_10s_18_1_1_U524                                          |hls_dummy_mul_10s_10s_18_1_1_4244                                                                                                                                         |    144|
|880   |    mul_10s_10s_18_1_1_U525                                          |hls_dummy_mul_10s_10s_18_1_1_4245                                                                                                                                         |    126|
|881   |    mul_10s_10s_18_1_1_U526                                          |hls_dummy_mul_10s_10s_18_1_1_4246                                                                                                                                         |    125|
|882   |    mul_10s_10s_18_1_1_U527                                          |hls_dummy_mul_10s_10s_18_1_1_4247                                                                                                                                         |     77|
|883   |    mul_10s_10s_18_1_1_U528                                          |hls_dummy_mul_10s_10s_18_1_1_4248                                                                                                                                         |     77|
|884   |    mul_10s_10s_18_1_1_U529                                          |hls_dummy_mul_10s_10s_18_1_1_4249                                                                                                                                         |    144|
|885   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_4250                                                                                                                                         |     77|
|886   |    mul_10s_10s_18_1_1_U531                                          |hls_dummy_mul_10s_10s_18_1_1_4251                                                                                                                                         |    130|
|887   |    mul_10s_10s_18_1_1_U532                                          |hls_dummy_mul_10s_10s_18_1_1_4252                                                                                                                                         |     78|
|888   |    mul_10s_10s_18_1_1_U533                                          |hls_dummy_mul_10s_10s_18_1_1_4253                                                                                                                                         |     77|
|889   |    mul_10s_10s_18_1_1_U534                                          |hls_dummy_mul_10s_10s_18_1_1_4254                                                                                                                                         |     79|
|890   |    mul_10s_10s_18_1_1_U535                                          |hls_dummy_mul_10s_10s_18_1_1_4255                                                                                                                                         |     96|
|891   |    mul_10s_10s_18_1_1_U536                                          |hls_dummy_mul_10s_10s_18_1_1_4256                                                                                                                                         |     79|
|892   |    mul_10s_10s_18_1_1_U537                                          |hls_dummy_mul_10s_10s_18_1_1_4257                                                                                                                                         |    132|
|893   |    mul_10s_10s_18_1_1_U538                                          |hls_dummy_mul_10s_10s_18_1_1_4258                                                                                                                                         |     77|
|894   |    mul_10s_10s_18_1_1_U539                                          |hls_dummy_mul_10s_10s_18_1_1_4259                                                                                                                                         |     82|
|895   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_4260                                                                                                                                         |     88|
|896   |    mul_10s_10s_18_1_1_U540                                          |hls_dummy_mul_10s_10s_18_1_1_4261                                                                                                                                         |     82|
|897   |    mul_10s_10s_18_1_1_U541                                          |hls_dummy_mul_10s_10s_18_1_1_4262                                                                                                                                         |     77|
|898   |    mul_10s_10s_18_1_1_U542                                          |hls_dummy_mul_10s_10s_18_1_1_4263                                                                                                                                         |     96|
|899   |    mul_10s_10s_18_1_1_U543                                          |hls_dummy_mul_10s_10s_18_1_1_4264                                                                                                                                         |     78|
|900   |    mul_10s_10s_18_1_1_U544                                          |hls_dummy_mul_10s_10s_18_1_1_4265                                                                                                                                         |     96|
|901   |    mul_10s_10s_18_1_1_U545                                          |hls_dummy_mul_10s_10s_18_1_1_4266                                                                                                                                         |     78|
|902   |    mul_10s_10s_18_1_1_U546                                          |hls_dummy_mul_10s_10s_18_1_1_4267                                                                                                                                         |     77|
|903   |    mul_10s_10s_18_1_1_U547                                          |hls_dummy_mul_10s_10s_18_1_1_4268                                                                                                                                         |     79|
|904   |    mul_10s_10s_18_1_1_U548                                          |hls_dummy_mul_10s_10s_18_1_1_4269                                                                                                                                         |     78|
|905   |    mul_10s_10s_18_1_1_U549                                          |hls_dummy_mul_10s_10s_18_1_1_4270                                                                                                                                         |    150|
|906   |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_4271                                                                                                                                         |     96|
|907   |    mul_10s_10s_18_1_1_U550                                          |hls_dummy_mul_10s_10s_18_1_1_4272                                                                                                                                         |     24|
|908   |    mul_10s_10s_18_1_1_U551                                          |hls_dummy_mul_10s_10s_18_1_1_4273                                                                                                                                         |    132|
|909   |    mul_10s_10s_18_1_1_U552                                          |hls_dummy_mul_10s_10s_18_1_1_4274                                                                                                                                         |     91|
|910   |    mul_10s_10s_18_1_1_U553                                          |hls_dummy_mul_10s_10s_18_1_1_4275                                                                                                                                         |     90|
|911   |    mul_10s_10s_18_1_1_U554                                          |hls_dummy_mul_10s_10s_18_1_1_4276                                                                                                                                         |     81|
|912   |    mul_10s_10s_18_1_1_U555                                          |hls_dummy_mul_10s_10s_18_1_1_4277                                                                                                                                         |    109|
|913   |    mul_10s_10s_18_1_1_U556                                          |hls_dummy_mul_10s_10s_18_1_1_4278                                                                                                                                         |     89|
|914   |    mul_10s_10s_18_1_1_U557                                          |hls_dummy_mul_10s_10s_18_1_1_4279                                                                                                                                         |    126|
|915   |    mul_10s_10s_18_1_1_U558                                          |hls_dummy_mul_10s_10s_18_1_1_4280                                                                                                                                         |     90|
|916   |    mul_10s_10s_18_1_1_U559                                          |hls_dummy_mul_10s_10s_18_1_1_4281                                                                                                                                         |     77|
|917   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_4282                                                                                                                                         |     79|
|918   |    mul_10s_10s_18_1_1_U560                                          |hls_dummy_mul_10s_10s_18_1_1_4283                                                                                                                                         |     83|
|919   |    mul_10s_10s_18_1_1_U561                                          |hls_dummy_mul_10s_10s_18_1_1_4284                                                                                                                                         |     90|
|920   |    mul_10s_10s_18_1_1_U562                                          |hls_dummy_mul_10s_10s_18_1_1_4285                                                                                                                                         |    109|
|921   |    mul_10s_10s_18_1_1_U563                                          |hls_dummy_mul_10s_10s_18_1_1_4286                                                                                                                                         |     91|
|922   |    mul_10s_10s_18_1_1_U564                                          |hls_dummy_mul_10s_10s_18_1_1_4287                                                                                                                                         |    109|
|923   |    mul_10s_10s_18_1_1_U565                                          |hls_dummy_mul_10s_10s_18_1_1_4288                                                                                                                                         |     91|
|924   |    mul_10s_10s_18_1_1_U566                                          |hls_dummy_mul_10s_10s_18_1_1_4289                                                                                                                                         |     90|
|925   |    mul_10s_10s_18_1_1_U567                                          |hls_dummy_mul_10s_10s_18_1_1_4290                                                                                                                                         |     89|
|926   |    mul_10s_10s_18_1_1_U568                                          |hls_dummy_mul_10s_10s_18_1_1_4291                                                                                                                                         |     79|
|927   |    mul_10s_10s_18_1_1_U569                                          |hls_dummy_mul_10s_10s_18_1_1_4292                                                                                                                                         |    144|
|928   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_4293                                                                                                                                         |     78|
|929   |    mul_10s_10s_18_1_1_U571                                          |hls_dummy_mul_10s_10s_18_1_1_4294                                                                                                                                         |    130|
|930   |    mul_10s_10s_18_1_1_U572                                          |hls_dummy_mul_10s_10s_18_1_1_4295                                                                                                                                         |     78|
|931   |    mul_10s_10s_18_1_1_U573                                          |hls_dummy_mul_10s_10s_18_1_1_4296                                                                                                                                         |     77|
|932   |    mul_10s_10s_18_1_1_U574                                          |hls_dummy_mul_10s_10s_18_1_1_4297                                                                                                                                         |    131|
|933   |    mul_10s_10s_18_1_1_U575                                          |hls_dummy_mul_10s_10s_18_1_1_4298                                                                                                                                         |     96|
|934   |    mul_10s_10s_18_1_1_U576                                          |hls_dummy_mul_10s_10s_18_1_1_4299                                                                                                                                         |     78|
|935   |    mul_10s_10s_18_1_1_U577                                          |hls_dummy_mul_10s_10s_18_1_1_4300                                                                                                                                         |     78|
|936   |    mul_10s_10s_18_1_1_U578                                          |hls_dummy_mul_10s_10s_18_1_1_4301                                                                                                                                         |    131|
|937   |    mul_10s_10s_18_1_1_U579                                          |hls_dummy_mul_10s_10s_18_1_1_4302                                                                                                                                         |     88|
|938   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_4303                                                                                                                                         |     77|
|939   |    mul_10s_10s_18_1_1_U580                                          |hls_dummy_mul_10s_10s_18_1_1_4304                                                                                                                                         |     80|
|940   |    mul_10s_10s_18_1_1_U581                                          |hls_dummy_mul_10s_10s_18_1_1_4305                                                                                                                                         |     77|
|941   |    mul_10s_10s_18_1_1_U582                                          |hls_dummy_mul_10s_10s_18_1_1_4306                                                                                                                                         |     96|
|942   |    mul_10s_10s_18_1_1_U583                                          |hls_dummy_mul_10s_10s_18_1_1_4307                                                                                                                                         |     78|
|943   |    mul_10s_10s_18_1_1_U584                                          |hls_dummy_mul_10s_10s_18_1_1_4308                                                                                                                                         |    150|
|944   |    mul_10s_10s_18_1_1_U585                                          |hls_dummy_mul_10s_10s_18_1_1_4309                                                                                                                                         |     78|
|945   |    mul_10s_10s_18_1_1_U586                                          |hls_dummy_mul_10s_10s_18_1_1_4310                                                                                                                                         |     77|
|946   |    mul_10s_10s_18_1_1_U587                                          |hls_dummy_mul_10s_10s_18_1_1_4311                                                                                                                                         |     78|
|947   |    mul_10s_10s_18_1_1_U588                                          |hls_dummy_mul_10s_10s_18_1_1_4312                                                                                                                                         |     88|
|948   |    mul_10s_10s_18_1_1_U589                                          |hls_dummy_mul_10s_10s_18_1_1_4313                                                                                                                                         |    150|
|949   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_4314                                                                                                                                         |     88|
|950   |    mul_10s_10s_18_1_1_U590                                          |hls_dummy_mul_10s_10s_18_1_1_4315                                                                                                                                         |     24|
|951   |    mul_10s_10s_18_1_1_U591                                          |hls_dummy_mul_10s_10s_18_1_1_4316                                                                                                                                         |    132|
|952   |    mul_10s_10s_18_1_1_U592                                          |hls_dummy_mul_10s_10s_18_1_1_4317                                                                                                                                         |     91|
|953   |    mul_10s_10s_18_1_1_U593                                          |hls_dummy_mul_10s_10s_18_1_1_4318                                                                                                                                         |     90|
|954   |    mul_10s_10s_18_1_1_U594                                          |hls_dummy_mul_10s_10s_18_1_1_4319                                                                                                                                         |    124|
|955   |    mul_10s_10s_18_1_1_U595                                          |hls_dummy_mul_10s_10s_18_1_1_4320                                                                                                                                         |    108|
|956   |    mul_10s_10s_18_1_1_U596                                          |hls_dummy_mul_10s_10s_18_1_1_4321                                                                                                                                         |     89|
|957   |    mul_10s_10s_18_1_1_U597                                          |hls_dummy_mul_10s_10s_18_1_1_4322                                                                                                                                         |     91|
|958   |    mul_10s_10s_18_1_1_U598                                          |hls_dummy_mul_10s_10s_18_1_1_4323                                                                                                                                         |    125|
|959   |    mul_10s_10s_18_1_1_U599                                          |hls_dummy_mul_10s_10s_18_1_1_4324                                                                                                                                         |     69|
|960   |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_4325                                                                                                                                         |     88|
|961   |    mul_10s_10s_18_1_1_U600                                          |hls_dummy_mul_10s_10s_18_1_1_4326                                                                                                                                         |     77|
|962   |    mul_10s_10s_18_1_1_U601                                          |hls_dummy_mul_10s_10s_18_1_1_4327                                                                                                                                         |     90|
|963   |    mul_10s_10s_18_1_1_U602                                          |hls_dummy_mul_10s_10s_18_1_1_4328                                                                                                                                         |    109|
|964   |    mul_10s_10s_18_1_1_U603                                          |hls_dummy_mul_10s_10s_18_1_1_4329                                                                                                                                         |     91|
|965   |    mul_10s_10s_18_1_1_U604                                          |hls_dummy_mul_10s_10s_18_1_1_4330                                                                                                                                         |    144|
|966   |    mul_10s_10s_18_1_1_U605                                          |hls_dummy_mul_10s_10s_18_1_1_4331                                                                                                                                         |     91|
|967   |    mul_10s_10s_18_1_1_U606                                          |hls_dummy_mul_10s_10s_18_1_1_4332                                                                                                                                         |     90|
|968   |    mul_10s_10s_18_1_1_U607                                          |hls_dummy_mul_10s_10s_18_1_1_4333                                                                                                                                         |     89|
|969   |    mul_10s_10s_18_1_1_U608                                          |hls_dummy_mul_10s_10s_18_1_1_4334                                                                                                                                         |     69|
|970   |    mul_10s_10s_18_1_1_U609                                          |hls_dummy_mul_10s_10s_18_1_1_4335                                                                                                                                         |    144|
|971   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_4336                                                                                                                                         |     77|
|972   |    mul_10s_10s_18_1_1_U611                                          |hls_dummy_mul_10s_10s_18_1_1_4337                                                                                                                                         |    128|
|973   |    mul_10s_10s_18_1_1_U612                                          |hls_dummy_mul_10s_10s_18_1_1_4338                                                                                                                                         |    132|
|974   |    mul_10s_10s_18_1_1_U613                                          |hls_dummy_mul_10s_10s_18_1_1_4339                                                                                                                                         |    131|
|975   |    mul_10s_10s_18_1_1_U614                                          |hls_dummy_mul_10s_10s_18_1_1_4340                                                                                                                                         |     78|
|976   |    mul_10s_10s_18_1_1_U615                                          |hls_dummy_mul_10s_10s_18_1_1_4341                                                                                                                                         |     96|
|977   |    mul_10s_10s_18_1_1_U616                                          |hls_dummy_mul_10s_10s_18_1_1_4342                                                                                                                                         |     82|
|978   |    mul_10s_10s_18_1_1_U617                                          |hls_dummy_mul_10s_10s_18_1_1_4343                                                                                                                                         |     78|
|979   |    mul_10s_10s_18_1_1_U618                                          |hls_dummy_mul_10s_10s_18_1_1_4344                                                                                                                                         |    131|
|980   |    mul_10s_10s_18_1_1_U619                                          |hls_dummy_mul_10s_10s_18_1_1_4345                                                                                                                                         |     80|
|981   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_4346                                                                                                                                         |     96|
|982   |    mul_10s_10s_18_1_1_U620                                          |hls_dummy_mul_10s_10s_18_1_1_4347                                                                                                                                         |     82|
|983   |    mul_10s_10s_18_1_1_U621                                          |hls_dummy_mul_10s_10s_18_1_1_4348                                                                                                                                         |     77|
|984   |    mul_10s_10s_18_1_1_U622                                          |hls_dummy_mul_10s_10s_18_1_1_4349                                                                                                                                         |     96|
|985   |    mul_10s_10s_18_1_1_U623                                          |hls_dummy_mul_10s_10s_18_1_1_4350                                                                                                                                         |     78|
|986   |    mul_10s_10s_18_1_1_U624                                          |hls_dummy_mul_10s_10s_18_1_1_4351                                                                                                                                         |    150|
|987   |    mul_10s_10s_18_1_1_U625                                          |hls_dummy_mul_10s_10s_18_1_1_4352                                                                                                                                         |     78|
|988   |    mul_10s_10s_18_1_1_U626                                          |hls_dummy_mul_10s_10s_18_1_1_4353                                                                                                                                         |     77|
|989   |    mul_10s_10s_18_1_1_U627                                          |hls_dummy_mul_10s_10s_18_1_1_4354                                                                                                                                         |     82|
|990   |    mul_10s_10s_18_1_1_U628                                          |hls_dummy_mul_10s_10s_18_1_1_4355                                                                                                                                         |     80|
|991   |    mul_10s_10s_18_1_1_U629                                          |hls_dummy_mul_10s_10s_18_1_1_4356                                                                                                                                         |    150|
|992   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_4357                                                                                                                                         |    132|
|993   |    mul_10s_10s_18_1_1_U630                                          |hls_dummy_mul_10s_10s_18_1_1_4358                                                                                                                                         |     24|
|994   |    mul_10s_10s_18_1_1_U631                                          |hls_dummy_mul_10s_10s_18_1_1_4359                                                                                                                                         |    136|
|995   |    mul_10s_10s_18_1_1_U632                                          |hls_dummy_mul_10s_10s_18_1_1_4360                                                                                                                                         |    125|
|996   |    mul_10s_10s_18_1_1_U633                                          |hls_dummy_mul_10s_10s_18_1_1_4361                                                                                                                                         |    124|
|997   |    mul_10s_10s_18_1_1_U634                                          |hls_dummy_mul_10s_10s_18_1_1_4362                                                                                                                                         |     89|
|998   |    mul_10s_10s_18_1_1_U635                                          |hls_dummy_mul_10s_10s_18_1_1_4363                                                                                                                                         |    108|
|999   |    mul_10s_10s_18_1_1_U636                                          |hls_dummy_mul_10s_10s_18_1_1_4364                                                                                                                                         |     77|
|1000  |    mul_10s_10s_18_1_1_U637                                          |hls_dummy_mul_10s_10s_18_1_1_4365                                                                                                                                         |     91|
|1001  |    mul_10s_10s_18_1_1_U638                                          |hls_dummy_mul_10s_10s_18_1_1_4366                                                                                                                                         |    125|
|1002  |    mul_10s_10s_18_1_1_U639                                          |hls_dummy_mul_10s_10s_18_1_1_4367                                                                                                                                         |     77|
|1003  |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_4368                                                                                                                                         |     96|
|1004  |    mul_10s_10s_18_1_1_U640                                          |hls_dummy_mul_10s_10s_18_1_1_4369                                                                                                                                         |     77|
|1005  |    mul_10s_10s_18_1_1_U641                                          |hls_dummy_mul_10s_10s_18_1_1_4370                                                                                                                                         |     90|
|1006  |    mul_10s_10s_18_1_1_U642                                          |hls_dummy_mul_10s_10s_18_1_1_4371                                                                                                                                         |    109|
|1007  |    mul_10s_10s_18_1_1_U643                                          |hls_dummy_mul_10s_10s_18_1_1_4372                                                                                                                                         |     91|
|1008  |    mul_10s_10s_18_1_1_U644                                          |hls_dummy_mul_10s_10s_18_1_1_4373                                                                                                                                         |    144|
|1009  |    mul_10s_10s_18_1_1_U645                                          |hls_dummy_mul_10s_10s_18_1_1_4374                                                                                                                                         |     91|
|1010  |    mul_10s_10s_18_1_1_U646                                          |hls_dummy_mul_10s_10s_18_1_1_4375                                                                                                                                         |     90|
|1011  |    mul_10s_10s_18_1_1_U647                                          |hls_dummy_mul_10s_10s_18_1_1_4376                                                                                                                                         |     77|
|1012  |    mul_10s_10s_18_1_1_U648                                          |hls_dummy_mul_10s_10s_18_1_1_4377                                                                                                                                         |     77|
|1013  |    mul_10s_10s_18_1_1_U649                                          |hls_dummy_mul_10s_10s_18_1_1_4378                                                                                                                                         |    144|
|1014  |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_4379                                                                                                                                         |     78|
|1015  |    mul_10s_10s_18_1_1_U651                                          |hls_dummy_mul_10s_10s_18_1_1_4380                                                                                                                                         |    129|
|1016  |    mul_10s_10s_18_1_1_U652                                          |hls_dummy_mul_10s_10s_18_1_1_4381                                                                                                                                         |    132|
|1017  |    mul_10s_10s_18_1_1_U653                                          |hls_dummy_mul_10s_10s_18_1_1_4382                                                                                                                                         |    131|
|1018  |    mul_10s_10s_18_1_1_U654                                          |hls_dummy_mul_10s_10s_18_1_1_4383                                                                                                                                         |     79|
|1019  |    mul_10s_10s_18_1_1_U655                                          |hls_dummy_mul_10s_10s_18_1_1_4384                                                                                                                                         |     96|
|1020  |    mul_10s_10s_18_1_1_U656                                          |hls_dummy_mul_10s_10s_18_1_1_4385                                                                                                                                         |     79|
|1021  |    mul_10s_10s_18_1_1_U657                                          |hls_dummy_mul_10s_10s_18_1_1_4386                                                                                                                                         |     84|
|1022  |    mul_10s_10s_18_1_1_U658                                          |hls_dummy_mul_10s_10s_18_1_1_4387                                                                                                                                         |    131|
|1023  |    mul_10s_10s_18_1_1_U659                                          |hls_dummy_mul_10s_10s_18_1_1_4388                                                                                                                                         |     82|
|1024  |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_4389                                                                                                                                         |     77|
|1025  |    mul_10s_10s_18_1_1_U660                                          |hls_dummy_mul_10s_10s_18_1_1_4390                                                                                                                                         |     81|
|1026  |    mul_10s_10s_18_1_1_U661                                          |hls_dummy_mul_10s_10s_18_1_1_4391                                                                                                                                         |     77|
|1027  |    mul_10s_10s_18_1_1_U662                                          |hls_dummy_mul_10s_10s_18_1_1_4392                                                                                                                                         |     96|
|1028  |    mul_10s_10s_18_1_1_U663                                          |hls_dummy_mul_10s_10s_18_1_1_4393                                                                                                                                         |     78|
|1029  |    mul_10s_10s_18_1_1_U664                                          |hls_dummy_mul_10s_10s_18_1_1_4394                                                                                                                                         |    150|
|1030  |    mul_10s_10s_18_1_1_U665                                          |hls_dummy_mul_10s_10s_18_1_1_4395                                                                                                                                         |     78|
|1031  |    mul_10s_10s_18_1_1_U666                                          |hls_dummy_mul_10s_10s_18_1_1_4396                                                                                                                                         |     77|
|1032  |    mul_10s_10s_18_1_1_U667                                          |hls_dummy_mul_10s_10s_18_1_1_4397                                                                                                                                         |     80|
|1033  |    mul_10s_10s_18_1_1_U668                                          |hls_dummy_mul_10s_10s_18_1_1_4398                                                                                                                                         |     80|
|1034  |    mul_10s_10s_18_1_1_U669                                          |hls_dummy_mul_10s_10s_18_1_1_4399                                                                                                                                         |    100|
|1035  |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_4400                                                                                                                                         |     83|
|1036  |    mul_10s_10s_18_1_1_U670                                          |hls_dummy_mul_10s_10s_18_1_1_4401                                                                                                                                         |     24|
|1037  |    mul_10s_10s_18_1_1_U671                                          |hls_dummy_mul_10s_10s_18_1_1_4402                                                                                                                                         |    135|
|1038  |    mul_10s_10s_18_1_1_U672                                          |hls_dummy_mul_10s_10s_18_1_1_4403                                                                                                                                         |    126|
|1039  |    mul_10s_10s_18_1_1_U673                                          |hls_dummy_mul_10s_10s_18_1_1_4404                                                                                                                                         |    125|
|1040  |    mul_10s_10s_18_1_1_U674                                          |hls_dummy_mul_10s_10s_18_1_1_4405                                                                                                                                         |     89|
|1041  |    mul_10s_10s_18_1_1_U675                                          |hls_dummy_mul_10s_10s_18_1_1_4406                                                                                                                                         |    109|
|1042  |    mul_10s_10s_18_1_1_U676                                          |hls_dummy_mul_10s_10s_18_1_1_4407                                                                                                                                         |     89|
|1043  |    mul_10s_10s_18_1_1_U677                                          |hls_dummy_mul_10s_10s_18_1_1_4408                                                                                                                                         |     77|
|1044  |    mul_10s_10s_18_1_1_U678                                          |hls_dummy_mul_10s_10s_18_1_1_4409                                                                                                                                         |    125|
|1045  |    mul_10s_10s_18_1_1_U679                                          |hls_dummy_mul_10s_10s_18_1_1_4410                                                                                                                                         |     84|
|1046  |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_4411                                                                                                                                         |     83|
|1047  |    mul_10s_10s_18_1_1_U680                                          |hls_dummy_mul_10s_10s_18_1_1_4412                                                                                                                                         |     78|
|1048  |    mul_10s_10s_18_1_1_U681                                          |hls_dummy_mul_10s_10s_18_1_1_4413                                                                                                                                         |     90|
|1049  |    mul_10s_10s_18_1_1_U682                                          |hls_dummy_mul_10s_10s_18_1_1_4414                                                                                                                                         |    109|
|1050  |    mul_10s_10s_18_1_1_U683                                          |hls_dummy_mul_10s_10s_18_1_1_4415                                                                                                                                         |     91|
|1051  |    mul_10s_10s_18_1_1_U684                                          |hls_dummy_mul_10s_10s_18_1_1_4416                                                                                                                                         |    144|
|1052  |    mul_10s_10s_18_1_1_U685                                          |hls_dummy_mul_10s_10s_18_1_1_4417                                                                                                                                         |     91|
|1053  |    mul_10s_10s_18_1_1_U686                                          |hls_dummy_mul_10s_10s_18_1_1_4418                                                                                                                                         |     90|
|1054  |    mul_10s_10s_18_1_1_U687                                          |hls_dummy_mul_10s_10s_18_1_1_4419                                                                                                                                         |     89|
|1055  |    mul_10s_10s_18_1_1_U688                                          |hls_dummy_mul_10s_10s_18_1_1_4420                                                                                                                                         |     89|
|1056  |    mul_10s_10s_18_1_1_U689                                          |hls_dummy_mul_10s_10s_18_1_1_4421                                                                                                                                         |    108|
|1057  |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_4422                                                                                                                                         |     96|
|1058  |    mul_10s_10s_18_1_1_U691                                          |hls_dummy_mul_10s_10s_18_1_1_4423                                                                                                                                         |    129|
|1059  |    mul_10s_10s_18_1_1_U692                                          |hls_dummy_mul_10s_10s_18_1_1_4424                                                                                                                                         |    132|
|1060  |    mul_10s_10s_18_1_1_U693                                          |hls_dummy_mul_10s_10s_18_1_1_4425                                                                                                                                         |     77|
|1061  |    mul_10s_10s_18_1_1_U694                                          |hls_dummy_mul_10s_10s_18_1_1_4426                                                                                                                                         |     79|
|1062  |    mul_10s_10s_18_1_1_U695                                          |hls_dummy_mul_10s_10s_18_1_1_4427                                                                                                                                         |    150|
|1063  |    mul_10s_10s_18_1_1_U696                                          |hls_dummy_mul_10s_10s_18_1_1_4428                                                                                                                                         |     72|
|1064  |    mul_10s_10s_18_1_1_U697                                          |hls_dummy_mul_10s_10s_18_1_1_4429                                                                                                                                         |    132|
|1065  |    mul_10s_10s_18_1_1_U698                                          |hls_dummy_mul_10s_10s_18_1_1_4430                                                                                                                                         |     77|
|1066  |    mul_10s_10s_18_1_1_U699                                          |hls_dummy_mul_10s_10s_18_1_1_4431                                                                                                                                         |     83|
|1067  |    mul_10s_10s_18_1_1_U70                                           |hls_dummy_mul_10s_10s_18_1_1_4432                                                                                                                                         |     24|
|1068  |    mul_10s_10s_18_1_1_U700                                          |hls_dummy_mul_10s_10s_18_1_1_4433                                                                                                                                         |     74|
|1069  |    mul_10s_10s_18_1_1_U701                                          |hls_dummy_mul_10s_10s_18_1_1_4434                                                                                                                                         |     77|
|1070  |    mul_10s_10s_18_1_1_U702                                          |hls_dummy_mul_10s_10s_18_1_1_4435                                                                                                                                         |     96|
|1071  |    mul_10s_10s_18_1_1_U703                                          |hls_dummy_mul_10s_10s_18_1_1_4436                                                                                                                                         |     78|
|1072  |    mul_10s_10s_18_1_1_U704                                          |hls_dummy_mul_10s_10s_18_1_1_4437                                                                                                                                         |     96|
|1073  |    mul_10s_10s_18_1_1_U705                                          |hls_dummy_mul_10s_10s_18_1_1_4438                                                                                                                                         |     78|
|1074  |    mul_10s_10s_18_1_1_U706                                          |hls_dummy_mul_10s_10s_18_1_1_4439                                                                                                                                         |     77|
|1075  |    mul_10s_10s_18_1_1_U707                                          |hls_dummy_mul_10s_10s_18_1_1_4440                                                                                                                                         |     80|
|1076  |    mul_10s_10s_18_1_1_U708                                          |hls_dummy_mul_10s_10s_18_1_1_4441                                                                                                                                         |     79|
|1077  |    mul_10s_10s_18_1_1_U709                                          |hls_dummy_mul_10s_10s_18_1_1_4442                                                                                                                                         |    150|
|1078  |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_4443                                                                                                                                         |    134|
|1079  |    mul_10s_10s_18_1_1_U710                                          |hls_dummy_mul_10s_10s_18_1_1_4444                                                                                                                                         |     24|
|1080  |    mul_10s_10s_18_1_1_U711                                          |hls_dummy_mul_10s_10s_18_1_1_4445                                                                                                                                         |    135|
|1081  |    mul_10s_10s_18_1_1_U712                                          |hls_dummy_mul_10s_10s_18_1_1_4446                                                                                                                                         |    126|
|1082  |    mul_10s_10s_18_1_1_U713                                          |hls_dummy_mul_10s_10s_18_1_1_4447                                                                                                                                         |     90|
|1083  |    mul_10s_10s_18_1_1_U714                                          |hls_dummy_mul_10s_10s_18_1_1_4448                                                                                                                                         |     89|
|1084  |    mul_10s_10s_18_1_1_U715                                          |hls_dummy_mul_10s_10s_18_1_1_4449                                                                                                                                         |    144|
|1085  |    mul_10s_10s_18_1_1_U716                                          |hls_dummy_mul_10s_10s_18_1_1_4450                                                                                                                                         |     72|
|1086  |    mul_10s_10s_18_1_1_U717                                          |hls_dummy_mul_10s_10s_18_1_1_4451                                                                                                                                         |    126|
|1087  |    mul_10s_10s_18_1_1_U718                                          |hls_dummy_mul_10s_10s_18_1_1_4452                                                                                                                                         |     90|
|1088  |    mul_10s_10s_18_1_1_U719                                          |hls_dummy_mul_10s_10s_18_1_1_4453                                                                                                                                         |     77|
|1089  |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_4454                                                                                                                                         |     91|
|1090  |    mul_10s_10s_18_1_1_U720                                          |hls_dummy_mul_10s_10s_18_1_1_4455                                                                                                                                         |     74|
|1091  |    mul_10s_10s_18_1_1_U721                                          |hls_dummy_mul_10s_10s_18_1_1_4456                                                                                                                                         |     90|
|1092  |    mul_10s_10s_18_1_1_U722                                          |hls_dummy_mul_10s_10s_18_1_1_4457                                                                                                                                         |    109|
|1093  |    mul_10s_10s_18_1_1_U723                                          |hls_dummy_mul_10s_10s_18_1_1_4458                                                                                                                                         |     91|
|1094  |    mul_10s_10s_18_1_1_U724                                          |hls_dummy_mul_10s_10s_18_1_1_4459                                                                                                                                         |    109|
|1095  |    mul_10s_10s_18_1_1_U725                                          |hls_dummy_mul_10s_10s_18_1_1_4460                                                                                                                                         |     91|
|1096  |    mul_10s_10s_18_1_1_U726                                          |hls_dummy_mul_10s_10s_18_1_1_4461                                                                                                                                         |     90|
|1097  |    mul_10s_10s_18_1_1_U727                                          |hls_dummy_mul_10s_10s_18_1_1_4462                                                                                                                                         |     89|
|1098  |    mul_10s_10s_18_1_1_U728                                          |hls_dummy_mul_10s_10s_18_1_1_4463                                                                                                                                         |     89|
|1099  |    mul_10s_10s_18_1_1_U729                                          |hls_dummy_mul_10s_10s_18_1_1_4464                                                                                                                                         |    144|
|1100  |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_4465                                                                                                                                         |     90|
|1101  |    mul_10s_10s_18_1_1_U731                                          |hls_dummy_mul_10s_10s_18_1_1_4466                                                                                                                                         |    128|
|1102  |    mul_10s_10s_18_1_1_U732                                          |hls_dummy_mul_10s_10s_18_1_1_4467                                                                                                                                         |    132|
|1103  |    mul_10s_10s_18_1_1_U733                                          |hls_dummy_mul_10s_10s_18_1_1_4468                                                                                                                                         |    131|
|1104  |    mul_10s_10s_18_1_1_U734                                          |hls_dummy_mul_10s_10s_18_1_1_4469                                                                                                                                         |     79|
|1105  |    mul_10s_10s_18_1_1_U735                                          |hls_dummy_mul_10s_10s_18_1_1_4470                                                                                                                                         |    150|
|1106  |    mul_10s_10s_18_1_1_U736                                          |hls_dummy_mul_10s_10s_18_1_1_4471                                                                                                                                         |     79|
|1107  |    mul_10s_10s_18_1_1_U737                                          |hls_dummy_mul_10s_10s_18_1_1_4472                                                                                                                                         |     78|
|1108  |    mul_10s_10s_18_1_1_U738                                          |hls_dummy_mul_10s_10s_18_1_1_4473                                                                                                                                         |    131|
|1109  |    mul_10s_10s_18_1_1_U739                                          |hls_dummy_mul_10s_10s_18_1_1_4474                                                                                                                                         |     83|
|1110  |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_4475                                                                                                                                         |     69|
|1111  |    mul_10s_10s_18_1_1_U740                                          |hls_dummy_mul_10s_10s_18_1_1_4476                                                                                                                                         |     80|
|1112  |    mul_10s_10s_18_1_1_U741                                          |hls_dummy_mul_10s_10s_18_1_1_4477                                                                                                                                         |     77|
|1113  |    mul_10s_10s_18_1_1_U742                                          |hls_dummy_mul_10s_10s_18_1_1_4478                                                                                                                                         |     96|
|1114  |    mul_10s_10s_18_1_1_U743                                          |hls_dummy_mul_10s_10s_18_1_1_4479                                                                                                                                         |     78|
|1115  |    mul_10s_10s_18_1_1_U744                                          |hls_dummy_mul_10s_10s_18_1_1_4480                                                                                                                                         |    150|
|1116  |    mul_10s_10s_18_1_1_U745                                          |hls_dummy_mul_10s_10s_18_1_1_4481                                                                                                                                         |    132|
|1117  |    mul_10s_10s_18_1_1_U746                                          |hls_dummy_mul_10s_10s_18_1_1_4482                                                                                                                                         |     77|
|1118  |    mul_10s_10s_18_1_1_U747                                          |hls_dummy_mul_10s_10s_18_1_1_4483                                                                                                                                         |     80|
|1119  |    mul_10s_10s_18_1_1_U748                                          |hls_dummy_mul_10s_10s_18_1_1_4484                                                                                                                                         |     79|
|1120  |    mul_10s_10s_18_1_1_U749                                          |hls_dummy_mul_10s_10s_18_1_1_4485                                                                                                                                         |     98|
|1121  |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_4486                                                                                                                                         |    109|
|1122  |    mul_10s_10s_18_1_1_U750                                          |hls_dummy_mul_10s_10s_18_1_1_4487                                                                                                                                         |     24|
|1123  |    mul_10s_10s_18_1_1_U751                                          |hls_dummy_mul_10s_10s_18_1_1_4488                                                                                                                                         |    136|
|1124  |    mul_10s_10s_18_1_1_U752                                          |hls_dummy_mul_10s_10s_18_1_1_4489                                                                                                                                         |    126|
|1125  |    mul_10s_10s_18_1_1_U753                                          |hls_dummy_mul_10s_10s_18_1_1_4490                                                                                                                                         |    125|
|1126  |    mul_10s_10s_18_1_1_U754                                          |hls_dummy_mul_10s_10s_18_1_1_4491                                                                                                                                         |     89|
|1127  |    mul_10s_10s_18_1_1_U755                                          |hls_dummy_mul_10s_10s_18_1_1_4492                                                                                                                                         |    144|
|1128  |    mul_10s_10s_18_1_1_U756                                          |hls_dummy_mul_10s_10s_18_1_1_4493                                                                                                                                         |     89|
|1129  |    mul_10s_10s_18_1_1_U757                                          |hls_dummy_mul_10s_10s_18_1_1_4494                                                                                                                                         |     91|
|1130  |    mul_10s_10s_18_1_1_U758                                          |hls_dummy_mul_10s_10s_18_1_1_4495                                                                                                                                         |    125|
|1131  |    mul_10s_10s_18_1_1_U759                                          |hls_dummy_mul_10s_10s_18_1_1_4496                                                                                                                                         |     73|
|1132  |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_4497                                                                                                                                         |     78|
|1133  |    mul_10s_10s_18_1_1_U760                                          |hls_dummy_mul_10s_10s_18_1_1_4498                                                                                                                                         |     83|
|1134  |    mul_10s_10s_18_1_1_U761                                          |hls_dummy_mul_10s_10s_18_1_1_4499                                                                                                                                         |     90|
|1135  |    mul_10s_10s_18_1_1_U762                                          |hls_dummy_mul_10s_10s_18_1_1_4500                                                                                                                                         |    109|
|1136  |    mul_10s_10s_18_1_1_U763                                          |hls_dummy_mul_10s_10s_18_1_1_4501                                                                                                                                         |     91|
|1137  |    mul_10s_10s_18_1_1_U764                                          |hls_dummy_mul_10s_10s_18_1_1_4502                                                                                                                                         |    144|
|1138  |    mul_10s_10s_18_1_1_U765                                          |hls_dummy_mul_10s_10s_18_1_1_4503                                                                                                                                         |    126|
|1139  |    mul_10s_10s_18_1_1_U766                                          |hls_dummy_mul_10s_10s_18_1_1_4504                                                                                                                                         |     90|
|1140  |    mul_10s_10s_18_1_1_U767                                          |hls_dummy_mul_10s_10s_18_1_1_4505                                                                                                                                         |     89|
|1141  |    mul_10s_10s_18_1_1_U768                                          |hls_dummy_mul_10s_10s_18_1_1_4506                                                                                                                                         |     89|
|1142  |    mul_10s_10s_18_1_1_U769                                          |hls_dummy_mul_10s_10s_18_1_1_4507                                                                                                                                         |    101|
|1143  |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_4508                                                                                                                                         |     91|
|1144  |    mul_10s_10s_18_1_1_U771                                          |hls_dummy_mul_10s_10s_18_1_1_4509                                                                                                                                         |    128|
|1145  |    mul_10s_10s_18_1_1_U772                                          |hls_dummy_mul_10s_10s_18_1_1_4510                                                                                                                                         |    132|
|1146  |    mul_10s_10s_18_1_1_U773                                          |hls_dummy_mul_10s_10s_18_1_1_4511                                                                                                                                         |     77|
|1147  |    mul_10s_10s_18_1_1_U774                                          |hls_dummy_mul_10s_10s_18_1_1_4512                                                                                                                                         |     78|
|1148  |    mul_10s_10s_18_1_1_U775                                          |hls_dummy_mul_10s_10s_18_1_1_4513                                                                                                                                         |    150|
|1149  |    mul_10s_10s_18_1_1_U776                                          |hls_dummy_mul_10s_10s_18_1_1_4514                                                                                                                                         |     82|
|1150  |    mul_10s_10s_18_1_1_U777                                          |hls_dummy_mul_10s_10s_18_1_1_4515                                                                                                                                         |     78|
|1151  |    mul_10s_10s_18_1_1_U778                                          |hls_dummy_mul_10s_10s_18_1_1_4516                                                                                                                                         |     77|
|1152  |    mul_10s_10s_18_1_1_U779                                          |hls_dummy_mul_10s_10s_18_1_1_4517                                                                                                                                         |     80|
|1153  |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_4518                                                                                                                                         |     90|
|1154  |    mul_10s_10s_18_1_1_U780                                          |hls_dummy_mul_10s_10s_18_1_1_4519                                                                                                                                         |     82|
|1155  |    mul_10s_10s_18_1_1_U781                                          |hls_dummy_mul_10s_10s_18_1_1_4520                                                                                                                                         |     77|
|1156  |    mul_10s_10s_18_1_1_U782                                          |hls_dummy_mul_10s_10s_18_1_1_4521                                                                                                                                         |     96|
|1157  |    mul_10s_10s_18_1_1_U783                                          |hls_dummy_mul_10s_10s_18_1_1_4522                                                                                                                                         |     78|
|1158  |    mul_10s_10s_18_1_1_U784                                          |hls_dummy_mul_10s_10s_18_1_1_4523                                                                                                                                         |     96|
|1159  |    mul_10s_10s_18_1_1_U785                                          |hls_dummy_mul_10s_10s_18_1_1_4524                                                                                                                                         |     78|
|1160  |    mul_10s_10s_18_1_1_U786                                          |hls_dummy_mul_10s_10s_18_1_1_4525                                                                                                                                         |     77|
|1161  |    mul_10s_10s_18_1_1_U787                                          |hls_dummy_mul_10s_10s_18_1_1_4526                                                                                                                                         |     80|
|1162  |    mul_10s_10s_18_1_1_U788                                          |hls_dummy_mul_10s_10s_18_1_1_4527                                                                                                                                         |     82|
|1163  |    mul_10s_10s_18_1_1_U789                                          |hls_dummy_mul_10s_10s_18_1_1_4528                                                                                                                                         |    150|
|1164  |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_4529                                                                                                                                         |     69|
|1165  |    mul_10s_10s_18_1_1_U790                                          |hls_dummy_mul_10s_10s_18_1_1_4530                                                                                                                                         |     24|
|1166  |    mul_10s_10s_18_1_1_U791                                          |hls_dummy_mul_10s_10s_18_1_1_4531                                                                                                                                         |    136|
|1167  |    mul_10s_10s_18_1_1_U792                                          |hls_dummy_mul_10s_10s_18_1_1_4532                                                                                                                                         |    125|
|1168  |    mul_10s_10s_18_1_1_U793                                          |hls_dummy_mul_10s_10s_18_1_1_4533                                                                                                                                         |     89|
|1169  |    mul_10s_10s_18_1_1_U794                                          |hls_dummy_mul_10s_10s_18_1_1_4534                                                                                                                                         |     89|
|1170  |    mul_10s_10s_18_1_1_U795                                          |hls_dummy_mul_10s_10s_18_1_1_4535                                                                                                                                         |    143|
|1171  |    mul_10s_10s_18_1_1_U796                                          |hls_dummy_mul_10s_10s_18_1_1_4536                                                                                                                                         |     83|
|1172  |    mul_10s_10s_18_1_1_U797                                          |hls_dummy_mul_10s_10s_18_1_1_4537                                                                                                                                         |     91|
|1173  |    mul_10s_10s_18_1_1_U798                                          |hls_dummy_mul_10s_10s_18_1_1_4538                                                                                                                                         |     90|
|1174  |    mul_10s_10s_18_1_1_U799                                          |hls_dummy_mul_10s_10s_18_1_1_4539                                                                                                                                         |     78|
|1175  |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_4540                                                                                                                                         |     69|
|1176  |    mul_10s_10s_18_1_1_U800                                          |hls_dummy_mul_10s_10s_18_1_1_4541                                                                                                                                         |     78|
|1177  |    mul_10s_10s_18_1_1_U801                                          |hls_dummy_mul_10s_10s_18_1_1_4542                                                                                                                                         |     90|
|1178  |    mul_10s_10s_18_1_1_U802                                          |hls_dummy_mul_10s_10s_18_1_1_4543                                                                                                                                         |    109|
|1179  |    mul_10s_10s_18_1_1_U803                                          |hls_dummy_mul_10s_10s_18_1_1_4544                                                                                                                                         |     91|
|1180  |    mul_10s_10s_18_1_1_U804                                          |hls_dummy_mul_10s_10s_18_1_1_4545                                                                                                                                         |    109|
|1181  |    mul_10s_10s_18_1_1_U805                                          |hls_dummy_mul_10s_10s_18_1_1_4546                                                                                                                                         |     91|
|1182  |    mul_10s_10s_18_1_1_U806                                          |hls_dummy_mul_10s_10s_18_1_1_4547                                                                                                                                         |     90|
|1183  |    mul_10s_10s_18_1_1_U807                                          |hls_dummy_mul_10s_10s_18_1_1_4548                                                                                                                                         |     78|
|1184  |    mul_10s_10s_18_1_1_U808                                          |hls_dummy_mul_10s_10s_18_1_1_4549                                                                                                                                         |     83|
|1185  |    mul_10s_10s_18_1_1_U809                                          |hls_dummy_mul_10s_10s_18_1_1_4550                                                                                                                                         |    144|
|1186  |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_4551                                                                                                                                         |     90|
|1187  |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_4552                                                                                                                                         |    109|
|1188  |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_4553                                                                                                                                         |    126|
|1189  |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_4554                                                                                                                                         |    109|
|1190  |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_4555                                                                                                                                         |     91|
|1191  |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_4556                                                                                                                                         |     90|
|1192  |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_4557                                                                                                                                         |     83|
|1193  |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_4558                                                                                                                                         |     83|
|1194  |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_4559                                                                                                                                         |    109|
|1195  |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_4560                                                                                                                                         |    128|
|1196  |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_4561                                                                                                                                         |     78|
|1197  |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_4562                                                                                                                                         |     77|
|1198  |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_4563                                                                                                                                         |     79|
|1199  |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_4564                                                                                                                                         |     96|
|1200  |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_4565                                                                                                                                         |     79|
|1201  |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_4566                                                                                                                                         |     78|
|1202  |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_4567                                                                                                                                         |    131|
|1203  |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_4568                                                                                                                                         |     79|
|1204  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_s                                                                                                | 152008|
|1205  |    tmp_1059_reg_346081_reg                                          |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_519_reg_335269_reg_funnel__2                                                                       |      8|
|1206  |    tmp_999_reg_344851_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_519_reg_335269_reg_funnel__4                                                                       |      8|
|1207  |    tmp_939_reg_343621_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_519_reg_335269_reg_funnel__1                                                                       |      8|
|1208  |    tmp_519_reg_335269_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_519_reg_335269_reg_funnel                                                                          |      8|
|1209  |    tmp_39_reg_325816_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_519_reg_335269_reg_funnel__3                                                                       |      8|
|1210  |    tmp_879_reg_342376_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_339_reg_331837_reg_funnel__1                                                                       |      8|
|1211  |    tmp_339_reg_331837_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_339_reg_331837_reg_funnel                                                                          |      8|
|1212  |    tmp_279_reg_330607_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_279_reg_330607_reg_funnel                                                                          |      8|
|1213  |    tmp_699_reg_338830_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_459_reg_334039_reg_funnel__1                                                                       |      8|
|1214  |    tmp_459_reg_334039_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_459_reg_334039_reg_funnel                                                                          |      8|
|1215  |    tmp_99_reg_327046_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_459_reg_334039_reg_funnel__2                                                                       |      8|
|1216  |    tmp_1119_reg_347311_reg                                          |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_1119_reg_347311_reg_funnel                                                                         |      8|
|1217  |    tmp_819_reg_341290_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_1119_reg_347311_reg_funnel__2                                                                      |      8|
|1218  |    tmp_579_reg_336499_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_1119_reg_347311_reg_funnel__1                                                                      |      8|
|1219  |    tmp_159_reg_328276_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_159_reg_328276_reg_funnel                                                                          |      8|
|1220  |    tmp_219_reg_329362_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_159_reg_328276_reg_funnel__3                                                                       |      8|
|1221  |    tmp_399_reg_332779_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_159_reg_328276_reg_funnel__4                                                                       |      8|
|1222  |    tmp_639_reg_337585_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_159_reg_328276_reg_funnel__1                                                                       |      8|
|1223  |    tmp_759_reg_340060_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_159_reg_328276_reg_funnel__5                                                                       |      8|
|1224  |    tmp_1179_reg_348397_reg                                          |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/tmp_159_reg_328276_reg_funnel__2                                                                       |      8|
|1225  |    mac_muladd_10s_10s_18ns_18_1_1_U2113                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                                  |     34|
|1226  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3769                                                                                                                     |     34|
|1227  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__5      |      8|
|1228  |    mac_muladd_10s_10s_18ns_18_1_1_U2114                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_198                                                                                                                              |     56|
|1229  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3768                                                                                                                     |     56|
|1230  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__47   |      8|
|1231  |    mac_muladd_10s_10s_18ns_18_1_1_U2115                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_199                                                                                                                              |     45|
|1232  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3767                                                                                                                     |     45|
|1233  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__78   |      8|
|1234  |    mac_muladd_10s_10s_18ns_18_1_1_U2116                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_200                                                                                                                              |     55|
|1235  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3766                                                                                                                     |     55|
|1236  |    mac_muladd_10s_10s_18ns_18_1_1_U2117                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_201                                                                                                                              |     23|
|1237  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3765                                                                                                                     |     23|
|1238  |    mac_muladd_10s_10s_18ns_18_1_1_U2118                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_202                                                                                                                              |     33|
|1239  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3764                                                                                                                     |     33|
|1240  |    mac_muladd_10s_10s_18ns_18_1_1_U2119                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_203                                                                                                                              |     25|
|1241  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3763                                                                                                                     |     25|
|1242  |    mac_muladd_10s_10s_18ns_18_1_1_U2120                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_204                                                                                                                              |     24|
|1243  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3762                                                                                                                     |     24|
|1244  |    mac_muladd_10s_10s_18ns_18_1_1_U2121                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_205                                                                                                                              |     65|
|1245  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3761                                                                                                                     |     65|
|1246  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__75   |      8|
|1247  |    mac_muladd_10s_10s_18ns_18_1_1_U2122                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_206                                                                                                                              |     57|
|1248  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3760                                                                                                                     |     57|
|1249  |    mac_muladd_10s_10s_18ns_18_1_1_U2123                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_207                                                                                                                              |     37|
|1250  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3759                                                                                                                     |     37|
|1251  |    mac_muladd_10s_10s_18ns_18_1_1_U2124                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_208                                                                                                                              |     41|
|1252  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3758                                                                                                                     |     41|
|1253  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|1254  |    mac_muladd_10s_10s_18ns_18_1_1_U2125                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_209                                                                                                                              |     34|
|1255  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3757                                                                                                                     |     34|
|1256  |    mac_muladd_10s_10s_18ns_18_1_1_U2126                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_210                                                                                                                              |     46|
|1257  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3756                                                                                                                     |     46|
|1258  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__68   |      8|
|1259  |    mac_muladd_10s_10s_18ns_18_1_1_U2127                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_211                                                                                                                              |     41|
|1260  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3755                                                                                                                     |     41|
|1261  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__136  |      8|
|1262  |    mac_muladd_10s_10s_18ns_18_1_1_U2128                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_212                                                                                                                              |     41|
|1263  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3754                                                                                                                     |     41|
|1264  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|1265  |    mac_muladd_10s_10s_18ns_18_1_1_U2129                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_213                                                                                                                              |     23|
|1266  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3753                                                                                                                     |     23|
|1267  |    mac_muladd_10s_10s_18ns_18_1_1_U2130                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_214                                                                                                                              |     44|
|1268  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3752                                                                                                                     |     44|
|1269  |    mac_muladd_10s_10s_18ns_18_1_1_U2131                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_215                                                                                                                              |     48|
|1270  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3751                                                                                                                     |     48|
|1271  |    mac_muladd_10s_10s_18ns_18_1_1_U2132                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_216                                                                                                                              |     20|
|1272  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3750                                                                                                                     |     20|
|1273  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|1274  |    mac_muladd_10s_10s_18ns_18_1_1_U2153                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_217                                                                                                                              |     19|
|1275  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3749                                                                                                                     |     19|
|1276  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|1277  |    mac_muladd_10s_10s_18ns_18_1_1_U2154                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_218                                                                                                                              |     53|
|1278  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3748                                                                                                                     |     53|
|1279  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__86   |      8|
|1280  |    mac_muladd_10s_10s_18ns_18_1_1_U2155                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_219                                                                                                                              |     53|
|1281  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3747                                                                                                                     |     53|
|1282  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|1283  |    mac_muladd_10s_10s_18ns_18_1_1_U2156                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_220                                                                                                                              |     56|
|1284  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3746                                                                                                                     |     56|
|1285  |    mac_muladd_10s_10s_18ns_18_1_1_U2157                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_221                                                                                                                              |     24|
|1286  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3745                                                                                                                     |     24|
|1287  |    mac_muladd_10s_10s_18ns_18_1_1_U2158                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_222                                                                                                                              |     42|
|1288  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3744                                                                                                                     |     42|
|1289  |    mac_muladd_10s_10s_18ns_18_1_1_U2159                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_223                                                                                                                              |     13|
|1290  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3743                                                                                                                     |     13|
|1291  |    mac_muladd_10s_10s_18ns_18_1_1_U2160                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_224                                                                                                                              |     12|
|1292  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3742                                                                                                                     |     12|
|1293  |    mac_muladd_10s_10s_18ns_18_1_1_U2161                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_225                                                                                                                              |     74|
|1294  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3741                                                                                                                     |     74|
|1295  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__110  |      8|
|1296  |    mac_muladd_10s_10s_18ns_18_1_1_U2162                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_226                                                                                                                              |     51|
|1297  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3740                                                                                                                     |     51|
|1298  |    mac_muladd_10s_10s_18ns_18_1_1_U2163                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_227                                                                                                                              |     30|
|1299  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3739                                                                                                                     |     30|
|1300  |    mac_muladd_10s_10s_18ns_18_1_1_U2164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_228                                                                                                                              |     49|
|1301  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3738                                                                                                                     |     49|
|1302  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__123  |      8|
|1303  |    mac_muladd_10s_10s_18ns_18_1_1_U2165                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_229                                                                                                                              |     43|
|1304  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3737                                                                                                                     |     43|
|1305  |    mac_muladd_10s_10s_18ns_18_1_1_U2166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_230                                                                                                                              |     33|
|1306  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3736                                                                                                                     |     33|
|1307  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__51   |      8|
|1308  |    mac_muladd_10s_10s_18ns_18_1_1_U2167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_231                                                                                                                              |     49|
|1309  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3735                                                                                                                     |     49|
|1310  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__43   |      8|
|1311  |    mac_muladd_10s_10s_18ns_18_1_1_U2168                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_232                                                                                                                              |     49|
|1312  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3734                                                                                                                     |     49|
|1313  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|1314  |    mac_muladd_10s_10s_18ns_18_1_1_U2169                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_233                                                                                                                              |     24|
|1315  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3733                                                                                                                     |     24|
|1316  |    mac_muladd_10s_10s_18ns_18_1_1_U2170                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_234                                                                                                                              |     37|
|1317  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3732                                                                                                                     |     37|
|1318  |    mac_muladd_10s_10s_18ns_18_1_1_U2171                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_235                                                                                                                              |     39|
|1319  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3731                                                                                                                     |     39|
|1320  |    mac_muladd_10s_10s_18ns_18_1_1_U2173                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_236                                                                                                                              |     29|
|1321  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3730                                                                                                                     |     29|
|1322  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|1323  |    mac_muladd_10s_10s_18ns_18_1_1_U2174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_237                                                                                                                              |     54|
|1324  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3729                                                                                                                     |     54|
|1325  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|1326  |    mac_muladd_10s_10s_18ns_18_1_1_U2175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_238                                                                                                                              |     44|
|1327  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3728                                                                                                                     |     44|
|1328  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__32   |      8|
|1329  |    mac_muladd_10s_10s_18ns_18_1_1_U2176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_239                                                                                                                              |     68|
|1330  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3727                                                                                                                     |     68|
|1331  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__41   |      8|
|1332  |    mac_muladd_10s_10s_18ns_18_1_1_U2177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_240                                                                                                                              |     30|
|1333  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3726                                                                                                                     |     30|
|1334  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__92   |      8|
|1335  |    mac_muladd_10s_10s_18ns_18_1_1_U2178                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_241                                                                                                                              |     40|
|1336  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3725                                                                                                                     |     40|
|1337  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__68   |      8|
|1338  |    mac_muladd_10s_10s_18ns_18_1_1_U2179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_242                                                                                                                              |     30|
|1339  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3724                                                                                                                     |     30|
|1340  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|1341  |    mac_muladd_10s_10s_18ns_18_1_1_U2180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_243                                                                                                                              |     28|
|1342  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3723                                                                                                                     |     28|
|1343  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|1344  |    mac_muladd_10s_10s_18ns_18_1_1_U2181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_244                                                                                                                              |     64|
|1345  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3722                                                                                                                     |     64|
|1346  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__103  |      8|
|1347  |    mac_muladd_10s_10s_18ns_18_1_1_U2182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_245                                                                                                                              |     52|
|1348  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3721                                                                                                                     |     52|
|1349  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__101  |      8|
|1350  |    mac_muladd_10s_10s_18ns_18_1_1_U2183                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_246                                                                                                                              |     30|
|1351  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3720                                                                                                                     |     30|
|1352  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__59   |      8|
|1353  |    mac_muladd_10s_10s_18ns_18_1_1_U2184                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_247                                                                                                                              |     40|
|1354  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3719                                                                                                                     |     40|
|1355  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__83   |      8|
|1356  |    mac_muladd_10s_10s_18ns_18_1_1_U2185                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_248                                                                                                                              |     43|
|1357  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3718                                                                                                                     |     43|
|1358  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__105  |      8|
|1359  |    mac_muladd_10s_10s_18ns_18_1_1_U2186                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_249                                                                                                                              |     32|
|1360  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3717                                                                                                                     |     32|
|1361  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__93   |      8|
|1362  |    mac_muladd_10s_10s_18ns_18_1_1_U2187                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_250                                                                                                                              |     38|
|1363  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3716                                                                                                                     |     38|
|1364  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__81   |      8|
|1365  |    mac_muladd_10s_10s_18ns_18_1_1_U2188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_251                                                                                                                              |     44|
|1366  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3715                                                                                                                     |     44|
|1367  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__74   |      8|
|1368  |    mac_muladd_10s_10s_18ns_18_1_1_U2189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_252                                                                                                                              |     30|
|1369  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3714                                                                                                                     |     30|
|1370  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__50   |      8|
|1371  |    mac_muladd_10s_10s_18ns_18_1_1_U2190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_253                                                                                                                              |     39|
|1372  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3713                                                                                                                     |     39|
|1373  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|1374  |    mac_muladd_10s_10s_18ns_18_1_1_U2191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_254                                                                                                                              |     54|
|1375  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3712                                                                                                                     |     54|
|1376  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|1377  |    mac_muladd_10s_10s_18ns_18_1_1_U2192                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_255                                                                                                                              |     20|
|1378  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3711                                                                                                                     |     20|
|1379  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|1380  |    mac_muladd_10s_10s_18ns_18_1_1_U2213                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_256                                                                                                                              |     19|
|1381  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3710                                                                                                                     |     19|
|1382  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|1383  |    mac_muladd_10s_10s_18ns_18_1_1_U2214                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_257                                                                                                                              |     54|
|1384  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3709                                                                                                                     |     54|
|1385  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__46   |      8|
|1386  |    mac_muladd_10s_10s_18ns_18_1_1_U2215                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_258                                                                                                                              |     44|
|1387  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3708                                                                                                                     |     44|
|1388  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__56   |      8|
|1389  |    mac_muladd_10s_10s_18ns_18_1_1_U2216                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_259                                                                                                                              |     69|
|1390  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3707                                                                                                                     |     69|
|1391  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27   |      8|
|1392  |    mac_muladd_10s_10s_18ns_18_1_1_U2217                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_260                                                                                                                              |     31|
|1393  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3706                                                                                                                     |     31|
|1394  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|1395  |    mac_muladd_10s_10s_18ns_18_1_1_U2218                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_261                                                                                                                              |     39|
|1396  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3705                                                                                                                     |     39|
|1397  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__60   |      8|
|1398  |    mac_muladd_10s_10s_18ns_18_1_1_U2219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_262                                                                                                                              |     20|
|1399  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3704                                                                                                                     |     20|
|1400  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|1401  |    mac_muladd_10s_10s_18ns_18_1_1_U2220                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_263                                                                                                                              |     19|
|1402  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3703                                                                                                                     |     19|
|1403  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|1404  |    mac_muladd_10s_10s_18ns_18_1_1_U2221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_264                                                                                                                              |     65|
|1405  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3702                                                                                                                     |     65|
|1406  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__91   |      8|
|1407  |    mac_muladd_10s_10s_18ns_18_1_1_U2222                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_265                                                                                                                              |     52|
|1408  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3701                                                                                                                     |     52|
|1409  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__42   |      8|
|1410  |    mac_muladd_10s_10s_18ns_18_1_1_U2223                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_266                                                                                                                              |     31|
|1411  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3700                                                                                                                     |     31|
|1412  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__75   |      8|
|1413  |    mac_muladd_10s_10s_18ns_18_1_1_U2224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_267                                                                                                                              |     40|
|1414  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3699                                                                                                                     |     40|
|1415  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__96   |      8|
|1416  |    mac_muladd_10s_10s_18ns_18_1_1_U2225                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_268                                                                                                                              |     40|
|1417  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3698                                                                                                                     |     40|
|1418  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__74   |      8|
|1419  |    mac_muladd_10s_10s_18ns_18_1_1_U2226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_269                                                                                                                              |     33|
|1420  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3697                                                                                                                     |     33|
|1421  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__95   |      8|
|1422  |    mac_muladd_10s_10s_18ns_18_1_1_U2227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_270                                                                                                                              |     39|
|1423  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3696                                                                                                                     |     39|
|1424  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__99   |      8|
|1425  |    mac_muladd_10s_10s_18ns_18_1_1_U2228                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_271                                                                                                                              |     45|
|1426  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3695                                                                                                                     |     45|
|1427  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__43   |      8|
|1428  |    mac_muladd_10s_10s_18ns_18_1_1_U2229                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_272                                                                                                                              |     31|
|1429  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3694                                                                                                                     |     31|
|1430  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|1431  |    mac_muladd_10s_10s_18ns_18_1_1_U2230                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_273                                                                                                                              |     39|
|1432  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3693                                                                                                                     |     39|
|1433  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|1434  |    mac_muladd_10s_10s_18ns_18_1_1_U2231                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_274                                                                                                                              |     38|
|1435  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3692                                                                                                                     |     38|
|1436  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|1437  |    mac_muladd_10s_10s_18ns_18_1_1_U2233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_275                                                                                                                              |     21|
|1438  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3691                                                                                                                     |     21|
|1439  |    mac_muladd_10s_10s_18ns_18_1_1_U2234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_276                                                                                                                              |     45|
|1440  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3690                                                                                                                     |     45|
|1441  |    mac_muladd_10s_10s_18ns_18_1_1_U2235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_277                                                                                                                              |     35|
|1442  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3689                                                                                                                     |     35|
|1443  |    mac_muladd_10s_10s_18ns_18_1_1_U2236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_278                                                                                                                              |     65|
|1444  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3688                                                                                                                     |     65|
|1445  |    mac_muladd_10s_10s_18ns_18_1_1_U2237                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_279                                                                                                                              |     23|
|1446  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3687                                                                                                                     |     23|
|1447  |    mac_muladd_10s_10s_18ns_18_1_1_U2238                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_280                                                                                                                              |     31|
|1448  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3686                                                                                                                     |     31|
|1449  |    mac_muladd_10s_10s_18ns_18_1_1_U2239                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_281                                                                                                                              |     22|
|1450  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3685                                                                                                                     |     22|
|1451  |    mac_muladd_10s_10s_18ns_18_1_1_U2240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_282                                                                                                                              |     21|
|1452  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3684                                                                                                                     |     21|
|1453  |    mac_muladd_10s_10s_18ns_18_1_1_U2241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_283                                                                                                                              |     65|
|1454  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3683                                                                                                                     |     65|
|1455  |    mac_muladd_10s_10s_18ns_18_1_1_U2242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_284                                                                                                                              |     50|
|1456  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3682                                                                                                                     |     50|
|1457  |    mac_muladd_10s_10s_18ns_18_1_1_U2243                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_285                                                                                                                              |     29|
|1458  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3681                                                                                                                     |     29|
|1459  |    mac_muladd_10s_10s_18ns_18_1_1_U2244                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_286                                                                                                                              |     41|
|1460  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3680                                                                                                                     |     41|
|1461  |    mac_muladd_10s_10s_18ns_18_1_1_U2245                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_287                                                                                                                              |     38|
|1462  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3679                                                                                                                     |     38|
|1463  |    mac_muladd_10s_10s_18ns_18_1_1_U2246                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_288                                                                                                                              |     34|
|1464  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3678                                                                                                                     |     34|
|1465  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|1466  |    mac_muladd_10s_10s_18ns_18_1_1_U2247                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_289                                                                                                                              |     37|
|1467  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3677                                                                                                                     |     37|
|1468  |    mac_muladd_10s_10s_18ns_18_1_1_U2248                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_290                                                                                                                              |     40|
|1469  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3676                                                                                                                     |     40|
|1470  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__77   |      8|
|1471  |    mac_muladd_10s_10s_18ns_18_1_1_U2249                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_291                                                                                                                              |     23|
|1472  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3675                                                                                                                     |     23|
|1473  |    mac_muladd_10s_10s_18ns_18_1_1_U2250                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_292                                                                                                                              |     36|
|1474  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3674                                                                                                                     |     36|
|1475  |    mac_muladd_10s_10s_18ns_18_1_1_U2251                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_293                                                                                                                              |     40|
|1476  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3673                                                                                                                     |     40|
|1477  |    mac_muladd_10s_10s_18ns_18_1_1_U2252                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_294                                                                                                                              |     13|
|1478  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3672                                                                                                                     |     13|
|1479  |    mac_muladd_10s_10s_18ns_18_1_1_U2273                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_295                                                                                                                              |     12|
|1480  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3671                                                                                                                     |     12|
|1481  |    mac_muladd_10s_10s_18ns_18_1_1_U2274                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_296                                                                                                                              |     46|
|1482  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3670                                                                                                                     |     46|
|1483  |    mac_muladd_10s_10s_18ns_18_1_1_U2275                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_297                                                                                                                              |     36|
|1484  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3669                                                                                                                     |     36|
|1485  |    mac_muladd_10s_10s_18ns_18_1_1_U2276                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_298                                                                                                                              |     67|
|1486  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3668                                                                                                                     |     67|
|1487  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__62   |      8|
|1488  |    mac_muladd_10s_10s_18ns_18_1_1_U2277                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_299                                                                                                                              |     24|
|1489  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3667                                                                                                                     |     24|
|1490  |    mac_muladd_10s_10s_18ns_18_1_1_U2278                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_300                                                                                                                              |     39|
|1491  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3666                                                                                                                     |     39|
|1492  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__83   |      8|
|1493  |    mac_muladd_10s_10s_18ns_18_1_1_U2279                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_301                                                                                                                              |     20|
|1494  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3665                                                                                                                     |     20|
|1495  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|1496  |    mac_muladd_10s_10s_18ns_18_1_1_U2280                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_302                                                                                                                              |     19|
|1497  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3664                                                                                                                     |     19|
|1498  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|1499  |    mac_muladd_10s_10s_18ns_18_1_1_U2281                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_303                                                                                                                              |     61|
|1500  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3663                                                                                                                     |     61|
|1501  |    mac_muladd_10s_10s_18ns_18_1_1_U2282                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_304                                                                                                                              |     57|
|1502  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3662                                                                                                                     |     57|
|1503  |    mac_muladd_10s_10s_18ns_18_1_1_U2283                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_305                                                                                                                              |     30|
|1504  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3661                                                                                                                     |     30|
|1505  |    mac_muladd_10s_10s_18ns_18_1_1_U2284                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_306                                                                                                                              |     36|
|1506  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3660                                                                                                                     |     36|
|1507  |    mac_muladd_10s_10s_18ns_18_1_1_U2285                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_307                                                                                                                              |     46|
|1508  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3659                                                                                                                     |     46|
|1509  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__60   |      8|
|1510  |    mac_muladd_10s_10s_18ns_18_1_1_U2286                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_308                                                                                                                              |     33|
|1511  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3658                                                                                                                     |     33|
|1512  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__40   |      8|
|1513  |    mac_muladd_10s_10s_18ns_18_1_1_U2287                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_309                                                                                                                              |     38|
|1514  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3657                                                                                                                     |     38|
|1515  |    mac_muladd_10s_10s_18ns_18_1_1_U2288                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_310                                                                                                                              |     39|
|1516  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3656                                                                                                                     |     39|
|1517  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|1518  |    mac_muladd_10s_10s_18ns_18_1_1_U2289                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_311                                                                                                                              |     24|
|1519  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3655                                                                                                                     |     24|
|1520  |    mac_muladd_10s_10s_18ns_18_1_1_U2290                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_312                                                                                                                              |     35|
|1521  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3654                                                                                                                     |     35|
|1522  |    mac_muladd_10s_10s_18ns_18_1_1_U2291                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_313                                                                                                                              |     38|
|1523  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3653                                                                                                                     |     38|
|1524  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|1525  |    mac_muladd_10s_10s_18ns_18_1_1_U2293                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_314                                                                                                                              |     28|
|1526  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3652                                                                                                                     |     28|
|1527  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|1528  |    mac_muladd_10s_10s_18ns_18_1_1_U2294                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_315                                                                                                                              |     54|
|1529  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3651                                                                                                                     |     54|
|1530  |    mac_muladd_10s_10s_18ns_18_1_1_U2295                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_316                                                                                                                              |     50|
|1531  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3650                                                                                                                     |     50|
|1532  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__86   |      8|
|1533  |    mac_muladd_10s_10s_18ns_18_1_1_U2296                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_317                                                                                                                              |     46|
|1534  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3649                                                                                                                     |     46|
|1535  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__128  |      8|
|1536  |    mac_muladd_10s_10s_18ns_18_1_1_U2297                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_318                                                                                                                              |     38|
|1537  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3648                                                                                                                     |     38|
|1538  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|1539  |    mac_muladd_10s_10s_18ns_18_1_1_U2298                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_319                                                                                                                              |     38|
|1540  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3647                                                                                                                     |     38|
|1541  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__38   |      8|
|1542  |    mac_muladd_10s_10s_18ns_18_1_1_U2299                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_320                                                                                                                              |     29|
|1543  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3646                                                                                                                     |     29|
|1544  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|1545  |    mac_muladd_10s_10s_18ns_18_1_1_U2300                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_321                                                                                                                              |     28|
|1546  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3645                                                                                                                     |     28|
|1547  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|1548  |    mac_muladd_10s_10s_18ns_18_1_1_U2301                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_322                                                                                                                              |     48|
|1549  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3644                                                                                                                     |     48|
|1550  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__45   |      8|
|1551  |    mac_muladd_10s_10s_18ns_18_1_1_U2302                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_323                                                                                                                              |     62|
|1552  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3643                                                                                                                     |     62|
|1553  |    mac_muladd_10s_10s_18ns_18_1_1_U2303                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_324                                                                                                                              |     23|
|1554  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3642                                                                                                                     |     23|
|1555  |    mac_muladd_10s_10s_18ns_18_1_1_U2304                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_325                                                                                                                              |     44|
|1556  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3641                                                                                                                     |     44|
|1557  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|1558  |    mac_muladd_10s_10s_18ns_18_1_1_U2305                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_326                                                                                                                              |     45|
|1559  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3640                                                                                                                     |     45|
|1560  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|1561  |    mac_muladd_10s_10s_18ns_18_1_1_U2306                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_327                                                                                                                              |     47|
|1562  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3639                                                                                                                     |     47|
|1563  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|1564  |    mac_muladd_10s_10s_18ns_18_1_1_U2307                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_328                                                                                                                              |     35|
|1565  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3638                                                                                                                     |     35|
|1566  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|1567  |    mac_muladd_10s_10s_18ns_18_1_1_U2308                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_329                                                                                                                              |     28|
|1568  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3637                                                                                                                     |     28|
|1569  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|1570  |    mac_muladd_10s_10s_18ns_18_1_1_U2309                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_330                                                                                                                              |     30|
|1571  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3636                                                                                                                     |     30|
|1572  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|1573  |    mac_muladd_10s_10s_18ns_18_1_1_U2310                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_331                                                                                                                              |     44|
|1574  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3635                                                                                                                     |     44|
|1575  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|1576  |    mac_muladd_10s_10s_18ns_18_1_1_U2311                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_332                                                                                                                              |     47|
|1577  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3634                                                                                                                     |     47|
|1578  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|1579  |    mac_muladd_10s_10s_18ns_18_1_1_U2312                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_333                                                                                                                              |     20|
|1580  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3633                                                                                                                     |     20|
|1581  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|1582  |    mac_muladd_10s_10s_18ns_18_1_1_U2333                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_334                                                                                                                              |     19|
|1583  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3632                                                                                                                     |     19|
|1584  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|1585  |    mac_muladd_10s_10s_18ns_18_1_1_U2334                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_335                                                                                                                              |     55|
|1586  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3631                                                                                                                     |     55|
|1587  |    mac_muladd_10s_10s_18ns_18_1_1_U2335                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_336                                                                                                                              |     51|
|1588  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3630                                                                                                                     |     51|
|1589  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|1590  |    mac_muladd_10s_10s_18ns_18_1_1_U2336                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_337                                                                                                                              |     43|
|1591  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3629                                                                                                                     |     43|
|1592  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__120  |      8|
|1593  |    mac_muladd_10s_10s_18ns_18_1_1_U2337                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_338                                                                                                                              |     39|
|1594  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3628                                                                                                                     |     39|
|1595  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__29   |      8|
|1596  |    mac_muladd_10s_10s_18ns_18_1_1_U2338                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_339                                                                                                                              |     39|
|1597  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3627                                                                                                                     |     39|
|1598  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|1599  |    mac_muladd_10s_10s_18ns_18_1_1_U2339                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_340                                                                                                                              |     20|
|1600  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3626                                                                                                                     |     20|
|1601  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|1602  |    mac_muladd_10s_10s_18ns_18_1_1_U2340                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_341                                                                                                                              |     19|
|1603  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3625                                                                                                                     |     19|
|1604  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|1605  |    mac_muladd_10s_10s_18ns_18_1_1_U2341                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_342                                                                                                                              |     47|
|1606  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3624                                                                                                                     |     47|
|1607  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__36   |      8|
|1608  |    mac_muladd_10s_10s_18ns_18_1_1_U2342                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_343                                                                                                                              |     70|
|1609  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3623                                                                                                                     |     70|
|1610  |    mac_muladd_10s_10s_18ns_18_1_1_U2343                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_344                                                                                                                              |     24|
|1611  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3622                                                                                                                     |     24|
|1612  |    mac_muladd_10s_10s_18ns_18_1_1_U2344                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_345                                                                                                                              |     43|
|1613  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3621                                                                                                                     |     43|
|1614  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|1615  |    mac_muladd_10s_10s_18ns_18_1_1_U2345                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_346                                                                                                                              |     46|
|1616  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3620                                                                                                                     |     46|
|1617  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__85   |      8|
|1618  |    mac_muladd_10s_10s_18ns_18_1_1_U2346                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_347                                                                                                                              |     38|
|1619  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3619                                                                                                                     |     38|
|1620  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|1621  |    mac_muladd_10s_10s_18ns_18_1_1_U2347                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_348                                                                                                                              |     20|
|1622  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3618                                                                                                                     |     20|
|1623  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|1624  |    mac_muladd_10s_10s_18ns_18_1_1_U2348                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_349                                                                                                                              |     19|
|1625  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3617                                                                                                                     |     19|
|1626  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|1627  |    mac_muladd_10s_10s_18ns_18_1_1_U2349                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_350                                                                                                                              |     31|
|1628  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3616                                                                                                                     |     31|
|1629  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__56   |      8|
|1630  |    mac_muladd_10s_10s_18ns_18_1_1_U2350                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_351                                                                                                                              |     43|
|1631  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3615                                                                                                                     |     43|
|1632  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__75   |      8|
|1633  |    mac_muladd_10s_10s_18ns_18_1_1_U2351                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_352                                                                                                                              |     38|
|1634  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3614                                                                                                                     |     38|
|1635  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|1636  |    mac_muladd_10s_10s_18ns_18_1_1_U2353                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_353                                                                                                                              |     35|
|1637  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3613                                                                                                                     |     35|
|1638  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|1639  |    mac_muladd_10s_10s_18ns_18_1_1_U2354                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_354                                                                                                                              |     54|
|1640  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3612                                                                                                                     |     54|
|1641  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__93   |      8|
|1642  |    mac_muladd_10s_10s_18ns_18_1_1_U2355                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_355                                                                                                                              |     56|
|1643  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3611                                                                                                                     |     56|
|1644  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|1645  |    mac_muladd_10s_10s_18ns_18_1_1_U2356                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_356                                                                                                                              |     62|
|1646  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3610                                                                                                                     |     62|
|1647  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__62   |      8|
|1648  |    mac_muladd_10s_10s_18ns_18_1_1_U2357                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_357                                                                                                                              |     36|
|1649  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3609                                                                                                                     |     36|
|1650  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|1651  |    mac_muladd_10s_10s_18ns_18_1_1_U2358                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_358                                                                                                                              |     38|
|1652  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3608                                                                                                                     |     38|
|1653  |    mac_muladd_10s_10s_18ns_18_1_1_U2359                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_359                                                                                                                              |     24|
|1654  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3607                                                                                                                     |     24|
|1655  |    mac_muladd_10s_10s_18ns_18_1_1_U2360                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_360                                                                                                                              |     22|
|1656  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3606                                                                                                                     |     22|
|1657  |    mac_muladd_10s_10s_18ns_18_1_1_U2361                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_361                                                                                                                              |     76|
|1658  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3605                                                                                                                     |     76|
|1659  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|1660  |    mac_muladd_10s_10s_18ns_18_1_1_U2362                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_362                                                                                                                              |     54|
|1661  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3604                                                                                                                     |     54|
|1662  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|1663  |    mac_muladd_10s_10s_18ns_18_1_1_U2363                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_363                                                                                                                              |     34|
|1664  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3603                                                                                                                     |     34|
|1665  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|1666  |    mac_muladd_10s_10s_18ns_18_1_1_U2364                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_364                                                                                                                              |     52|
|1667  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3602                                                                                                                     |     52|
|1668  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|1669  |    mac_muladd_10s_10s_18ns_18_1_1_U2365                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_365                                                                                                                              |     53|
|1670  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3601                                                                                                                     |     53|
|1671  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|1672  |    mac_muladd_10s_10s_18ns_18_1_1_U2366                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_366                                                                                                                              |     46|
|1673  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3600                                                                                                                     |     46|
|1674  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|1675  |    mac_muladd_10s_10s_18ns_18_1_1_U2367                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_367                                                                                                                              |     52|
|1676  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3599                                                                                                                     |     52|
|1677  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|1678  |    mac_muladd_10s_10s_18ns_18_1_1_U2368                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_368                                                                                                                              |     38|
|1679  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3598                                                                                                                     |     38|
|1680  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|1681  |    mac_muladd_10s_10s_18ns_18_1_1_U2369                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_369                                                                                                                              |     36|
|1682  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3597                                                                                                                     |     36|
|1683  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|1684  |    mac_muladd_10s_10s_18ns_18_1_1_U2370                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_370                                                                                                                              |     51|
|1685  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3596                                                                                                                     |     51|
|1686  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24   |      8|
|1687  |    mac_muladd_10s_10s_18ns_18_1_1_U2371                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_371                                                                                                                              |     59|
|1688  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3595                                                                                                                     |     59|
|1689  |    mac_muladd_10s_10s_18ns_18_1_1_U2372                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_372                                                                                                                              |     20|
|1690  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3594                                                                                                                     |     20|
|1691  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|1692  |    mac_muladd_10s_10s_18ns_18_1_1_U2393                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_373                                                                                                                              |     12|
|1693  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3593                                                                                                                     |     12|
|1694  |    mac_muladd_10s_10s_18ns_18_1_1_U2394                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_374                                                                                                                              |     63|
|1695  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3592                                                                                                                     |     63|
|1696  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|1697  |    mac_muladd_10s_10s_18ns_18_1_1_U2395                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_375                                                                                                                              |     43|
|1698  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3591                                                                                                                     |     43|
|1699  |    mac_muladd_10s_10s_18ns_18_1_1_U2396                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_376                                                                                                                              |     63|
|1700  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3590                                                                                                                     |     63|
|1701  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__63   |      8|
|1702  |    mac_muladd_10s_10s_18ns_18_1_1_U2397                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_377                                                                                                                              |     30|
|1703  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3589                                                                                                                     |     30|
|1704  |    mac_muladd_10s_10s_18ns_18_1_1_U2398                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_378                                                                                                                              |     45|
|1705  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3588                                                                                                                     |     45|
|1706  |    mac_muladd_10s_10s_18ns_18_1_1_U2399                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_379                                                                                                                              |     14|
|1707  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3587                                                                                                                     |     14|
|1708  |    mac_muladd_10s_10s_18ns_18_1_1_U2400                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_380                                                                                                                              |     13|
|1709  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3586                                                                                                                     |     13|
|1710  |    mac_muladd_10s_10s_18ns_18_1_1_U2401                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_381                                                                                                                              |     64|
|1711  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3585                                                                                                                     |     64|
|1712  |    mac_muladd_10s_10s_18ns_18_1_1_U2402                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_382                                                                                                                              |     44|
|1713  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3584                                                                                                                     |     44|
|1714  |    mac_muladd_10s_10s_18ns_18_1_1_U2403                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_383                                                                                                                              |     24|
|1715  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3583                                                                                                                     |     24|
|1716  |    mac_muladd_10s_10s_18ns_18_1_1_U2404                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_384                                                                                                                              |     39|
|1717  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3582                                                                                                                     |     39|
|1718  |    mac_muladd_10s_10s_18ns_18_1_1_U2405                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_385                                                                                                                              |     47|
|1719  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3581                                                                                                                     |     47|
|1720  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|1721  |    mac_muladd_10s_10s_18ns_18_1_1_U2406                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_386                                                                                                                              |     33|
|1722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3580                                                                                                                     |     33|
|1723  |    mac_muladd_10s_10s_18ns_18_1_1_U2407                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_387                                                                                                                              |     38|
|1724  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3579                                                                                                                     |     38|
|1725  |    mac_muladd_10s_10s_18ns_18_1_1_U2408                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_388                                                                                                                              |     32|
|1726  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3578                                                                                                                     |     32|
|1727  |    mac_muladd_10s_10s_18ns_18_1_1_U2409                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_389                                                                                                                              |     30|
|1728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3577                                                                                                                     |     30|
|1729  |    mac_muladd_10s_10s_18ns_18_1_1_U2410                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_390                                                                                                                              |     38|
|1730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3576                                                                                                                     |     38|
|1731  |    mac_muladd_10s_10s_18ns_18_1_1_U2411                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_391                                                                                                                              |     30|
|1732  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3575                                                                                                                     |     30|
|1733  |    mac_muladd_10s_10s_18ns_18_1_1_U2413                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_392                                                                                                                              |     34|
|1734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3574                                                                                                                     |     34|
|1735  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|1736  |    mac_muladd_10s_10s_18ns_18_1_1_U2414                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_393                                                                                                                              |     52|
|1737  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3573                                                                                                                     |     52|
|1738  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__88   |      8|
|1739  |    mac_muladd_10s_10s_18ns_18_1_1_U2415                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_394                                                                                                                              |     44|
|1740  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3572                                                                                                                     |     44|
|1741  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__108  |      8|
|1742  |    mac_muladd_10s_10s_18ns_18_1_1_U2416                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_395                                                                                                                              |     65|
|1743  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3571                                                                                                                     |     65|
|1744  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__114  |      8|
|1745  |    mac_muladd_10s_10s_18ns_18_1_1_U2417                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_396                                                                                                                              |     34|
|1746  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3570                                                                                                                     |     34|
|1747  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|1748  |    mac_muladd_10s_10s_18ns_18_1_1_U2418                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_397                                                                                                                              |     33|
|1749  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3569                                                                                                                     |     33|
|1750  |    mac_muladd_10s_10s_18ns_18_1_1_U2419                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_398                                                                                                                              |     23|
|1751  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3568                                                                                                                     |     23|
|1752  |    mac_muladd_10s_10s_18ns_18_1_1_U2420                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_399                                                                                                                              |     23|
|1753  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3567                                                                                                                     |     23|
|1754  |    mac_muladd_10s_10s_18ns_18_1_1_U2421                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_400                                                                                                                              |     64|
|1755  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3566                                                                                                                     |     64|
|1756  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|1757  |    mac_muladd_10s_10s_18ns_18_1_1_U2422                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_401                                                                                                                              |     54|
|1758  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3565                                                                                                                     |     54|
|1759  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|1760  |    mac_muladd_10s_10s_18ns_18_1_1_U2423                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_402                                                                                                                              |     34|
|1761  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3564                                                                                                                     |     34|
|1762  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|1763  |    mac_muladd_10s_10s_18ns_18_1_1_U2424                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_403                                                                                                                              |     42|
|1764  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3563                                                                                                                     |     42|
|1765  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|1766  |    mac_muladd_10s_10s_18ns_18_1_1_U2425                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_404                                                                                                                              |     43|
|1767  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3562                                                                                                                     |     43|
|1768  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__29   |      8|
|1769  |    mac_muladd_10s_10s_18ns_18_1_1_U2426                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_405                                                                                                                              |     32|
|1770  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3561                                                                                                                     |     32|
|1771  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|1772  |    mac_muladd_10s_10s_18ns_18_1_1_U2427                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_406                                                                                                                              |     40|
|1773  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3560                                                                                                                     |     40|
|1774  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|1775  |    mac_muladd_10s_10s_18ns_18_1_1_U2428                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_407                                                                                                                              |     38|
|1776  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3559                                                                                                                     |     38|
|1777  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|1778  |    mac_muladd_10s_10s_18ns_18_1_1_U2429                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_408                                                                                                                              |     36|
|1779  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3558                                                                                                                     |     36|
|1780  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24   |      8|
|1781  |    mac_muladd_10s_10s_18ns_18_1_1_U2430                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_409                                                                                                                              |     41|
|1782  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3557                                                                                                                     |     41|
|1783  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|1784  |    mac_muladd_10s_10s_18ns_18_1_1_U2431                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_410                                                                                                                              |     51|
|1785  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3556                                                                                                                     |     51|
|1786  |    mac_muladd_10s_10s_18ns_18_1_1_U2432                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_411                                                                                                                              |     20|
|1787  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3555                                                                                                                     |     20|
|1788  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|1789  |    mac_muladd_10s_10s_18ns_18_1_1_U2453                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_412                                                                                                                              |     19|
|1790  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3554                                                                                                                     |     19|
|1791  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|1792  |    mac_muladd_10s_10s_18ns_18_1_1_U2454                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_413                                                                                                                              |     53|
|1793  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3553                                                                                                                     |     53|
|1794  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__100  |      8|
|1795  |    mac_muladd_10s_10s_18ns_18_1_1_U2455                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_414                                                                                                                              |     53|
|1796  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3552                                                                                                                     |     53|
|1797  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__115  |      8|
|1798  |    mac_muladd_10s_10s_18ns_18_1_1_U2456                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_415                                                                                                                              |     73|
|1799  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3551                                                                                                                     |     73|
|1800  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__70   |      8|
|1801  |    mac_muladd_10s_10s_18ns_18_1_1_U2457                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_416                                                                                                                              |     31|
|1802  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3550                                                                                                                     |     31|
|1803  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|1804  |    mac_muladd_10s_10s_18ns_18_1_1_U2458                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_417                                                                                                                              |     42|
|1805  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3549                                                                                                                     |     42|
|1806  |    mac_muladd_10s_10s_18ns_18_1_1_U2459                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_418                                                                                                                              |     14|
|1807  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3548                                                                                                                     |     14|
|1808  |    mac_muladd_10s_10s_18ns_18_1_1_U2460                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_419                                                                                                                              |     13|
|1809  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3547                                                                                                                     |     13|
|1810  |    mac_muladd_10s_10s_18ns_18_1_1_U2461                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_420                                                                                                                              |     74|
|1811  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3546                                                                                                                     |     74|
|1812  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__37   |      8|
|1813  |    mac_muladd_10s_10s_18ns_18_1_1_U2462                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_421                                                                                                                              |     51|
|1814  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3545                                                                                                                     |     51|
|1815  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25   |      8|
|1816  |    mac_muladd_10s_10s_18ns_18_1_1_U2463                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_422                                                                                                                              |     31|
|1817  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3544                                                                                                                     |     31|
|1818  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27   |      8|
|1819  |    mac_muladd_10s_10s_18ns_18_1_1_U2464                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_423                                                                                                                              |     39|
|1820  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3543                                                                                                                     |     39|
|1821  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|1822  |    mac_muladd_10s_10s_18ns_18_1_1_U2465                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_424                                                                                                                              |     40|
|1823  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3542                                                                                                                     |     40|
|1824  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|1825  |    mac_muladd_10s_10s_18ns_18_1_1_U2466                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_425                                                                                                                              |     33|
|1826  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3541                                                                                                                     |     33|
|1827  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|1828  |    mac_muladd_10s_10s_18ns_18_1_1_U2467                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_426                                                                                                                              |     39|
|1829  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3540                                                                                                                     |     39|
|1830  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|1831  |    mac_muladd_10s_10s_18ns_18_1_1_U2468                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_427                                                                                                                              |     39|
|1832  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3539                                                                                                                     |     39|
|1833  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|1834  |    mac_muladd_10s_10s_18ns_18_1_1_U2469                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_428                                                                                                                              |     35|
|1835  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3538                                                                                                                     |     35|
|1836  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|1837  |    mac_muladd_10s_10s_18ns_18_1_1_U2470                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_429                                                                                                                              |     38|
|1838  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3537                                                                                                                     |     38|
|1839  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|1840  |    mac_muladd_10s_10s_18ns_18_1_1_U2471                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_430                                                                                                                              |     30|
|1841  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3536                                                                                                                     |     30|
|1842  |    mac_muladd_10s_10s_18ns_18_1_1_U2473                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_431                                                                                                                              |     28|
|1843  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3535                                                                                                                     |     28|
|1844  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|1845  |    mac_muladd_10s_10s_18ns_18_1_1_U2474                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_432                                                                                                                              |     51|
|1846  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3534                                                                                                                     |     51|
|1847  |    mac_muladd_10s_10s_18ns_18_1_1_U2475                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_433                                                                                                                              |     62|
|1848  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3533                                                                                                                     |     62|
|1849  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__33   |      8|
|1850  |    mac_muladd_10s_10s_18ns_18_1_1_U2476                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_434                                                                                                                              |     43|
|1851  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3532                                                                                                                     |     43|
|1852  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__58   |      8|
|1853  |    mac_muladd_10s_10s_18ns_18_1_1_U2477                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_435                                                                                                                              |     44|
|1854  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3531                                                                                                                     |     44|
|1855  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__57   |      8|
|1856  |    mac_muladd_10s_10s_18ns_18_1_1_U2478                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_436                                                                                                                              |     38|
|1857  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3530                                                                                                                     |     38|
|1858  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__76   |      8|
|1859  |    mac_muladd_10s_10s_18ns_18_1_1_U2479                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_437                                                                                                                              |     25|
|1860  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3529                                                                                                                     |     25|
|1861  |    mac_muladd_10s_10s_18ns_18_1_1_U2480                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_438                                                                                                                              |     28|
|1862  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3528                                                                                                                     |     28|
|1863  |    mac_muladd_10s_10s_18ns_18_1_1_U2481                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_439                                                                                                                              |     37|
|1864  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3527                                                                                                                     |     37|
|1865  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__38   |      8|
|1866  |    mac_muladd_10s_10s_18ns_18_1_1_U2482                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_440                                                                                                                              |     42|
|1867  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3526                                                                                                                     |     42|
|1868  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|1869  |    mac_muladd_10s_10s_18ns_18_1_1_U2483                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_441                                                                                                                              |     20|
|1870  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3525                                                                                                                     |     20|
|1871  |    mac_muladd_10s_10s_18ns_18_1_1_U2484                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_442                                                                                                                              |     54|
|1872  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3524                                                                                                                     |     54|
|1873  |    mac_muladd_10s_10s_18ns_18_1_1_U2485                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_443                                                                                                                              |     21|
|1874  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3523                                                                                                                     |     21|
|1875  |    mac_muladd_10s_10s_18ns_18_1_1_U2486                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_444                                                                                                                              |     46|
|1876  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3522                                                                                                                     |     46|
|1877  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|1878  |    mac_muladd_10s_10s_18ns_18_1_1_U2487                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_445                                                                                                                              |     28|
|1879  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3521                                                                                                                     |     28|
|1880  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|1881  |    mac_muladd_10s_10s_18ns_18_1_1_U2488                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_446                                                                                                                              |     27|
|1882  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3520                                                                                                                     |     27|
|1883  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|1884  |    mac_muladd_10s_10s_18ns_18_1_1_U2489                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_447                                                                                                                              |     38|
|1885  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3519                                                                                                                     |     38|
|1886  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__40   |      8|
|1887  |    mac_muladd_10s_10s_18ns_18_1_1_U2490                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_448                                                                                                                              |     55|
|1888  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3518                                                                                                                     |     55|
|1889  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__66   |      8|
|1890  |    mac_muladd_10s_10s_18ns_18_1_1_U2491                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_449                                                                                                                              |     47|
|1891  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3517                                                                                                                     |     47|
|1892  |    mac_muladd_10s_10s_18ns_18_1_1_U2492                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_450                                                                                                                              |     20|
|1893  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3516                                                                                                                     |     20|
|1894  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|1895  |    mac_muladd_10s_10s_18ns_18_1_1_U2513                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_451                                                                                                                              |     19|
|1896  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3515                                                                                                                     |     19|
|1897  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|1898  |    mac_muladd_10s_10s_18ns_18_1_1_U2514                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_452                                                                                                                              |     52|
|1899  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3514                                                                                                                     |     52|
|1900  |    mac_muladd_10s_10s_18ns_18_1_1_U2515                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_453                                                                                                                              |     64|
|1901  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3513                                                                                                                     |     64|
|1902  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__64   |      8|
|1903  |    mac_muladd_10s_10s_18ns_18_1_1_U2516                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_454                                                                                                                              |     44|
|1904  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3512                                                                                                                     |     44|
|1905  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25   |      8|
|1906  |    mac_muladd_10s_10s_18ns_18_1_1_U2517                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_455                                                                                                                              |     43|
|1907  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3511                                                                                                                     |     43|
|1908  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__82   |      8|
|1909  |    mac_muladd_10s_10s_18ns_18_1_1_U2518                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_456                                                                                                                              |     39|
|1910  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3510                                                                                                                     |     39|
|1911  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__46   |      8|
|1912  |    mac_muladd_10s_10s_18ns_18_1_1_U2519                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_457                                                                                                                              |     13|
|1913  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3509                                                                                                                     |     13|
|1914  |    mac_muladd_10s_10s_18ns_18_1_1_U2520                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_458                                                                                                                              |     20|
|1915  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3508                                                                                                                     |     20|
|1916  |    mac_muladd_10s_10s_18ns_18_1_1_U2521                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_459                                                                                                                              |     44|
|1917  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3507                                                                                                                     |     44|
|1918  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__111  |      8|
|1919  |    mac_muladd_10s_10s_18ns_18_1_1_U2522                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_460                                                                                                                              |     43|
|1920  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3506                                                                                                                     |     43|
|1921  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|1922  |    mac_muladd_10s_10s_18ns_18_1_1_U2523                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_461                                                                                                                              |     12|
|1923  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3505                                                                                                                     |     12|
|1924  |    mac_muladd_10s_10s_18ns_18_1_1_U2524                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_462                                                                                                                              |     37|
|1925  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3504                                                                                                                     |     37|
|1926  |    mac_muladd_10s_10s_18ns_18_1_1_U2525                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_463                                                                                                                              |     13|
|1927  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3503                                                                                                                     |     13|
|1928  |    mac_muladd_10s_10s_18ns_18_1_1_U2526                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_464                                                                                                                              |     38|
|1929  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3502                                                                                                                     |     38|
|1930  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|1931  |    mac_muladd_10s_10s_18ns_18_1_1_U2527                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_465                                                                                                                              |     20|
|1932  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3501                                                                                                                     |     20|
|1933  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|1934  |    mac_muladd_10s_10s_18ns_18_1_1_U2528                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_466                                                                                                                              |     19|
|1935  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3500                                                                                                                     |     19|
|1936  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|1937  |    mac_muladd_10s_10s_18ns_18_1_1_U2529                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_467                                                                                                                              |     39|
|1938  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3499                                                                                                                     |     39|
|1939  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__54   |      8|
|1940  |    mac_muladd_10s_10s_18ns_18_1_1_U2530                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_468                                                                                                                              |     54|
|1941  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3498                                                                                                                     |     54|
|1942  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__73   |      8|
|1943  |    mac_muladd_10s_10s_18ns_18_1_1_U2531                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_469                                                                                                                              |     39|
|1944  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3497                                                                                                                     |     39|
|1945  |    mac_muladd_10s_10s_18ns_18_1_1_U2533                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_470                                                                                                                              |     37|
|1946  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3496                                                                                                                     |     37|
|1947  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|1948  |    mac_muladd_10s_10s_18ns_18_1_1_U2534                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_471                                                                                                                              |     52|
|1949  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3495                                                                                                                     |     52|
|1950  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__39   |      8|
|1951  |    mac_muladd_10s_10s_18ns_18_1_1_U2535                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_472                                                                                                                              |     44|
|1952  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3494                                                                                                                     |     44|
|1953  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__137  |      8|
|1954  |    mac_muladd_10s_10s_18ns_18_1_1_U2536                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_473                                                                                                                              |     64|
|1955  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3493                                                                                                                     |     64|
|1956  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__66   |      8|
|1957  |    mac_muladd_10s_10s_18ns_18_1_1_U2537                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_474                                                                                                                              |     36|
|1958  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3492                                                                                                                     |     36|
|1959  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|1960  |    mac_muladd_10s_10s_18ns_18_1_1_U2538                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_475                                                                                                                              |     40|
|1961  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3491                                                                                                                     |     40|
|1962  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__76   |      8|
|1963  |    mac_muladd_10s_10s_18ns_18_1_1_U2539                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_476                                                                                                                              |     26|
|1964  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3490                                                                                                                     |     26|
|1965  |    mac_muladd_10s_10s_18ns_18_1_1_U2540                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_477                                                                                                                              |     29|
|1966  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3489                                                                                                                     |     29|
|1967  |    mac_muladd_10s_10s_18ns_18_1_1_U2541                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_478                                                                                                                              |     64|
|1968  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3488                                                                                                                     |     64|
|1969  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__82   |      8|
|1970  |    mac_muladd_10s_10s_18ns_18_1_1_U2542                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_479                                                                                                                              |     52|
|1971  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3487                                                                                                                     |     52|
|1972  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|1973  |    mac_muladd_10s_10s_18ns_18_1_1_U2543                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_480                                                                                                                              |     30|
|1974  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3486                                                                                                                     |     30|
|1975  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__31   |      8|
|1976  |    mac_muladd_10s_10s_18ns_18_1_1_U2544                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_481                                                                                                                              |     40|
|1977  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3485                                                                                                                     |     40|
|1978  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__58   |      8|
|1979  |    mac_muladd_10s_10s_18ns_18_1_1_U2545                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_482                                                                                                                              |     41|
|1980  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3484                                                                                                                     |     41|
|1981  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|1982  |    mac_muladd_10s_10s_18ns_18_1_1_U2546                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_483                                                                                                                              |     32|
|1983  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3483                                                                                                                     |     32|
|1984  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__71   |      8|
|1985  |    mac_muladd_10s_10s_18ns_18_1_1_U2547                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_484                                                                                                                              |     38|
|1986  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3482                                                                                                                     |     38|
|1987  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__40   |      8|
|1988  |    mac_muladd_10s_10s_18ns_18_1_1_U2548                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_485                                                                                                                              |     44|
|1989  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3481                                                                                                                     |     44|
|1990  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__44   |      8|
|1991  |    mac_muladd_10s_10s_18ns_18_1_1_U2549                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_486                                                                                                                              |     30|
|1992  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3480                                                                                                                     |     30|
|1993  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__96   |      8|
|1994  |    mac_muladd_10s_10s_18ns_18_1_1_U2550                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_487                                                                                                                              |     39|
|1995  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3479                                                                                                                     |     39|
|1996  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__90   |      8|
|1997  |    mac_muladd_10s_10s_18ns_18_1_1_U2551                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_488                                                                                                                              |     48|
|1998  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3478                                                                                                                     |     48|
|1999  |    mac_muladd_10s_10s_18ns_18_1_1_U2552                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_489                                                                                                                              |     20|
|2000  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3477                                                                                                                     |     20|
|2001  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|2002  |    mac_muladd_10s_10s_18ns_18_1_1_U2573                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_490                                                                                                                              |     23|
|2003  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3476                                                                                                                     |     23|
|2004  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2005  |    mac_muladd_10s_10s_18ns_18_1_1_U2574                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_491                                                                                                                              |     53|
|2006  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3475                                                                                                                     |     53|
|2007  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__37   |      8|
|2008  |    mac_muladd_10s_10s_18ns_18_1_1_U2575                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_492                                                                                                                              |     53|
|2009  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3474                                                                                                                     |     53|
|2010  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__85   |      8|
|2011  |    mac_muladd_10s_10s_18ns_18_1_1_U2576                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_493                                                                                                                              |     64|
|2012  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3473                                                                                                                     |     64|
|2013  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__69   |      8|
|2014  |    mac_muladd_10s_10s_18ns_18_1_1_U2577                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_494                                                                                                                              |     41|
|2015  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3472                                                                                                                     |     41|
|2016  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__77   |      8|
|2017  |    mac_muladd_10s_10s_18ns_18_1_1_U2578                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_495                                                                                                                              |     49|
|2018  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3471                                                                                                                     |     49|
|2019  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__91   |      8|
|2020  |    mac_muladd_10s_10s_18ns_18_1_1_U2579                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_496                                                                                                                              |     13|
|2021  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3470                                                                                                                     |     13|
|2022  |    mac_muladd_10s_10s_18ns_18_1_1_U2580                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_497                                                                                                                              |     20|
|2023  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3469                                                                                                                     |     20|
|2024  |    mac_muladd_10s_10s_18ns_18_1_1_U2581                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_498                                                                                                                              |     65|
|2025  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3468                                                                                                                     |     65|
|2026  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__97   |      8|
|2027  |    mac_muladd_10s_10s_18ns_18_1_1_U2582                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_499                                                                                                                              |     52|
|2028  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3467                                                                                                                     |     52|
|2029  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__55   |      8|
|2030  |    mac_muladd_10s_10s_18ns_18_1_1_U2583                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_500                                                                                                                              |     31|
|2031  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3466                                                                                                                     |     31|
|2032  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__79   |      8|
|2033  |    mac_muladd_10s_10s_18ns_18_1_1_U2584                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_501                                                                                                                              |     40|
|2034  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3465                                                                                                                     |     40|
|2035  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2036  |    mac_muladd_10s_10s_18ns_18_1_1_U2585                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_502                                                                                                                              |     40|
|2037  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3464                                                                                                                     |     40|
|2038  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__33   |      8|
|2039  |    mac_muladd_10s_10s_18ns_18_1_1_U2586                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_503                                                                                                                              |     33|
|2040  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3463                                                                                                                     |     33|
|2041  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__29   |      8|
|2042  |    mac_muladd_10s_10s_18ns_18_1_1_U2587                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_504                                                                                                                              |     39|
|2043  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3462                                                                                                                     |     39|
|2044  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__104  |      8|
|2045  |    mac_muladd_10s_10s_18ns_18_1_1_U2588                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_505                                                                                                                              |     45|
|2046  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3461                                                                                                                     |     45|
|2047  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__51   |      8|
|2048  |    mac_muladd_10s_10s_18ns_18_1_1_U2589                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_506                                                                                                                              |     31|
|2049  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3460                                                                                                                     |     31|
|2050  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__39   |      8|
|2051  |    mac_muladd_10s_10s_18ns_18_1_1_U2590                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_507                                                                                                                              |     39|
|2052  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3459                                                                                                                     |     39|
|2053  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__61   |      8|
|2054  |    mac_muladd_10s_10s_18ns_18_1_1_U2591                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_508                                                                                                                              |     39|
|2055  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3458                                                                                                                     |     39|
|2056  |    mac_muladd_10s_10s_18ns_18_1_1_U2593                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_509                                                                                                                              |     34|
|2057  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3457                                                                                                                     |     34|
|2058  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|2059  |    mac_muladd_10s_10s_18ns_18_1_1_U2594                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_510                                                                                                                              |     47|
|2060  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3456                                                                                                                     |     47|
|2061  |    mac_muladd_10s_10s_18ns_18_1_1_U2595                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_511                                                                                                                              |     37|
|2062  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3455                                                                                                                     |     37|
|2063  |    mac_muladd_10s_10s_18ns_18_1_1_U2596                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_512                                                                                                                              |     57|
|2064  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3454                                                                                                                     |     57|
|2065  |    mac_muladd_10s_10s_18ns_18_1_1_U2597                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_513                                                                                                                              |     25|
|2066  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3453                                                                                                                     |     25|
|2067  |    mac_muladd_10s_10s_18ns_18_1_1_U2598                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_514                                                                                                                              |     33|
|2068  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3452                                                                                                                     |     33|
|2069  |    mac_muladd_10s_10s_18ns_18_1_1_U2599                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_515                                                                                                                              |     28|
|2070  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3451                                                                                                                     |     28|
|2071  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|2072  |    mac_muladd_10s_10s_18ns_18_1_1_U2600                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_516                                                                                                                              |     27|
|2073  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3450                                                                                                                     |     27|
|2074  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|2075  |    mac_muladd_10s_10s_18ns_18_1_1_U2601                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_517                                                                                                                              |     57|
|2076  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3449                                                                                                                     |     57|
|2077  |    mac_muladd_10s_10s_18ns_18_1_1_U2602                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_518                                                                                                                              |     45|
|2078  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3448                                                                                                                     |     45|
|2079  |    mac_muladd_10s_10s_18ns_18_1_1_U2603                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_519                                                                                                                              |     25|
|2080  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3447                                                                                                                     |     25|
|2081  |    mac_muladd_10s_10s_18ns_18_1_1_U2604                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_520                                                                                                                              |     31|
|2082  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3446                                                                                                                     |     31|
|2083  |    mac_muladd_10s_10s_18ns_18_1_1_U2605                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_521                                                                                                                              |     34|
|2084  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3445                                                                                                                     |     34|
|2085  |    mac_muladd_10s_10s_18ns_18_1_1_U2606                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_522                                                                                                                              |     25|
|2086  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3444                                                                                                                     |     25|
|2087  |    mac_muladd_10s_10s_18ns_18_1_1_U2607                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_523                                                                                                                              |     31|
|2088  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3443                                                                                                                     |     31|
|2089  |    mac_muladd_10s_10s_18ns_18_1_1_U2608                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_524                                                                                                                              |     31|
|2090  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3442                                                                                                                     |     31|
|2091  |    mac_muladd_10s_10s_18ns_18_1_1_U2609                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_525                                                                                                                              |     23|
|2092  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3441                                                                                                                     |     23|
|2093  |    mac_muladd_10s_10s_18ns_18_1_1_U2610                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_526                                                                                                                              |     32|
|2094  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3440                                                                                                                     |     32|
|2095  |    mac_muladd_10s_10s_18ns_18_1_1_U2611                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_527                                                                                                                              |     54|
|2096  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3439                                                                                                                     |     54|
|2097  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|2098  |    mac_muladd_10s_10s_18ns_18_1_1_U2612                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_528                                                                                                                              |     20|
|2099  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3438                                                                                                                     |     20|
|2100  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|2101  |    mac_muladd_10s_10s_18ns_18_1_1_U2633                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_529                                                                                                                              |     19|
|2102  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3437                                                                                                                     |     19|
|2103  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2104  |    mac_muladd_10s_10s_18ns_18_1_1_U2634                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_530                                                                                                                              |     56|
|2105  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3436                                                                                                                     |     56|
|2106  |    mac_muladd_10s_10s_18ns_18_1_1_U2635                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_531                                                                                                                              |     46|
|2107  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3435                                                                                                                     |     46|
|2108  |    mac_muladd_10s_10s_18ns_18_1_1_U2636                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_532                                                                                                                              |     66|
|2109  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3434                                                                                                                     |     66|
|2110  |    mac_muladd_10s_10s_18ns_18_1_1_U2637                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_533                                                                                                                              |     34|
|2111  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3433                                                                                                                     |     34|
|2112  |    mac_muladd_10s_10s_18ns_18_1_1_U2638                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_534                                                                                                                              |     42|
|2113  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3432                                                                                                                     |     42|
|2114  |    mac_muladd_10s_10s_18ns_18_1_1_U2639                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_535                                                                                                                              |     20|
|2115  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3431                                                                                                                     |     20|
|2116  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23   |      8|
|2117  |    mac_muladd_10s_10s_18ns_18_1_1_U2640                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_536                                                                                                                              |     19|
|2118  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3430                                                                                                                     |     19|
|2119  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|2120  |    mac_muladd_10s_10s_18ns_18_1_1_U2641                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_537                                                                                                                              |     67|
|2121  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3429                                                                                                                     |     67|
|2122  |    mac_muladd_10s_10s_18ns_18_1_1_U2642                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_538                                                                                                                              |     54|
|2123  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3428                                                                                                                     |     54|
|2124  |    mac_muladd_10s_10s_18ns_18_1_1_U2643                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_539                                                                                                                              |     34|
|2125  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3427                                                                                                                     |     34|
|2126  |    mac_muladd_10s_10s_18ns_18_1_1_U2644                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_540                                                                                                                              |     32|
|2127  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3426                                                                                                                     |     32|
|2128  |    mac_muladd_10s_10s_18ns_18_1_1_U2645                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_541                                                                                                                              |     43|
|2129  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3425                                                                                                                     |     43|
|2130  |    mac_muladd_10s_10s_18ns_18_1_1_U2646                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_542                                                                                                                              |     26|
|2131  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3424                                                                                                                     |     26|
|2132  |    mac_muladd_10s_10s_18ns_18_1_1_U2647                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_543                                                                                                                              |     32|
|2133  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3423                                                                                                                     |     32|
|2134  |    mac_muladd_10s_10s_18ns_18_1_1_U2648                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_544                                                                                                                              |     32|
|2135  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3422                                                                                                                     |     32|
|2136  |    mac_muladd_10s_10s_18ns_18_1_1_U2649                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_545                                                                                                                              |     24|
|2137  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3421                                                                                                                     |     24|
|2138  |    mac_muladd_10s_10s_18ns_18_1_1_U2650                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_546                                                                                                                              |     41|
|2139  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3420                                                                                                                     |     41|
|2140  |    mac_muladd_10s_10s_18ns_18_1_1_U2651                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_547                                                                                                                              |     38|
|2141  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3419                                                                                                                     |     38|
|2142  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|2143  |    mac_muladd_10s_10s_18ns_18_1_1_U2653                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_548                                                                                                                              |     27|
|2144  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3418                                                                                                                     |     27|
|2145  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|2146  |    mac_muladd_10s_10s_18ns_18_1_1_U2654                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_549                                                                                                                              |     58|
|2147  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3417                                                                                                                     |     58|
|2148  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|2149  |    mac_muladd_10s_10s_18ns_18_1_1_U2655                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_550                                                                                                                              |     44|
|2150  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3416                                                                                                                     |     44|
|2151  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__94   |      8|
|2152  |    mac_muladd_10s_10s_18ns_18_1_1_U2656                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_551                                                                                                                              |     69|
|2153  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3415                                                                                                                     |     69|
|2154  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__98   |      8|
|2155  |    mac_muladd_10s_10s_18ns_18_1_1_U2657                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_552                                                                                                                              |     36|
|2156  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3414                                                                                                                     |     36|
|2157  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__63   |      8|
|2158  |    mac_muladd_10s_10s_18ns_18_1_1_U2658                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_553                                                                                                                              |     44|
|2159  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3413                                                                                                                     |     44|
|2160  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27   |      8|
|2161  |    mac_muladd_10s_10s_18ns_18_1_1_U2659                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_554                                                                                                                              |     39|
|2162  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3412                                                                                                                     |     39|
|2163  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|2164  |    mac_muladd_10s_10s_18ns_18_1_1_U2660                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_555                                                                                                                              |     27|
|2165  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3411                                                                                                                     |     27|
|2166  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2167  |    mac_muladd_10s_10s_18ns_18_1_1_U2661                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_556                                                                                                                              |     68|
|2168  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3410                                                                                                                     |     68|
|2169  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__51   |      8|
|2170  |    mac_muladd_10s_10s_18ns_18_1_1_U2662                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_557                                                                                                                              |     57|
|2171  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3409                                                                                                                     |     57|
|2172  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|2173  |    mac_muladd_10s_10s_18ns_18_1_1_U2663                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_558                                                                                                                              |     36|
|2174  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3408                                                                                                                     |     36|
|2175  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__48   |      8|
|2176  |    mac_muladd_10s_10s_18ns_18_1_1_U2664                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_559                                                                                                                              |     42|
|2177  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3407                                                                                                                     |     42|
|2178  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|2179  |    mac_muladd_10s_10s_18ns_18_1_1_U2665                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_560                                                                                                                              |     46|
|2180  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3406                                                                                                                     |     46|
|2181  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__88   |      8|
|2182  |    mac_muladd_10s_10s_18ns_18_1_1_U2666                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_561                                                                                                                              |     32|
|2183  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3405                                                                                                                     |     32|
|2184  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__40   |      8|
|2185  |    mac_muladd_10s_10s_18ns_18_1_1_U2667                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_562                                                                                                                              |     38|
|2186  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3404                                                                                                                     |     38|
|2187  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__90   |      8|
|2188  |    mac_muladd_10s_10s_18ns_18_1_1_U2668                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_563                                                                                                                              |     38|
|2189  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3403                                                                                                                     |     38|
|2190  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__58   |      8|
|2191  |    mac_muladd_10s_10s_18ns_18_1_1_U2669                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_564                                                                                                                              |     32|
|2192  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3402                                                                                                                     |     32|
|2193  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|2194  |    mac_muladd_10s_10s_18ns_18_1_1_U2670                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_565                                                                                                                              |     44|
|2195  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3401                                                                                                                     |     44|
|2196  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__67   |      8|
|2197  |    mac_muladd_10s_10s_18ns_18_1_1_U2671                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_566                                                                                                                              |     54|
|2198  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3400                                                                                                                     |     54|
|2199  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|2200  |    mac_muladd_10s_10s_18ns_18_1_1_U2672                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_567                                                                                                                              |     20|
|2201  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3399                                                                                                                     |     20|
|2202  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|2203  |    mac_muladd_10s_10s_18ns_18_1_1_U2693                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_568                                                                                                                              |     19|
|2204  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3398                                                                                                                     |     19|
|2205  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27   |      8|
|2206  |    mac_muladd_10s_10s_18ns_18_1_1_U2694                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_569                                                                                                                              |     59|
|2207  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3397                                                                                                                     |     59|
|2208  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__69   |      8|
|2209  |    mac_muladd_10s_10s_18ns_18_1_1_U2695                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_570                                                                                                                              |     53|
|2210  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3396                                                                                                                     |     53|
|2211  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|2212  |    mac_muladd_10s_10s_18ns_18_1_1_U2696                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_571                                                                                                                              |     76|
|2213  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3395                                                                                                                     |     76|
|2214  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__99   |      8|
|2215  |    mac_muladd_10s_10s_18ns_18_1_1_U2697                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_572                                                                                                                              |     37|
|2216  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3394                                                                                                                     |     37|
|2217  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__50   |      8|
|2218  |    mac_muladd_10s_10s_18ns_18_1_1_U2698                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_573                                                                                                                              |     45|
|2219  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3393                                                                                                                     |     45|
|2220  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__32   |      8|
|2221  |    mac_muladd_10s_10s_18ns_18_1_1_U2699                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_574                                                                                                                              |     33|
|2222  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3392                                                                                                                     |     33|
|2223  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25   |      8|
|2224  |    mac_muladd_10s_10s_18ns_18_1_1_U2700                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_575                                                                                                                              |     19|
|2225  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3391                                                                                                                     |     19|
|2226  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|2227  |    mac_muladd_10s_10s_18ns_18_1_1_U2701                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_576                                                                                                                              |     70|
|2228  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3390                                                                                                                     |     70|
|2229  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__47   |      8|
|2230  |    mac_muladd_10s_10s_18ns_18_1_1_U2702                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_577                                                                                                                              |     64|
|2231  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3389                                                                                                                     |     64|
|2232  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|2233  |    mac_muladd_10s_10s_18ns_18_1_1_U2703                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_578                                                                                                                              |     37|
|2234  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3388                                                                                                                     |     37|
|2235  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__49   |      8|
|2236  |    mac_muladd_10s_10s_18ns_18_1_1_U2704                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_579                                                                                                                              |     39|
|2237  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3387                                                                                                                     |     39|
|2238  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|2239  |    mac_muladd_10s_10s_18ns_18_1_1_U2705                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_580                                                                                                                              |     53|
|2240  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3386                                                                                                                     |     53|
|2241  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__33   |      8|
|2242  |    mac_muladd_10s_10s_18ns_18_1_1_U2706                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_581                                                                                                                              |     33|
|2243  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3385                                                                                                                     |     33|
|2244  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|2245  |    mac_muladd_10s_10s_18ns_18_1_1_U2707                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_582                                                                                                                              |     39|
|2246  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3384                                                                                                                     |     39|
|2247  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__80   |      8|
|2248  |    mac_muladd_10s_10s_18ns_18_1_1_U2708                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_583                                                                                                                              |     39|
|2249  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3383                                                                                                                     |     39|
|2250  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__78   |      8|
|2251  |    mac_muladd_10s_10s_18ns_18_1_1_U2709                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_584                                                                                                                              |     41|
|2252  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3382                                                                                                                     |     41|
|2253  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__80   |      8|
|2254  |    mac_muladd_10s_10s_18ns_18_1_1_U2710                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_585                                                                                                                              |     51|
|2255  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3381                                                                                                                     |     51|
|2256  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__43   |      8|
|2257  |    mac_muladd_10s_10s_18ns_18_1_1_U2711                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_586                                                                                                                              |     38|
|2258  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3380                                                                                                                     |     38|
|2259  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|2260  |    mac_muladd_10s_10s_18ns_18_1_1_U2713                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_587                                                                                                                              |     37|
|2261  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3379                                                                                                                     |     37|
|2262  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|2263  |    mac_muladd_10s_10s_18ns_18_1_1_U2714                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_588                                                                                                                              |     54|
|2264  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3378                                                                                                                     |     54|
|2265  |    mac_muladd_10s_10s_18ns_18_1_1_U2715                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_589                                                                                                                              |     57|
|2266  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3377                                                                                                                     |     57|
|2267  |    mac_muladd_10s_10s_18ns_18_1_1_U2716                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_590                                                                                                                              |     49|
|2268  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3376                                                                                                                     |     49|
|2269  |    mac_muladd_10s_10s_18ns_18_1_1_U2717                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_591                                                                                                                              |     37|
|2270  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3375                                                                                                                     |     37|
|2271  |    mac_muladd_10s_10s_18ns_18_1_1_U2718                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_592                                                                                                                              |     38|
|2272  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3374                                                                                                                     |     38|
|2273  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__139  |      8|
|2274  |    mac_muladd_10s_10s_18ns_18_1_1_U2719                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_593                                                                                                                              |     29|
|2275  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3373                                                                                                                     |     29|
|2276  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|2277  |    mac_muladd_10s_10s_18ns_18_1_1_U2720                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_594                                                                                                                              |     28|
|2278  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3372                                                                                                                     |     28|
|2279  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2280  |    mac_muladd_10s_10s_18ns_18_1_1_U2721                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_595                                                                                                                              |     42|
|2281  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3371                                                                                                                     |     42|
|2282  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__28   |      8|
|2283  |    mac_muladd_10s_10s_18ns_18_1_1_U2722                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_596                                                                                                                              |     61|
|2284  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3370                                                                                                                     |     61|
|2285  |    mac_muladd_10s_10s_18ns_18_1_1_U2723                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_597                                                                                                                              |     23|
|2286  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3369                                                                                                                     |     23|
|2287  |    mac_muladd_10s_10s_18ns_18_1_1_U2724                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_598                                                                                                                              |     45|
|2288  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3368                                                                                                                     |     45|
|2289  |    mac_muladd_10s_10s_18ns_18_1_1_U2725                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_599                                                                                                                              |     32|
|2290  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3367                                                                                                                     |     32|
|2291  |    mac_muladd_10s_10s_18ns_18_1_1_U2726                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_600                                                                                                                              |     46|
|2292  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3366                                                                                                                     |     46|
|2293  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|2294  |    mac_muladd_10s_10s_18ns_18_1_1_U2727                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_601                                                                                                                              |     28|
|2295  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3365                                                                                                                     |     28|
|2296  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|2297  |    mac_muladd_10s_10s_18ns_18_1_1_U2728                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_602                                                                                                                              |     27|
|2298  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3364                                                                                                                     |     27|
|2299  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|2300  |    mac_muladd_10s_10s_18ns_18_1_1_U2729                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_603                                                                                                                              |     30|
|2301  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3363                                                                                                                     |     30|
|2302  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|2303  |    mac_muladd_10s_10s_18ns_18_1_1_U2730                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_604                                                                                                                              |     48|
|2304  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3362                                                                                                                     |     48|
|2305  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__64   |      8|
|2306  |    mac_muladd_10s_10s_18ns_18_1_1_U2731                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_605                                                                                                                              |     47|
|2307  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3361                                                                                                                     |     47|
|2308  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2309  |    mac_muladd_10s_10s_18ns_18_1_1_U2732                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_606                                                                                                                              |     13|
|2310  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3360                                                                                                                     |     13|
|2311  |    mac_muladd_10s_10s_18ns_18_1_1_U2753                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_607                                                                                                                              |     21|
|2312  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3359                                                                                                                     |     21|
|2313  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|2314  |    mac_muladd_10s_10s_18ns_18_1_1_U2754                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_608                                                                                                                              |     55|
|2315  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3358                                                                                                                     |     55|
|2316  |    mac_muladd_10s_10s_18ns_18_1_1_U2755                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_609                                                                                                                              |     50|
|2317  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3357                                                                                                                     |     50|
|2318  |    mac_muladd_10s_10s_18ns_18_1_1_U2756                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_610                                                                                                                              |     42|
|2319  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3356                                                                                                                     |     42|
|2320  |    mac_muladd_10s_10s_18ns_18_1_1_U2757                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_611                                                                                                                              |     36|
|2321  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3355                                                                                                                     |     36|
|2322  |    mac_muladd_10s_10s_18ns_18_1_1_U2758                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_612                                                                                                                              |     39|
|2323  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3354                                                                                                                     |     39|
|2324  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__143  |      8|
|2325  |    mac_muladd_10s_10s_18ns_18_1_1_U2759                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_613                                                                                                                              |     20|
|2326  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3353                                                                                                                     |     20|
|2327  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|2328  |    mac_muladd_10s_10s_18ns_18_1_1_U2760                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_614                                                                                                                              |     19|
|2329  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3352                                                                                                                     |     19|
|2330  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|2331  |    mac_muladd_10s_10s_18ns_18_1_1_U2761                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_615                                                                                                                              |     43|
|2332  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3351                                                                                                                     |     43|
|2333  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__95   |      8|
|2334  |    mac_muladd_10s_10s_18ns_18_1_1_U2762                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_616                                                                                                                              |     61|
|2335  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3350                                                                                                                     |     61|
|2336  |    mac_muladd_10s_10s_18ns_18_1_1_U2763                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_617                                                                                                                              |     24|
|2337  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3349                                                                                                                     |     24|
|2338  |    mac_muladd_10s_10s_18ns_18_1_1_U2764                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_618                                                                                                                              |     38|
|2339  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3348                                                                                                                     |     38|
|2340  |    mac_muladd_10s_10s_18ns_18_1_1_U2765                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_619                                                                                                                              |     33|
|2341  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3347                                                                                                                     |     33|
|2342  |    mac_muladd_10s_10s_18ns_18_1_1_U2766                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_620                                                                                                                              |     38|
|2343  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3346                                                                                                                     |     38|
|2344  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|2345  |    mac_muladd_10s_10s_18ns_18_1_1_U2767                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_621                                                                                                                              |     20|
|2346  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3345                                                                                                                     |     20|
|2347  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|2348  |    mac_muladd_10s_10s_18ns_18_1_1_U2768                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_622                                                                                                                              |     19|
|2349  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3344                                                                                                                     |     19|
|2350  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24   |      8|
|2351  |    mac_muladd_10s_10s_18ns_18_1_1_U2769                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_623                                                                                                                              |     31|
|2352  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3343                                                                                                                     |     31|
|2353  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__35   |      8|
|2354  |    mac_muladd_10s_10s_18ns_18_1_1_U2770                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_624                                                                                                                              |     43|
|2355  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3342                                                                                                                     |     43|
|2356  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__33   |      8|
|2357  |    mac_muladd_10s_10s_18ns_18_1_1_U2771                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_625                                                                                                                              |     38|
|2358  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3341                                                                                                                     |     38|
|2359  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2360  |    mac_muladd_10s_10s_18ns_18_1_1_U2773                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_626                                                                                                                              |     27|
|2361  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3340                                                                                                                     |     27|
|2362  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2363  |    mac_muladd_10s_10s_18ns_18_1_1_U2774                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_627                                                                                                                              |     52|
|2364  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3339                                                                                                                     |     52|
|2365  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__67   |      8|
|2366  |    mac_muladd_10s_10s_18ns_18_1_1_U2775                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_628                                                                                                                              |     44|
|2367  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3338                                                                                                                     |     44|
|2368  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|2369  |    mac_muladd_10s_10s_18ns_18_1_1_U2776                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_629                                                                                                                              |     64|
|2370  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3337                                                                                                                     |     64|
|2371  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__88   |      8|
|2372  |    mac_muladd_10s_10s_18ns_18_1_1_U2777                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_630                                                                                                                              |     36|
|2373  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3336                                                                                                                     |     36|
|2374  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__49   |      8|
|2375  |    mac_muladd_10s_10s_18ns_18_1_1_U2778                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_631                                                                                                                              |     44|
|2376  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3335                                                                                                                     |     44|
|2377  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__125  |      8|
|2378  |    mac_muladd_10s_10s_18ns_18_1_1_U2779                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_632                                                                                                                              |     36|
|2379  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3334                                                                                                                     |     36|
|2380  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|2381  |    mac_muladd_10s_10s_18ns_18_1_1_U2780                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_633                                                                                                                              |     27|
|2382  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3333                                                                                                                     |     27|
|2383  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|2384  |    mac_muladd_10s_10s_18ns_18_1_1_U2781                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_634                                                                                                                              |     62|
|2385  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3332                                                                                                                     |     62|
|2386  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__85   |      8|
|2387  |    mac_muladd_10s_10s_18ns_18_1_1_U2782                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_635                                                                                                                              |     52|
|2388  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3331                                                                                                                     |     52|
|2389  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|2390  |    mac_muladd_10s_10s_18ns_18_1_1_U2783                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_636                                                                                                                              |     32|
|2391  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3330                                                                                                                     |     32|
|2392  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__34   |      8|
|2393  |    mac_muladd_10s_10s_18ns_18_1_1_U2784                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_637                                                                                                                              |     40|
|2394  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3329                                                                                                                     |     40|
|2395  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__62   |      8|
|2396  |    mac_muladd_10s_10s_18ns_18_1_1_U2785                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_638                                                                                                                              |     41|
|2397  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3328                                                                                                                     |     41|
|2398  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|2399  |    mac_muladd_10s_10s_18ns_18_1_1_U2786                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_639                                                                                                                              |     32|
|2400  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3327                                                                                                                     |     32|
|2401  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25   |      8|
|2402  |    mac_muladd_10s_10s_18ns_18_1_1_U2787                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_640                                                                                                                              |     38|
|2403  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3326                                                                                                                     |     38|
|2404  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__73   |      8|
|2405  |    mac_muladd_10s_10s_18ns_18_1_1_U2788                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_641                                                                                                                              |     44|
|2406  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3325                                                                                                                     |     44|
|2407  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|2408  |    mac_muladd_10s_10s_18ns_18_1_1_U2789                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_642                                                                                                                              |     30|
|2409  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3324                                                                                                                     |     30|
|2410  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__86   |      8|
|2411  |    mac_muladd_10s_10s_18ns_18_1_1_U2790                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_643                                                                                                                              |     39|
|2412  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3323                                                                                                                     |     39|
|2413  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__53   |      8|
|2414  |    mac_muladd_10s_10s_18ns_18_1_1_U2791                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_644                                                                                                                              |     54|
|2415  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3322                                                                                                                     |     54|
|2416  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|2417  |    mac_muladd_10s_10s_18ns_18_1_1_U2792                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_645                                                                                                                              |     20|
|2418  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3321                                                                                                                     |     20|
|2419  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|2420  |    mac_muladd_10s_10s_18ns_18_1_1_U2813                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_646                                                                                                                              |     12|
|2421  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3320                                                                                                                     |     12|
|2422  |    mac_muladd_10s_10s_18ns_18_1_1_U2814                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_647                                                                                                                              |     53|
|2423  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3319                                                                                                                     |     53|
|2424  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__28   |      8|
|2425  |    mac_muladd_10s_10s_18ns_18_1_1_U2815                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_648                                                                                                                              |     37|
|2426  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3318                                                                                                                     |     37|
|2427  |    mac_muladd_10s_10s_18ns_18_1_1_U2816                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_649                                                                                                                              |     64|
|2428  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3317                                                                                                                     |     64|
|2429  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__102  |      8|
|2430  |    mac_muladd_10s_10s_18ns_18_1_1_U2817                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_650                                                                                                                              |     28|
|2431  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3316                                                                                                                     |     28|
|2432  |    mac_muladd_10s_10s_18ns_18_1_1_U2818                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_651                                                                                                                              |     45|
|2433  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3315                                                                                                                     |     45|
|2434  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__71   |      8|
|2435  |    mac_muladd_10s_10s_18ns_18_1_1_U2819                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_652                                                                                                                              |     20|
|2436  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3314                                                                                                                     |     20|
|2437  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|2438  |    mac_muladd_10s_10s_18ns_18_1_1_U2820                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_653                                                                                                                              |     19|
|2439  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3313                                                                                                                     |     19|
|2440  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2441  |    mac_muladd_10s_10s_18ns_18_1_1_U2821                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_654                                                                                                                              |     57|
|2442  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3312                                                                                                                     |     57|
|2443  |    mac_muladd_10s_10s_18ns_18_1_1_U2822                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_655                                                                                                                              |     45|
|2444  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3311                                                                                                                     |     45|
|2445  |    mac_muladd_10s_10s_18ns_18_1_1_U2823                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_656                                                                                                                              |     25|
|2446  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3310                                                                                                                     |     25|
|2447  |    mac_muladd_10s_10s_18ns_18_1_1_U2824                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_657                                                                                                                              |     33|
|2448  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3309                                                                                                                     |     33|
|2449  |    mac_muladd_10s_10s_18ns_18_1_1_U2825                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_658                                                                                                                              |     40|
|2450  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3308                                                                                                                     |     40|
|2451  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2452  |    mac_muladd_10s_10s_18ns_18_1_1_U2826                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_659                                                                                                                              |     26|
|2453  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3307                                                                                                                     |     26|
|2454  |    mac_muladd_10s_10s_18ns_18_1_1_U2827                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_660                                                                                                                              |     32|
|2455  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3306                                                                                                                     |     32|
|2456  |    mac_muladd_10s_10s_18ns_18_1_1_U2828                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_661                                                                                                                              |     36|
|2457  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3305                                                                                                                     |     36|
|2458  |    mac_muladd_10s_10s_18ns_18_1_1_U2829                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_662                                                                                                                              |     24|
|2459  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3304                                                                                                                     |     24|
|2460  |    mac_muladd_10s_10s_18ns_18_1_1_U2830                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_663                                                                                                                              |     32|
|2461  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3303                                                                                                                     |     32|
|2462  |    mac_muladd_10s_10s_18ns_18_1_1_U2831                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_664                                                                                                                              |     38|
|2463  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3302                                                                                                                     |     38|
|2464  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|2465  |    mac_muladd_10s_10s_18ns_18_1_1_U2833                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_665                                                                                                                              |     28|
|2466  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3301                                                                                                                     |     28|
|2467  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|2468  |    mac_muladd_10s_10s_18ns_18_1_1_U2834                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_666                                                                                                                              |     45|
|2469  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3300                                                                                                                     |     45|
|2470  |    mac_muladd_10s_10s_18ns_18_1_1_U2835                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_667                                                                                                                              |     39|
|2471  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3299                                                                                                                     |     39|
|2472  |    mac_muladd_10s_10s_18ns_18_1_1_U2836                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_668                                                                                                                              |     59|
|2473  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3298                                                                                                                     |     59|
|2474  |    mac_muladd_10s_10s_18ns_18_1_1_U2837                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_669                                                                                                                              |     36|
|2475  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3297                                                                                                                     |     36|
|2476  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__69   |      8|
|2477  |    mac_muladd_10s_10s_18ns_18_1_1_U2838                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_670                                                                                                                              |     37|
|2478  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3296                                                                                                                     |     37|
|2479  |    mac_muladd_10s_10s_18ns_18_1_1_U2839                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_671                                                                                                                              |     33|
|2480  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3295                                                                                                                     |     33|
|2481  |    mac_muladd_10s_10s_18ns_18_1_1_U2840                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_672                                                                                                                              |     23|
|2482  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3294                                                                                                                     |     23|
|2483  |    mac_muladd_10s_10s_18ns_18_1_1_U2841                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_673                                                                                                                              |     62|
|2484  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3293                                                                                                                     |     62|
|2485  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__106  |      8|
|2486  |    mac_muladd_10s_10s_18ns_18_1_1_U2842                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_674                                                                                                                              |     56|
|2487  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3292                                                                                                                     |     56|
|2488  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|2489  |    mac_muladd_10s_10s_18ns_18_1_1_U2843                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_675                                                                                                                              |     32|
|2490  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3291                                                                                                                     |     32|
|2491  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__28   |      8|
|2492  |    mac_muladd_10s_10s_18ns_18_1_1_U2844                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_676                                                                                                                              |     37|
|2493  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3290                                                                                                                     |     37|
|2494  |    mac_muladd_10s_10s_18ns_18_1_1_U2845                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_677                                                                                                                              |     38|
|2495  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3289                                                                                                                     |     38|
|2496  |    mac_muladd_10s_10s_18ns_18_1_1_U2846                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_678                                                                                                                              |     34|
|2497  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3288                                                                                                                     |     34|
|2498  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__102  |      8|
|2499  |    mac_muladd_10s_10s_18ns_18_1_1_U2847                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_679                                                                                                                              |     37|
|2500  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3287                                                                                                                     |     37|
|2501  |    mac_muladd_10s_10s_18ns_18_1_1_U2848                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_680                                                                                                                              |     38|
|2502  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3286                                                                                                                     |     38|
|2503  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|2504  |    mac_muladd_10s_10s_18ns_18_1_1_U2849                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_681                                                                                                                              |     29|
|2505  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3285                                                                                                                     |     29|
|2506  |    mac_muladd_10s_10s_18ns_18_1_1_U2850                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_682                                                                                                                              |     36|
|2507  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3284                                                                                                                     |     36|
|2508  |    mac_muladd_10s_10s_18ns_18_1_1_U2851                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_683                                                                                                                              |     51|
|2509  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3283                                                                                                                     |     51|
|2510  |    mac_muladd_10s_10s_18ns_18_1_1_U2852                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_684                                                                                                                              |     20|
|2511  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3282                                                                                                                     |     20|
|2512  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|2513  |    mac_muladd_10s_10s_18ns_18_1_1_U2873                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_685                                                                                                                              |     19|
|2514  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3281                                                                                                                     |     19|
|2515  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2516  |    mac_muladd_10s_10s_18ns_18_1_1_U2874                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_686                                                                                                                              |     46|
|2517  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3280                                                                                                                     |     46|
|2518  |    mac_muladd_10s_10s_18ns_18_1_1_U2875                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_687                                                                                                                              |     36|
|2519  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3279                                                                                                                     |     36|
|2520  |    mac_muladd_10s_10s_18ns_18_1_1_U2876                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_688                                                                                                                              |     56|
|2521  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3278                                                                                                                     |     56|
|2522  |    mac_muladd_10s_10s_18ns_18_1_1_U2877                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_689                                                                                                                              |     35|
|2523  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3277                                                                                                                     |     35|
|2524  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__51   |      8|
|2525  |    mac_muladd_10s_10s_18ns_18_1_1_U2878                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_690                                                                                                                              |     36|
|2526  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3276                                                                                                                     |     36|
|2527  |    mac_muladd_10s_10s_18ns_18_1_1_U2879                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_691                                                                                                                              |     12|
|2528  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3275                                                                                                                     |     12|
|2529  |    mac_muladd_10s_10s_18ns_18_1_1_U2880                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_692                                                                                                                              |     13|
|2530  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3274                                                                                                                     |     13|
|2531  |    mac_muladd_10s_10s_18ns_18_1_1_U2881                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_693                                                                                                                              |     64|
|2532  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3273                                                                                                                     |     64|
|2533  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|2534  |    mac_muladd_10s_10s_18ns_18_1_1_U2882                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_694                                                                                                                              |     55|
|2535  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3272                                                                                                                     |     55|
|2536  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__71   |      8|
|2537  |    mac_muladd_10s_10s_18ns_18_1_1_U2883                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_695                                                                                                                              |     31|
|2538  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3271                                                                                                                     |     31|
|2539  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|2540  |    mac_muladd_10s_10s_18ns_18_1_1_U2884                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_696                                                                                                                              |     36|
|2541  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3270                                                                                                                     |     36|
|2542  |    mac_muladd_10s_10s_18ns_18_1_1_U2885                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_697                                                                                                                              |     37|
|2543  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3269                                                                                                                     |     37|
|2544  |    mac_muladd_10s_10s_18ns_18_1_1_U2886                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_698                                                                                                                              |     33|
|2545  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3268                                                                                                                     |     33|
|2546  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__98   |      8|
|2547  |    mac_muladd_10s_10s_18ns_18_1_1_U2887                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_699                                                                                                                              |     36|
|2548  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3267                                                                                                                     |     36|
|2549  |    mac_muladd_10s_10s_18ns_18_1_1_U2888                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_700                                                                                                                              |     39|
|2550  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3266                                                                                                                     |     39|
|2551  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2552  |    mac_muladd_10s_10s_18ns_18_1_1_U2889                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_701                                                                                                                              |     28|
|2553  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3265                                                                                                                     |     28|
|2554  |    mac_muladd_10s_10s_18ns_18_1_1_U2890                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_702                                                                                                                              |     35|
|2555  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3264                                                                                                                     |     35|
|2556  |    mac_muladd_10s_10s_18ns_18_1_1_U2891                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_703                                                                                                                              |     30|
|2557  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3263                                                                                                                     |     30|
|2558  |    mac_muladd_10s_10s_18ns_18_1_1_U2893                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_704                                                                                                                              |     28|
|2559  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3262                                                                                                                     |     28|
|2560  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|2561  |    mac_muladd_10s_10s_18ns_18_1_1_U2894                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_705                                                                                                                              |     58|
|2562  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3261                                                                                                                     |     58|
|2563  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__97   |      8|
|2564  |    mac_muladd_10s_10s_18ns_18_1_1_U2895                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_706                                                                                                                              |     44|
|2565  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3260                                                                                                                     |     44|
|2566  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__42   |      8|
|2567  |    mac_muladd_10s_10s_18ns_18_1_1_U2896                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_707                                                                                                                              |     69|
|2568  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3259                                                                                                                     |     69|
|2569  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26   |      8|
|2570  |    mac_muladd_10s_10s_18ns_18_1_1_U2897                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_708                                                                                                                              |     36|
|2571  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3258                                                                                                                     |     36|
|2572  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__95   |      8|
|2573  |    mac_muladd_10s_10s_18ns_18_1_1_U2898                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_709                                                                                                                              |     44|
|2574  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3257                                                                                                                     |     44|
|2575  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__60   |      8|
|2576  |    mac_muladd_10s_10s_18ns_18_1_1_U2899                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_710                                                                                                                              |     40|
|2577  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3256                                                                                                                     |     40|
|2578  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|2579  |    mac_muladd_10s_10s_18ns_18_1_1_U2900                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_711                                                                                                                              |     29|
|2580  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3255                                                                                                                     |     29|
|2581  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|2582  |    mac_muladd_10s_10s_18ns_18_1_1_U2901                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_712                                                                                                                              |     68|
|2583  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3254                                                                                                                     |     68|
|2584  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__34   |      8|
|2585  |    mac_muladd_10s_10s_18ns_18_1_1_U2902                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_713                                                                                                                              |     57|
|2586  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3253                                                                                                                     |     57|
|2587  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__57   |      8|
|2588  |    mac_muladd_10s_10s_18ns_18_1_1_U2903                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_714                                                                                                                              |     37|
|2589  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3252                                                                                                                     |     37|
|2590  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__79   |      8|
|2591  |    mac_muladd_10s_10s_18ns_18_1_1_U2904                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_715                                                                                                                              |     44|
|2592  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3251                                                                                                                     |     44|
|2593  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|2594  |    mac_muladd_10s_10s_18ns_18_1_1_U2905                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_716                                                                                                                              |     43|
|2595  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3250                                                                                                                     |     43|
|2596  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__70   |      8|
|2597  |    mac_muladd_10s_10s_18ns_18_1_1_U2906                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_717                                                                                                                              |     32|
|2598  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3249                                                                                                                     |     32|
|2599  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__56   |      8|
|2600  |    mac_muladd_10s_10s_18ns_18_1_1_U2907                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_718                                                                                                                              |     38|
|2601  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3248                                                                                                                     |     38|
|2602  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24   |      8|
|2603  |    mac_muladd_10s_10s_18ns_18_1_1_U2908                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_719                                                                                                                              |     38|
|2604  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3247                                                                                                                     |     38|
|2605  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23   |      8|
|2606  |    mac_muladd_10s_10s_18ns_18_1_1_U2909                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_720                                                                                                                              |     30|
|2607  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3246                                                                                                                     |     30|
|2608  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|2609  |    mac_muladd_10s_10s_18ns_18_1_1_U2910                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_721                                                                                                                              |     44|
|2610  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3245                                                                                                                     |     44|
|2611  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__87   |      8|
|2612  |    mac_muladd_10s_10s_18ns_18_1_1_U2911                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_722                                                                                                                              |     46|
|2613  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3244                                                                                                                     |     46|
|2614  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|2615  |    mac_muladd_10s_10s_18ns_18_1_1_U2912                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_723                                                                                                                              |     20|
|2616  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3243                                                                                                                     |     20|
|2617  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|2618  |    mac_muladd_10s_10s_18ns_18_1_1_U2933                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_724                                                                                                                              |     19|
|2619  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3242                                                                                                                     |     19|
|2620  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|2621  |    mac_muladd_10s_10s_18ns_18_1_1_U2934                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_725                                                                                                                              |     59|
|2622  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3241                                                                                                                     |     59|
|2623  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2624  |    mac_muladd_10s_10s_18ns_18_1_1_U2935                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_726                                                                                                                              |     53|
|2625  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3240                                                                                                                     |     53|
|2626  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24   |      8|
|2627  |    mac_muladd_10s_10s_18ns_18_1_1_U2936                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_727                                                                                                                              |     69|
|2628  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3239                                                                                                                     |     69|
|2629  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2630  |    mac_muladd_10s_10s_18ns_18_1_1_U2937                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_728                                                                                                                              |     37|
|2631  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3238                                                                                                                     |     37|
|2632  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__71   |      8|
|2633  |    mac_muladd_10s_10s_18ns_18_1_1_U2938                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_729                                                                                                                              |     45|
|2634  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3237                                                                                                                     |     45|
|2635  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__38   |      8|
|2636  |    mac_muladd_10s_10s_18ns_18_1_1_U2939                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_730                                                                                                                              |     27|
|2637  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3236                                                                                                                     |     27|
|2638  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|2639  |    mac_muladd_10s_10s_18ns_18_1_1_U2940                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_731                                                                                                                              |     19|
|2640  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3235                                                                                                                     |     19|
|2641  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|2642  |    mac_muladd_10s_10s_18ns_18_1_1_U2941                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_732                                                                                                                              |     70|
|2643  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3234                                                                                                                     |     70|
|2644  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__29   |      8|
|2645  |    mac_muladd_10s_10s_18ns_18_1_1_U2942                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_733                                                                                                                              |     57|
|2646  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3233                                                                                                                     |     57|
|2647  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__62   |      8|
|2648  |    mac_muladd_10s_10s_18ns_18_1_1_U2943                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_734                                                                                                                              |     37|
|2649  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3232                                                                                                                     |     37|
|2650  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__94   |      8|
|2651  |    mac_muladd_10s_10s_18ns_18_1_1_U2944                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_735                                                                                                                              |     45|
|2652  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3231                                                                                                                     |     45|
|2653  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__30   |      8|
|2654  |    mac_muladd_10s_10s_18ns_18_1_1_U2945                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_736                                                                                                                              |     40|
|2655  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3230                                                                                                                     |     40|
|2656  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__73   |      8|
|2657  |    mac_muladd_10s_10s_18ns_18_1_1_U2946                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_737                                                                                                                              |     33|
|2658  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3229                                                                                                                     |     33|
|2659  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__61   |      8|
|2660  |    mac_muladd_10s_10s_18ns_18_1_1_U2947                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_738                                                                                                                              |     39|
|2661  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3228                                                                                                                     |     39|
|2662  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__101  |      8|
|2663  |    mac_muladd_10s_10s_18ns_18_1_1_U2948                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_739                                                                                                                              |     39|
|2664  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3227                                                                                                                     |     39|
|2665  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__35   |      8|
|2666  |    mac_muladd_10s_10s_18ns_18_1_1_U2949                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_740                                                                                                                              |     31|
|2667  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3226                                                                                                                     |     31|
|2668  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__79   |      8|
|2669  |    mac_muladd_10s_10s_18ns_18_1_1_U2950                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_741                                                                                                                              |     44|
|2670  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3225                                                                                                                     |     44|
|2671  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__85   |      8|
|2672  |    mac_muladd_10s_10s_18ns_18_1_1_U2951                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_742                                                                                                                              |     38|
|2673  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3224                                                                                                                     |     38|
|2674  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|2675  |    mac_muladd_10s_10s_18ns_18_1_1_U2953                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_743                                                                                                                              |     36|
|2676  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3223                                                                                                                     |     36|
|2677  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2678  |    mac_muladd_10s_10s_18ns_18_1_1_U2954                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_744                                                                                                                              |     56|
|2679  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3222                                                                                                                     |     56|
|2680  |    mac_muladd_10s_10s_18ns_18_1_1_U2955                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_745                                                                                                                              |     43|
|2681  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3221                                                                                                                     |     43|
|2682  |    mac_muladd_10s_10s_18ns_18_1_1_U2956                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_746                                                                                                                              |     37|
|2683  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3220                                                                                                                     |     37|
|2684  |    mac_muladd_10s_10s_18ns_18_1_1_U2957                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_747                                                                                                                              |     39|
|2685  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3219                                                                                                                     |     39|
|2686  |    mac_muladd_10s_10s_18ns_18_1_1_U2958                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_748                                                                                                                              |     33|
|2687  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3218                                                                                                                     |     33|
|2688  |    mac_muladd_10s_10s_18ns_18_1_1_U2959                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_749                                                                                                                              |     30|
|2689  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3217                                                                                                                     |     30|
|2690  |    mac_muladd_10s_10s_18ns_18_1_1_U2960                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_750                                                                                                                              |     22|
|2691  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3216                                                                                                                     |     22|
|2692  |    mac_muladd_10s_10s_18ns_18_1_1_U2961                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_751                                                                                                                              |     35|
|2693  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3215                                                                                                                     |     35|
|2694  |    mac_muladd_10s_10s_18ns_18_1_1_U2962                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_752                                                                                                                              |     57|
|2695  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3214                                                                                                                     |     57|
|2696  |    mac_muladd_10s_10s_18ns_18_1_1_U2963                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_753                                                                                                                              |     34|
|2697  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3213                                                                                                                     |     34|
|2698  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2699  |    mac_muladd_10s_10s_18ns_18_1_1_U2964                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_754                                                                                                                              |     33|
|2700  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3212                                                                                                                     |     33|
|2701  |    mac_muladd_10s_10s_18ns_18_1_1_U2965                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_755                                                                                                                              |     32|
|2702  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3211                                                                                                                     |     32|
|2703  |    mac_muladd_10s_10s_18ns_18_1_1_U2966                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_756                                                                                                                              |     51|
|2704  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3210                                                                                                                     |     51|
|2705  |    mac_muladd_10s_10s_18ns_18_1_1_U2967                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_757                                                                                                                              |     31|
|2706  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3209                                                                                                                     |     31|
|2707  |    mac_muladd_10s_10s_18ns_18_1_1_U2968                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_758                                                                                                                              |     32|
|2708  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3208                                                                                                                     |     32|
|2709  |    mac_muladd_10s_10s_18ns_18_1_1_U2969                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_759                                                                                                                              |     25|
|2710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3207                                                                                                                     |     25|
|2711  |    mac_muladd_10s_10s_18ns_18_1_1_U2970                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_760                                                                                                                              |     33|
|2712  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3206                                                                                                                     |     33|
|2713  |    mac_muladd_10s_10s_18ns_18_1_1_U2971                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_761                                                                                                                              |     39|
|2714  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3205                                                                                                                     |     39|
|2715  |    mac_muladd_10s_10s_18ns_18_1_1_U2972                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_762                                                                                                                              |     13|
|2716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3204                                                                                                                     |     13|
|2717  |    mac_muladd_10s_10s_18ns_18_1_1_U2993                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_763                                                                                                                              |     12|
|2718  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3203                                                                                                                     |     12|
|2719  |    mac_muladd_10s_10s_18ns_18_1_1_U2994                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_764                                                                                                                              |     65|
|2720  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3202                                                                                                                     |     65|
|2721  |    mac_muladd_10s_10s_18ns_18_1_1_U2995                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_765                                                                                                                              |     44|
|2722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3201                                                                                                                     |     44|
|2723  |    mac_muladd_10s_10s_18ns_18_1_1_U2996                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_766                                                                                                                              |     46|
|2724  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3200                                                                                                                     |     46|
|2725  |    mac_muladd_10s_10s_18ns_18_1_1_U2997                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_767                                                                                                                              |     45|
|2726  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3199                                                                                                                     |     45|
|2727  |    mac_muladd_10s_10s_18ns_18_1_1_U2998                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_768                                                                                                                              |     42|
|2728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3198                                                                                                                     |     42|
|2729  |    mac_muladd_10s_10s_18ns_18_1_1_U2999                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_769                                                                                                                              |     13|
|2730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3197                                                                                                                     |     13|
|2731  |    mac_muladd_10s_10s_18ns_18_1_1_U3000                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_770                                                                                                                              |     12|
|2732  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3196                                                                                                                     |     12|
|2733  |    mac_muladd_10s_10s_18ns_18_1_1_U3001                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_771                                                                                                                              |     36|
|2734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3195                                                                                                                     |     36|
|2735  |    mac_muladd_10s_10s_18ns_18_1_1_U3002                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_772                                                                                                                              |     67|
|2736  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3194                                                                                                                     |     67|
|2737  |    mac_muladd_10s_10s_18ns_18_1_1_U3003                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_773                                                                                                                              |     31|
|2738  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3193                                                                                                                     |     31|
|2739  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|2740  |    mac_muladd_10s_10s_18ns_18_1_1_U3004                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_774                                                                                                                              |     42|
|2741  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3192                                                                                                                     |     42|
|2742  |    mac_muladd_10s_10s_18ns_18_1_1_U3005                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_775                                                                                                                              |     33|
|2743  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3191                                                                                                                     |     33|
|2744  |    mac_muladd_10s_10s_18ns_18_1_1_U3006                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_776                                                                                                                              |     38|
|2745  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3190                                                                                                                     |     38|
|2746  |    mac_muladd_10s_10s_18ns_18_1_1_U3007                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_777                                                                                                                              |     19|
|2747  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3189                                                                                                                     |     19|
|2748  |    mac_muladd_10s_10s_18ns_18_1_1_U3008                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_778                                                                                                                              |     12|
|2749  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3188                                                                                                                     |     12|
|2750  |    mac_muladd_10s_10s_18ns_18_1_1_U3009                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_779                                                                                                                              |     34|
|2751  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3187                                                                                                                     |     34|
|2752  |    mac_muladd_10s_10s_18ns_18_1_1_U3010                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_780                                                                                                                              |     42|
|2753  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3186                                                                                                                     |     42|
|2754  |    mac_muladd_10s_10s_18ns_18_1_1_U3011                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_781                                                                                                                              |     31|
|2755  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3185                                                                                                                     |     31|
|2756  |    mac_muladd_10s_10s_18ns_18_1_1_U3013                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_782                                                                                                                              |     30|
|2757  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3184                                                                                                                     |     30|
|2758  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2759  |    mac_muladd_10s_10s_18ns_18_1_1_U3014                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_783                                                                                                                              |     54|
|2760  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3183                                                                                                                     |     54|
|2761  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__32   |      8|
|2762  |    mac_muladd_10s_10s_18ns_18_1_1_U3015                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_784                                                                                                                              |     42|
|2763  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3182                                                                                                                     |     42|
|2764  |    mac_muladd_10s_10s_18ns_18_1_1_U3016                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_785                                                                                                                              |     62|
|2765  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3181                                                                                                                     |     62|
|2766  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__118  |      8|
|2767  |    mac_muladd_10s_10s_18ns_18_1_1_U3017                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_786                                                                                                                              |     30|
|2768  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3180                                                                                                                     |     30|
|2769  |    mac_muladd_10s_10s_18ns_18_1_1_U3018                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_787                                                                                                                              |     37|
|2770  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3179                                                                                                                     |     37|
|2771  |    mac_muladd_10s_10s_18ns_18_1_1_U3019                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_788                                                                                                                              |     29|
|2772  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3178                                                                                                                     |     29|
|2773  |    mac_muladd_10s_10s_18ns_18_1_1_U3020                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_789                                                                                                                              |     28|
|2774  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3177                                                                                                                     |     28|
|2775  |    mac_muladd_10s_10s_18ns_18_1_1_U3021                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_790                                                                                                                              |     62|
|2776  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3176                                                                                                                     |     62|
|2777  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__48   |      8|
|2778  |    mac_muladd_10s_10s_18ns_18_1_1_U3022                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_791                                                                                                                              |     50|
|2779  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3175                                                                                                                     |     50|
|2780  |    mac_muladd_10s_10s_18ns_18_1_1_U3023                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_792                                                                                                                              |     27|
|2781  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3174                                                                                                                     |     27|
|2782  |    mac_muladd_10s_10s_18ns_18_1_1_U3024                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_793                                                                                                                              |     35|
|2783  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3173                                                                                                                     |     35|
|2784  |    mac_muladd_10s_10s_18ns_18_1_1_U3025                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_794                                                                                                                              |     39|
|2785  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3172                                                                                                                     |     39|
|2786  |    mac_muladd_10s_10s_18ns_18_1_1_U3026                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_795                                                                                                                              |     39|
|2787  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3171                                                                                                                     |     39|
|2788  |    mac_muladd_10s_10s_18ns_18_1_1_U3027                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_796                                                                                                                              |     38|
|2789  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3170                                                                                                                     |     38|
|2790  |    mac_muladd_10s_10s_18ns_18_1_1_U3028                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_797                                                                                                                              |     31|
|2791  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3169                                                                                                                     |     31|
|2792  |    mac_muladd_10s_10s_18ns_18_1_1_U3029                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_798                                                                                                                              |     29|
|2793  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3168                                                                                                                     |     29|
|2794  |    mac_muladd_10s_10s_18ns_18_1_1_U3030                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_799                                                                                                                              |     37|
|2795  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3167                                                                                                                     |     37|
|2796  |    mac_muladd_10s_10s_18ns_18_1_1_U3031                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_800                                                                                                                              |     47|
|2797  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3166                                                                                                                     |     47|
|2798  |    mac_muladd_10s_10s_18ns_18_1_1_U3032                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_801                                                                                                                              |     20|
|2799  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3165                                                                                                                     |     20|
|2800  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|2801  |    mac_muladd_10s_10s_18ns_18_1_1_U3053                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_802                                                                                                                              |     19|
|2802  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3164                                                                                                                     |     19|
|2803  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|2804  |    mac_muladd_10s_10s_18ns_18_1_1_U3054                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_803                                                                                                                              |     63|
|2805  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3163                                                                                                                     |     63|
|2806  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__54   |      8|
|2807  |    mac_muladd_10s_10s_18ns_18_1_1_U3055                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_804                                                                                                                              |     43|
|2808  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3162                                                                                                                     |     43|
|2809  |    mac_muladd_10s_10s_18ns_18_1_1_U3056                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_805                                                                                                                              |     63|
|2810  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3161                                                                                                                     |     63|
|2811  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__133  |      8|
|2812  |    mac_muladd_10s_10s_18ns_18_1_1_U3057                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_806                                                                                                                              |     30|
|2813  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3160                                                                                                                     |     30|
|2814  |    mac_muladd_10s_10s_18ns_18_1_1_U3058                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_807                                                                                                                              |     36|
|2815  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3159                                                                                                                     |     36|
|2816  |    mac_muladd_10s_10s_18ns_18_1_1_U3059                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_808                                                                                                                              |     21|
|2817  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3158                                                                                                                     |     21|
|2818  |    mac_muladd_10s_10s_18ns_18_1_1_U3060                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_809                                                                                                                              |     20|
|2819  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3157                                                                                                                     |     20|
|2820  |    mac_muladd_10s_10s_18ns_18_1_1_U3061                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_810                                                                                                                              |     64|
|2821  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3156                                                                                                                     |     64|
|2822  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__101  |      8|
|2823  |    mac_muladd_10s_10s_18ns_18_1_1_U3062                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_811                                                                                                                              |     57|
|2824  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3155                                                                                                                     |     57|
|2825  |    mac_muladd_10s_10s_18ns_18_1_1_U3063                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_812                                                                                                                              |     24|
|2826  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3154                                                                                                                     |     24|
|2827  |    mac_muladd_10s_10s_18ns_18_1_1_U3064                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_813                                                                                                                              |     32|
|2828  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3153                                                                                                                     |     32|
|2829  |    mac_muladd_10s_10s_18ns_18_1_1_U3065                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_814                                                                                                                              |     40|
|2830  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3152                                                                                                                     |     40|
|2831  |    mac_muladd_10s_10s_18ns_18_1_1_U3066                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_815                                                                                                                              |     33|
|2832  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3151                                                                                                                     |     33|
|2833  |    mac_muladd_10s_10s_18ns_18_1_1_U3067                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_816                                                                                                                              |     45|
|2834  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3150                                                                                                                     |     45|
|2835  |    mac_muladd_10s_10s_18ns_18_1_1_U3068                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_817                                                                                                                              |     32|
|2836  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3149                                                                                                                     |     32|
|2837  |    mac_muladd_10s_10s_18ns_18_1_1_U3069                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_818                                                                                                                              |     28|
|2838  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3148                                                                                                                     |     28|
|2839  |    mac_muladd_10s_10s_18ns_18_1_1_U3070                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_819                                                                                                                              |     38|
|2840  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3147                                                                                                                     |     38|
|2841  |    mac_muladd_10s_10s_18ns_18_1_1_U3071                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_820                                                                                                                              |     39|
|2842  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3146                                                                                                                     |     39|
|2843  |    mac_muladd_10s_10s_18ns_18_1_1_U3073                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_821                                                                                                                              |     30|
|2844  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3145                                                                                                                     |     30|
|2845  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|2846  |    mac_muladd_10s_10s_18ns_18_1_1_U3074                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_822                                                                                                                              |     47|
|2847  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3144                                                                                                                     |     47|
|2848  |    mac_muladd_10s_10s_18ns_18_1_1_U3075                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_823                                                                                                                              |     35|
|2849  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3143                                                                                                                     |     35|
|2850  |    mac_muladd_10s_10s_18ns_18_1_1_U3076                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_824                                                                                                                              |     57|
|2851  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3142                                                                                                                     |     57|
|2852  |    mac_muladd_10s_10s_18ns_18_1_1_U3077                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_825                                                                                                                              |     25|
|2853  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3141                                                                                                                     |     25|
|2854  |    mac_muladd_10s_10s_18ns_18_1_1_U3078                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_826                                                                                                                              |     33|
|2855  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3140                                                                                                                     |     33|
|2856  |    mac_muladd_10s_10s_18ns_18_1_1_U3079                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_827                                                                                                                              |     29|
|2857  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3139                                                                                                                     |     29|
|2858  |    mac_muladd_10s_10s_18ns_18_1_1_U3080                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_828                                                                                                                              |     28|
|2859  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3138                                                                                                                     |     28|
|2860  |    mac_muladd_10s_10s_18ns_18_1_1_U3081                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_829                                                                                                                              |     55|
|2861  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3137                                                                                                                     |     55|
|2862  |    mac_muladd_10s_10s_18ns_18_1_1_U3082                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_830                                                                                                                              |     45|
|2863  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3136                                                                                                                     |     45|
|2864  |    mac_muladd_10s_10s_18ns_18_1_1_U3083                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_831                                                                                                                              |     25|
|2865  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3135                                                                                                                     |     25|
|2866  |    mac_muladd_10s_10s_18ns_18_1_1_U3084                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_832                                                                                                                              |     33|
|2867  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3134                                                                                                                     |     33|
|2868  |    mac_muladd_10s_10s_18ns_18_1_1_U3085                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_833                                                                                                                              |     32|
|2869  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3133                                                                                                                     |     32|
|2870  |    mac_muladd_10s_10s_18ns_18_1_1_U3086                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_834                                                                                                                              |     36|
|2871  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3132                                                                                                                     |     36|
|2872  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__129  |      8|
|2873  |    mac_muladd_10s_10s_18ns_18_1_1_U3087                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_835                                                                                                                              |     40|
|2874  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3131                                                                                                                     |     40|
|2875  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__121  |      8|
|2876  |    mac_muladd_10s_10s_18ns_18_1_1_U3088                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_836                                                                                                                              |     33|
|2877  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3130                                                                                                                     |     33|
|2878  |    mac_muladd_10s_10s_18ns_18_1_1_U3089                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_837                                                                                                                              |     26|
|2879  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3129                                                                                                                     |     26|
|2880  |    mac_muladd_10s_10s_18ns_18_1_1_U3090                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_838                                                                                                                              |     32|
|2881  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3128                                                                                                                     |     32|
|2882  |    mac_muladd_10s_10s_18ns_18_1_1_U3091                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_839                                                                                                                              |     44|
|2883  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3127                                                                                                                     |     44|
|2884  |    mac_muladd_10s_10s_18ns_18_1_1_U3092                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_840                                                                                                                              |     20|
|2885  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3126                                                                                                                     |     20|
|2886  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|2887  |    mac_muladd_10s_10s_18ns_18_1_1_U3113                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_841                                                                                                                              |     19|
|2888  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3125                                                                                                                     |     19|
|2889  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|2890  |    mac_muladd_10s_10s_18ns_18_1_1_U3114                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_842                                                                                                                              |     56|
|2891  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3124                                                                                                                     |     56|
|2892  |    mac_muladd_10s_10s_18ns_18_1_1_U3115                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_843                                                                                                                              |     36|
|2893  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3123                                                                                                                     |     36|
|2894  |    mac_muladd_10s_10s_18ns_18_1_1_U3116                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_844                                                                                                                              |     66|
|2895  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3122                                                                                                                     |     66|
|2896  |    mac_muladd_10s_10s_18ns_18_1_1_U3117                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_845                                                                                                                              |     34|
|2897  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3121                                                                                                                     |     34|
|2898  |    mac_muladd_10s_10s_18ns_18_1_1_U3118                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_846                                                                                                                              |     42|
|2899  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3120                                                                                                                     |     42|
|2900  |    mac_muladd_10s_10s_18ns_18_1_1_U3119                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_847                                                                                                                              |     21|
|2901  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3119                                                                                                                     |     21|
|2902  |    mac_muladd_10s_10s_18ns_18_1_1_U3120                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_848                                                                                                                              |     20|
|2903  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3118                                                                                                                     |     20|
|2904  |    mac_muladd_10s_10s_18ns_18_1_1_U3121                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_849                                                                                                                              |     57|
|2905  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3117                                                                                                                     |     57|
|2906  |    mac_muladd_10s_10s_18ns_18_1_1_U3122                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_850                                                                                                                              |     54|
|2907  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3116                                                                                                                     |     54|
|2908  |    mac_muladd_10s_10s_18ns_18_1_1_U3123                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_851                                                                                                                              |     34|
|2909  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3115                                                                                                                     |     34|
|2910  |    mac_muladd_10s_10s_18ns_18_1_1_U3124                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_852                                                                                                                              |     42|
|2911  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3114                                                                                                                     |     42|
|2912  |    mac_muladd_10s_10s_18ns_18_1_1_U3125                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_853                                                                                                                              |     33|
|2913  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3113                                                                                                                     |     33|
|2914  |    mac_muladd_10s_10s_18ns_18_1_1_U3126                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_854                                                                                                                              |     33|
|2915  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3112                                                                                                                     |     33|
|2916  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__104  |      8|
|2917  |    mac_muladd_10s_10s_18ns_18_1_1_U3127                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_855                                                                                                                              |     39|
|2918  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3111                                                                                                                     |     39|
|2919  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__73   |      8|
|2920  |    mac_muladd_10s_10s_18ns_18_1_1_U3128                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_856                                                                                                                              |     42|
|2921  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3110                                                                                                                     |     42|
|2922  |    mac_muladd_10s_10s_18ns_18_1_1_U3129                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_857                                                                                                                              |     34|
|2923  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3109                                                                                                                     |     34|
|2924  |    mac_muladd_10s_10s_18ns_18_1_1_U3130                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_858                                                                                                                              |     41|
|2925  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3108                                                                                                                     |     41|
|2926  |    mac_muladd_10s_10s_18ns_18_1_1_U3131                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_859                                                                                                                              |     31|
|2927  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3107                                                                                                                     |     31|
|2928  |    mac_muladd_10s_10s_18ns_18_1_1_U3133                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_860                                                                                                                              |     34|
|2929  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3106                                                                                                                     |     34|
|2930  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2931  |    mac_muladd_10s_10s_18ns_18_1_1_U3134                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_861                                                                                                                              |     45|
|2932  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3105                                                                                                                     |     45|
|2933  |    mac_muladd_10s_10s_18ns_18_1_1_U3135                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_862                                                                                                                              |     46|
|2934  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3104                                                                                                                     |     46|
|2935  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|2936  |    mac_muladd_10s_10s_18ns_18_1_1_U3136                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_863                                                                                                                              |     64|
|2937  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3103                                                                                                                     |     64|
|2938  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__142  |      8|
|2939  |    mac_muladd_10s_10s_18ns_18_1_1_U3137                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_864                                                                                                                              |     32|
|2940  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3102                                                                                                                     |     32|
|2941  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|2942  |    mac_muladd_10s_10s_18ns_18_1_1_U3138                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_865                                                                                                                              |     42|
|2943  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3101                                                                                                                     |     42|
|2944  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel       |      8|
|2945  |    mac_muladd_10s_10s_18ns_18_1_1_U3139                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_866                                                                                                                              |     29|
|2946  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3100                                                                                                                     |     29|
|2947  |    mac_muladd_10s_10s_18ns_18_1_1_U3140                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_867                                                                                                                              |     25|
|2948  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3099                                                                                                                     |     25|
|2949  |    mac_muladd_10s_10s_18ns_18_1_1_U3141                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_868                                                                                                                              |     62|
|2950  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3098                                                                                                                     |     62|
|2951  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__107  |      8|
|2952  |    mac_muladd_10s_10s_18ns_18_1_1_U3142                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_869                                                                                                                              |     56|
|2953  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3097                                                                                                                     |     56|
|2954  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|2955  |    mac_muladd_10s_10s_18ns_18_1_1_U3143                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_870                                                                                                                              |     31|
|2956  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3096                                                                                                                     |     31|
|2957  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|2958  |    mac_muladd_10s_10s_18ns_18_1_1_U3144                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_871                                                                                                                              |     42|
|2959  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3095                                                                                                                     |     42|
|2960  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|2961  |    mac_muladd_10s_10s_18ns_18_1_1_U3145                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_872                                                                                                                              |     43|
|2962  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3094                                                                                                                     |     43|
|2963  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|2964  |    mac_muladd_10s_10s_18ns_18_1_1_U3146                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_873                                                                                                                              |     25|
|2965  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3093                                                                                                                     |     25|
|2966  |    mac_muladd_10s_10s_18ns_18_1_1_U3147                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_874                                                                                                                              |     44|
|2967  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3092                                                                                                                     |     44|
|2968  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|2969  |    mac_muladd_10s_10s_18ns_18_1_1_U3148                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_875                                                                                                                              |     40|
|2970  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3091                                                                                                                     |     40|
|2971  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|2972  |    mac_muladd_10s_10s_18ns_18_1_1_U3149                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_876                                                                                                                              |     36|
|2973  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3090                                                                                                                     |     36|
|2974  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|2975  |    mac_muladd_10s_10s_18ns_18_1_1_U3150                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_877                                                                                                                              |     30|
|2976  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3089                                                                                                                     |     30|
|2977  |    mac_muladd_10s_10s_18ns_18_1_1_U3151                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_878                                                                                                                              |     47|
|2978  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3088                                                                                                                     |     47|
|2979  |    mac_muladd_10s_10s_18ns_18_1_1_U3152                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_879                                                                                                                              |     20|
|2980  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3087                                                                                                                     |     20|
|2981  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|2982  |    mac_muladd_10s_10s_18ns_18_1_1_U3173                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_880                                                                                                                              |     12|
|2983  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3086                                                                                                                     |     12|
|2984  |    mac_muladd_10s_10s_18ns_18_1_1_U3174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_881                                                                                                                              |     46|
|2985  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3085                                                                                                                     |     46|
|2986  |    mac_muladd_10s_10s_18ns_18_1_1_U3175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_882                                                                                                                              |     36|
|2987  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3084                                                                                                                     |     36|
|2988  |    mac_muladd_10s_10s_18ns_18_1_1_U3176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_883                                                                                                                              |     73|
|2989  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3083                                                                                                                     |     73|
|2990  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__61   |      8|
|2991  |    mac_muladd_10s_10s_18ns_18_1_1_U3177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_884                                                                                                                              |     41|
|2992  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3082                                                                                                                     |     41|
|2993  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__141  |      8|
|2994  |    mac_muladd_10s_10s_18ns_18_1_1_U3178                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_885                                                                                                                              |     39|
|2995  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3081                                                                                                                     |     39|
|2996  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|2997  |    mac_muladd_10s_10s_18ns_18_1_1_U3179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_886                                                                                                                              |     21|
|2998  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3080                                                                                                                     |     21|
|2999  |    mac_muladd_10s_10s_18ns_18_1_1_U3180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_887                                                                                                                              |     12|
|3000  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3079                                                                                                                     |     12|
|3001  |    mac_muladd_10s_10s_18ns_18_1_1_U3181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_888                                                                                                                              |     64|
|3002  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3078                                                                                                                     |     64|
|3003  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|3004  |    mac_muladd_10s_10s_18ns_18_1_1_U3182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_889                                                                                                                              |     48|
|3005  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3077                                                                                                                     |     48|
|3006  |    mac_muladd_10s_10s_18ns_18_1_1_U3183                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_890                                                                                                                              |     41|
|3007  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3076                                                                                                                     |     41|
|3008  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__57   |      8|
|3009  |    mac_muladd_10s_10s_18ns_18_1_1_U3184                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_891                                                                                                                              |     32|
|3010  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3075                                                                                                                     |     32|
|3011  |    mac_muladd_10s_10s_18ns_18_1_1_U3185                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_892                                                                                                                              |     40|
|3012  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3074                                                                                                                     |     40|
|3013  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|3014  |    mac_muladd_10s_10s_18ns_18_1_1_U3186                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_893                                                                                                                              |     26|
|3015  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3073                                                                                                                     |     26|
|3016  |    mac_muladd_10s_10s_18ns_18_1_1_U3187                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_894                                                                                                                              |     36|
|3017  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3072                                                                                                                     |     36|
|3018  |    mac_muladd_10s_10s_18ns_18_1_1_U3188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_895                                                                                                                              |     49|
|3019  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3071                                                                                                                     |     49|
|3020  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__36   |      8|
|3021  |    mac_muladd_10s_10s_18ns_18_1_1_U3189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_896                                                                                                                              |     28|
|3022  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3070                                                                                                                     |     28|
|3023  |    mac_muladd_10s_10s_18ns_18_1_1_U3190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_897                                                                                                                              |     31|
|3024  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3069                                                                                                                     |     31|
|3025  |    mac_muladd_10s_10s_18ns_18_1_1_U3191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_898                                                                                                                              |     39|
|3026  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3068                                                                                                                     |     39|
|3027  |    mac_muladd_10s_10s_18ns_18_1_1_U3193                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_899                                                                                                                              |     27|
|3028  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3067                                                                                                                     |     27|
|3029  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|3030  |    mac_muladd_10s_10s_18ns_18_1_1_U3194                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_900                                                                                                                              |     58|
|3031  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3066                                                                                                                     |     58|
|3032  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__46   |      8|
|3033  |    mac_muladd_10s_10s_18ns_18_1_1_U3195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_901                                                                                                                              |     44|
|3034  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3065                                                                                                                     |     44|
|3035  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__82   |      8|
|3036  |    mac_muladd_10s_10s_18ns_18_1_1_U3196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_902                                                                                                                              |     69|
|3037  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3064                                                                                                                     |     69|
|3038  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__75   |      8|
|3039  |    mac_muladd_10s_10s_18ns_18_1_1_U3197                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_903                                                                                                                              |     36|
|3040  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3063                                                                                                                     |     36|
|3041  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__102  |      8|
|3042  |    mac_muladd_10s_10s_18ns_18_1_1_U3198                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_904                                                                                                                              |     44|
|3043  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3062                                                                                                                     |     44|
|3044  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__100  |      8|
|3045  |    mac_muladd_10s_10s_18ns_18_1_1_U3199                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_905                                                                                                                              |     40|
|3046  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3061                                                                                                                     |     40|
|3047  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|3048  |    mac_muladd_10s_10s_18ns_18_1_1_U3200                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_906                                                                                                                              |     27|
|3049  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3060                                                                                                                     |     27|
|3050  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|3051  |    mac_muladd_10s_10s_18ns_18_1_1_U3201                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_907                                                                                                                              |     68|
|3052  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3059                                                                                                                     |     68|
|3053  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|3054  |    mac_muladd_10s_10s_18ns_18_1_1_U3202                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_908                                                                                                                              |     57|
|3055  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3058                                                                                                                     |     57|
|3056  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__83   |      8|
|3057  |    mac_muladd_10s_10s_18ns_18_1_1_U3203                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_909                                                                                                                              |     32|
|3058  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3057                                                                                                                     |     32|
|3059  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__60   |      8|
|3060  |    mac_muladd_10s_10s_18ns_18_1_1_U3204                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_910                                                                                                                              |     44|
|3061  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3056                                                                                                                     |     44|
|3062  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__89   |      8|
|3063  |    mac_muladd_10s_10s_18ns_18_1_1_U3205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_911                                                                                                                              |     41|
|3064  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3055                                                                                                                     |     41|
|3065  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__41   |      8|
|3066  |    mac_muladd_10s_10s_18ns_18_1_1_U3206                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_912                                                                                                                              |     39|
|3067  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3054                                                                                                                     |     39|
|3068  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__68   |      8|
|3069  |    mac_muladd_10s_10s_18ns_18_1_1_U3207                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_913                                                                                                                              |     38|
|3070  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3053                                                                                                                     |     38|
|3071  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__31   |      8|
|3072  |    mac_muladd_10s_10s_18ns_18_1_1_U3208                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_914                                                                                                                              |     38|
|3073  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3052                                                                                                                     |     38|
|3074  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__42   |      8|
|3075  |    mac_muladd_10s_10s_18ns_18_1_1_U3209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_915                                                                                                                              |     30|
|3076  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3051                                                                                                                     |     30|
|3077  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|3078  |    mac_muladd_10s_10s_18ns_18_1_1_U3210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_916                                                                                                                              |     37|
|3079  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3050                                                                                                                     |     37|
|3080  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__58   |      8|
|3081  |    mac_muladd_10s_10s_18ns_18_1_1_U3211                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_917                                                                                                                              |     48|
|3082  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3049                                                                                                                     |     48|
|3083  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|3084  |    mac_muladd_10s_10s_18ns_18_1_1_U3212                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_918                                                                                                                              |     20|
|3085  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3048                                                                                                                     |     20|
|3086  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|3087  |    mac_muladd_10s_10s_18ns_18_1_1_U3233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_919                                                                                                                              |     12|
|3088  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3047                                                                                                                     |     12|
|3089  |    mac_muladd_10s_10s_18ns_18_1_1_U3234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_920                                                                                                                              |     57|
|3090  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3046                                                                                                                     |     57|
|3091  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__28   |      8|
|3092  |    mac_muladd_10s_10s_18ns_18_1_1_U3235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_921                                                                                                                              |     44|
|3093  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3045                                                                                                                     |     44|
|3094  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__103  |      8|
|3095  |    mac_muladd_10s_10s_18ns_18_1_1_U3236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_922                                                                                                                              |     69|
|3096  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3044                                                                                                                     |     69|
|3097  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__76   |      8|
|3098  |    mac_muladd_10s_10s_18ns_18_1_1_U3237                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_923                                                                                                                              |     28|
|3099  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3043                                                                                                                     |     28|
|3100  |    mac_muladd_10s_10s_18ns_18_1_1_U3238                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_924                                                                                                                              |     43|
|3101  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3042                                                                                                                     |     43|
|3102  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|3103  |    mac_muladd_10s_10s_18ns_18_1_1_U3239                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_925                                                                                                                              |     27|
|3104  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3041                                                                                                                     |     27|
|3105  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|3106  |    mac_muladd_10s_10s_18ns_18_1_1_U3240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_926                                                                                                                              |     19|
|3107  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3040                                                                                                                     |     19|
|3108  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26   |      8|
|3109  |    mac_muladd_10s_10s_18ns_18_1_1_U3241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_927                                                                                                                              |     61|
|3110  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3039                                                                                                                     |     61|
|3111  |    mac_muladd_10s_10s_18ns_18_1_1_U3242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_928                                                                                                                              |     50|
|3112  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3038                                                                                                                     |     50|
|3113  |    mac_muladd_10s_10s_18ns_18_1_1_U3243                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_929                                                                                                                              |     35|
|3114  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3037                                                                                                                     |     35|
|3115  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__69   |      8|
|3116  |    mac_muladd_10s_10s_18ns_18_1_1_U3244                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_930                                                                                                                              |     36|
|3117  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3036                                                                                                                     |     36|
|3118  |    mac_muladd_10s_10s_18ns_18_1_1_U3245                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_931                                                                                                                              |     48|
|3119  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3035                                                                                                                     |     48|
|3120  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__122  |      8|
|3121  |    mac_muladd_10s_10s_18ns_18_1_1_U3246                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_932                                                                                                                              |     32|
|3122  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3034                                                                                                                     |     32|
|3123  |    mac_muladd_10s_10s_18ns_18_1_1_U3247                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_933                                                                                                                              |     32|
|3124  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3033                                                                                                                     |     32|
|3125  |    mac_muladd_10s_10s_18ns_18_1_1_U3248                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_934                                                                                                                              |     32|
|3126  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3032                                                                                                                     |     32|
|3127  |    mac_muladd_10s_10s_18ns_18_1_1_U3249                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_935                                                                                                                              |     24|
|3128  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3031                                                                                                                     |     24|
|3129  |    mac_muladd_10s_10s_18ns_18_1_1_U3250                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_936                                                                                                                              |     38|
|3130  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3030                                                                                                                     |     38|
|3131  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__29   |      8|
|3132  |    mac_muladd_10s_10s_18ns_18_1_1_U3251                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_937                                                                                                                              |     38|
|3133  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3029                                                                                                                     |     38|
|3134  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|3135  |    mac_muladd_10s_10s_18ns_18_1_1_U3253                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_938                                                                                                                              |     20|
|3136  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3028                                                                                                                     |     20|
|3137  |    mac_muladd_10s_10s_18ns_18_1_1_U3254                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_939                                                                                                                              |     46|
|3138  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3027                                                                                                                     |     46|
|3139  |    mac_muladd_10s_10s_18ns_18_1_1_U3255                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_940                                                                                                                              |     90|
|3140  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3026                                                                                                                     |     90|
|3141  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__72   |      8|
|3142  |    mac_muladd_10s_10s_18ns_18_1_1_U3256                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_941                                                                                                                              |     49|
|3143  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3025                                                                                                                     |     49|
|3144  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|3145  |    mac_muladd_10s_10s_18ns_18_1_1_U3257                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_942                                                                                                                              |     36|
|3146  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3024                                                                                                                     |     36|
|3147  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__31   |      8|
|3148  |    mac_muladd_10s_10s_18ns_18_1_1_U3258                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_943                                                                                                                              |     31|
|3149  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3023                                                                                                                     |     31|
|3150  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__30   |      8|
|3151  |    mac_muladd_10s_10s_18ns_18_1_1_U3259                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_944                                                                                                                              |     22|
|3152  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3022                                                                                                                     |     22|
|3153  |    mac_muladd_10s_10s_18ns_18_1_1_U3260                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_945                                                                                                                              |     21|
|3154  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3021                                                                                                                     |     21|
|3155  |    mac_muladd_10s_10s_18ns_18_1_1_U3261                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_946                                                                                                                              |     33|
|3156  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3020                                                                                                                     |     33|
|3157  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__59   |      8|
|3158  |    mac_muladd_10s_10s_18ns_18_1_1_U3262                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_947                                                                                                                              |     39|
|3159  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3019                                                                                                                     |     39|
|3160  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__53   |      8|
|3161  |    mac_muladd_10s_10s_18ns_18_1_1_U3263                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_948                                                                                                                              |     31|
|3162  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3018                                                                                                                     |     31|
|3163  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__77   |      8|
|3164  |    mac_muladd_10s_10s_18ns_18_1_1_U3264                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_949                                                                                                                              |     55|
|3165  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3017                                                                                                                     |     55|
|3166  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__35   |      8|
|3167  |    mac_muladd_10s_10s_18ns_18_1_1_U3265                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_950                                                                                                                              |     36|
|3168  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3016                                                                                                                     |     36|
|3169  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__50   |      8|
|3170  |    mac_muladd_10s_10s_18ns_18_1_1_U3266                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_951                                                                                                                              |     48|
|3171  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3015                                                                                                                     |     48|
|3172  |    mac_muladd_10s_10s_18ns_18_1_1_U3267                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_952                                                                                                                              |     23|
|3173  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3014                                                                                                                     |     23|
|3174  |    mac_muladd_10s_10s_18ns_18_1_1_U3268                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_953                                                                                                                              |     21|
|3175  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3013                                                                                                                     |     21|
|3176  |    mac_muladd_10s_10s_18ns_18_1_1_U3269                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_954                                                                                                                              |     32|
|3177  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3012                                                                                                                     |     32|
|3178  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__31   |      8|
|3179  |    mac_muladd_10s_10s_18ns_18_1_1_U3270                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_955                                                                                                                              |     47|
|3180  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3011                                                                                                                     |     47|
|3181  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__80   |      8|
|3182  |    mac_muladd_10s_10s_18ns_18_1_1_U3271                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_956                                                                                                                              |     39|
|3183  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3010                                                                                                                     |     39|
|3184  |    mac_muladd_10s_10s_18ns_18_1_1_U3272                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_957                                                                                                                              |     20|
|3185  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3009                                                                                                                     |     20|
|3186  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|3187  |    mac_muladd_10s_10s_18ns_18_1_1_U3293                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_958                                                                                                                              |     12|
|3188  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3008                                                                                                                     |     12|
|3189  |    mac_muladd_10s_10s_18ns_18_1_1_U3294                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_959                                                                                                                              |     55|
|3190  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3007                                                                                                                     |     55|
|3191  |    mac_muladd_10s_10s_18ns_18_1_1_U3295                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_960                                                                                                                              |     51|
|3192  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3006                                                                                                                     |     51|
|3193  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27   |      8|
|3194  |    mac_muladd_10s_10s_18ns_18_1_1_U3296                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_961                                                                                                                              |     43|
|3195  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3005                                                                                                                     |     43|
|3196  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__74   |      8|
|3197  |    mac_muladd_10s_10s_18ns_18_1_1_U3297                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_962                                                                                                                              |     43|
|3198  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3004                                                                                                                     |     43|
|3199  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__48   |      8|
|3200  |    mac_muladd_10s_10s_18ns_18_1_1_U3298                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_963                                                                                                                              |     39|
|3201  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3003                                                                                                                     |     39|
|3202  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|3203  |    mac_muladd_10s_10s_18ns_18_1_1_U3299                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_964                                                                                                                              |     13|
|3204  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3002                                                                                                                     |     13|
|3205  |    mac_muladd_10s_10s_18ns_18_1_1_U3300                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_965                                                                                                                              |     12|
|3206  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3001                                                                                                                     |     12|
|3207  |    mac_muladd_10s_10s_18ns_18_1_1_U3301                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_966                                                                                                                              |     43|
|3208  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_3000                                                                                                                     |     43|
|3209  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__32   |      8|
|3210  |    mac_muladd_10s_10s_18ns_18_1_1_U3302                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_967                                                                                                                              |     68|
|3211  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2999                                                                                                                     |     68|
|3212  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__68   |      8|
|3213  |    mac_muladd_10s_10s_18ns_18_1_1_U3303                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_968                                                                                                                              |     31|
|3214  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2998                                                                                                                     |     31|
|3215  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|3216  |    mac_muladd_10s_10s_18ns_18_1_1_U3304                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_969                                                                                                                              |     45|
|3217  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2997                                                                                                                     |     45|
|3218  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|3219  |    mac_muladd_10s_10s_18ns_18_1_1_U3305                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_970                                                                                                                              |     44|
|3220  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2996                                                                                                                     |     44|
|3221  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__55   |      8|
|3222  |    mac_muladd_10s_10s_18ns_18_1_1_U3306                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_971                                                                                                                              |     31|
|3223  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2995                                                                                                                     |     31|
|3224  |    mac_muladd_10s_10s_18ns_18_1_1_U3307                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_972                                                                                                                              |     13|
|3225  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2994                                                                                                                     |     13|
|3226  |    mac_muladd_10s_10s_18ns_18_1_1_U3308                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_973                                                                                                                              |     12|
|3227  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2993                                                                                                                     |     12|
|3228  |    mac_muladd_10s_10s_18ns_18_1_1_U3309                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_974                                                                                                                              |     32|
|3229  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2992                                                                                                                     |     32|
|3230  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23   |      8|
|3231  |    mac_muladd_10s_10s_18ns_18_1_1_U3310                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_975                                                                                                                              |     39|
|3232  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2991                                                                                                                     |     39|
|3233  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__52   |      8|
|3234  |    mac_muladd_10s_10s_18ns_18_1_1_U3311                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_976                                                                                                                              |     31|
|3235  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1                                                                                                                          |     31|
|3236  |    mac_muladd_10s_8s_18ns_18_1_1_U2152                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1                                                                                                                                   |     20|
|3237  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2990                                                                                                                      |     20|
|3238  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__3      |      8|
|3239  |    mac_muladd_10s_8s_18ns_18_1_1_U2212                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_977                                                                                                                               |     20|
|3240  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2989                                                                                                                      |     20|
|3241  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__2      |      8|
|3242  |    mac_muladd_10s_8s_18ns_18_1_1_U2272                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_978                                                                                                                               |     20|
|3243  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2988                                                                                                                      |     20|
|3244  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel         |      8|
|3245  |    mac_muladd_10s_8s_18ns_18_1_1_U2332                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_979                                                                                                                               |     20|
|3246  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2987                                                                                                                      |     20|
|3247  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__3      |      8|
|3248  |    mac_muladd_10s_8s_18ns_18_1_1_U2392                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_980                                                                                                                               |     20|
|3249  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2986                                                                                                                      |     20|
|3250  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel         |      8|
|3251  |    mac_muladd_10s_8s_18ns_18_1_1_U2452                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_981                                                                                                                               |     20|
|3252  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2985                                                                                                                      |     20|
|3253  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel         |      8|
|3254  |    mac_muladd_10s_8s_18ns_18_1_1_U2512                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_982                                                                                                                               |     20|
|3255  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2984                                                                                                                      |     20|
|3256  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__4      |      8|
|3257  |    mac_muladd_10s_8s_18ns_18_1_1_U2572                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_983                                                                                                                               |     20|
|3258  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2983                                                                                                                      |     20|
|3259  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel         |      8|
|3260  |    mac_muladd_10s_8s_18ns_18_1_1_U2632                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_984                                                                                                                               |     20|
|3261  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2982                                                                                                                      |     20|
|3262  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel         |      8|
|3263  |    mac_muladd_10s_8s_18ns_18_1_1_U2692                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_985                                                                                                                               |     20|
|3264  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2981                                                                                                                      |     20|
|3265  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__2      |      8|
|3266  |    mac_muladd_10s_8s_18ns_18_1_1_U2752                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_986                                                                                                                               |     20|
|3267  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2980                                                                                                                      |     20|
|3268  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__1      |      8|
|3269  |    mac_muladd_10s_8s_18ns_18_1_1_U2812                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_987                                                                                                                               |     20|
|3270  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2979                                                                                                                      |     20|
|3271  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__1      |      8|
|3272  |    mac_muladd_10s_8s_18ns_18_1_1_U2872                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_988                                                                                                                               |     20|
|3273  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2978                                                                                                                      |     20|
|3274  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__5      |      8|
|3275  |    mac_muladd_10s_8s_18ns_18_1_1_U2932                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_989                                                                                                                               |     20|
|3276  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2977                                                                                                                      |     20|
|3277  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel         |      8|
|3278  |    mac_muladd_10s_8s_18ns_18_1_1_U2992                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_990                                                                                                                               |     20|
|3279  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2976                                                                                                                      |     20|
|3280  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__1      |      8|
|3281  |    mac_muladd_10s_8s_18ns_18_1_1_U3052                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_991                                                                                                                               |     20|
|3282  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2975                                                                                                                      |     20|
|3283  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__1      |      8|
|3284  |    mac_muladd_10s_8s_18ns_18_1_1_U3112                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_992                                                                                                                               |     20|
|3285  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2974                                                                                                                      |     20|
|3286  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__4      |      8|
|3287  |    mac_muladd_10s_8s_18ns_18_1_1_U3172                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_993                                                                                                                               |     20|
|3288  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2973                                                                                                                      |     20|
|3289  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2632/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__2      |      8|
|3290  |    mac_muladd_10s_8s_18ns_18_1_1_U3232                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_994                                                                                                                               |     20|
|3291  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_2972                                                                                                                      |     20|
|3292  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2932/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__1      |      8|
|3293  |    mac_muladd_10s_8s_18ns_18_1_1_U3292                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_995                                                                                                                               |     20|
|3294  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                                                                                                           |     20|
|3295  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__2      |      8|
|3296  |    mac_muladd_10s_9s_18ns_18_1_1_U2112                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1                                                                                                                                   |     20|
|3297  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2971                                                                                                                      |     20|
|3298  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|3299  |    mac_muladd_10s_9s_18ns_18_1_1_U2133                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_996                                                                                                                               |     36|
|3300  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2970                                                                                                                      |     36|
|3301  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__3      |      8|
|3302  |    mac_muladd_10s_9s_18ns_18_1_1_U2134                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_997                                                                                                                               |     78|
|3303  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2969                                                                                                                      |     78|
|3304  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__44   |      8|
|3305  |    mac_muladd_10s_9s_18ns_18_1_1_U2135                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_998                                                                                                                               |     34|
|3306  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2968                                                                                                                      |     34|
|3307  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__55   |      8|
|3308  |    mac_muladd_10s_9s_18ns_18_1_1_U2136                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_999                                                                                                                               |     51|
|3309  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2967                                                                                                                      |     51|
|3310  |    mac_muladd_10s_9s_18ns_18_1_1_U2137                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1000                                                                                                                              |     23|
|3311  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2966                                                                                                                      |     23|
|3312  |    mac_muladd_10s_9s_18ns_18_1_1_U2138                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1001                                                                                                                              |     25|
|3313  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2965                                                                                                                      |     25|
|3314  |    mac_muladd_10s_9s_18ns_18_1_1_U2139                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1002                                                                                                                              |     28|
|3315  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2964                                                                                                                      |     28|
|3316  |    mac_muladd_10s_9s_18ns_18_1_1_U2140                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1003                                                                                                                              |     27|
|3317  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2963                                                                                                                      |     27|
|3318  |    mac_muladd_10s_9s_18ns_18_1_1_U2141                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1004                                                                                                                              |     34|
|3319  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2962                                                                                                                      |     34|
|3320  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__124  |      8|
|3321  |    mac_muladd_10s_9s_18ns_18_1_1_U2142                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1005                                                                                                                              |     32|
|3322  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2961                                                                                                                      |     32|
|3323  |    mac_muladd_10s_9s_18ns_18_1_1_U2143                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1006                                                                                                                              |     29|
|3324  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2960                                                                                                                      |     29|
|3325  |    mac_muladd_10s_9s_18ns_18_1_1_U2144                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1007                                                                                                                              |     91|
|3326  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2959                                                                                                                      |     91|
|3327  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__144  |      8|
|3328  |    mac_muladd_10s_9s_18ns_18_1_1_U2145                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1008                                                                                                                              |     24|
|3329  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2958                                                                                                                      |     24|
|3330  |    mac_muladd_10s_9s_18ns_18_1_1_U2146                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1009                                                                                                                              |     34|
|3331  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2957                                                                                                                      |     34|
|3332  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__56   |      8|
|3333  |    mac_muladd_10s_9s_18ns_18_1_1_U2147                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1010                                                                                                                              |     49|
|3334  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2956                                                                                                                      |     49|
|3335  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__134  |      8|
|3336  |    mac_muladd_10s_9s_18ns_18_1_1_U2148                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1011                                                                                                                              |     50|
|3337  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2955                                                                                                                      |     50|
|3338  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__45   |      8|
|3339  |    mac_muladd_10s_9s_18ns_18_1_1_U2149                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1012                                                                                                                              |     24|
|3340  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2954                                                                                                                      |     24|
|3341  |    mac_muladd_10s_9s_18ns_18_1_1_U2150                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1013                                                                                                                              |     30|
|3342  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2953                                                                                                                      |     30|
|3343  |    mac_muladd_10s_9s_18ns_18_1_1_U2151                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1014                                                                                                                              |     44|
|3344  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2952                                                                                                                      |     44|
|3345  |    mac_muladd_10s_9s_18ns_18_1_1_U2172                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1015                                                                                                                              |     20|
|3346  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2951                                                                                                                      |     20|
|3347  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|3348  |    mac_muladd_10s_9s_18ns_18_1_1_U2193                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1016                                                                                                                              |     30|
|3349  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2950                                                                                                                      |     30|
|3350  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__4      |      8|
|3351  |    mac_muladd_10s_9s_18ns_18_1_1_U2194                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1017                                                                                                                              |     69|
|3352  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2949                                                                                                                      |     69|
|3353  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__98   |      8|
|3354  |    mac_muladd_10s_9s_18ns_18_1_1_U2195                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1018                                                                                                                              |     35|
|3355  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2948                                                                                                                      |     35|
|3356  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|3357  |    mac_muladd_10s_9s_18ns_18_1_1_U2196                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1019                                                                                                                              |     61|
|3358  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2947                                                                                                                      |     61|
|3359  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|3360  |    mac_muladd_10s_9s_18ns_18_1_1_U2197                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1020                                                                                                                              |     30|
|3361  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2946                                                                                                                      |     30|
|3362  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__66   |      8|
|3363  |    mac_muladd_10s_9s_18ns_18_1_1_U2198                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1021                                                                                                                              |     31|
|3364  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2945                                                                                                                      |     31|
|3365  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__70   |      8|
|3366  |    mac_muladd_10s_9s_18ns_18_1_1_U2199                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1022                                                                                                                              |     31|
|3367  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2944                                                                                                                      |     31|
|3368  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__1      |      8|
|3369  |    mac_muladd_10s_9s_18ns_18_1_1_U2200                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1023                                                                                                                              |     29|
|3370  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2943                                                                                                                      |     29|
|3371  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__2      |      8|
|3372  |    mac_muladd_10s_9s_18ns_18_1_1_U2201                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1024                                                                                                                              |     35|
|3373  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2942                                                                                                                      |     35|
|3374  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14   |      8|
|3375  |    mac_muladd_10s_9s_18ns_18_1_1_U2202                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1025                                                                                                                              |     35|
|3376  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2941                                                                                                                      |     35|
|3377  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26   |      8|
|3378  |    mac_muladd_10s_9s_18ns_18_1_1_U2203                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1026                                                                                                                              |     30|
|3379  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2940                                                                                                                      |     30|
|3380  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__54   |      8|
|3381  |    mac_muladd_10s_9s_18ns_18_1_1_U2204                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1027                                                                                                                              |     93|
|3382  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2939                                                                                                                      |     93|
|3383  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__76   |      8|
|3384  |    mac_muladd_10s_9s_18ns_18_1_1_U2205                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1028                                                                                                                              |     41|
|3385  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2938                                                                                                                      |     41|
|3386  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__59   |      8|
|3387  |    mac_muladd_10s_9s_18ns_18_1_1_U2206                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1029                                                                                                                              |     33|
|3388  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2937                                                                                                                      |     33|
|3389  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|3390  |    mac_muladd_10s_9s_18ns_18_1_1_U2207                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1030                                                                                                                              |     48|
|3391  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2936                                                                                                                      |     48|
|3392  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|3393  |    mac_muladd_10s_9s_18ns_18_1_1_U2208                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1031                                                                                                                              |     58|
|3394  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2935                                                                                                                      |     58|
|3395  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__65   |      8|
|3396  |    mac_muladd_10s_9s_18ns_18_1_1_U2209                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1032                                                                                                                              |     31|
|3397  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2934                                                                                                                      |     31|
|3398  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__38   |      8|
|3399  |    mac_muladd_10s_9s_18ns_18_1_1_U2210                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1033                                                                                                                              |     33|
|3400  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2933                                                                                                                      |     33|
|3401  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__30   |      8|
|3402  |    mac_muladd_10s_9s_18ns_18_1_1_U2211                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1034                                                                                                                              |     55|
|3403  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2932                                                                                                                      |     55|
|3404  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__3      |      8|
|3405  |    mac_muladd_10s_9s_18ns_18_1_1_U2232                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1035                                                                                                                              |     13|
|3406  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2931                                                                                                                      |     13|
|3407  |    mac_muladd_10s_9s_18ns_18_1_1_U2253                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1036                                                                                                                              |     23|
|3408  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2930                                                                                                                      |     23|
|3409  |    mac_muladd_10s_9s_18ns_18_1_1_U2254                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1037                                                                                                                              |     60|
|3410  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2929                                                                                                                      |     60|
|3411  |    mac_muladd_10s_9s_18ns_18_1_1_U2255                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1038                                                                                                                              |     26|
|3412  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2928                                                                                                                      |     26|
|3413  |    mac_muladd_10s_9s_18ns_18_1_1_U2256                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1039                                                                                                                              |     50|
|3414  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2927                                                                                                                      |     50|
|3415  |    mac_muladd_10s_9s_18ns_18_1_1_U2257                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1040                                                                                                                              |     23|
|3416  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2926                                                                                                                      |     23|
|3417  |    mac_muladd_10s_9s_18ns_18_1_1_U2258                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1041                                                                                                                              |     24|
|3418  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2925                                                                                                                      |     24|
|3419  |    mac_muladd_10s_9s_18ns_18_1_1_U2259                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1042                                                                                                                              |     24|
|3420  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2924                                                                                                                      |     24|
|3421  |    mac_muladd_10s_9s_18ns_18_1_1_U2260                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1043                                                                                                                              |     23|
|3422  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2923                                                                                                                      |     23|
|3423  |    mac_muladd_10s_9s_18ns_18_1_1_U2261                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1044                                                                                                                              |     31|
|3424  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2922                                                                                                                      |     31|
|3425  |    mac_muladd_10s_9s_18ns_18_1_1_U2262                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1045                                                                                                                              |     38|
|3426  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2921                                                                                                                      |     38|
|3427  |    mac_muladd_10s_9s_18ns_18_1_1_U2263                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1046                                                                                                                              |     32|
|3428  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2920                                                                                                                      |     32|
|3429  |    mac_muladd_10s_9s_18ns_18_1_1_U2264                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1047                                                                                                                              |     89|
|3430  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2919                                                                                                                      |     89|
|3431  |    mac_muladd_10s_9s_18ns_18_1_1_U2265                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1048                                                                                                                              |     32|
|3432  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2918                                                                                                                      |     32|
|3433  |    mac_muladd_10s_9s_18ns_18_1_1_U2266                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1049                                                                                                                              |     33|
|3434  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2917                                                                                                                      |     33|
|3435  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__72   |      8|
|3436  |    mac_muladd_10s_9s_18ns_18_1_1_U2267                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1050                                                                                                                              |     50|
|3437  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2916                                                                                                                      |     50|
|3438  |    mac_muladd_10s_9s_18ns_18_1_1_U2268                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1051                                                                                                                              |     49|
|3439  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2915                                                                                                                      |     49|
|3440  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__65   |      8|
|3441  |    mac_muladd_10s_9s_18ns_18_1_1_U2269                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1052                                                                                                                              |     24|
|3442  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2914                                                                                                                      |     24|
|3443  |    mac_muladd_10s_9s_18ns_18_1_1_U2270                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1053                                                                                                                              |     29|
|3444  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2913                                                                                                                      |     29|
|3445  |    mac_muladd_10s_9s_18ns_18_1_1_U2271                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1054                                                                                                                              |     44|
|3446  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2912                                                                                                                      |     44|
|3447  |    mac_muladd_10s_9s_18ns_18_1_1_U2292                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1055                                                                                                                              |     20|
|3448  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2911                                                                                                                      |     20|
|3449  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|3450  |    mac_muladd_10s_9s_18ns_18_1_1_U2313                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1056                                                                                                                              |     30|
|3451  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2910                                                                                                                      |     30|
|3452  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel         |      8|
|3453  |    mac_muladd_10s_9s_18ns_18_1_1_U2314                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1057                                                                                                                              |     46|
|3454  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2909                                                                                                                      |     46|
|3455  |    mac_muladd_10s_9s_18ns_18_1_1_U2315                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1058                                                                                                                              |     93|
|3456  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2908                                                                                                                      |     93|
|3457  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__42   |      8|
|3458  |    mac_muladd_10s_9s_18ns_18_1_1_U2316                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1059                                                                                                                              |     61|
|3459  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2907                                                                                                                      |     61|
|3460  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__126  |      8|
|3461  |    mac_muladd_10s_9s_18ns_18_1_1_U2317                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1060                                                                                                                              |     30|
|3462  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2906                                                                                                                      |     30|
|3463  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__63   |      8|
|3464  |    mac_muladd_10s_9s_18ns_18_1_1_U2318                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1061                                                                                                                              |     31|
|3465  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2905                                                                                                                      |     31|
|3466  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__70   |      8|
|3467  |    mac_muladd_10s_9s_18ns_18_1_1_U2319                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1062                                                                                                                              |     31|
|3468  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2904                                                                                                                      |     31|
|3469  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__2      |      8|
|3470  |    mac_muladd_10s_9s_18ns_18_1_1_U2320                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1063                                                                                                                              |     30|
|3471  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2903                                                                                                                      |     30|
|3472  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__4      |      8|
|3473  |    mac_muladd_10s_9s_18ns_18_1_1_U2321                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1064                                                                                                                              |     38|
|3474  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2902                                                                                                                      |     38|
|3475  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|3476  |    mac_muladd_10s_9s_18ns_18_1_1_U2322                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1065                                                                                                                              |     38|
|3477  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2901                                                                                                                      |     38|
|3478  |    mac_muladd_10s_9s_18ns_18_1_1_U2323                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1066                                                                                                                              |     23|
|3479  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2900                                                                                                                      |     23|
|3480  |    mac_muladd_10s_9s_18ns_18_1_1_U2324                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1067                                                                                                                              |     55|
|3481  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2899                                                                                                                      |     55|
|3482  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__81   |      8|
|3483  |    mac_muladd_10s_9s_18ns_18_1_1_U2325                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1068                                                                                                                              |     39|
|3484  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2898                                                                                                                      |     39|
|3485  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__49   |      8|
|3486  |    mac_muladd_10s_9s_18ns_18_1_1_U2326                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1069                                                                                                                              |     48|
|3487  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2897                                                                                                                      |     48|
|3488  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__1      |      8|
|3489  |    mac_muladd_10s_9s_18ns_18_1_1_U2327                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1070                                                                                                                              |     37|
|3490  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2896                                                                                                                      |     37|
|3491  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__5      |      8|
|3492  |    mac_muladd_10s_9s_18ns_18_1_1_U2328                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1071                                                                                                                              |     29|
|3493  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2895                                                                                                                      |     29|
|3494  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel         |      8|
|3495  |    mac_muladd_10s_9s_18ns_18_1_1_U2329                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1072                                                                                                                              |     31|
|3496  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2894                                                                                                                      |     31|
|3497  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|3498  |    mac_muladd_10s_9s_18ns_18_1_1_U2330                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1073                                                                                                                              |     52|
|3499  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2893                                                                                                                      |     52|
|3500  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__41   |      8|
|3501  |    mac_muladd_10s_9s_18ns_18_1_1_U2331                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1074                                                                                                                              |     51|
|3502  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2892                                                                                                                      |     51|
|3503  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__5      |      8|
|3504  |    mac_muladd_10s_9s_18ns_18_1_1_U2352                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1075                                                                                                                              |     20|
|3505  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2891                                                                                                                      |     20|
|3506  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|3507  |    mac_muladd_10s_9s_18ns_18_1_1_U2373                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1076                                                                                                                              |     36|
|3508  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2890                                                                                                                      |     36|
|3509  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel         |      8|
|3510  |    mac_muladd_10s_9s_18ns_18_1_1_U2374                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1077                                                                                                                              |     68|
|3511  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2889                                                                                                                      |     68|
|3512  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__34   |      8|
|3513  |    mac_muladd_10s_9s_18ns_18_1_1_U2375                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1078                                                                                                                              |     39|
|3514  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2888                                                                                                                      |     39|
|3515  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|3516  |    mac_muladd_10s_9s_18ns_18_1_1_U2376                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1079                                                                                                                              |     52|
|3517  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2887                                                                                                                      |     52|
|3518  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__132  |      8|
|3519  |    mac_muladd_10s_9s_18ns_18_1_1_U2377                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1080                                                                                                                              |     39|
|3520  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2886                                                                                                                      |     39|
|3521  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|3522  |    mac_muladd_10s_9s_18ns_18_1_1_U2378                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1081                                                                                                                              |     36|
|3523  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2885                                                                                                                      |     36|
|3524  |    mac_muladd_10s_9s_18ns_18_1_1_U2379                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1082                                                                                                                              |     22|
|3525  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2884                                                                                                                      |     22|
|3526  |    mac_muladd_10s_9s_18ns_18_1_1_U2380                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1083                                                                                                                              |     20|
|3527  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2883                                                                                                                      |     20|
|3528  |    mac_muladd_10s_9s_18ns_18_1_1_U2381                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1084                                                                                                                              |     39|
|3529  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2882                                                                                                                      |     39|
|3530  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|3531  |    mac_muladd_10s_9s_18ns_18_1_1_U2382                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1085                                                                                                                              |     44|
|3532  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2881                                                                                                                      |     44|
|3533  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|3534  |    mac_muladd_10s_9s_18ns_18_1_1_U2383                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1086                                                                                                                              |     41|
|3535  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2880                                                                                                                      |     41|
|3536  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6    |      8|
|3537  |    mac_muladd_10s_9s_18ns_18_1_1_U2384                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1087                                                                                                                              |     97|
|3538  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2879                                                                                                                      |     97|
|3539  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|3540  |    mac_muladd_10s_9s_18ns_18_1_1_U2385                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1088                                                                                                                              |     36|
|3541  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2878                                                                                                                      |     36|
|3542  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|3543  |    mac_muladd_10s_9s_18ns_18_1_1_U2386                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1089                                                                                                                              |     39|
|3544  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2877                                                                                                                      |     39|
|3545  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|3546  |    mac_muladd_10s_9s_18ns_18_1_1_U2387                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1090                                                                                                                              |     54|
|3547  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2876                                                                                                                      |     54|
|3548  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23   |      8|
|3549  |    mac_muladd_10s_9s_18ns_18_1_1_U2388                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1091                                                                                                                              |     49|
|3550  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2875                                                                                                                      |     49|
|3551  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|3552  |    mac_muladd_10s_9s_18ns_18_1_1_U2389                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1092                                                                                                                              |     40|
|3553  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2874                                                                                                                      |     40|
|3554  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|3555  |    mac_muladd_10s_9s_18ns_18_1_1_U2390                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1093                                                                                                                              |     37|
|3556  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2873                                                                                                                      |     37|
|3557  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|3558  |    mac_muladd_10s_9s_18ns_18_1_1_U2391                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1094                                                                                                                              |     37|
|3559  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2872                                                                                                                      |     37|
|3560  |    mac_muladd_10s_9s_18ns_18_1_1_U2412                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1095                                                                                                                              |     20|
|3561  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2871                                                                                                                      |     20|
|3562  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|3563  |    mac_muladd_10s_9s_18ns_18_1_1_U2433                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1096                                                                                                                              |     36|
|3564  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2870                                                                                                                      |     36|
|3565  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__2      |      8|
|3566  |    mac_muladd_10s_9s_18ns_18_1_1_U2434                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1097                                                                                                                              |     67|
|3567  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2869                                                                                                                      |     67|
|3568  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__46   |      8|
|3569  |    mac_muladd_10s_9s_18ns_18_1_1_U2435                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1098                                                                                                                              |     35|
|3570  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2868                                                                                                                      |     35|
|3571  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__89   |      8|
|3572  |    mac_muladd_10s_9s_18ns_18_1_1_U2436                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1099                                                                                                                              |     53|
|3573  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2867                                                                                                                      |     53|
|3574  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|3575  |    mac_muladd_10s_9s_18ns_18_1_1_U2437                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1100                                                                                                                              |     41|
|3576  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2866                                                                                                                      |     41|
|3577  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|3578  |    mac_muladd_10s_9s_18ns_18_1_1_U2438                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1101                                                                                                                              |     26|
|3579  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2865                                                                                                                      |     26|
|3580  |    mac_muladd_10s_9s_18ns_18_1_1_U2439                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1102                                                                                                                              |     21|
|3581  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2864                                                                                                                      |     21|
|3582  |    mac_muladd_10s_9s_18ns_18_1_1_U2440                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1103                                                                                                                              |     20|
|3583  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2863                                                                                                                      |     20|
|3584  |    mac_muladd_10s_9s_18ns_18_1_1_U2441                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1104                                                                                                                              |     35|
|3585  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2862                                                                                                                      |     35|
|3586  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__87   |      8|
|3587  |    mac_muladd_10s_9s_18ns_18_1_1_U2442                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1105                                                                                                                              |     44|
|3588  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2861                                                                                                                      |     44|
|3589  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|3590  |    mac_muladd_10s_9s_18ns_18_1_1_U2443                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1106                                                                                                                              |     41|
|3591  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2860                                                                                                                      |     41|
|3592  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26   |      8|
|3593  |    mac_muladd_10s_9s_18ns_18_1_1_U2444                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1107                                                                                                                              |    102|
|3594  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2859                                                                                                                      |    102|
|3595  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|3596  |    mac_muladd_10s_9s_18ns_18_1_1_U2445                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1108                                                                                                                              |     41|
|3597  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2858                                                                                                                      |     41|
|3598  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__28   |      8|
|3599  |    mac_muladd_10s_9s_18ns_18_1_1_U2446                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1109                                                                                                                              |     33|
|3600  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2857                                                                                                                      |     33|
|3601  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|3602  |    mac_muladd_10s_9s_18ns_18_1_1_U2447                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1110                                                                                                                              |     48|
|3603  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2856                                                                                                                      |     48|
|3604  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|3605  |    mac_muladd_10s_9s_18ns_18_1_1_U2448                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1111                                                                                                                              |     49|
|3606  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2855                                                                                                                      |     49|
|3607  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23   |      8|
|3608  |    mac_muladd_10s_9s_18ns_18_1_1_U2449                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1112                                                                                                                              |     40|
|3609  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2854                                                                                                                      |     40|
|3610  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|3611  |    mac_muladd_10s_9s_18ns_18_1_1_U2450                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1113                                                                                                                              |     42|
|3612  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2853                                                                                                                      |     42|
|3613  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3    |      8|
|3614  |    mac_muladd_10s_9s_18ns_18_1_1_U2451                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1114                                                                                                                              |     46|
|3615  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2852                                                                                                                      |     46|
|3616  |    mac_muladd_10s_9s_18ns_18_1_1_U2472                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1115                                                                                                                              |     20|
|3617  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2851                                                                                                                      |     20|
|3618  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|3619  |    mac_muladd_10s_9s_18ns_18_1_1_U2493                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1116                                                                                                                              |     30|
|3620  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2850                                                                                                                      |     30|
|3621  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__1      |      8|
|3622  |    mac_muladd_10s_9s_18ns_18_1_1_U2494                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1117                                                                                                                              |     44|
|3623  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2849                                                                                                                      |     44|
|3624  |    mac_muladd_10s_9s_18ns_18_1_1_U2495                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1118                                                                                                                              |     53|
|3625  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2848                                                                                                                      |     53|
|3626  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26   |      8|
|3627  |    mac_muladd_10s_9s_18ns_18_1_1_U2496                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1119                                                                                                                              |     93|
|3628  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2847                                                                                                                      |     93|
|3629  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|3630  |    mac_muladd_10s_9s_18ns_18_1_1_U2497                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1120                                                                                                                              |     35|
|3631  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2846                                                                                                                      |     35|
|3632  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__47   |      8|
|3633  |    mac_muladd_10s_9s_18ns_18_1_1_U2498                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1121                                                                                                                              |     31|
|3634  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2845                                                                                                                      |     31|
|3635  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24   |      8|
|3636  |    mac_muladd_10s_9s_18ns_18_1_1_U2499                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1122                                                                                                                              |     23|
|3637  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2844                                                                                                                      |     23|
|3638  |    mac_muladd_10s_9s_18ns_18_1_1_U2500                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1123                                                                                                                              |     26|
|3639  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2843                                                                                                                      |     26|
|3640  |    mac_muladd_10s_9s_18ns_18_1_1_U2501                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1124                                                                                                                              |     43|
|3641  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2842                                                                                                                      |     43|
|3642  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__49   |      8|
|3643  |    mac_muladd_10s_9s_18ns_18_1_1_U2502                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1125                                                                                                                              |     33|
|3644  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2841                                                                                                                      |     33|
|3645  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__67   |      8|
|3646  |    mac_muladd_10s_9s_18ns_18_1_1_U2503                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1126                                                                                                                              |     23|
|3647  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2840                                                                                                                      |     23|
|3648  |    mac_muladd_10s_9s_18ns_18_1_1_U2504                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1127                                                                                                                              |     46|
|3649  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2839                                                                                                                      |     46|
|3650  |    mac_muladd_10s_9s_18ns_18_1_1_U2505                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1128                                                                                                                              |     23|
|3651  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2838                                                                                                                      |     23|
|3652  |    mac_muladd_10s_9s_18ns_18_1_1_U2506                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1129                                                                                                                              |     49|
|3653  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2837                                                                                                                      |     49|
|3654  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__4      |      8|
|3655  |    mac_muladd_10s_9s_18ns_18_1_1_U2507                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1130                                                                                                                              |     31|
|3656  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2836                                                                                                                      |     31|
|3657  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__3      |      8|
|3658  |    mac_muladd_10s_9s_18ns_18_1_1_U2508                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1131                                                                                                                              |     30|
|3659  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2835                                                                                                                      |     30|
|3660  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__15     |      8|
|3661  |    mac_muladd_10s_9s_18ns_18_1_1_U2509                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1132                                                                                                                              |     47|
|3662  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2834                                                                                                                      |     47|
|3663  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|3664  |    mac_muladd_10s_9s_18ns_18_1_1_U2510                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1133                                                                                                                              |     38|
|3665  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2833                                                                                                                      |     38|
|3666  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__37   |      8|
|3667  |    mac_muladd_10s_9s_18ns_18_1_1_U2511                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1134                                                                                                                              |     45|
|3668  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2832                                                                                                                      |     45|
|3669  |    mac_muladd_10s_9s_18ns_18_1_1_U2532                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1135                                                                                                                              |     20|
|3670  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2831                                                                                                                      |     20|
|3671  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|3672  |    mac_muladd_10s_9s_18ns_18_1_1_U2553                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1136                                                                                                                              |     34|
|3673  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2830                                                                                                                      |     34|
|3674  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__4      |      8|
|3675  |    mac_muladd_10s_9s_18ns_18_1_1_U2554                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1137                                                                                                                              |     67|
|3676  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2829                                                                                                                      |     67|
|3677  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__36   |      8|
|3678  |    mac_muladd_10s_9s_18ns_18_1_1_U2555                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1138                                                                                                                              |     34|
|3679  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2828                                                                                                                      |     34|
|3680  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__52   |      8|
|3681  |    mac_muladd_10s_9s_18ns_18_1_1_U2556                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1139                                                                                                                              |     54|
|3682  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2827                                                                                                                      |     54|
|3683  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__64   |      8|
|3684  |    mac_muladd_10s_9s_18ns_18_1_1_U2557                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1140                                                                                                                              |     40|
|3685  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2826                                                                                                                      |     40|
|3686  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|3687  |    mac_muladd_10s_9s_18ns_18_1_1_U2558                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1141                                                                                                                              |     32|
|3688  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2825                                                                                                                      |     32|
|3689  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__109  |      8|
|3690  |    mac_muladd_10s_9s_18ns_18_1_1_U2559                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1142                                                                                                                              |     25|
|3691  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2824                                                                                                                      |     25|
|3692  |    mac_muladd_10s_9s_18ns_18_1_1_U2560                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1143                                                                                                                              |     25|
|3693  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2823                                                                                                                      |     25|
|3694  |    mac_muladd_10s_9s_18ns_18_1_1_U2561                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1144                                                                                                                              |     35|
|3695  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2822                                                                                                                      |     35|
|3696  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__45   |      8|
|3697  |    mac_muladd_10s_9s_18ns_18_1_1_U2562                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1145                                                                                                                              |     35|
|3698  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2821                                                                                                                      |     35|
|3699  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__100  |      8|
|3700  |    mac_muladd_10s_9s_18ns_18_1_1_U2563                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1146                                                                                                                              |     30|
|3701  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2820                                                                                                                      |     30|
|3702  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|3703  |    mac_muladd_10s_9s_18ns_18_1_1_U2564                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1147                                                                                                                              |     93|
|3704  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2819                                                                                                                      |     93|
|3705  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__47   |      8|
|3706  |    mac_muladd_10s_9s_18ns_18_1_1_U2565                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1148                                                                                                                              |     30|
|3707  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2818                                                                                                                      |     30|
|3708  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|3709  |    mac_muladd_10s_9s_18ns_18_1_1_U2566                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1149                                                                                                                              |     33|
|3710  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2817                                                                                                                      |     33|
|3711  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|3712  |    mac_muladd_10s_9s_18ns_18_1_1_U2567                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1150                                                                                                                              |     48|
|3713  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2816                                                                                                                      |     48|
|3714  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__80   |      8|
|3715  |    mac_muladd_10s_9s_18ns_18_1_1_U2568                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1151                                                                                                                              |     58|
|3716  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2815                                                                                                                      |     58|
|3717  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__89   |      8|
|3718  |    mac_muladd_10s_9s_18ns_18_1_1_U2569                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1152                                                                                                                              |     31|
|3719  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2814                                                                                                                      |     31|
|3720  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__112  |      8|
|3721  |    mac_muladd_10s_9s_18ns_18_1_1_U2570                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1153                                                                                                                              |     33|
|3722  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2813                                                                                                                      |     33|
|3723  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__92   |      8|
|3724  |    mac_muladd_10s_9s_18ns_18_1_1_U2571                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1154                                                                                                                              |     44|
|3725  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2812                                                                                                                      |     44|
|3726  |    mac_muladd_10s_9s_18ns_18_1_1_U2592                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1155                                                                                                                              |     20|
|3727  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2811                                                                                                                      |     20|
|3728  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|3729  |    mac_muladd_10s_9s_18ns_18_1_1_U2613                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1156                                                                                                                              |     36|
|3730  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2810                                                                                                                      |     36|
|3731  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel         |      8|
|3732  |    mac_muladd_10s_9s_18ns_18_1_1_U2614                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1157                                                                                                                              |     62|
|3733  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2809                                                                                                                      |     62|
|3734  |    mac_muladd_10s_9s_18ns_18_1_1_U2615                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1158                                                                                                                              |     27|
|3735  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2808                                                                                                                      |     27|
|3736  |    mac_muladd_10s_9s_18ns_18_1_1_U2616                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1159                                                                                                                              |     47|
|3737  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2807                                                                                                                      |     47|
|3738  |    mac_muladd_10s_9s_18ns_18_1_1_U2617                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1160                                                                                                                              |     24|
|3739  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2806                                                                                                                      |     24|
|3740  |    mac_muladd_10s_9s_18ns_18_1_1_U2618                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1161                                                                                                                              |     26|
|3741  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2805                                                                                                                      |     26|
|3742  |    mac_muladd_10s_9s_18ns_18_1_1_U2619                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1162                                                                                                                              |     31|
|3743  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2804                                                                                                                      |     31|
|3744  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__9      |      8|
|3745  |    mac_muladd_10s_9s_18ns_18_1_1_U2620                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1163                                                                                                                              |     30|
|3746  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2803                                                                                                                      |     30|
|3747  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel         |      8|
|3748  |    mac_muladd_10s_9s_18ns_18_1_1_U2621                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1164                                                                                                                              |     27|
|3749  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2802                                                                                                                      |     27|
|3750  |    mac_muladd_10s_9s_18ns_18_1_1_U2622                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1165                                                                                                                              |     28|
|3751  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2801                                                                                                                      |     28|
|3752  |    mac_muladd_10s_9s_18ns_18_1_1_U2623                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1166                                                                                                                              |     25|
|3753  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2800                                                                                                                      |     25|
|3754  |    mac_muladd_10s_9s_18ns_18_1_1_U2624                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1167                                                                                                                              |     83|
|3755  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2799                                                                                                                      |     83|
|3756  |    mac_muladd_10s_9s_18ns_18_1_1_U2625                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1168                                                                                                                              |     25|
|3757  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2798                                                                                                                      |     25|
|3758  |    mac_muladd_10s_9s_18ns_18_1_1_U2626                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1169                                                                                                                              |     26|
|3759  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2797                                                                                                                      |     26|
|3760  |    mac_muladd_10s_9s_18ns_18_1_1_U2627                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1170                                                                                                                              |     41|
|3761  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2796                                                                                                                      |     41|
|3762  |    mac_muladd_10s_9s_18ns_18_1_1_U2628                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1171                                                                                                                              |     42|
|3763  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2795                                                                                                                      |     42|
|3764  |    mac_muladd_10s_9s_18ns_18_1_1_U2629                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1172                                                                                                                              |     24|
|3765  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2794                                                                                                                      |     24|
|3766  |    mac_muladd_10s_9s_18ns_18_1_1_U2630                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1173                                                                                                                              |     26|
|3767  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2793                                                                                                                      |     26|
|3768  |    mac_muladd_10s_9s_18ns_18_1_1_U2631                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1174                                                                                                                              |     55|
|3769  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2792                                                                                                                      |     55|
|3770  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__11     |      8|
|3771  |    mac_muladd_10s_9s_18ns_18_1_1_U2652                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1175                                                                                                                              |     20|
|3772  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2791                                                                                                                      |     20|
|3773  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1    |      8|
|3774  |    mac_muladd_10s_9s_18ns_18_1_1_U2673                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1176                                                                                                                              |     30|
|3775  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2790                                                                                                                      |     30|
|3776  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__17     |      8|
|3777  |    mac_muladd_10s_9s_18ns_18_1_1_U2674                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1177                                                                                                                              |     76|
|3778  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2789                                                                                                                      |     76|
|3779  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__91   |      8|
|3780  |    mac_muladd_10s_9s_18ns_18_1_1_U2675                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1178                                                                                                                              |     34|
|3781  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2788                                                                                                                      |     34|
|3782  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__84   |      8|
|3783  |    mac_muladd_10s_9s_18ns_18_1_1_U2676                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1179                                                                                                                              |     64|
|3784  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2787                                                                                                                      |     64|
|3785  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|3786  |    mac_muladd_10s_9s_18ns_18_1_1_U2677                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1180                                                                                                                              |     39|
|3787  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2786                                                                                                                      |     39|
|3788  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|3789  |    mac_muladd_10s_9s_18ns_18_1_1_U2678                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1181                                                                                                                              |     40|
|3790  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2785                                                                                                                      |     40|
|3791  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__52   |      8|
|3792  |    mac_muladd_10s_9s_18ns_18_1_1_U2679                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1182                                                                                                                              |     41|
|3793  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2784                                                                                                                      |     41|
|3794  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__7      |      8|
|3795  |    mac_muladd_10s_9s_18ns_18_1_1_U2680                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1183                                                                                                                              |     30|
|3796  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2783                                                                                                                      |     30|
|3797  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__20     |      8|
|3798  |    mac_muladd_10s_9s_18ns_18_1_1_U2681                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1184                                                                                                                              |     42|
|3799  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2782                                                                                                                      |     42|
|3800  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__37   |      8|
|3801  |    mac_muladd_10s_9s_18ns_18_1_1_U2682                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1185                                                                                                                              |     45|
|3802  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2781                                                                                                                      |     45|
|3803  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__59   |      8|
|3804  |    mac_muladd_10s_9s_18ns_18_1_1_U2683                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1186                                                                                                                              |     39|
|3805  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2780                                                                                                                      |     39|
|3806  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__81   |      8|
|3807  |    mac_muladd_10s_9s_18ns_18_1_1_U2684                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1187                                                                                                                              |    102|
|3808  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2779                                                                                                                      |    102|
|3809  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|3810  |    mac_muladd_10s_9s_18ns_18_1_1_U2685                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1188                                                                                                                              |     42|
|3811  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2778                                                                                                                      |     42|
|3812  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__77   |      8|
|3813  |    mac_muladd_10s_9s_18ns_18_1_1_U2686                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1189                                                                                                                              |     33|
|3814  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2777                                                                                                                      |     33|
|3815  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|3816  |    mac_muladd_10s_9s_18ns_18_1_1_U2687                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1190                                                                                                                              |     48|
|3817  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2776                                                                                                                      |     48|
|3818  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__55   |      8|
|3819  |    mac_muladd_10s_9s_18ns_18_1_1_U2688                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1191                                                                                                                              |     49|
|3820  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2775                                                                                                                      |     49|
|3821  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__82   |      8|
|3822  |    mac_muladd_10s_9s_18ns_18_1_1_U2689                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1192                                                                                                                              |     32|
|3823  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2774                                                                                                                      |     32|
|3824  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__138  |      8|
|3825  |    mac_muladd_10s_9s_18ns_18_1_1_U2690                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1193                                                                                                                              |     43|
|3826  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2773                                                                                                                      |     43|
|3827  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__41   |      8|
|3828  |    mac_muladd_10s_9s_18ns_18_1_1_U2691                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1194                                                                                                                              |     55|
|3829  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2772                                                                                                                      |     55|
|3830  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__8      |      8|
|3831  |    mac_muladd_10s_9s_18ns_18_1_1_U2712                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1195                                                                                                                              |     20|
|3832  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2771                                                                                                                      |     20|
|3833  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|3834  |    mac_muladd_10s_9s_18ns_18_1_1_U2733                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1196                                                                                                                              |     22|
|3835  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2770                                                                                                                      |     22|
|3836  |    mac_muladd_10s_9s_18ns_18_1_1_U2734                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1197                                                                                                                              |     46|
|3837  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2769                                                                                                                      |     46|
|3838  |    mac_muladd_10s_9s_18ns_18_1_1_U2735                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1198                                                                                                                              |     92|
|3839  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2768                                                                                                                      |     92|
|3840  |    mac_muladd_10s_9s_18ns_18_1_1_U2736                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1199                                                                                                                              |     49|
|3841  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2767                                                                                                                      |     49|
|3842  |    mac_muladd_10s_9s_18ns_18_1_1_U2737                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1200                                                                                                                              |     32|
|3843  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2766                                                                                                                      |     32|
|3844  |    mac_muladd_10s_9s_18ns_18_1_1_U2738                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1201                                                                                                                              |     31|
|3845  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2765                                                                                                                      |     31|
|3846  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22   |      8|
|3847  |    mac_muladd_10s_9s_18ns_18_1_1_U2739                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1202                                                                                                                              |     33|
|3848  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2764                                                                                                                      |     33|
|3849  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__6      |      8|
|3850  |    mac_muladd_10s_9s_18ns_18_1_1_U2740                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1203                                                                                                                              |     30|
|3851  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2763                                                                                                                      |     30|
|3852  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__7      |      8|
|3853  |    mac_muladd_10s_9s_18ns_18_1_1_U2741                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1204                                                                                                                              |     33|
|3854  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2762                                                                                                                      |     33|
|3855  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__131  |      8|
|3856  |    mac_muladd_10s_9s_18ns_18_1_1_U2742                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1205                                                                                                                              |     35|
|3857  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2761                                                                                                                      |     35|
|3858  |    mac_muladd_10s_9s_18ns_18_1_1_U2743                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1206                                                                                                                              |     23|
|3859  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2760                                                                                                                      |     23|
|3860  |    mac_muladd_10s_9s_18ns_18_1_1_U2744                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1207                                                                                                                              |     49|
|3861  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2759                                                                                                                      |     49|
|3862  |    mac_muladd_10s_9s_18ns_18_1_1_U2745                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1208                                                                                                                              |     23|
|3863  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2758                                                                                                                      |     23|
|3864  |    mac_muladd_10s_9s_18ns_18_1_1_U2746                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1209                                                                                                                              |     49|
|3865  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2757                                                                                                                      |     49|
|3866  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__12     |      8|
|3867  |    mac_muladd_10s_9s_18ns_18_1_1_U2747                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1210                                                                                                                              |     31|
|3868  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2756                                                                                                                      |     31|
|3869  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__10     |      8|
|3870  |    mac_muladd_10s_9s_18ns_18_1_1_U2748                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1211                                                                                                                              |     30|
|3871  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2755                                                                                                                      |     30|
|3872  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__1      |      8|
|3873  |    mac_muladd_10s_9s_18ns_18_1_1_U2749                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1212                                                                                                                              |     31|
|3874  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2754                                                                                                                      |     31|
|3875  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|3876  |    mac_muladd_10s_9s_18ns_18_1_1_U2750                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1213                                                                                                                              |     52|
|3877  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2753                                                                                                                      |     52|
|3878  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__116  |      8|
|3879  |    mac_muladd_10s_9s_18ns_18_1_1_U2751                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1214                                                                                                                              |     51|
|3880  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2752                                                                                                                      |     51|
|3881  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__8      |      8|
|3882  |    mac_muladd_10s_9s_18ns_18_1_1_U2772                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1215                                                                                                                              |     20|
|3883  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2751                                                                                                                      |     20|
|3884  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|3885  |    mac_muladd_10s_9s_18ns_18_1_1_U2793                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1216                                                                                                                              |     30|
|3886  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2750                                                                                                                      |     30|
|3887  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel         |      8|
|3888  |    mac_muladd_10s_9s_18ns_18_1_1_U2794                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1217                                                                                                                              |     67|
|3889  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2749                                                                                                                      |     67|
|3890  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__48   |      8|
|3891  |    mac_muladd_10s_9s_18ns_18_1_1_U2795                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1218                                                                                                                              |     35|
|3892  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2748                                                                                                                      |     35|
|3893  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__63   |      8|
|3894  |    mac_muladd_10s_9s_18ns_18_1_1_U2796                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1219                                                                                                                              |     54|
|3895  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2747                                                                                                                      |     54|
|3896  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__72   |      8|
|3897  |    mac_muladd_10s_9s_18ns_18_1_1_U2797                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1220                                                                                                                              |     39|
|3898  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2746                                                                                                                      |     39|
|3899  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__87   |      8|
|3900  |    mac_muladd_10s_9s_18ns_18_1_1_U2798                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1221                                                                                                                              |     40|
|3901  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2745                                                                                                                      |     40|
|3902  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25   |      8|
|3903  |    mac_muladd_10s_9s_18ns_18_1_1_U2799                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1222                                                                                                                              |     37|
|3904  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2744                                                                                                                      |     37|
|3905  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__5      |      8|
|3906  |    mac_muladd_10s_9s_18ns_18_1_1_U2800                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1223                                                                                                                              |     32|
|3907  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2743                                                                                                                      |     32|
|3908  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__6      |      8|
|3909  |    mac_muladd_10s_9s_18ns_18_1_1_U2801                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1224                                                                                                                              |     33|
|3910  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2742                                                                                                                      |     33|
|3911  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__94   |      8|
|3912  |    mac_muladd_10s_9s_18ns_18_1_1_U2802                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1225                                                                                                                              |     35|
|3913  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2741                                                                                                                      |     35|
|3914  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__105  |      8|
|3915  |    mac_muladd_10s_9s_18ns_18_1_1_U2803                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1226                                                                                                                              |     32|
|3916  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2740                                                                                                                      |     32|
|3917  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24   |      8|
|3918  |    mac_muladd_10s_9s_18ns_18_1_1_U2804                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1227                                                                                                                              |     93|
|3919  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2739                                                                                                                      |     93|
|3920  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__52   |      8|
|3921  |    mac_muladd_10s_9s_18ns_18_1_1_U2805                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1228                                                                                                                              |     30|
|3922  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2738                                                                                                                      |     30|
|3923  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23   |      8|
|3924  |    mac_muladd_10s_9s_18ns_18_1_1_U2806                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1229                                                                                                                              |     33|
|3925  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2737                                                                                                                      |     33|
|3926  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__57   |      8|
|3927  |    mac_muladd_10s_9s_18ns_18_1_1_U2807                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1230                                                                                                                              |     48|
|3928  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2736                                                                                                                      |     48|
|3929  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__84   |      8|
|3930  |    mac_muladd_10s_9s_18ns_18_1_1_U2808                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1231                                                                                                                              |     58|
|3931  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2735                                                                                                                      |     58|
|3932  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__35   |      8|
|3933  |    mac_muladd_10s_9s_18ns_18_1_1_U2809                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1232                                                                                                                              |     31|
|3934  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2734                                                                                                                      |     31|
|3935  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|3936  |    mac_muladd_10s_9s_18ns_18_1_1_U2810                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1233                                                                                                                              |     33|
|3937  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2733                                                                                                                      |     33|
|3938  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__78   |      8|
|3939  |    mac_muladd_10s_9s_18ns_18_1_1_U2811                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1234                                                                                                                              |     55|
|3940  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2732                                                                                                                      |     55|
|3941  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2793/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__7      |      8|
|3942  |    mac_muladd_10s_9s_18ns_18_1_1_U2832                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1235                                                                                                                              |     20|
|3943  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2731                                                                                                                      |     20|
|3944  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|3945  |    mac_muladd_10s_9s_18ns_18_1_1_U2853                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1236                                                                                                                              |     30|
|3946  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2730                                                                                                                      |     30|
|3947  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__3      |      8|
|3948  |    mac_muladd_10s_9s_18ns_18_1_1_U2854                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1237                                                                                                                              |     60|
|3949  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2729                                                                                                                      |     60|
|3950  |    mac_muladd_10s_9s_18ns_18_1_1_U2855                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1238                                                                                                                              |     37|
|3951  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2728                                                                                                                      |     37|
|3952  |    mac_muladd_10s_9s_18ns_18_1_1_U2856                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1239                                                                                                                              |     56|
|3953  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2727                                                                                                                      |     56|
|3954  |    mac_muladd_10s_9s_18ns_18_1_1_U2857                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1240                                                                                                                              |     35|
|3955  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2726                                                                                                                      |     35|
|3956  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__44   |      8|
|3957  |    mac_muladd_10s_9s_18ns_18_1_1_U2858                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1241                                                                                                                              |     33|
|3958  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2725                                                                                                                      |     33|
|3959  |    mac_muladd_10s_9s_18ns_18_1_1_U2859                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1242                                                                                                                              |     25|
|3960  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2724                                                                                                                      |     25|
|3961  |    mac_muladd_10s_9s_18ns_18_1_1_U2860                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1243                                                                                                                              |     21|
|3962  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2723                                                                                                                      |     21|
|3963  |    mac_muladd_10s_9s_18ns_18_1_1_U2861                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1244                                                                                                                              |     33|
|3964  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2722                                                                                                                      |     33|
|3965  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9    |      8|
|3966  |    mac_muladd_10s_9s_18ns_18_1_1_U2862                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1245                                                                                                                              |     38|
|3967  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2721                                                                                                                      |     38|
|3968  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__65   |      8|
|3969  |    mac_muladd_10s_9s_18ns_18_1_1_U2863                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1246                                                                                                                              |     30|
|3970  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2720                                                                                                                      |     30|
|3971  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__84   |      8|
|3972  |    mac_muladd_10s_9s_18ns_18_1_1_U2864                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1247                                                                                                                              |     93|
|3973  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2719                                                                                                                      |     93|
|3974  |    mac_muladd_10s_9s_18ns_18_1_1_U2865                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1248                                                                                                                              |     32|
|3975  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2718                                                                                                                      |     32|
|3976  |    mac_muladd_10s_9s_18ns_18_1_1_U2866                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1249                                                                                                                              |     33|
|3977  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2717                                                                                                                      |     33|
|3978  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__99   |      8|
|3979  |    mac_muladd_10s_9s_18ns_18_1_1_U2867                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1250                                                                                                                              |     50|
|3980  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2716                                                                                                                      |     50|
|3981  |    mac_muladd_10s_9s_18ns_18_1_1_U2868                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1251                                                                                                                              |     49|
|3982  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2715                                                                                                                      |     49|
|3983  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__90   |      8|
|3984  |    mac_muladd_10s_9s_18ns_18_1_1_U2869                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1252                                                                                                                              |     33|
|3985  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2714                                                                                                                      |     33|
|3986  |    mac_muladd_10s_9s_18ns_18_1_1_U2870                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1253                                                                                                                              |     33|
|3987  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2713                                                                                                                      |     33|
|3988  |    mac_muladd_10s_9s_18ns_18_1_1_U2871                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1254                                                                                                                              |     45|
|3989  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2712                                                                                                                      |     45|
|3990  |    mac_muladd_10s_9s_18ns_18_1_1_U2892                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1255                                                                                                                              |     20|
|3991  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2711                                                                                                                      |     20|
|3992  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|3993  |    mac_muladd_10s_9s_18ns_18_1_1_U2913                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1256                                                                                                                              |     29|
|3994  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2710                                                                                                                      |     29|
|3995  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__18     |      8|
|3996  |    mac_muladd_10s_9s_18ns_18_1_1_U2914                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1257                                                                                                                              |     76|
|3997  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2709                                                                                                                      |     76|
|3998  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25   |      8|
|3999  |    mac_muladd_10s_9s_18ns_18_1_1_U2915                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1258                                                                                                                              |     35|
|4000  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2708                                                                                                                      |     35|
|4001  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__140  |      8|
|4002  |    mac_muladd_10s_9s_18ns_18_1_1_U2916                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1259                                                                                                                              |     64|
|4003  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2707                                                                                                                      |     64|
|4004  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|4005  |    mac_muladd_10s_9s_18ns_18_1_1_U2917                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1260                                                                                                                              |     39|
|4006  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2706                                                                                                                      |     39|
|4007  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|4008  |    mac_muladd_10s_9s_18ns_18_1_1_U2918                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1261                                                                                                                              |     40|
|4009  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2705                                                                                                                      |     40|
|4010  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__53   |      8|
|4011  |    mac_muladd_10s_9s_18ns_18_1_1_U2919                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1262                                                                                                                              |     38|
|4012  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2704                                                                                                                      |     38|
|4013  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__13     |      8|
|4014  |    mac_muladd_10s_9s_18ns_18_1_1_U2920                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1263                                                                                                                              |     30|
|4015  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2703                                                                                                                      |     30|
|4016  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__2      |      8|
|4017  |    mac_muladd_10s_9s_18ns_18_1_1_U2921                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1264                                                                                                                              |     42|
|4018  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2702                                                                                                                      |     42|
|4019  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|4020  |    mac_muladd_10s_9s_18ns_18_1_1_U2922                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1265                                                                                                                              |     45|
|4021  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2701                                                                                                                      |     45|
|4022  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__64   |      8|
|4023  |    mac_muladd_10s_9s_18ns_18_1_1_U2923                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1266                                                                                                                              |     42|
|4024  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2700                                                                                                                      |     42|
|4025  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__92   |      8|
|4026  |    mac_muladd_10s_9s_18ns_18_1_1_U2924                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1267                                                                                                                              |    100|
|4027  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2699                                                                                                                      |    100|
|4028  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__86   |      8|
|4029  |    mac_muladd_10s_9s_18ns_18_1_1_U2925                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1268                                                                                                                              |     41|
|4030  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2698                                                                                                                      |     41|
|4031  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__96   |      8|
|4032  |    mac_muladd_10s_9s_18ns_18_1_1_U2926                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1269                                                                                                                              |     33|
|4033  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2697                                                                                                                      |     33|
|4034  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__45   |      8|
|4035  |    mac_muladd_10s_9s_18ns_18_1_1_U2927                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1270                                                                                                                              |     48|
|4036  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2696                                                                                                                      |     48|
|4037  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__36   |      8|
|4038  |    mac_muladd_10s_9s_18ns_18_1_1_U2928                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1271                                                                                                                              |     49|
|4039  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2695                                                                                                                      |     49|
|4040  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18   |      8|
|4041  |    mac_muladd_10s_9s_18ns_18_1_1_U2929                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1272                                                                                                                              |     31|
|4042  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2694                                                                                                                      |     31|
|4043  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__83   |      8|
|4044  |    mac_muladd_10s_9s_18ns_18_1_1_U2930                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1273                                                                                                                              |     43|
|4045  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2693                                                                                                                      |     43|
|4046  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__74   |      8|
|4047  |    mac_muladd_10s_9s_18ns_18_1_1_U2931                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1274                                                                                                                              |     49|
|4048  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2692                                                                                                                      |     49|
|4049  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__14     |      8|
|4050  |    mac_muladd_10s_9s_18ns_18_1_1_U2952                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1275                                                                                                                              |     20|
|4051  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2691                                                                                                                      |     20|
|4052  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16   |      8|
|4053  |    mac_muladd_10s_9s_18ns_18_1_1_U2973                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1276                                                                                                                              |     38|
|4054  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2690                                                                                                                      |     38|
|4055  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__3      |      8|
|4056  |    mac_muladd_10s_9s_18ns_18_1_1_U2974                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1277                                                                                                                              |     47|
|4057  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2689                                                                                                                      |     47|
|4058  |    mac_muladd_10s_9s_18ns_18_1_1_U2975                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1278                                                                                                                              |     86|
|4059  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2688                                                                                                                      |     86|
|4060  |    mac_muladd_10s_9s_18ns_18_1_1_U2976                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1279                                                                                                                              |     44|
|4061  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2687                                                                                                                      |     44|
|4062  |    mac_muladd_10s_9s_18ns_18_1_1_U2977                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1280                                                                                                                              |     36|
|4063  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2686                                                                                                                      |     36|
|4064  |    mac_muladd_10s_9s_18ns_18_1_1_U2978                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1281                                                                                                                              |     25|
|4065  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2685                                                                                                                      |     25|
|4066  |    mac_muladd_10s_9s_18ns_18_1_1_U2979                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1282                                                                                                                              |     30|
|4067  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2684                                                                                                                      |     30|
|4068  |    mac_muladd_10s_9s_18ns_18_1_1_U2980                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1283                                                                                                                              |     23|
|4069  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2683                                                                                                                      |     23|
|4070  |    mac_muladd_10s_9s_18ns_18_1_1_U2981                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1284                                                                                                                              |     26|
|4071  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2682                                                                                                                      |     26|
|4072  |    mac_muladd_10s_9s_18ns_18_1_1_U2982                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1285                                                                                                                              |     27|
|4073  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2681                                                                                                                      |     27|
|4074  |    mac_muladd_10s_9s_18ns_18_1_1_U2983                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1286                                                                                                                              |     41|
|4075  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2680                                                                                                                      |     41|
|4076  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|4077  |    mac_muladd_10s_9s_18ns_18_1_1_U2984                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1287                                                                                                                              |     45|
|4078  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2679                                                                                                                      |     45|
|4079  |    mac_muladd_10s_9s_18ns_18_1_1_U2985                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1288                                                                                                                              |     23|
|4080  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2678                                                                                                                      |     23|
|4081  |    mac_muladd_10s_9s_18ns_18_1_1_U2986                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1289                                                                                                                              |     52|
|4082  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2677                                                                                                                      |     52|
|4083  |    mac_muladd_10s_9s_18ns_18_1_1_U2987                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1290                                                                                                                              |     29|
|4084  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2676                                                                                                                      |     29|
|4085  |    mac_muladd_10s_9s_18ns_18_1_1_U2988                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1291                                                                                                                              |     27|
|4086  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2675                                                                                                                      |     27|
|4087  |    mac_muladd_10s_9s_18ns_18_1_1_U2989                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1292                                                                                                                              |     26|
|4088  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2674                                                                                                                      |     26|
|4089  |    mac_muladd_10s_9s_18ns_18_1_1_U2990                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1293                                                                                                                              |     42|
|4090  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2673                                                                                                                      |     42|
|4091  |    mac_muladd_10s_9s_18ns_18_1_1_U2991                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1294                                                                                                                              |     40|
|4092  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2672                                                                                                                      |     40|
|4093  |    mac_muladd_10s_9s_18ns_18_1_1_U3012                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1295                                                                                                                              |     20|
|4094  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2671                                                                                                                      |     20|
|4095  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10   |      8|
|4096  |    mac_muladd_10s_9s_18ns_18_1_1_U3033                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1296                                                                                                                              |     28|
|4097  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2670                                                                                                                      |     28|
|4098  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__1      |      8|
|4099  |    mac_muladd_10s_9s_18ns_18_1_1_U3034                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1297                                                                                                                              |     68|
|4100  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2669                                                                                                                      |     68|
|4101  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27   |      8|
|4102  |    mac_muladd_10s_9s_18ns_18_1_1_U3035                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1298                                                                                                                              |     38|
|4103  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2668                                                                                                                      |     38|
|4104  |    mac_muladd_10s_9s_18ns_18_1_1_U3036                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1299                                                                                                                              |     52|
|4105  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2667                                                                                                                      |     52|
|4106  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__30   |      8|
|4107  |    mac_muladd_10s_9s_18ns_18_1_1_U3037                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1300                                                                                                                              |     35|
|4108  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2666                                                                                                                      |     35|
|4109  |    mac_muladd_10s_9s_18ns_18_1_1_U3038                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1301                                                                                                                              |     33|
|4110  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2665                                                                                                                      |     33|
|4111  |    mac_muladd_10s_9s_18ns_18_1_1_U3039                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1302                                                                                                                              |     27|
|4112  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2664                                                                                                                      |     27|
|4113  |    mac_muladd_10s_9s_18ns_18_1_1_U3040                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1303                                                                                                                              |     25|
|4114  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2663                                                                                                                      |     25|
|4115  |    mac_muladd_10s_9s_18ns_18_1_1_U3041                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1304                                                                                                                              |     33|
|4116  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2662                                                                                                                      |     33|
|4117  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__130  |      8|
|4118  |    mac_muladd_10s_9s_18ns_18_1_1_U3042                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1305                                                                                                                              |     38|
|4119  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2661                                                                                                                      |     38|
|4120  |    mac_muladd_10s_9s_18ns_18_1_1_U3043                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1306                                                                                                                              |     34|
|4121  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2660                                                                                                                      |     34|
|4122  |    mac_muladd_10s_9s_18ns_18_1_1_U3044                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1307                                                                                                                              |     95|
|4123  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2659                                                                                                                      |     95|
|4124  |    mac_muladd_10s_9s_18ns_18_1_1_U3045                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1308                                                                                                                              |     35|
|4125  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2658                                                                                                                      |     35|
|4126  |    mac_muladd_10s_9s_18ns_18_1_1_U3046                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1309                                                                                                                              |     32|
|4127  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2657                                                                                                                      |     32|
|4128  |    mac_muladd_10s_9s_18ns_18_1_1_U3047                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1310                                                                                                                              |     53|
|4129  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2656                                                                                                                      |     53|
|4130  |    mac_muladd_10s_9s_18ns_18_1_1_U3048                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1311                                                                                                                              |     42|
|4131  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2655                                                                                                                      |     42|
|4132  |    mac_muladd_10s_9s_18ns_18_1_1_U3049                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1312                                                                                                                              |     33|
|4133  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2654                                                                                                                      |     33|
|4134  |    mac_muladd_10s_9s_18ns_18_1_1_U3050                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1313                                                                                                                              |     36|
|4135  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2653                                                                                                                      |     36|
|4136  |    mac_muladd_10s_9s_18ns_18_1_1_U3051                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1314                                                                                                                              |     44|
|4137  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2652                                                                                                                      |     44|
|4138  |    mac_muladd_10s_9s_18ns_18_1_1_U3072                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1315                                                                                                                              |     20|
|4139  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2651                                                                                                                      |     20|
|4140  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20   |      8|
|4141  |    mac_muladd_10s_9s_18ns_18_1_1_U3093                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1316                                                                                                                              |     28|
|4142  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2650                                                                                                                      |     28|
|4143  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__2      |      8|
|4144  |    mac_muladd_10s_9s_18ns_18_1_1_U3094                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1317                                                                                                                              |     61|
|4145  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2649                                                                                                                      |     61|
|4146  |    mac_muladd_10s_9s_18ns_18_1_1_U3095                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1318                                                                                                                              |     26|
|4147  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2648                                                                                                                      |     26|
|4148  |    mac_muladd_10s_9s_18ns_18_1_1_U3096                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1319                                                                                                                              |     46|
|4149  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2647                                                                                                                      |     46|
|4150  |    mac_muladd_10s_9s_18ns_18_1_1_U3097                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1320                                                                                                                              |     24|
|4151  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2646                                                                                                                      |     24|
|4152  |    mac_muladd_10s_9s_18ns_18_1_1_U3098                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1321                                                                                                                              |     25|
|4153  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2645                                                                                                                      |     25|
|4154  |    mac_muladd_10s_9s_18ns_18_1_1_U3099                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1322                                                                                                                              |     26|
|4155  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2644                                                                                                                      |     26|
|4156  |    mac_muladd_10s_9s_18ns_18_1_1_U3100                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1323                                                                                                                              |     25|
|4157  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2643                                                                                                                      |     25|
|4158  |    mac_muladd_10s_9s_18ns_18_1_1_U3101                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1324                                                                                                                              |     26|
|4159  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2642                                                                                                                      |     26|
|4160  |    mac_muladd_10s_9s_18ns_18_1_1_U3102                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1325                                                                                                                              |     28|
|4161  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2641                                                                                                                      |     28|
|4162  |    mac_muladd_10s_9s_18ns_18_1_1_U3103                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1326                                                                                                                              |     25|
|4163  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2640                                                                                                                      |     25|
|4164  |    mac_muladd_10s_9s_18ns_18_1_1_U3104                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1327                                                                                                                              |     85|
|4165  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2639                                                                                                                      |     85|
|4166  |    mac_muladd_10s_9s_18ns_18_1_1_U3105                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1328                                                                                                                              |     23|
|4167  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2638                                                                                                                      |     23|
|4168  |    mac_muladd_10s_9s_18ns_18_1_1_U3106                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1329                                                                                                                              |     44|
|4169  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2637                                                                                                                      |     44|
|4170  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__117  |      8|
|4171  |    mac_muladd_10s_9s_18ns_18_1_1_U3107                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1330                                                                                                                              |     48|
|4172  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2636                                                                                                                      |     48|
|4173  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__113  |      8|
|4174  |    mac_muladd_10s_9s_18ns_18_1_1_U3108                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1331                                                                                                                              |     43|
|4175  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2635                                                                                                                      |     43|
|4176  |    mac_muladd_10s_9s_18ns_18_1_1_U3109                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1332                                                                                                                              |     25|
|4177  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2634                                                                                                                      |     25|
|4178  |    mac_muladd_10s_9s_18ns_18_1_1_U3110                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1333                                                                                                                              |     26|
|4179  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2633                                                                                                                      |     26|
|4180  |    mac_muladd_10s_9s_18ns_18_1_1_U3111                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1334                                                                                                                              |     43|
|4181  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2632                                                                                                                      |     43|
|4182  |    mac_muladd_10s_9s_18ns_18_1_1_U3132                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1335                                                                                                                              |     20|
|4183  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2631                                                                                                                      |     20|
|4184  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2633/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8    |      8|
|4185  |    mac_muladd_10s_9s_18ns_18_1_1_U3153                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1336                                                                                                                              |     37|
|4186  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2630                                                                                                                      |     37|
|4187  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2613/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__4      |      8|
|4188  |    mac_muladd_10s_9s_18ns_18_1_1_U3154                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1337                                                                                                                              |     60|
|4189  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2629                                                                                                                      |     60|
|4190  |    mac_muladd_10s_9s_18ns_18_1_1_U3155                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1338                                                                                                                              |     44|
|4191  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2628                                                                                                                      |     44|
|4192  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17   |      8|
|4193  |    mac_muladd_10s_9s_18ns_18_1_1_U3156                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1339                                                                                                                              |     53|
|4194  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2627                                                                                                                      |     53|
|4195  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__97   |      8|
|4196  |    mac_muladd_10s_9s_18ns_18_1_1_U3157                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1340                                                                                                                              |     31|
|4197  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2626                                                                                                                      |     31|
|4198  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__67   |      8|
|4199  |    mac_muladd_10s_9s_18ns_18_1_1_U3158                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1341                                                                                                                              |     42|
|4200  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2625                                                                                                                      |     42|
|4201  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|4202  |    mac_muladd_10s_9s_18ns_18_1_1_U3159                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1342                                                                                                                              |     26|
|4203  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2624                                                                                                                      |     26|
|4204  |    mac_muladd_10s_9s_18ns_18_1_1_U3160                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1343                                                                                                                              |     23|
|4205  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2623                                                                                                                      |     23|
|4206  |    mac_muladd_10s_9s_18ns_18_1_1_U3161                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1344                                                                                                                              |     33|
|4207  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2622                                                                                                                      |     33|
|4208  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__81   |      8|
|4209  |    mac_muladd_10s_9s_18ns_18_1_1_U3162                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1345                                                                                                                              |     42|
|4210  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2621                                                                                                                      |     42|
|4211  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|4212  |    mac_muladd_10s_9s_18ns_18_1_1_U3163                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1346                                                                                                                              |     44|
|4213  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2620                                                                                                                      |     44|
|4214  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13   |      8|
|4215  |    mac_muladd_10s_9s_18ns_18_1_1_U3164                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1347                                                                                                                              |    102|
|4216  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2619                                                                                                                      |    102|
|4217  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2    |      8|
|4218  |    mac_muladd_10s_9s_18ns_18_1_1_U3165                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1348                                                                                                                              |     41|
|4219  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2618                                                                                                                      |     41|
|4220  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7    |      8|
|4221  |    mac_muladd_10s_9s_18ns_18_1_1_U3166                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1349                                                                                                                              |     26|
|4222  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2617                                                                                                                      |     26|
|4223  |    mac_muladd_10s_9s_18ns_18_1_1_U3167                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1350                                                                                                                              |     57|
|4224  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2616                                                                                                                      |     57|
|4225  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|4226  |    mac_muladd_10s_9s_18ns_18_1_1_U3168                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1351                                                                                                                              |     50|
|4227  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2615                                                                                                                      |     50|
|4228  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__135  |      8|
|4229  |    mac_muladd_10s_9s_18ns_18_1_1_U3169                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1352                                                                                                                              |     40|
|4230  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2614                                                                                                                      |     40|
|4231  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U3138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5    |      8|
|4232  |    mac_muladd_10s_9s_18ns_18_1_1_U3170                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1353                                                                                                                              |     30|
|4233  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2613                                                                                                                      |     30|
|4234  |    mac_muladd_10s_9s_18ns_18_1_1_U3171                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1354                                                                                                                              |     44|
|4235  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2612                                                                                                                      |     44|
|4236  |    mac_muladd_10s_9s_18ns_18_1_1_U3192                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1355                                                                                                                              |     20|
|4237  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2611                                                                                                                      |     20|
|4238  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|4239  |    mac_muladd_10s_9s_18ns_18_1_1_U3213                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1356                                                                                                                              |     30|
|4240  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2610                                                                                                                      |     30|
|4241  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__6      |      8|
|4242  |    mac_muladd_10s_9s_18ns_18_1_1_U3214                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1357                                                                                                                              |     76|
|4243  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2609                                                                                                                      |     76|
|4244  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__84   |      8|
|4245  |    mac_muladd_10s_9s_18ns_18_1_1_U3215                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1358                                                                                                                              |     35|
|4246  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2608                                                                                                                      |     35|
|4247  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__119  |      8|
|4248  |    mac_muladd_10s_9s_18ns_18_1_1_U3216                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1359                                                                                                                              |     64|
|4249  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2607                                                                                                                      |     64|
|4250  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12   |      8|
|4251  |    mac_muladd_10s_9s_18ns_18_1_1_U3217                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1360                                                                                                                              |     39|
|4252  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2606                                                                                                                      |     39|
|4253  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__44   |      8|
|4254  |    mac_muladd_10s_9s_18ns_18_1_1_U3218                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1361                                                                                                                              |     40|
|4255  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2605                                                                                                                      |     40|
|4256  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|4257  |    mac_muladd_10s_9s_18ns_18_1_1_U3219                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1362                                                                                                                              |     38|
|4258  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2604                                                                                                                      |     38|
|4259  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__16     |      8|
|4260  |    mac_muladd_10s_9s_18ns_18_1_1_U3220                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1363                                                                                                                              |     30|
|4261  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2603                                                                                                                      |     30|
|4262  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__5      |      8|
|4263  |    mac_muladd_10s_9s_18ns_18_1_1_U3221                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1364                                                                                                                              |     42|
|4264  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2602                                                                                                                      |     42|
|4265  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__65   |      8|
|4266  |    mac_muladd_10s_9s_18ns_18_1_1_U3222                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1365                                                                                                                              |     45|
|4267  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2601                                                                                                                      |     45|
|4268  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__66   |      8|
|4269  |    mac_muladd_10s_9s_18ns_18_1_1_U3223                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1366                                                                                                                              |     32|
|4270  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2600                                                                                                                      |     32|
|4271  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__127  |      8|
|4272  |    mac_muladd_10s_9s_18ns_18_1_1_U3224                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1367                                                                                                                              |    100|
|4273  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2599                                                                                                                      |    100|
|4274  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__72   |      8|
|4275  |    mac_muladd_10s_9s_18ns_18_1_1_U3225                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1368                                                                                                                              |     34|
|4276  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2598                                                                                                                      |     34|
|4277  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__53   |      8|
|4278  |    mac_muladd_10s_9s_18ns_18_1_1_U3226                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1369                                                                                                                              |     45|
|4279  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2597                                                                                                                      |     45|
|4280  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__54   |      8|
|4281  |    mac_muladd_10s_9s_18ns_18_1_1_U3227                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1370                                                                                                                              |     48|
|4282  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2596                                                                                                                      |     48|
|4283  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__39   |      8|
|4284  |    mac_muladd_10s_9s_18ns_18_1_1_U3228                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1371                                                                                                                              |     49|
|4285  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2595                                                                                                                      |     49|
|4286  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21   |      8|
|4287  |    mac_muladd_10s_9s_18ns_18_1_1_U3229                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1372                                                                                                                              |     31|
|4288  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2594                                                                                                                      |     31|
|4289  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__93   |      8|
|4290  |    mac_muladd_10s_9s_18ns_18_1_1_U3230                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1373                                                                                                                              |     43|
|4291  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2593                                                                                                                      |     43|
|4292  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__50   |      8|
|4293  |    mac_muladd_10s_9s_18ns_18_1_1_U3231                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1374                                                                                                                              |     49|
|4294  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2592                                                                                                                      |     49|
|4295  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U2620/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__19     |      8|
|4296  |    mac_muladd_10s_9s_18ns_18_1_1_U3252                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1375                                                                                                                              |     20|
|4297  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2591                                                                                                                      |     20|
|4298  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15   |      8|
|4299  |    mac_muladd_10s_9s_18ns_18_1_1_U3273                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1376                                                                                                                              |     23|
|4300  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2590                                                                                                                      |     23|
|4301  |    mac_muladd_10s_9s_18ns_18_1_1_U3274                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1377                                                                                                                              |     46|
|4302  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2589                                                                                                                      |     46|
|4303  |    mac_muladd_10s_9s_18ns_18_1_1_U3275                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1378                                                                                                                              |     94|
|4304  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2588                                                                                                                      |     94|
|4305  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19   |      8|
|4306  |    mac_muladd_10s_9s_18ns_18_1_1_U3276                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1379                                                                                                                              |     50|
|4307  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2587                                                                                                                      |     50|
|4308  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23   |      8|
|4309  |    mac_muladd_10s_9s_18ns_18_1_1_U3277                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1380                                                                                                                              |     35|
|4310  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2586                                                                                                                      |     35|
|4311  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__39   |      8|
|4312  |    mac_muladd_10s_9s_18ns_18_1_1_U3278                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1381                                                                                                                              |     31|
|4313  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2585                                                                                                                      |     31|
|4314  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__43   |      8|
|4315  |    mac_muladd_10s_9s_18ns_18_1_1_U3279                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1382                                                                                                                              |     23|
|4316  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2584                                                                                                                      |     23|
|4317  |    mac_muladd_10s_9s_18ns_18_1_1_U3280                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1383                                                                                                                              |     22|
|4318  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2583                                                                                                                      |     22|
|4319  |    mac_muladd_10s_9s_18ns_18_1_1_U3281                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1384                                                                                                                              |     33|
|4320  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2582                                                                                                                      |     33|
|4321  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11   |      8|
|4322  |    mac_muladd_10s_9s_18ns_18_1_1_U3282                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1385                                                                                                                              |     38|
|4323  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2581                                                                                                                      |     38|
|4324  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__61   |      8|
|4325  |    mac_muladd_10s_9s_18ns_18_1_1_U3283                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1386                                                                                                                              |     30|
|4326  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2580                                                                                                                      |     30|
|4327  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__78   |      8|
|4328  |    mac_muladd_10s_9s_18ns_18_1_1_U3284                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1387                                                                                                                              |     59|
|4329  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2579                                                                                                                      |     59|
|4330  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__79   |      8|
|4331  |    mac_muladd_10s_9s_18ns_18_1_1_U3285                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1388                                                                                                                              |     35|
|4332  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2578                                                                                                                      |     35|
|4333  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4    |      8|
|4334  |    mac_muladd_10s_9s_18ns_18_1_1_U3286                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1389                                                                                                                              |     48|
|4335  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2577                                                                                                                      |     48|
|4336  |    mac_muladd_10s_9s_18ns_18_1_1_U3287                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1390                                                                                                                              |     24|
|4337  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2576                                                                                                                      |     24|
|4338  |    mac_muladd_10s_9s_18ns_18_1_1_U3288                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1391                                                                                                                              |     22|
|4339  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2575                                                                                                                      |     22|
|4340  |    mac_muladd_10s_9s_18ns_18_1_1_U3289                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1392                                                                                                                              |     32|
|4341  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2574                                                                                                                      |     32|
|4342  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26   |      8|
|4343  |    mac_muladd_10s_9s_18ns_18_1_1_U3290                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1393                                                                                                                              |     47|
|4344  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_2573                                                                                                                      |     47|
|4345  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_20_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__34   |      8|
|4346  |    mac_muladd_10s_9s_18ns_18_1_1_U3291                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_1394                                                                                                                              |     40|
|4347  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0                                                                                                                           |     40|
|4348  |    mul_10s_10s_18_1_1_U1000                                         |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                              |     69|
|4349  |    mul_10s_10s_18_1_1_U1001                                         |hls_dummy_mul_10s_10s_18_1_1_1395                                                                                                                                         |     73|
|4350  |    mul_10s_10s_18_1_1_U1002                                         |hls_dummy_mul_10s_10s_18_1_1_1396                                                                                                                                         |     73|
|4351  |    mul_10s_10s_18_1_1_U1003                                         |hls_dummy_mul_10s_10s_18_1_1_1397                                                                                                                                         |     71|
|4352  |    mul_10s_10s_18_1_1_U1004                                         |hls_dummy_mul_10s_10s_18_1_1_1398                                                                                                                                         |     73|
|4353  |    mul_10s_10s_18_1_1_U1005                                         |hls_dummy_mul_10s_10s_18_1_1_1399                                                                                                                                         |     88|
|4354  |    mul_10s_10s_18_1_1_U1006                                         |hls_dummy_mul_10s_10s_18_1_1_1400                                                                                                                                         |     70|
|4355  |    mul_10s_10s_18_1_1_U1007                                         |hls_dummy_mul_10s_10s_18_1_1_1401                                                                                                                                         |     70|
|4356  |    mul_10s_10s_18_1_1_U1008                                         |hls_dummy_mul_10s_10s_18_1_1_1402                                                                                                                                         |     98|
|4357  |    mul_10s_10s_18_1_1_U1009                                         |hls_dummy_mul_10s_10s_18_1_1_1403                                                                                                                                         |     69|
|4358  |    mul_10s_10s_18_1_1_U1010                                         |hls_dummy_mul_10s_10s_18_1_1_1404                                                                                                                                         |     73|
|4359  |    mul_10s_10s_18_1_1_U1011                                         |hls_dummy_mul_10s_10s_18_1_1_1405                                                                                                                                         |     70|
|4360  |    mul_10s_10s_18_1_1_U1013                                         |hls_dummy_mul_10s_10s_18_1_1_1406                                                                                                                                         |     65|
|4361  |    mul_10s_10s_18_1_1_U1014                                         |hls_dummy_mul_10s_10s_18_1_1_1407                                                                                                                                         |     76|
|4362  |    mul_10s_10s_18_1_1_U1015                                         |hls_dummy_mul_10s_10s_18_1_1_1408                                                                                                                                         |     76|
|4363  |    mul_10s_10s_18_1_1_U1016                                         |hls_dummy_mul_10s_10s_18_1_1_1409                                                                                                                                         |     94|
|4364  |    mul_10s_10s_18_1_1_U1017                                         |hls_dummy_mul_10s_10s_18_1_1_1410                                                                                                                                         |     70|
|4365  |    mul_10s_10s_18_1_1_U1018                                         |hls_dummy_mul_10s_10s_18_1_1_1411                                                                                                                                         |     82|
|4366  |    mul_10s_10s_18_1_1_U1019                                         |hls_dummy_mul_10s_10s_18_1_1_1412                                                                                                                                         |     65|
|4367  |    mul_10s_10s_18_1_1_U1020                                         |hls_dummy_mul_10s_10s_18_1_1_1413                                                                                                                                         |     65|
|4368  |    mul_10s_10s_18_1_1_U1021                                         |hls_dummy_mul_10s_10s_18_1_1_1414                                                                                                                                         |     76|
|4369  |    mul_10s_10s_18_1_1_U1022                                         |hls_dummy_mul_10s_10s_18_1_1_1415                                                                                                                                         |     76|
|4370  |    mul_10s_10s_18_1_1_U1023                                         |hls_dummy_mul_10s_10s_18_1_1_1416                                                                                                                                         |     65|
|4371  |    mul_10s_10s_18_1_1_U1024                                         |hls_dummy_mul_10s_10s_18_1_1_1417                                                                                                                                         |     76|
|4372  |    mul_10s_10s_18_1_1_U1025                                         |hls_dummy_mul_10s_10s_18_1_1_1418                                                                                                                                         |     74|
|4373  |    mul_10s_10s_18_1_1_U1026                                         |hls_dummy_mul_10s_10s_18_1_1_1419                                                                                                                                         |     65|
|4374  |    mul_10s_10s_18_1_1_U1027                                         |hls_dummy_mul_10s_10s_18_1_1_1420                                                                                                                                         |     65|
|4375  |    mul_10s_10s_18_1_1_U1028                                         |hls_dummy_mul_10s_10s_18_1_1_1421                                                                                                                                         |     94|
|4376  |    mul_10s_10s_18_1_1_U1029                                         |hls_dummy_mul_10s_10s_18_1_1_1422                                                                                                                                         |     65|
|4377  |    mul_10s_10s_18_1_1_U1030                                         |hls_dummy_mul_10s_10s_18_1_1_1423                                                                                                                                         |     76|
|4378  |    mul_10s_10s_18_1_1_U1031                                         |hls_dummy_mul_10s_10s_18_1_1_1424                                                                                                                                         |     75|
|4379  |    mul_10s_10s_18_1_1_U1033                                         |hls_dummy_mul_10s_10s_18_1_1_1425                                                                                                                                         |     69|
|4380  |    mul_10s_10s_18_1_1_U1034                                         |hls_dummy_mul_10s_10s_18_1_1_1426                                                                                                                                         |     71|
|4381  |    mul_10s_10s_18_1_1_U1035                                         |hls_dummy_mul_10s_10s_18_1_1_1427                                                                                                                                         |     69|
|4382  |    mul_10s_10s_18_1_1_U1036                                         |hls_dummy_mul_10s_10s_18_1_1_1428                                                                                                                                         |    112|
|4383  |    mul_10s_10s_18_1_1_U1037                                         |hls_dummy_mul_10s_10s_18_1_1_1429                                                                                                                                         |     69|
|4384  |    mul_10s_10s_18_1_1_U1038                                         |hls_dummy_mul_10s_10s_18_1_1_1430                                                                                                                                         |     69|
|4385  |    mul_10s_10s_18_1_1_U1039                                         |hls_dummy_mul_10s_10s_18_1_1_1431                                                                                                                                         |     69|
|4386  |    mul_10s_10s_18_1_1_U1040                                         |hls_dummy_mul_10s_10s_18_1_1_1432                                                                                                                                         |     69|
|4387  |    mul_10s_10s_18_1_1_U1041                                         |hls_dummy_mul_10s_10s_18_1_1_1433                                                                                                                                         |    112|
|4388  |    mul_10s_10s_18_1_1_U1042                                         |hls_dummy_mul_10s_10s_18_1_1_1434                                                                                                                                         |    123|
|4389  |    mul_10s_10s_18_1_1_U1043                                         |hls_dummy_mul_10s_10s_18_1_1_1435                                                                                                                                         |    110|
|4390  |    mul_10s_10s_18_1_1_U1044                                         |hls_dummy_mul_10s_10s_18_1_1_1436                                                                                                                                         |    111|
|4391  |    mul_10s_10s_18_1_1_U1045                                         |hls_dummy_mul_10s_10s_18_1_1_1437                                                                                                                                         |    110|
|4392  |    mul_10s_10s_18_1_1_U1046                                         |hls_dummy_mul_10s_10s_18_1_1_1438                                                                                                                                         |     70|
|4393  |    mul_10s_10s_18_1_1_U1047                                         |hls_dummy_mul_10s_10s_18_1_1_1439                                                                                                                                         |    110|
|4394  |    mul_10s_10s_18_1_1_U1048                                         |hls_dummy_mul_10s_10s_18_1_1_1440                                                                                                                                         |     70|
|4395  |    mul_10s_10s_18_1_1_U1049                                         |hls_dummy_mul_10s_10s_18_1_1_1441                                                                                                                                         |     69|
|4396  |    mul_10s_10s_18_1_1_U1050                                         |hls_dummy_mul_10s_10s_18_1_1_1442                                                                                                                                         |     94|
|4397  |    mul_10s_10s_18_1_1_U1051                                         |hls_dummy_mul_10s_10s_18_1_1_1443                                                                                                                                         |     69|
|4398  |    mul_10s_10s_18_1_1_U1052                                         |hls_dummy_mul_10s_10s_18_1_1_1444                                                                                                                                         |     22|
|4399  |    mul_10s_10s_18_1_1_U1053                                         |hls_dummy_mul_10s_10s_18_1_1_1445                                                                                                                                         |     65|
|4400  |    mul_10s_10s_18_1_1_U1054                                         |hls_dummy_mul_10s_10s_18_1_1_1446                                                                                                                                         |     69|
|4401  |    mul_10s_10s_18_1_1_U1055                                         |hls_dummy_mul_10s_10s_18_1_1_1447                                                                                                                                         |     65|
|4402  |    mul_10s_10s_18_1_1_U1056                                         |hls_dummy_mul_10s_10s_18_1_1_1448                                                                                                                                         |     92|
|4403  |    mul_10s_10s_18_1_1_U1057                                         |hls_dummy_mul_10s_10s_18_1_1_1449                                                                                                                                         |     65|
|4404  |    mul_10s_10s_18_1_1_U1058                                         |hls_dummy_mul_10s_10s_18_1_1_1450                                                                                                                                         |     65|
|4405  |    mul_10s_10s_18_1_1_U1059                                         |hls_dummy_mul_10s_10s_18_1_1_1451                                                                                                                                         |     65|
|4406  |    mul_10s_10s_18_1_1_U1060                                         |hls_dummy_mul_10s_10s_18_1_1_1452                                                                                                                                         |     65|
|4407  |    mul_10s_10s_18_1_1_U1061                                         |hls_dummy_mul_10s_10s_18_1_1_1453                                                                                                                                         |     92|
|4408  |    mul_10s_10s_18_1_1_U1062                                         |hls_dummy_mul_10s_10s_18_1_1_1454                                                                                                                                         |    114|
|4409  |    mul_10s_10s_18_1_1_U1063                                         |hls_dummy_mul_10s_10s_18_1_1_1455                                                                                                                                         |     94|
|4410  |    mul_10s_10s_18_1_1_U1064                                         |hls_dummy_mul_10s_10s_18_1_1_1456                                                                                                                                         |     92|
|4411  |    mul_10s_10s_18_1_1_U1065                                         |hls_dummy_mul_10s_10s_18_1_1_1457                                                                                                                                         |     94|
|4412  |    mul_10s_10s_18_1_1_U1066                                         |hls_dummy_mul_10s_10s_18_1_1_1458                                                                                                                                         |     70|
|4413  |    mul_10s_10s_18_1_1_U1067                                         |hls_dummy_mul_10s_10s_18_1_1_1459                                                                                                                                         |     94|
|4414  |    mul_10s_10s_18_1_1_U1068                                         |hls_dummy_mul_10s_10s_18_1_1_1460                                                                                                                                         |     70|
|4415  |    mul_10s_10s_18_1_1_U1069                                         |hls_dummy_mul_10s_10s_18_1_1_1461                                                                                                                                         |     65|
|4416  |    mul_10s_10s_18_1_1_U1070                                         |hls_dummy_mul_10s_10s_18_1_1_1462                                                                                                                                         |     92|
|4417  |    mul_10s_10s_18_1_1_U1071                                         |hls_dummy_mul_10s_10s_18_1_1_1463                                                                                                                                         |     65|
|4418  |    mul_10s_10s_18_1_1_U1073                                         |hls_dummy_mul_10s_10s_18_1_1_1464                                                                                                                                         |     69|
|4419  |    mul_10s_10s_18_1_1_U1074                                         |hls_dummy_mul_10s_10s_18_1_1_1465                                                                                                                                         |     65|
|4420  |    mul_10s_10s_18_1_1_U1075                                         |hls_dummy_mul_10s_10s_18_1_1_1466                                                                                                                                         |     69|
|4421  |    mul_10s_10s_18_1_1_U1076                                         |hls_dummy_mul_10s_10s_18_1_1_1467                                                                                                                                         |    100|
|4422  |    mul_10s_10s_18_1_1_U1077                                         |hls_dummy_mul_10s_10s_18_1_1_1468                                                                                                                                         |     71|
|4423  |    mul_10s_10s_18_1_1_U1078                                         |hls_dummy_mul_10s_10s_18_1_1_1469                                                                                                                                         |     73|
|4424  |    mul_10s_10s_18_1_1_U1079                                         |hls_dummy_mul_10s_10s_18_1_1_1470                                                                                                                                         |     69|
|4425  |    mul_10s_10s_18_1_1_U1080                                         |hls_dummy_mul_10s_10s_18_1_1_1471                                                                                                                                         |     69|
|4426  |    mul_10s_10s_18_1_1_U1081                                         |hls_dummy_mul_10s_10s_18_1_1_1472                                                                                                                                         |     99|
|4427  |    mul_10s_10s_18_1_1_U1082                                         |hls_dummy_mul_10s_10s_18_1_1_1473                                                                                                                                         |    114|
|4428  |    mul_10s_10s_18_1_1_U1083                                         |hls_dummy_mul_10s_10s_18_1_1_1474                                                                                                                                         |    100|
|4429  |    mul_10s_10s_18_1_1_U1084                                         |hls_dummy_mul_10s_10s_18_1_1_1475                                                                                                                                         |     98|
|4430  |    mul_10s_10s_18_1_1_U1085                                         |hls_dummy_mul_10s_10s_18_1_1_1476                                                                                                                                         |    100|
|4431  |    mul_10s_10s_18_1_1_U1086                                         |hls_dummy_mul_10s_10s_18_1_1_1477                                                                                                                                         |     80|
|4432  |    mul_10s_10s_18_1_1_U1087                                         |hls_dummy_mul_10s_10s_18_1_1_1478                                                                                                                                         |    101|
|4433  |    mul_10s_10s_18_1_1_U1088                                         |hls_dummy_mul_10s_10s_18_1_1_1479                                                                                                                                         |     80|
|4434  |    mul_10s_10s_18_1_1_U1089                                         |hls_dummy_mul_10s_10s_18_1_1_1480                                                                                                                                         |     71|
|4435  |    mul_10s_10s_18_1_1_U1090                                         |hls_dummy_mul_10s_10s_18_1_1_1481                                                                                                                                         |     99|
|4436  |    mul_10s_10s_18_1_1_U1091                                         |hls_dummy_mul_10s_10s_18_1_1_1482                                                                                                                                         |     69|
|4437  |    mul_10s_10s_18_1_1_U1093                                         |hls_dummy_mul_10s_10s_18_1_1_1483                                                                                                                                         |     69|
|4438  |    mul_10s_10s_18_1_1_U1094                                         |hls_dummy_mul_10s_10s_18_1_1_1484                                                                                                                                         |     71|
|4439  |    mul_10s_10s_18_1_1_U1095                                         |hls_dummy_mul_10s_10s_18_1_1_1485                                                                                                                                         |     69|
|4440  |    mul_10s_10s_18_1_1_U1096                                         |hls_dummy_mul_10s_10s_18_1_1_1486                                                                                                                                         |     72|
|4441  |    mul_10s_10s_18_1_1_U1097                                         |hls_dummy_mul_10s_10s_18_1_1_1487                                                                                                                                         |     69|
|4442  |    mul_10s_10s_18_1_1_U1098                                         |hls_dummy_mul_10s_10s_18_1_1_1488                                                                                                                                         |     69|
|4443  |    mul_10s_10s_18_1_1_U1099                                         |hls_dummy_mul_10s_10s_18_1_1_1489                                                                                                                                         |     69|
|4444  |    mul_10s_10s_18_1_1_U1100                                         |hls_dummy_mul_10s_10s_18_1_1_1490                                                                                                                                         |     69|
|4445  |    mul_10s_10s_18_1_1_U1101                                         |hls_dummy_mul_10s_10s_18_1_1_1491                                                                                                                                         |     94|
|4446  |    mul_10s_10s_18_1_1_U1102                                         |hls_dummy_mul_10s_10s_18_1_1_1492                                                                                                                                         |    123|
|4447  |    mul_10s_10s_18_1_1_U1103                                         |hls_dummy_mul_10s_10s_18_1_1_1493                                                                                                                                         |     71|
|4448  |    mul_10s_10s_18_1_1_U1104                                         |hls_dummy_mul_10s_10s_18_1_1_1494                                                                                                                                         |     93|
|4449  |    mul_10s_10s_18_1_1_U1105                                         |hls_dummy_mul_10s_10s_18_1_1_1495                                                                                                                                         |     94|
|4450  |    mul_10s_10s_18_1_1_U1106                                         |hls_dummy_mul_10s_10s_18_1_1_1496                                                                                                                                         |     69|
|4451  |    mul_10s_10s_18_1_1_U1107                                         |hls_dummy_mul_10s_10s_18_1_1_1497                                                                                                                                         |     72|
|4452  |    mul_10s_10s_18_1_1_U1108                                         |hls_dummy_mul_10s_10s_18_1_1_1498                                                                                                                                         |     69|
|4453  |    mul_10s_10s_18_1_1_U1109                                         |hls_dummy_mul_10s_10s_18_1_1_1499                                                                                                                                         |     69|
|4454  |    mul_10s_10s_18_1_1_U1110                                         |hls_dummy_mul_10s_10s_18_1_1_1500                                                                                                                                         |     94|
|4455  |    mul_10s_10s_18_1_1_U1111                                         |hls_dummy_mul_10s_10s_18_1_1_1501                                                                                                                                         |     69|
|4456  |    mul_10s_10s_18_1_1_U1112                                         |hls_dummy_mul_10s_10s_18_1_1_1502                                                                                                                                         |     22|
|4457  |    mul_10s_10s_18_1_1_U1113                                         |hls_dummy_mul_10s_10s_18_1_1_1503                                                                                                                                         |     65|
|4458  |    mul_10s_10s_18_1_1_U1114                                         |hls_dummy_mul_10s_10s_18_1_1_1504                                                                                                                                         |     69|
|4459  |    mul_10s_10s_18_1_1_U1115                                         |hls_dummy_mul_10s_10s_18_1_1_1505                                                                                                                                         |     65|
|4460  |    mul_10s_10s_18_1_1_U1116                                         |hls_dummy_mul_10s_10s_18_1_1_1506                                                                                                                                         |     87|
|4461  |    mul_10s_10s_18_1_1_U1117                                         |hls_dummy_mul_10s_10s_18_1_1_1507                                                                                                                                         |     65|
|4462  |    mul_10s_10s_18_1_1_U1118                                         |hls_dummy_mul_10s_10s_18_1_1_1508                                                                                                                                         |     65|
|4463  |    mul_10s_10s_18_1_1_U1119                                         |hls_dummy_mul_10s_10s_18_1_1_1509                                                                                                                                         |     65|
|4464  |    mul_10s_10s_18_1_1_U1120                                         |hls_dummy_mul_10s_10s_18_1_1_1510                                                                                                                                         |     65|
|4465  |    mul_10s_10s_18_1_1_U1121                                         |hls_dummy_mul_10s_10s_18_1_1_1511                                                                                                                                         |     92|
|4466  |    mul_10s_10s_18_1_1_U1122                                         |hls_dummy_mul_10s_10s_18_1_1_1512                                                                                                                                         |    114|
|4467  |    mul_10s_10s_18_1_1_U1123                                         |hls_dummy_mul_10s_10s_18_1_1_1513                                                                                                                                         |     69|
|4468  |    mul_10s_10s_18_1_1_U1124                                         |hls_dummy_mul_10s_10s_18_1_1_1514                                                                                                                                         |     92|
|4469  |    mul_10s_10s_18_1_1_U1125                                         |hls_dummy_mul_10s_10s_18_1_1_1515                                                                                                                                         |     94|
|4470  |    mul_10s_10s_18_1_1_U1126                                         |hls_dummy_mul_10s_10s_18_1_1_1516                                                                                                                                         |     69|
|4471  |    mul_10s_10s_18_1_1_U1127                                         |hls_dummy_mul_10s_10s_18_1_1_1517                                                                                                                                         |     70|
|4472  |    mul_10s_10s_18_1_1_U1128                                         |hls_dummy_mul_10s_10s_18_1_1_1518                                                                                                                                         |     69|
|4473  |    mul_10s_10s_18_1_1_U1129                                         |hls_dummy_mul_10s_10s_18_1_1_1519                                                                                                                                         |     65|
|4474  |    mul_10s_10s_18_1_1_U1130                                         |hls_dummy_mul_10s_10s_18_1_1_1520                                                                                                                                         |     92|
|4475  |    mul_10s_10s_18_1_1_U1131                                         |hls_dummy_mul_10s_10s_18_1_1_1521                                                                                                                                         |     65|
|4476  |    mul_10s_10s_18_1_1_U1133                                         |hls_dummy_mul_10s_10s_18_1_1_1522                                                                                                                                         |     69|
|4477  |    mul_10s_10s_18_1_1_U1134                                         |hls_dummy_mul_10s_10s_18_1_1_1523                                                                                                                                         |     65|
|4478  |    mul_10s_10s_18_1_1_U1135                                         |hls_dummy_mul_10s_10s_18_1_1_1524                                                                                                                                         |     73|
|4479  |    mul_10s_10s_18_1_1_U1136                                         |hls_dummy_mul_10s_10s_18_1_1_1525                                                                                                                                         |     75|
|4480  |    mul_10s_10s_18_1_1_U1137                                         |hls_dummy_mul_10s_10s_18_1_1_1526                                                                                                                                         |     71|
|4481  |    mul_10s_10s_18_1_1_U1138                                         |hls_dummy_mul_10s_10s_18_1_1_1527                                                                                                                                         |     73|
|4482  |    mul_10s_10s_18_1_1_U1139                                         |hls_dummy_mul_10s_10s_18_1_1_1528                                                                                                                                         |     69|
|4483  |    mul_10s_10s_18_1_1_U1140                                         |hls_dummy_mul_10s_10s_18_1_1_1529                                                                                                                                         |     69|
|4484  |    mul_10s_10s_18_1_1_U1141                                         |hls_dummy_mul_10s_10s_18_1_1_1530                                                                                                                                         |     98|
|4485  |    mul_10s_10s_18_1_1_U1142                                         |hls_dummy_mul_10s_10s_18_1_1_1531                                                                                                                                         |    114|
|4486  |    mul_10s_10s_18_1_1_U1143                                         |hls_dummy_mul_10s_10s_18_1_1_1532                                                                                                                                         |     65|
|4487  |    mul_10s_10s_18_1_1_U1144                                         |hls_dummy_mul_10s_10s_18_1_1_1533                                                                                                                                         |     98|
|4488  |    mul_10s_10s_18_1_1_U1145                                         |hls_dummy_mul_10s_10s_18_1_1_1534                                                                                                                                         |     99|
|4489  |    mul_10s_10s_18_1_1_U1146                                         |hls_dummy_mul_10s_10s_18_1_1_1535                                                                                                                                         |     65|
|4490  |    mul_10s_10s_18_1_1_U1147                                         |hls_dummy_mul_10s_10s_18_1_1_1536                                                                                                                                         |     75|
|4491  |    mul_10s_10s_18_1_1_U1148                                         |hls_dummy_mul_10s_10s_18_1_1_1537                                                                                                                                         |     65|
|4492  |    mul_10s_10s_18_1_1_U1149                                         |hls_dummy_mul_10s_10s_18_1_1_1538                                                                                                                                         |     71|
|4493  |    mul_10s_10s_18_1_1_U1150                                         |hls_dummy_mul_10s_10s_18_1_1_1539                                                                                                                                         |     98|
|4494  |    mul_10s_10s_18_1_1_U1151                                         |hls_dummy_mul_10s_10s_18_1_1_1540                                                                                                                                         |     69|
|4495  |    mul_10s_10s_18_1_1_U1153                                         |hls_dummy_mul_10s_10s_18_1_1_1541                                                                                                                                         |     72|
|4496  |    mul_10s_10s_18_1_1_U1154                                         |hls_dummy_mul_10s_10s_18_1_1_1542                                                                                                                                         |     71|
|4497  |    mul_10s_10s_18_1_1_U1155                                         |hls_dummy_mul_10s_10s_18_1_1_1543                                                                                                                                         |    113|
|4498  |    mul_10s_10s_18_1_1_U1156                                         |hls_dummy_mul_10s_10s_18_1_1_1544                                                                                                                                         |     76|
|4499  |    mul_10s_10s_18_1_1_U1157                                         |hls_dummy_mul_10s_10s_18_1_1_1545                                                                                                                                         |     96|
|4500  |    mul_10s_10s_18_1_1_U1158                                         |hls_dummy_mul_10s_10s_18_1_1_1546                                                                                                                                         |    121|
|4501  |    mul_10s_10s_18_1_1_U1159                                         |hls_dummy_mul_10s_10s_18_1_1_1547                                                                                                                                         |     87|
|4502  |    mul_10s_10s_18_1_1_U1160                                         |hls_dummy_mul_10s_10s_18_1_1_1548                                                                                                                                         |     84|
|4503  |    mul_10s_10s_18_1_1_U1161                                         |hls_dummy_mul_10s_10s_18_1_1_1549                                                                                                                                         |    113|
|4504  |    mul_10s_10s_18_1_1_U1162                                         |hls_dummy_mul_10s_10s_18_1_1_1550                                                                                                                                         |     72|
|4505  |    mul_10s_10s_18_1_1_U1163                                         |hls_dummy_mul_10s_10s_18_1_1_1551                                                                                                                                         |     72|
|4506  |    mul_10s_10s_18_1_1_U1164                                         |hls_dummy_mul_10s_10s_18_1_1_1552                                                                                                                                         |    113|
|4507  |    mul_10s_10s_18_1_1_U1165                                         |hls_dummy_mul_10s_10s_18_1_1_1553                                                                                                                                         |    113|
|4508  |    mul_10s_10s_18_1_1_U1166                                         |hls_dummy_mul_10s_10s_18_1_1_1554                                                                                                                                         |    112|
|4509  |    mul_10s_10s_18_1_1_U1167                                         |hls_dummy_mul_10s_10s_18_1_1_1555                                                                                                                                         |    113|
|4510  |    mul_10s_10s_18_1_1_U1168                                         |hls_dummy_mul_10s_10s_18_1_1_1556                                                                                                                                         |     70|
|4511  |    mul_10s_10s_18_1_1_U1169                                         |hls_dummy_mul_10s_10s_18_1_1_1557                                                                                                                                         |     96|
|4512  |    mul_10s_10s_18_1_1_U1170                                         |hls_dummy_mul_10s_10s_18_1_1_1558                                                                                                                                         |    113|
|4513  |    mul_10s_10s_18_1_1_U1171                                         |hls_dummy_mul_10s_10s_18_1_1_1559                                                                                                                                         |    105|
|4514  |    mul_10s_10s_18_1_1_U1172                                         |hls_dummy_mul_10s_10s_18_1_1_1560                                                                                                                                         |     22|
|4515  |    mul_10s_10s_18_1_1_U1173                                         |hls_dummy_mul_10s_10s_18_1_1_1561                                                                                                                                         |     70|
|4516  |    mul_10s_10s_18_1_1_U1174                                         |hls_dummy_mul_10s_10s_18_1_1_1562                                                                                                                                         |     74|
|4517  |    mul_10s_10s_18_1_1_U1175                                         |hls_dummy_mul_10s_10s_18_1_1_1563                                                                                                                                         |    125|
|4518  |    mul_10s_10s_18_1_1_U1176                                         |hls_dummy_mul_10s_10s_18_1_1_1564                                                                                                                                         |     65|
|4519  |    mul_10s_10s_18_1_1_U1177                                         |hls_dummy_mul_10s_10s_18_1_1_1565                                                                                                                                         |     98|
|4520  |    mul_10s_10s_18_1_1_U1178                                         |hls_dummy_mul_10s_10s_18_1_1_1566                                                                                                                                         |    118|
|4521  |    mul_10s_10s_18_1_1_U1179                                         |hls_dummy_mul_10s_10s_18_1_1_1567                                                                                                                                         |     69|
|4522  |    mul_10s_10s_18_1_1_U1180                                         |hls_dummy_mul_10s_10s_18_1_1_1568                                                                                                                                         |     69|
|4523  |    mul_10s_10s_18_1_1_U1181                                         |hls_dummy_mul_10s_10s_18_1_1_1569                                                                                                                                         |    125|
|4524  |    mul_10s_10s_18_1_1_U1182                                         |hls_dummy_mul_10s_10s_18_1_1_1570                                                                                                                                         |     88|
|4525  |    mul_10s_10s_18_1_1_U1183                                         |hls_dummy_mul_10s_10s_18_1_1_1571                                                                                                                                         |     88|
|4526  |    mul_10s_10s_18_1_1_U1184                                         |hls_dummy_mul_10s_10s_18_1_1_1572                                                                                                                                         |    125|
|4527  |    mul_10s_10s_18_1_1_U1185                                         |hls_dummy_mul_10s_10s_18_1_1_1573                                                                                                                                         |    125|
|4528  |    mul_10s_10s_18_1_1_U1186                                         |hls_dummy_mul_10s_10s_18_1_1_1574                                                                                                                                         |    126|
|4529  |    mul_10s_10s_18_1_1_U1187                                         |hls_dummy_mul_10s_10s_18_1_1_1575                                                                                                                                         |    124|
|4530  |    mul_10s_10s_18_1_1_U1188                                         |hls_dummy_mul_10s_10s_18_1_1_1576                                                                                                                                         |     70|
|4531  |    mul_10s_10s_18_1_1_U1189                                         |hls_dummy_mul_10s_10s_18_1_1_1577                                                                                                                                         |     98|
|4532  |    mul_10s_10s_18_1_1_U1190                                         |hls_dummy_mul_10s_10s_18_1_1_1578                                                                                                                                         |    125|
|4533  |    mul_10s_10s_18_1_1_U1191                                         |hls_dummy_mul_10s_10s_18_1_1_1579                                                                                                                                         |     69|
|4534  |    mul_10s_10s_18_1_1_U1193                                         |hls_dummy_mul_10s_10s_18_1_1_1580                                                                                                                                         |     75|
|4535  |    mul_10s_10s_18_1_1_U1194                                         |hls_dummy_mul_10s_10s_18_1_1_1581                                                                                                                                         |    129|
|4536  |    mul_10s_10s_18_1_1_U1195                                         |hls_dummy_mul_10s_10s_18_1_1_1582                                                                                                                                         |    121|
|4537  |    mul_10s_10s_18_1_1_U1196                                         |hls_dummy_mul_10s_10s_18_1_1_1583                                                                                                                                         |     70|
|4538  |    mul_10s_10s_18_1_1_U1197                                         |hls_dummy_mul_10s_10s_18_1_1_1584                                                                                                                                         |     94|
|4539  |    mul_10s_10s_18_1_1_U1198                                         |hls_dummy_mul_10s_10s_18_1_1_1585                                                                                                                                         |    104|
|4540  |    mul_10s_10s_18_1_1_U1199                                         |hls_dummy_mul_10s_10s_18_1_1_1586                                                                                                                                         |     69|
|4541  |    mul_10s_10s_18_1_1_U1200                                         |hls_dummy_mul_10s_10s_18_1_1_1587                                                                                                                                         |     69|
|4542  |    mul_10s_10s_18_1_1_U1201                                         |hls_dummy_mul_10s_10s_18_1_1_1588                                                                                                                                         |    121|
|4543  |    mul_10s_10s_18_1_1_U1202                                         |hls_dummy_mul_10s_10s_18_1_1_1589                                                                                                                                         |     74|
|4544  |    mul_10s_10s_18_1_1_U1203                                         |hls_dummy_mul_10s_10s_18_1_1_1590                                                                                                                                         |     74|
|4545  |    mul_10s_10s_18_1_1_U1204                                         |hls_dummy_mul_10s_10s_18_1_1_1591                                                                                                                                         |    121|
|4546  |    mul_10s_10s_18_1_1_U1205                                         |hls_dummy_mul_10s_10s_18_1_1_1592                                                                                                                                         |    121|
|4547  |    mul_10s_10s_18_1_1_U1206                                         |hls_dummy_mul_10s_10s_18_1_1_1593                                                                                                                                         |    120|
|4548  |    mul_10s_10s_18_1_1_U1207                                         |hls_dummy_mul_10s_10s_18_1_1_1594                                                                                                                                         |    121|
|4549  |    mul_10s_10s_18_1_1_U1208                                         |hls_dummy_mul_10s_10s_18_1_1_1595                                                                                                                                         |     65|
|4550  |    mul_10s_10s_18_1_1_U1209                                         |hls_dummy_mul_10s_10s_18_1_1_1596                                                                                                                                         |     94|
|4551  |    mul_10s_10s_18_1_1_U1210                                         |hls_dummy_mul_10s_10s_18_1_1_1597                                                                                                                                         |    121|
|4552  |    mul_10s_10s_18_1_1_U1211                                         |hls_dummy_mul_10s_10s_18_1_1_1598                                                                                                                                         |     86|
|4553  |    mul_10s_10s_18_1_1_U1213                                         |hls_dummy_mul_10s_10s_18_1_1_1599                                                                                                                                         |     72|
|4554  |    mul_10s_10s_18_1_1_U1214                                         |hls_dummy_mul_10s_10s_18_1_1_1600                                                                                                                                         |     72|
|4555  |    mul_10s_10s_18_1_1_U1215                                         |hls_dummy_mul_10s_10s_18_1_1_1601                                                                                                                                         |     70|
|4556  |    mul_10s_10s_18_1_1_U1216                                         |hls_dummy_mul_10s_10s_18_1_1_1602                                                                                                                                         |     70|
|4557  |    mul_10s_10s_18_1_1_U1217                                         |hls_dummy_mul_10s_10s_18_1_1_1603                                                                                                                                         |     72|
|4558  |    mul_10s_10s_18_1_1_U1218                                         |hls_dummy_mul_10s_10s_18_1_1_1604                                                                                                                                         |     70|
|4559  |    mul_10s_10s_18_1_1_U1219                                         |hls_dummy_mul_10s_10s_18_1_1_1605                                                                                                                                         |     84|
|4560  |    mul_10s_10s_18_1_1_U1220                                         |hls_dummy_mul_10s_10s_18_1_1_1606                                                                                                                                         |     84|
|4561  |    mul_10s_10s_18_1_1_U1221                                         |hls_dummy_mul_10s_10s_18_1_1_1607                                                                                                                                         |     70|
|4562  |    mul_10s_10s_18_1_1_U1222                                         |hls_dummy_mul_10s_10s_18_1_1_1608                                                                                                                                         |     72|
|4563  |    mul_10s_10s_18_1_1_U1223                                         |hls_dummy_mul_10s_10s_18_1_1_1609                                                                                                                                         |     72|
|4564  |    mul_10s_10s_18_1_1_U1224                                         |hls_dummy_mul_10s_10s_18_1_1_1610                                                                                                                                         |     72|
|4565  |    mul_10s_10s_18_1_1_U1225                                         |hls_dummy_mul_10s_10s_18_1_1_1611                                                                                                                                         |     72|
|4566  |    mul_10s_10s_18_1_1_U1226                                         |hls_dummy_mul_10s_10s_18_1_1_1612                                                                                                                                         |     71|
|4567  |    mul_10s_10s_18_1_1_U1227                                         |hls_dummy_mul_10s_10s_18_1_1_1613                                                                                                                                         |     69|
|4568  |    mul_10s_10s_18_1_1_U1228                                         |hls_dummy_mul_10s_10s_18_1_1_1614                                                                                                                                         |     71|
|4569  |    mul_10s_10s_18_1_1_U1229                                         |hls_dummy_mul_10s_10s_18_1_1_1615                                                                                                                                         |     96|
|4570  |    mul_10s_10s_18_1_1_U1230                                         |hls_dummy_mul_10s_10s_18_1_1_1616                                                                                                                                         |     72|
|4571  |    mul_10s_10s_18_1_1_U1231                                         |hls_dummy_mul_10s_10s_18_1_1_1617                                                                                                                                         |    100|
|4572  |    mul_10s_10s_18_1_1_U1232                                         |hls_dummy_mul_10s_10s_18_1_1_1618                                                                                                                                         |     22|
|4573  |    mul_10s_10s_18_1_1_U1233                                         |hls_dummy_mul_10s_10s_18_1_1_1619                                                                                                                                         |     70|
|4574  |    mul_10s_10s_18_1_1_U1234                                         |hls_dummy_mul_10s_10s_18_1_1_1620                                                                                                                                         |     67|
|4575  |    mul_10s_10s_18_1_1_U1235                                         |hls_dummy_mul_10s_10s_18_1_1_1621                                                                                                                                         |     74|
|4576  |    mul_10s_10s_18_1_1_U1236                                         |hls_dummy_mul_10s_10s_18_1_1_1622                                                                                                                                         |     74|
|4577  |    mul_10s_10s_18_1_1_U1237                                         |hls_dummy_mul_10s_10s_18_1_1_1623                                                                                                                                         |     88|
|4578  |    mul_10s_10s_18_1_1_U1238                                         |hls_dummy_mul_10s_10s_18_1_1_1624                                                                                                                                         |     74|
|4579  |    mul_10s_10s_18_1_1_U1239                                         |hls_dummy_mul_10s_10s_18_1_1_1625                                                                                                                                         |     69|
|4580  |    mul_10s_10s_18_1_1_U1240                                         |hls_dummy_mul_10s_10s_18_1_1_1626                                                                                                                                         |     69|
|4581  |    mul_10s_10s_18_1_1_U1241                                         |hls_dummy_mul_10s_10s_18_1_1_1627                                                                                                                                         |     74|
|4582  |    mul_10s_10s_18_1_1_U1242                                         |hls_dummy_mul_10s_10s_18_1_1_1628                                                                                                                                         |     88|
|4583  |    mul_10s_10s_18_1_1_U1243                                         |hls_dummy_mul_10s_10s_18_1_1_1629                                                                                                                                         |     88|
|4584  |    mul_10s_10s_18_1_1_U1244                                         |hls_dummy_mul_10s_10s_18_1_1_1630                                                                                                                                         |     88|
|4585  |    mul_10s_10s_18_1_1_U1245                                         |hls_dummy_mul_10s_10s_18_1_1_1631                                                                                                                                         |     88|
|4586  |    mul_10s_10s_18_1_1_U1246                                         |hls_dummy_mul_10s_10s_18_1_1_1632                                                                                                                                         |     69|
|4587  |    mul_10s_10s_18_1_1_U1247                                         |hls_dummy_mul_10s_10s_18_1_1_1633                                                                                                                                         |     70|
|4588  |    mul_10s_10s_18_1_1_U1248                                         |hls_dummy_mul_10s_10s_18_1_1_1634                                                                                                                                         |     69|
|4589  |    mul_10s_10s_18_1_1_U1249                                         |hls_dummy_mul_10s_10s_18_1_1_1635                                                                                                                                         |     95|
|4590  |    mul_10s_10s_18_1_1_U1250                                         |hls_dummy_mul_10s_10s_18_1_1_1636                                                                                                                                         |     88|
|4591  |    mul_10s_10s_18_1_1_U1251                                         |hls_dummy_mul_10s_10s_18_1_1_1637                                                                                                                                         |     68|
|4592  |    mul_10s_10s_18_1_1_U1253                                         |hls_dummy_mul_10s_10s_18_1_1_1638                                                                                                                                         |     75|
|4593  |    mul_10s_10s_18_1_1_U1254                                         |hls_dummy_mul_10s_10s_18_1_1_1639                                                                                                                                         |     69|
|4594  |    mul_10s_10s_18_1_1_U1255                                         |hls_dummy_mul_10s_10s_18_1_1_1640                                                                                                                                         |    129|
|4595  |    mul_10s_10s_18_1_1_U1256                                         |hls_dummy_mul_10s_10s_18_1_1_1641                                                                                                                                         |    129|
|4596  |    mul_10s_10s_18_1_1_U1257                                         |hls_dummy_mul_10s_10s_18_1_1_1642                                                                                                                                         |     74|
|4597  |    mul_10s_10s_18_1_1_U1258                                         |hls_dummy_mul_10s_10s_18_1_1_1643                                                                                                                                         |    129|
|4598  |    mul_10s_10s_18_1_1_U1259                                         |hls_dummy_mul_10s_10s_18_1_1_1644                                                                                                                                         |     69|
|4599  |    mul_10s_10s_18_1_1_U1260                                         |hls_dummy_mul_10s_10s_18_1_1_1645                                                                                                                                         |     69|
|4600  |    mul_10s_10s_18_1_1_U1261                                         |hls_dummy_mul_10s_10s_18_1_1_1646                                                                                                                                         |    129|
|4601  |    mul_10s_10s_18_1_1_U1262                                         |hls_dummy_mul_10s_10s_18_1_1_1647                                                                                                                                         |     74|
|4602  |    mul_10s_10s_18_1_1_U1263                                         |hls_dummy_mul_10s_10s_18_1_1_1648                                                                                                                                         |     74|
|4603  |    mul_10s_10s_18_1_1_U1264                                         |hls_dummy_mul_10s_10s_18_1_1_1649                                                                                                                                         |     74|
|4604  |    mul_10s_10s_18_1_1_U1265                                         |hls_dummy_mul_10s_10s_18_1_1_1650                                                                                                                                         |     74|
|4605  |    mul_10s_10s_18_1_1_U1266                                         |hls_dummy_mul_10s_10s_18_1_1_1651                                                                                                                                         |     65|
|4606  |    mul_10s_10s_18_1_1_U1267                                         |hls_dummy_mul_10s_10s_18_1_1_1652                                                                                                                                         |     82|
|4607  |    mul_10s_10s_18_1_1_U1268                                         |hls_dummy_mul_10s_10s_18_1_1_1653                                                                                                                                         |     65|
|4608  |    mul_10s_10s_18_1_1_U1269                                         |hls_dummy_mul_10s_10s_18_1_1_1654                                                                                                                                         |    109|
|4609  |    mul_10s_10s_18_1_1_U1270                                         |hls_dummy_mul_10s_10s_18_1_1_1655                                                                                                                                         |     74|
|4610  |    mul_10s_10s_18_1_1_U1271                                         |hls_dummy_mul_10s_10s_18_1_1_1656                                                                                                                                         |     87|
|4611  |    mul_10s_10s_18_1_1_U1273                                         |hls_dummy_mul_10s_10s_18_1_1_1657                                                                                                                                         |     69|
|4612  |    mul_10s_10s_18_1_1_U1274                                         |hls_dummy_mul_10s_10s_18_1_1_1658                                                                                                                                         |     69|
|4613  |    mul_10s_10s_18_1_1_U1275                                         |hls_dummy_mul_10s_10s_18_1_1_1659                                                                                                                                         |     69|
|4614  |    mul_10s_10s_18_1_1_U1276                                         |hls_dummy_mul_10s_10s_18_1_1_1660                                                                                                                                         |     69|
|4615  |    mul_10s_10s_18_1_1_U1277                                         |hls_dummy_mul_10s_10s_18_1_1_1661                                                                                                                                         |     94|
|4616  |    mul_10s_10s_18_1_1_U1278                                         |hls_dummy_mul_10s_10s_18_1_1_1662                                                                                                                                         |     69|
|4617  |    mul_10s_10s_18_1_1_U1279                                         |hls_dummy_mul_10s_10s_18_1_1_1663                                                                                                                                         |     71|
|4618  |    mul_10s_10s_18_1_1_U1280                                         |hls_dummy_mul_10s_10s_18_1_1_1664                                                                                                                                         |     69|
|4619  |    mul_10s_10s_18_1_1_U1281                                         |hls_dummy_mul_10s_10s_18_1_1_1665                                                                                                                                         |    125|
|4620  |    mul_10s_10s_18_1_1_U1282                                         |hls_dummy_mul_10s_10s_18_1_1_1666                                                                                                                                         |     69|
|4621  |    mul_10s_10s_18_1_1_U1283                                         |hls_dummy_mul_10s_10s_18_1_1_1667                                                                                                                                         |     69|
|4622  |    mul_10s_10s_18_1_1_U1284                                         |hls_dummy_mul_10s_10s_18_1_1_1668                                                                                                                                         |    112|
|4623  |    mul_10s_10s_18_1_1_U1285                                         |hls_dummy_mul_10s_10s_18_1_1_1669                                                                                                                                         |     69|
|4624  |    mul_10s_10s_18_1_1_U1286                                         |hls_dummy_mul_10s_10s_18_1_1_1670                                                                                                                                         |     69|
|4625  |    mul_10s_10s_18_1_1_U1287                                         |hls_dummy_mul_10s_10s_18_1_1_1671                                                                                                                                         |     69|
|4626  |    mul_10s_10s_18_1_1_U1288                                         |hls_dummy_mul_10s_10s_18_1_1_1672                                                                                                                                         |     69|
|4627  |    mul_10s_10s_18_1_1_U1289                                         |hls_dummy_mul_10s_10s_18_1_1_1673                                                                                                                                         |     69|
|4628  |    mul_10s_10s_18_1_1_U1290                                         |hls_dummy_mul_10s_10s_18_1_1_1674                                                                                                                                         |     94|
|4629  |    mul_10s_10s_18_1_1_U1291                                         |hls_dummy_mul_10s_10s_18_1_1_1675                                                                                                                                         |     69|
|4630  |    mul_10s_10s_18_1_1_U1292                                         |hls_dummy_mul_10s_10s_18_1_1_1676                                                                                                                                         |     22|
|4631  |    mul_10s_10s_18_1_1_U1293                                         |hls_dummy_mul_10s_10s_18_1_1_1677                                                                                                                                         |     65|
|4632  |    mul_10s_10s_18_1_1_U1294                                         |hls_dummy_mul_10s_10s_18_1_1_1678                                                                                                                                         |     71|
|4633  |    mul_10s_10s_18_1_1_U1295                                         |hls_dummy_mul_10s_10s_18_1_1_1679                                                                                                                                         |     65|
|4634  |    mul_10s_10s_18_1_1_U1296                                         |hls_dummy_mul_10s_10s_18_1_1_1680                                                                                                                                         |     65|
|4635  |    mul_10s_10s_18_1_1_U1297                                         |hls_dummy_mul_10s_10s_18_1_1_1681                                                                                                                                         |     92|
|4636  |    mul_10s_10s_18_1_1_U1298                                         |hls_dummy_mul_10s_10s_18_1_1_1682                                                                                                                                         |     65|
|4637  |    mul_10s_10s_18_1_1_U1299                                         |hls_dummy_mul_10s_10s_18_1_1_1683                                                                                                                                         |     69|
|4638  |    mul_10s_10s_18_1_1_U1300                                         |hls_dummy_mul_10s_10s_18_1_1_1684                                                                                                                                         |     73|
|4639  |    mul_10s_10s_18_1_1_U1301                                         |hls_dummy_mul_10s_10s_18_1_1_1685                                                                                                                                         |    114|
|4640  |    mul_10s_10s_18_1_1_U1302                                         |hls_dummy_mul_10s_10s_18_1_1_1686                                                                                                                                         |     65|
|4641  |    mul_10s_10s_18_1_1_U1303                                         |hls_dummy_mul_10s_10s_18_1_1_1687                                                                                                                                         |     69|
|4642  |    mul_10s_10s_18_1_1_U1304                                         |hls_dummy_mul_10s_10s_18_1_1_1688                                                                                                                                         |    123|
|4643  |    mul_10s_10s_18_1_1_U1305                                         |hls_dummy_mul_10s_10s_18_1_1_1689                                                                                                                                         |     69|
|4644  |    mul_10s_10s_18_1_1_U1306                                         |hls_dummy_mul_10s_10s_18_1_1_1690                                                                                                                                         |     69|
|4645  |    mul_10s_10s_18_1_1_U1307                                         |hls_dummy_mul_10s_10s_18_1_1_1691                                                                                                                                         |     69|
|4646  |    mul_10s_10s_18_1_1_U1308                                         |hls_dummy_mul_10s_10s_18_1_1_1692                                                                                                                                         |     69|
|4647  |    mul_10s_10s_18_1_1_U1309                                         |hls_dummy_mul_10s_10s_18_1_1_1693                                                                                                                                         |     65|
|4648  |    mul_10s_10s_18_1_1_U1310                                         |hls_dummy_mul_10s_10s_18_1_1_1694                                                                                                                                         |     92|
|4649  |    mul_10s_10s_18_1_1_U1311                                         |hls_dummy_mul_10s_10s_18_1_1_1695                                                                                                                                         |     73|
|4650  |    mul_10s_10s_18_1_1_U1313                                         |hls_dummy_mul_10s_10s_18_1_1_1696                                                                                                                                         |     69|
|4651  |    mul_10s_10s_18_1_1_U1314                                         |hls_dummy_mul_10s_10s_18_1_1_1697                                                                                                                                         |     65|
|4652  |    mul_10s_10s_18_1_1_U1315                                         |hls_dummy_mul_10s_10s_18_1_1_1698                                                                                                                                         |     69|
|4653  |    mul_10s_10s_18_1_1_U1316                                         |hls_dummy_mul_10s_10s_18_1_1_1699                                                                                                                                         |     69|
|4654  |    mul_10s_10s_18_1_1_U1317                                         |hls_dummy_mul_10s_10s_18_1_1_1700                                                                                                                                         |     99|
|4655  |    mul_10s_10s_18_1_1_U1318                                         |hls_dummy_mul_10s_10s_18_1_1_1701                                                                                                                                         |     71|
|4656  |    mul_10s_10s_18_1_1_U1319                                         |hls_dummy_mul_10s_10s_18_1_1_1702                                                                                                                                         |     67|
|4657  |    mul_10s_10s_18_1_1_U1320                                         |hls_dummy_mul_10s_10s_18_1_1_1703                                                                                                                                         |    127|
|4658  |    mul_10s_10s_18_1_1_U1321                                         |hls_dummy_mul_10s_10s_18_1_1_1704                                                                                                                                         |    114|
|4659  |    mul_10s_10s_18_1_1_U1322                                         |hls_dummy_mul_10s_10s_18_1_1_1705                                                                                                                                         |     69|
|4660  |    mul_10s_10s_18_1_1_U1323                                         |hls_dummy_mul_10s_10s_18_1_1_1706                                                                                                                                         |     65|
|4661  |    mul_10s_10s_18_1_1_U1324                                         |hls_dummy_mul_10s_10s_18_1_1_1707                                                                                                                                         |    124|
|4662  |    mul_10s_10s_18_1_1_U1325                                         |hls_dummy_mul_10s_10s_18_1_1_1708                                                                                                                                         |     65|
|4663  |    mul_10s_10s_18_1_1_U1326                                         |hls_dummy_mul_10s_10s_18_1_1_1709                                                                                                                                         |     65|
|4664  |    mul_10s_10s_18_1_1_U1327                                         |hls_dummy_mul_10s_10s_18_1_1_1710                                                                                                                                         |     65|
|4665  |    mul_10s_10s_18_1_1_U1328                                         |hls_dummy_mul_10s_10s_18_1_1_1711                                                                                                                                         |     65|
|4666  |    mul_10s_10s_18_1_1_U1329                                         |hls_dummy_mul_10s_10s_18_1_1_1712                                                                                                                                         |     71|
|4667  |    mul_10s_10s_18_1_1_U1330                                         |hls_dummy_mul_10s_10s_18_1_1_1713                                                                                                                                         |     98|
|4668  |    mul_10s_10s_18_1_1_U1331                                         |hls_dummy_mul_10s_10s_18_1_1_1714                                                                                                                                         |    127|
|4669  |    mul_10s_10s_18_1_1_U1333                                         |hls_dummy_mul_10s_10s_18_1_1_1715                                                                                                                                         |     69|
|4670  |    mul_10s_10s_18_1_1_U1334                                         |hls_dummy_mul_10s_10s_18_1_1_1716                                                                                                                                         |     69|
|4671  |    mul_10s_10s_18_1_1_U1335                                         |hls_dummy_mul_10s_10s_18_1_1_1717                                                                                                                                         |     71|
|4672  |    mul_10s_10s_18_1_1_U1336                                         |hls_dummy_mul_10s_10s_18_1_1_1718                                                                                                                                         |     74|
|4673  |    mul_10s_10s_18_1_1_U1337                                         |hls_dummy_mul_10s_10s_18_1_1_1719                                                                                                                                         |    101|
|4674  |    mul_10s_10s_18_1_1_U1338                                         |hls_dummy_mul_10s_10s_18_1_1_1720                                                                                                                                         |     70|
|4675  |    mul_10s_10s_18_1_1_U1339                                         |hls_dummy_mul_10s_10s_18_1_1_1721                                                                                                                                         |     71|
|4676  |    mul_10s_10s_18_1_1_U1340                                         |hls_dummy_mul_10s_10s_18_1_1_1722                                                                                                                                         |     69|
|4677  |    mul_10s_10s_18_1_1_U1341                                         |hls_dummy_mul_10s_10s_18_1_1_1723                                                                                                                                         |     74|
|4678  |    mul_10s_10s_18_1_1_U1342                                         |hls_dummy_mul_10s_10s_18_1_1_1724                                                                                                                                         |     74|
|4679  |    mul_10s_10s_18_1_1_U1343                                         |hls_dummy_mul_10s_10s_18_1_1_1725                                                                                                                                         |     69|
|4680  |    mul_10s_10s_18_1_1_U1344                                         |hls_dummy_mul_10s_10s_18_1_1_1726                                                                                                                                         |     74|
|4681  |    mul_10s_10s_18_1_1_U1345                                         |hls_dummy_mul_10s_10s_18_1_1_1727                                                                                                                                         |     70|
|4682  |    mul_10s_10s_18_1_1_U1346                                         |hls_dummy_mul_10s_10s_18_1_1_1728                                                                                                                                         |     69|
|4683  |    mul_10s_10s_18_1_1_U1347                                         |hls_dummy_mul_10s_10s_18_1_1_1729                                                                                                                                         |     71|
|4684  |    mul_10s_10s_18_1_1_U1348                                         |hls_dummy_mul_10s_10s_18_1_1_1730                                                                                                                                         |     96|
|4685  |    mul_10s_10s_18_1_1_U1349                                         |hls_dummy_mul_10s_10s_18_1_1_1731                                                                                                                                         |     72|
|4686  |    mul_10s_10s_18_1_1_U1350                                         |hls_dummy_mul_10s_10s_18_1_1_1732                                                                                                                                         |     74|
|4687  |    mul_10s_10s_18_1_1_U1351                                         |hls_dummy_mul_10s_10s_18_1_1_1733                                                                                                                                         |     69|
|4688  |    mul_10s_10s_18_1_1_U1352                                         |hls_dummy_mul_10s_10s_18_1_1_1734                                                                                                                                         |     22|
|4689  |    mul_10s_10s_18_1_1_U1353                                         |hls_dummy_mul_10s_10s_18_1_1_1735                                                                                                                                         |     70|
|4690  |    mul_10s_10s_18_1_1_U1354                                         |hls_dummy_mul_10s_10s_18_1_1_1736                                                                                                                                         |     69|
|4691  |    mul_10s_10s_18_1_1_U1355                                         |hls_dummy_mul_10s_10s_18_1_1_1737                                                                                                                                         |     74|
|4692  |    mul_10s_10s_18_1_1_U1356                                         |hls_dummy_mul_10s_10s_18_1_1_1738                                                                                                                                         |     73|
|4693  |    mul_10s_10s_18_1_1_U1357                                         |hls_dummy_mul_10s_10s_18_1_1_1739                                                                                                                                         |    102|
|4694  |    mul_10s_10s_18_1_1_U1358                                         |hls_dummy_mul_10s_10s_18_1_1_1740                                                                                                                                         |     73|
|4695  |    mul_10s_10s_18_1_1_U1359                                         |hls_dummy_mul_10s_10s_18_1_1_1741                                                                                                                                         |     69|
|4696  |    mul_10s_10s_18_1_1_U1360                                         |hls_dummy_mul_10s_10s_18_1_1_1742                                                                                                                                         |     73|
|4697  |    mul_10s_10s_18_1_1_U1361                                         |hls_dummy_mul_10s_10s_18_1_1_1743                                                                                                                                         |     73|
|4698  |    mul_10s_10s_18_1_1_U1362                                         |hls_dummy_mul_10s_10s_18_1_1_1744                                                                                                                                         |     73|
|4699  |    mul_10s_10s_18_1_1_U1363                                         |hls_dummy_mul_10s_10s_18_1_1_1745                                                                                                                                         |     69|
|4700  |    mul_10s_10s_18_1_1_U1364                                         |hls_dummy_mul_10s_10s_18_1_1_1746                                                                                                                                         |     73|
|4701  |    mul_10s_10s_18_1_1_U1365                                         |hls_dummy_mul_10s_10s_18_1_1_1747                                                                                                                                         |     70|
|4702  |    mul_10s_10s_18_1_1_U1366                                         |hls_dummy_mul_10s_10s_18_1_1_1748                                                                                                                                         |     69|
|4703  |    mul_10s_10s_18_1_1_U1367                                         |hls_dummy_mul_10s_10s_18_1_1_1749                                                                                                                                         |     69|
|4704  |    mul_10s_10s_18_1_1_U1368                                         |hls_dummy_mul_10s_10s_18_1_1_1750                                                                                                                                         |     98|
|4705  |    mul_10s_10s_18_1_1_U1369                                         |hls_dummy_mul_10s_10s_18_1_1_1751                                                                                                                                         |     71|
|4706  |    mul_10s_10s_18_1_1_U1370                                         |hls_dummy_mul_10s_10s_18_1_1_1752                                                                                                                                         |     73|
|4707  |    mul_10s_10s_18_1_1_U1371                                         |hls_dummy_mul_10s_10s_18_1_1_1753                                                                                                                                         |     73|
|4708  |    mul_10s_10s_18_1_1_U1373                                         |hls_dummy_mul_10s_10s_18_1_1_1754                                                                                                                                         |     78|
|4709  |    mul_10s_10s_18_1_1_U1374                                         |hls_dummy_mul_10s_10s_18_1_1_1755                                                                                                                                         |     65|
|4710  |    mul_10s_10s_18_1_1_U1375                                         |hls_dummy_mul_10s_10s_18_1_1_1756                                                                                                                                         |    129|
|4711  |    mul_10s_10s_18_1_1_U1376                                         |hls_dummy_mul_10s_10s_18_1_1_1757                                                                                                                                         |     76|
|4712  |    mul_10s_10s_18_1_1_U1377                                         |hls_dummy_mul_10s_10s_18_1_1_1758                                                                                                                                         |    103|
|4713  |    mul_10s_10s_18_1_1_U1378                                         |hls_dummy_mul_10s_10s_18_1_1_1759                                                                                                                                         |    131|
|4714  |    mul_10s_10s_18_1_1_U1379                                         |hls_dummy_mul_10s_10s_18_1_1_1760                                                                                                                                         |     68|
|4715  |    mul_10s_10s_18_1_1_U1380                                         |hls_dummy_mul_10s_10s_18_1_1_1761                                                                                                                                         |    127|
|4716  |    mul_10s_10s_18_1_1_U1381                                         |hls_dummy_mul_10s_10s_18_1_1_1762                                                                                                                                         |     76|
|4717  |    mul_10s_10s_18_1_1_U1382                                         |hls_dummy_mul_10s_10s_18_1_1_1763                                                                                                                                         |     76|
|4718  |    mul_10s_10s_18_1_1_U1383                                         |hls_dummy_mul_10s_10s_18_1_1_1764                                                                                                                                         |     65|
|4719  |    mul_10s_10s_18_1_1_U1384                                         |hls_dummy_mul_10s_10s_18_1_1_1765                                                                                                                                         |     74|
|4720  |    mul_10s_10s_18_1_1_U1385                                         |hls_dummy_mul_10s_10s_18_1_1_1766                                                                                                                                         |     79|
|4721  |    mul_10s_10s_18_1_1_U1386                                         |hls_dummy_mul_10s_10s_18_1_1_1767                                                                                                                                         |     65|
|4722  |    mul_10s_10s_18_1_1_U1387                                         |hls_dummy_mul_10s_10s_18_1_1_1768                                                                                                                                         |     65|
|4723  |    mul_10s_10s_18_1_1_U1388                                         |hls_dummy_mul_10s_10s_18_1_1_1769                                                                                                                                         |     94|
|4724  |    mul_10s_10s_18_1_1_U1389                                         |hls_dummy_mul_10s_10s_18_1_1_1770                                                                                                                                         |     65|
|4725  |    mul_10s_10s_18_1_1_U1390                                         |hls_dummy_mul_10s_10s_18_1_1_1771                                                                                                                                         |     76|
|4726  |    mul_10s_10s_18_1_1_U1391                                         |hls_dummy_mul_10s_10s_18_1_1_1772                                                                                                                                         |    127|
|4727  |    mul_10s_10s_18_1_1_U1393                                         |hls_dummy_mul_10s_10s_18_1_1_1773                                                                                                                                         |     75|
|4728  |    mul_10s_10s_18_1_1_U1394                                         |hls_dummy_mul_10s_10s_18_1_1_1774                                                                                                                                         |     70|
|4729  |    mul_10s_10s_18_1_1_U1395                                         |hls_dummy_mul_10s_10s_18_1_1_1775                                                                                                                                         |     71|
|4730  |    mul_10s_10s_18_1_1_U1396                                         |hls_dummy_mul_10s_10s_18_1_1_1776                                                                                                                                         |     70|
|4731  |    mul_10s_10s_18_1_1_U1397                                         |hls_dummy_mul_10s_10s_18_1_1_1777                                                                                                                                         |     71|
|4732  |    mul_10s_10s_18_1_1_U1398                                         |hls_dummy_mul_10s_10s_18_1_1_1778                                                                                                                                         |     70|
|4733  |    mul_10s_10s_18_1_1_U1399                                         |hls_dummy_mul_10s_10s_18_1_1_1779                                                                                                                                         |     69|
|4734  |    mul_10s_10s_18_1_1_U1400                                         |hls_dummy_mul_10s_10s_18_1_1_1780                                                                                                                                         |     69|
|4735  |    mul_10s_10s_18_1_1_U1401                                         |hls_dummy_mul_10s_10s_18_1_1_1781                                                                                                                                         |     71|
|4736  |    mul_10s_10s_18_1_1_U1402                                         |hls_dummy_mul_10s_10s_18_1_1_1782                                                                                                                                         |     70|
|4737  |    mul_10s_10s_18_1_1_U1403                                         |hls_dummy_mul_10s_10s_18_1_1_1783                                                                                                                                         |     70|
|4738  |    mul_10s_10s_18_1_1_U1404                                         |hls_dummy_mul_10s_10s_18_1_1_1784                                                                                                                                         |     72|
|4739  |    mul_10s_10s_18_1_1_U1405                                         |hls_dummy_mul_10s_10s_18_1_1_1785                                                                                                                                         |     70|
|4740  |    mul_10s_10s_18_1_1_U1406                                         |hls_dummy_mul_10s_10s_18_1_1_1786                                                                                                                                         |     72|
|4741  |    mul_10s_10s_18_1_1_U1407                                         |hls_dummy_mul_10s_10s_18_1_1_1787                                                                                                                                         |     73|
|4742  |    mul_10s_10s_18_1_1_U1408                                         |hls_dummy_mul_10s_10s_18_1_1_1788                                                                                                                                         |     72|
|4743  |    mul_10s_10s_18_1_1_U1409                                         |hls_dummy_mul_10s_10s_18_1_1_1789                                                                                                                                         |     73|
|4744  |    mul_10s_10s_18_1_1_U1410                                         |hls_dummy_mul_10s_10s_18_1_1_1790                                                                                                                                         |     70|
|4745  |    mul_10s_10s_18_1_1_U1411                                         |hls_dummy_mul_10s_10s_18_1_1_1791                                                                                                                                         |     72|
|4746  |    mul_10s_10s_18_1_1_U1412                                         |hls_dummy_mul_10s_10s_18_1_1_1792                                                                                                                                         |     22|
|4747  |    mul_10s_10s_18_1_1_U1413                                         |hls_dummy_mul_10s_10s_18_1_1_1793                                                                                                                                         |     72|
|4748  |    mul_10s_10s_18_1_1_U1414                                         |hls_dummy_mul_10s_10s_18_1_1_1794                                                                                                                                         |     74|
|4749  |    mul_10s_10s_18_1_1_U1415                                         |hls_dummy_mul_10s_10s_18_1_1_1795                                                                                                                                         |     74|
|4750  |    mul_10s_10s_18_1_1_U1416                                         |hls_dummy_mul_10s_10s_18_1_1_1796                                                                                                                                         |     74|
|4751  |    mul_10s_10s_18_1_1_U1417                                         |hls_dummy_mul_10s_10s_18_1_1_1797                                                                                                                                         |     74|
|4752  |    mul_10s_10s_18_1_1_U1418                                         |hls_dummy_mul_10s_10s_18_1_1_1798                                                                                                                                         |     74|
|4753  |    mul_10s_10s_18_1_1_U1419                                         |hls_dummy_mul_10s_10s_18_1_1_1799                                                                                                                                         |     69|
|4754  |    mul_10s_10s_18_1_1_U1420                                         |hls_dummy_mul_10s_10s_18_1_1_1800                                                                                                                                         |     69|
|4755  |    mul_10s_10s_18_1_1_U1421                                         |hls_dummy_mul_10s_10s_18_1_1_1801                                                                                                                                         |     74|
|4756  |    mul_10s_10s_18_1_1_U1422                                         |hls_dummy_mul_10s_10s_18_1_1_1802                                                                                                                                         |     74|
|4757  |    mul_10s_10s_18_1_1_U1423                                         |hls_dummy_mul_10s_10s_18_1_1_1803                                                                                                                                         |     74|
|4758  |    mul_10s_10s_18_1_1_U1424                                         |hls_dummy_mul_10s_10s_18_1_1_1804                                                                                                                                         |     68|
|4759  |    mul_10s_10s_18_1_1_U1425                                         |hls_dummy_mul_10s_10s_18_1_1_1805                                                                                                                                         |     74|
|4760  |    mul_10s_10s_18_1_1_U1426                                         |hls_dummy_mul_10s_10s_18_1_1_1806                                                                                                                                         |     68|
|4761  |    mul_10s_10s_18_1_1_U1427                                         |hls_dummy_mul_10s_10s_18_1_1_1807                                                                                                                                         |     68|
|4762  |    mul_10s_10s_18_1_1_U1428                                         |hls_dummy_mul_10s_10s_18_1_1_1808                                                                                                                                         |     68|
|4763  |    mul_10s_10s_18_1_1_U1429                                         |hls_dummy_mul_10s_10s_18_1_1_1809                                                                                                                                         |     68|
|4764  |    mul_10s_10s_18_1_1_U1430                                         |hls_dummy_mul_10s_10s_18_1_1_1810                                                                                                                                         |     74|
|4765  |    mul_10s_10s_18_1_1_U1431                                         |hls_dummy_mul_10s_10s_18_1_1_1811                                                                                                                                         |     70|
|4766  |    mul_10s_10s_18_1_1_U1433                                         |hls_dummy_mul_10s_10s_18_1_1_1812                                                                                                                                         |     74|
|4767  |    mul_10s_10s_18_1_1_U1434                                         |hls_dummy_mul_10s_10s_18_1_1_1813                                                                                                                                         |    129|
|4768  |    mul_10s_10s_18_1_1_U1435                                         |hls_dummy_mul_10s_10s_18_1_1_1814                                                                                                                                         |    129|
|4769  |    mul_10s_10s_18_1_1_U1436                                         |hls_dummy_mul_10s_10s_18_1_1_1815                                                                                                                                         |    129|
|4770  |    mul_10s_10s_18_1_1_U1437                                         |hls_dummy_mul_10s_10s_18_1_1_1816                                                                                                                                         |    129|
|4771  |    mul_10s_10s_18_1_1_U1438                                         |hls_dummy_mul_10s_10s_18_1_1_1817                                                                                                                                         |    129|
|4772  |    mul_10s_10s_18_1_1_U1439                                         |hls_dummy_mul_10s_10s_18_1_1_1818                                                                                                                                         |     65|
|4773  |    mul_10s_10s_18_1_1_U1440                                         |hls_dummy_mul_10s_10s_18_1_1_1819                                                                                                                                         |     65|
|4774  |    mul_10s_10s_18_1_1_U1441                                         |hls_dummy_mul_10s_10s_18_1_1_1820                                                                                                                                         |    129|
|4775  |    mul_10s_10s_18_1_1_U1442                                         |hls_dummy_mul_10s_10s_18_1_1_1821                                                                                                                                         |    129|
|4776  |    mul_10s_10s_18_1_1_U1443                                         |hls_dummy_mul_10s_10s_18_1_1_1822                                                                                                                                         |    129|
|4777  |    mul_10s_10s_18_1_1_U1444                                         |hls_dummy_mul_10s_10s_18_1_1_1823                                                                                                                                         |     69|
|4778  |    mul_10s_10s_18_1_1_U1445                                         |hls_dummy_mul_10s_10s_18_1_1_1824                                                                                                                                         |    129|
|4779  |    mul_10s_10s_18_1_1_U1446                                         |hls_dummy_mul_10s_10s_18_1_1_1825                                                                                                                                         |     70|
|4780  |    mul_10s_10s_18_1_1_U1447                                         |hls_dummy_mul_10s_10s_18_1_1_1826                                                                                                                                         |     70|
|4781  |    mul_10s_10s_18_1_1_U1448                                         |hls_dummy_mul_10s_10s_18_1_1_1827                                                                                                                                         |     70|
|4782  |    mul_10s_10s_18_1_1_U1449                                         |hls_dummy_mul_10s_10s_18_1_1_1828                                                                                                                                         |     70|
|4783  |    mul_10s_10s_18_1_1_U1450                                         |hls_dummy_mul_10s_10s_18_1_1_1829                                                                                                                                         |    129|
|4784  |    mul_10s_10s_18_1_1_U1451                                         |hls_dummy_mul_10s_10s_18_1_1_1830                                                                                                                                         |     75|
|4785  |    mul_10s_10s_18_1_1_U1453                                         |hls_dummy_mul_10s_10s_18_1_1_1831                                                                                                                                         |     69|
|4786  |    mul_10s_10s_18_1_1_U1454                                         |hls_dummy_mul_10s_10s_18_1_1_1832                                                                                                                                         |     96|
|4787  |    mul_10s_10s_18_1_1_U1455                                         |hls_dummy_mul_10s_10s_18_1_1_1833                                                                                                                                         |     71|
|4788  |    mul_10s_10s_18_1_1_U1456                                         |hls_dummy_mul_10s_10s_18_1_1_1834                                                                                                                                         |    123|
|4789  |    mul_10s_10s_18_1_1_U1457                                         |hls_dummy_mul_10s_10s_18_1_1_1835                                                                                                                                         |     97|
|4790  |    mul_10s_10s_18_1_1_U1458                                         |hls_dummy_mul_10s_10s_18_1_1_1836                                                                                                                                         |     96|
|4791  |    mul_10s_10s_18_1_1_U1459                                         |hls_dummy_mul_10s_10s_18_1_1_1837                                                                                                                                         |    123|
|4792  |    mul_10s_10s_18_1_1_U1460                                         |hls_dummy_mul_10s_10s_18_1_1_1838                                                                                                                                         |     69|
|4793  |    mul_10s_10s_18_1_1_U1461                                         |hls_dummy_mul_10s_10s_18_1_1_1839                                                                                                                                         |     96|
|4794  |    mul_10s_10s_18_1_1_U1462                                         |hls_dummy_mul_10s_10s_18_1_1_1840                                                                                                                                         |    123|
|4795  |    mul_10s_10s_18_1_1_U1463                                         |hls_dummy_mul_10s_10s_18_1_1_1841                                                                                                                                         |     96|
|4796  |    mul_10s_10s_18_1_1_U1464                                         |hls_dummy_mul_10s_10s_18_1_1_1842                                                                                                                                         |     72|
|4797  |    mul_10s_10s_18_1_1_U1465                                         |hls_dummy_mul_10s_10s_18_1_1_1843                                                                                                                                         |    125|
|4798  |    mul_10s_10s_18_1_1_U1466                                         |hls_dummy_mul_10s_10s_18_1_1_1844                                                                                                                                         |     71|
|4799  |    mul_10s_10s_18_1_1_U1467                                         |hls_dummy_mul_10s_10s_18_1_1_1845                                                                                                                                         |     72|
|4800  |    mul_10s_10s_18_1_1_U1468                                         |hls_dummy_mul_10s_10s_18_1_1_1846                                                                                                                                         |     71|
|4801  |    mul_10s_10s_18_1_1_U1469                                         |hls_dummy_mul_10s_10s_18_1_1_1847                                                                                                                                         |     71|
|4802  |    mul_10s_10s_18_1_1_U1470                                         |hls_dummy_mul_10s_10s_18_1_1_1848                                                                                                                                         |    123|
|4803  |    mul_10s_10s_18_1_1_U1471                                         |hls_dummy_mul_10s_10s_18_1_1_1849                                                                                                                                         |     72|
|4804  |    mul_10s_10s_18_1_1_U1472                                         |hls_dummy_mul_10s_10s_18_1_1_1850                                                                                                                                         |     22|
|4805  |    mul_10s_10s_18_1_1_U1473                                         |hls_dummy_mul_10s_10s_18_1_1_1851                                                                                                                                         |     69|
|4806  |    mul_10s_10s_18_1_1_U1474                                         |hls_dummy_mul_10s_10s_18_1_1_1852                                                                                                                                         |     98|
|4807  |    mul_10s_10s_18_1_1_U1475                                         |hls_dummy_mul_10s_10s_18_1_1_1853                                                                                                                                         |     74|
|4808  |    mul_10s_10s_18_1_1_U1476                                         |hls_dummy_mul_10s_10s_18_1_1_1854                                                                                                                                         |    117|
|4809  |    mul_10s_10s_18_1_1_U1477                                         |hls_dummy_mul_10s_10s_18_1_1_1855                                                                                                                                         |     98|
|4810  |    mul_10s_10s_18_1_1_U1478                                         |hls_dummy_mul_10s_10s_18_1_1_1856                                                                                                                                         |     98|
|4811  |    mul_10s_10s_18_1_1_U1479                                         |hls_dummy_mul_10s_10s_18_1_1_1857                                                                                                                                         |    114|
|4812  |    mul_10s_10s_18_1_1_U1480                                         |hls_dummy_mul_10s_10s_18_1_1_1858                                                                                                                                         |     69|
|4813  |    mul_10s_10s_18_1_1_U1481                                         |hls_dummy_mul_10s_10s_18_1_1_1859                                                                                                                                         |     98|
|4814  |    mul_10s_10s_18_1_1_U1482                                         |hls_dummy_mul_10s_10s_18_1_1_1860                                                                                                                                         |    117|
|4815  |    mul_10s_10s_18_1_1_U1483                                         |hls_dummy_mul_10s_10s_18_1_1_1861                                                                                                                                         |     98|
|4816  |    mul_10s_10s_18_1_1_U1484                                         |hls_dummy_mul_10s_10s_18_1_1_1862                                                                                                                                         |     88|
|4817  |    mul_10s_10s_18_1_1_U1485                                         |hls_dummy_mul_10s_10s_18_1_1_1863                                                                                                                                         |    114|
|4818  |    mul_10s_10s_18_1_1_U1486                                         |hls_dummy_mul_10s_10s_18_1_1_1864                                                                                                                                         |     69|
|4819  |    mul_10s_10s_18_1_1_U1487                                         |hls_dummy_mul_10s_10s_18_1_1_1865                                                                                                                                         |     69|
|4820  |    mul_10s_10s_18_1_1_U1488                                         |hls_dummy_mul_10s_10s_18_1_1_1866                                                                                                                                         |     69|
|4821  |    mul_10s_10s_18_1_1_U1489                                         |hls_dummy_mul_10s_10s_18_1_1_1867                                                                                                                                         |     74|
|4822  |    mul_10s_10s_18_1_1_U1490                                         |hls_dummy_mul_10s_10s_18_1_1_1868                                                                                                                                         |    114|
|4823  |    mul_10s_10s_18_1_1_U1491                                         |hls_dummy_mul_10s_10s_18_1_1_1869                                                                                                                                         |     70|
|4824  |    mul_10s_10s_18_1_1_U1493                                         |hls_dummy_mul_10s_10s_18_1_1_1870                                                                                                                                         |     65|
|4825  |    mul_10s_10s_18_1_1_U1494                                         |hls_dummy_mul_10s_10s_18_1_1_1871                                                                                                                                         |     94|
|4826  |    mul_10s_10s_18_1_1_U1495                                         |hls_dummy_mul_10s_10s_18_1_1_1872                                                                                                                                         |    129|
|4827  |    mul_10s_10s_18_1_1_U1496                                         |hls_dummy_mul_10s_10s_18_1_1_1873                                                                                                                                         |    104|
|4828  |    mul_10s_10s_18_1_1_U1497                                         |hls_dummy_mul_10s_10s_18_1_1_1874                                                                                                                                         |     94|
|4829  |    mul_10s_10s_18_1_1_U1498                                         |hls_dummy_mul_10s_10s_18_1_1_1875                                                                                                                                         |     94|
|4830  |    mul_10s_10s_18_1_1_U1499                                         |hls_dummy_mul_10s_10s_18_1_1_1876                                                                                                                                         |    113|
|4831  |    mul_10s_10s_18_1_1_U1500                                         |hls_dummy_mul_10s_10s_18_1_1_1877                                                                                                                                         |     65|
|4832  |    mul_10s_10s_18_1_1_U1501                                         |hls_dummy_mul_10s_10s_18_1_1_1878                                                                                                                                         |     94|
|4833  |    mul_10s_10s_18_1_1_U1502                                         |hls_dummy_mul_10s_10s_18_1_1_1879                                                                                                                                         |    104|
|4834  |    mul_10s_10s_18_1_1_U1503                                         |hls_dummy_mul_10s_10s_18_1_1_1880                                                                                                                                         |     94|
|4835  |    mul_10s_10s_18_1_1_U1504                                         |hls_dummy_mul_10s_10s_18_1_1_1881                                                                                                                                         |     74|
|4836  |    mul_10s_10s_18_1_1_U1505                                         |hls_dummy_mul_10s_10s_18_1_1_1882                                                                                                                                         |    114|
|4837  |    mul_10s_10s_18_1_1_U1506                                         |hls_dummy_mul_10s_10s_18_1_1_1883                                                                                                                                         |     65|
|4838  |    mul_10s_10s_18_1_1_U1507                                         |hls_dummy_mul_10s_10s_18_1_1_1884                                                                                                                                         |     65|
|4839  |    mul_10s_10s_18_1_1_U1508                                         |hls_dummy_mul_10s_10s_18_1_1_1885                                                                                                                                         |     65|
|4840  |    mul_10s_10s_18_1_1_U1509                                         |hls_dummy_mul_10s_10s_18_1_1_1886                                                                                                                                         |    129|
|4841  |    mul_10s_10s_18_1_1_U1510                                         |hls_dummy_mul_10s_10s_18_1_1_1887                                                                                                                                         |    114|
|4842  |    mul_10s_10s_18_1_1_U1511                                         |hls_dummy_mul_10s_10s_18_1_1_1888                                                                                                                                         |     75|
|4843  |    mul_10s_10s_18_1_1_U1513                                         |hls_dummy_mul_10s_10s_18_1_1_1889                                                                                                                                         |     75|
|4844  |    mul_10s_10s_18_1_1_U1514                                         |hls_dummy_mul_10s_10s_18_1_1_1890                                                                                                                                         |     69|
|4845  |    mul_10s_10s_18_1_1_U1515                                         |hls_dummy_mul_10s_10s_18_1_1_1891                                                                                                                                         |    113|
|4846  |    mul_10s_10s_18_1_1_U1516                                         |hls_dummy_mul_10s_10s_18_1_1_1892                                                                                                                                         |    113|
|4847  |    mul_10s_10s_18_1_1_U1517                                         |hls_dummy_mul_10s_10s_18_1_1_1893                                                                                                                                         |     96|
|4848  |    mul_10s_10s_18_1_1_U1518                                         |hls_dummy_mul_10s_10s_18_1_1_1894                                                                                                                                         |     69|
|4849  |    mul_10s_10s_18_1_1_U1519                                         |hls_dummy_mul_10s_10s_18_1_1_1895                                                                                                                                         |     69|
|4850  |    mul_10s_10s_18_1_1_U1520                                         |hls_dummy_mul_10s_10s_18_1_1_1896                                                                                                                                         |     69|
|4851  |    mul_10s_10s_18_1_1_U1521                                         |hls_dummy_mul_10s_10s_18_1_1_1897                                                                                                                                         |     69|
|4852  |    mul_10s_10s_18_1_1_U1522                                         |hls_dummy_mul_10s_10s_18_1_1_1898                                                                                                                                         |     95|
|4853  |    mul_10s_10s_18_1_1_U1523                                         |hls_dummy_mul_10s_10s_18_1_1_1899                                                                                                                                         |     69|
|4854  |    mul_10s_10s_18_1_1_U1524                                         |hls_dummy_mul_10s_10s_18_1_1_1900                                                                                                                                         |    113|
|4855  |    mul_10s_10s_18_1_1_U1525                                         |hls_dummy_mul_10s_10s_18_1_1_1901                                                                                                                                         |     69|
|4856  |    mul_10s_10s_18_1_1_U1526                                         |hls_dummy_mul_10s_10s_18_1_1_1902                                                                                                                                         |     69|
|4857  |    mul_10s_10s_18_1_1_U1527                                         |hls_dummy_mul_10s_10s_18_1_1_1903                                                                                                                                         |     69|
|4858  |    mul_10s_10s_18_1_1_U1528                                         |hls_dummy_mul_10s_10s_18_1_1_1904                                                                                                                                         |     69|
|4859  |    mul_10s_10s_18_1_1_U1529                                         |hls_dummy_mul_10s_10s_18_1_1_1905                                                                                                                                         |     69|
|4860  |    mul_10s_10s_18_1_1_U1530                                         |hls_dummy_mul_10s_10s_18_1_1_1906                                                                                                                                         |    112|
|4861  |    mul_10s_10s_18_1_1_U1531                                         |hls_dummy_mul_10s_10s_18_1_1_1907                                                                                                                                         |     69|
|4862  |    mul_10s_10s_18_1_1_U1532                                         |hls_dummy_mul_10s_10s_18_1_1_1908                                                                                                                                         |     22|
|4863  |    mul_10s_10s_18_1_1_U1533                                         |hls_dummy_mul_10s_10s_18_1_1_1909                                                                                                                                         |     69|
|4864  |    mul_10s_10s_18_1_1_U1534                                         |hls_dummy_mul_10s_10s_18_1_1_1910                                                                                                                                         |     71|
|4865  |    mul_10s_10s_18_1_1_U1535                                         |hls_dummy_mul_10s_10s_18_1_1_1911                                                                                                                                         |    123|
|4866  |    mul_10s_10s_18_1_1_U1536                                         |hls_dummy_mul_10s_10s_18_1_1_1912                                                                                                                                         |    123|
|4867  |    mul_10s_10s_18_1_1_U1537                                         |hls_dummy_mul_10s_10s_18_1_1_1913                                                                                                                                         |     95|
|4868  |    mul_10s_10s_18_1_1_U1538                                         |hls_dummy_mul_10s_10s_18_1_1_1914                                                                                                                                         |     65|
|4869  |    mul_10s_10s_18_1_1_U1539                                         |hls_dummy_mul_10s_10s_18_1_1_1915                                                                                                                                         |     65|
|4870  |    mul_10s_10s_18_1_1_U1540                                         |hls_dummy_mul_10s_10s_18_1_1_1916                                                                                                                                         |     65|
|4871  |    mul_10s_10s_18_1_1_U1541                                         |hls_dummy_mul_10s_10s_18_1_1_1917                                                                                                                                         |     65|
|4872  |    mul_10s_10s_18_1_1_U1542                                         |hls_dummy_mul_10s_10s_18_1_1_1918                                                                                                                                         |     95|
|4873  |    mul_10s_10s_18_1_1_U1543                                         |hls_dummy_mul_10s_10s_18_1_1_1919                                                                                                                                         |     71|
|4874  |    mul_10s_10s_18_1_1_U1544                                         |hls_dummy_mul_10s_10s_18_1_1_1920                                                                                                                                         |    123|
|4875  |    mul_10s_10s_18_1_1_U1545                                         |hls_dummy_mul_10s_10s_18_1_1_1921                                                                                                                                         |     70|
|4876  |    mul_10s_10s_18_1_1_U1546                                         |hls_dummy_mul_10s_10s_18_1_1_1922                                                                                                                                         |     69|
|4877  |    mul_10s_10s_18_1_1_U1547                                         |hls_dummy_mul_10s_10s_18_1_1_1923                                                                                                                                         |     69|
|4878  |    mul_10s_10s_18_1_1_U1548                                         |hls_dummy_mul_10s_10s_18_1_1_1924                                                                                                                                         |     69|
|4879  |    mul_10s_10s_18_1_1_U1549                                         |hls_dummy_mul_10s_10s_18_1_1_1925                                                                                                                                         |     65|
|4880  |    mul_10s_10s_18_1_1_U1550                                         |hls_dummy_mul_10s_10s_18_1_1_1926                                                                                                                                         |     92|
|4881  |    mul_10s_10s_18_1_1_U1551                                         |hls_dummy_mul_10s_10s_18_1_1_1927                                                                                                                                         |     65|
|4882  |    mul_10s_10s_18_1_1_U1553                                         |hls_dummy_mul_10s_10s_18_1_1_1928                                                                                                                                         |     73|
|4883  |    mul_10s_10s_18_1_1_U1554                                         |hls_dummy_mul_10s_10s_18_1_1_1929                                                                                                                                         |     65|
|4884  |    mul_10s_10s_18_1_1_U1555                                         |hls_dummy_mul_10s_10s_18_1_1_1930                                                                                                                                         |    123|
|4885  |    mul_10s_10s_18_1_1_U1556                                         |hls_dummy_mul_10s_10s_18_1_1_1931                                                                                                                                         |    123|
|4886  |    mul_10s_10s_18_1_1_U1557                                         |hls_dummy_mul_10s_10s_18_1_1_1932                                                                                                                                         |    109|
|4887  |    mul_10s_10s_18_1_1_U1558                                         |hls_dummy_mul_10s_10s_18_1_1_1933                                                                                                                                         |     71|
|4888  |    mul_10s_10s_18_1_1_U1559                                         |hls_dummy_mul_10s_10s_18_1_1_1934                                                                                                                                         |     69|
|4889  |    mul_10s_10s_18_1_1_U1560                                         |hls_dummy_mul_10s_10s_18_1_1_1935                                                                                                                                         |     69|
|4890  |    mul_10s_10s_18_1_1_U1561                                         |hls_dummy_mul_10s_10s_18_1_1_1936                                                                                                                                         |     71|
|4891  |    mul_10s_10s_18_1_1_U1562                                         |hls_dummy_mul_10s_10s_18_1_1_1937                                                                                                                                         |    109|
|4892  |    mul_10s_10s_18_1_1_U1563                                         |hls_dummy_mul_10s_10s_18_1_1_1938                                                                                                                                         |     65|
|4893  |    mul_10s_10s_18_1_1_U1564                                         |hls_dummy_mul_10s_10s_18_1_1_1939                                                                                                                                         |    124|
|4894  |    mul_10s_10s_18_1_1_U1565                                         |hls_dummy_mul_10s_10s_18_1_1_1940                                                                                                                                         |     65|
|4895  |    mul_10s_10s_18_1_1_U1566                                         |hls_dummy_mul_10s_10s_18_1_1_1941                                                                                                                                         |     65|
|4896  |    mul_10s_10s_18_1_1_U1567                                         |hls_dummy_mul_10s_10s_18_1_1_1942                                                                                                                                         |     65|
|4897  |    mul_10s_10s_18_1_1_U1568                                         |hls_dummy_mul_10s_10s_18_1_1_1943                                                                                                                                         |     65|
|4898  |    mul_10s_10s_18_1_1_U1569                                         |hls_dummy_mul_10s_10s_18_1_1_1944                                                                                                                                         |     71|
|4899  |    mul_10s_10s_18_1_1_U1570                                         |hls_dummy_mul_10s_10s_18_1_1_1945                                                                                                                                         |     99|
|4900  |    mul_10s_10s_18_1_1_U1571                                         |hls_dummy_mul_10s_10s_18_1_1_1946                                                                                                                                         |     69|
|4901  |    mul_10s_10s_18_1_1_U1573                                         |hls_dummy_mul_10s_10s_18_1_1_1947                                                                                                                                         |     69|
|4902  |    mul_10s_10s_18_1_1_U1574                                         |hls_dummy_mul_10s_10s_18_1_1_1948                                                                                                                                         |     69|
|4903  |    mul_10s_10s_18_1_1_U1575                                         |hls_dummy_mul_10s_10s_18_1_1_1949                                                                                                                                         |     74|
|4904  |    mul_10s_10s_18_1_1_U1576                                         |hls_dummy_mul_10s_10s_18_1_1_1950                                                                                                                                         |     74|
|4905  |    mul_10s_10s_18_1_1_U1577                                         |hls_dummy_mul_10s_10s_18_1_1_1951                                                                                                                                         |     96|
|4906  |    mul_10s_10s_18_1_1_U1578                                         |hls_dummy_mul_10s_10s_18_1_1_1952                                                                                                                                         |     96|
|4907  |    mul_10s_10s_18_1_1_U1579                                         |hls_dummy_mul_10s_10s_18_1_1_1953                                                                                                                                         |     72|
|4908  |    mul_10s_10s_18_1_1_U1580                                         |hls_dummy_mul_10s_10s_18_1_1_1954                                                                                                                                         |     69|
|4909  |    mul_10s_10s_18_1_1_U1581                                         |hls_dummy_mul_10s_10s_18_1_1_1955                                                                                                                                         |     70|
|4910  |    mul_10s_10s_18_1_1_U1582                                         |hls_dummy_mul_10s_10s_18_1_1_1956                                                                                                                                         |     74|
|4911  |    mul_10s_10s_18_1_1_U1583                                         |hls_dummy_mul_10s_10s_18_1_1_1957                                                                                                                                         |     74|
|4912  |    mul_10s_10s_18_1_1_U1584                                         |hls_dummy_mul_10s_10s_18_1_1_1958                                                                                                                                         |     74|
|4913  |    mul_10s_10s_18_1_1_U1585                                         |hls_dummy_mul_10s_10s_18_1_1_1959                                                                                                                                         |     69|
|4914  |    mul_10s_10s_18_1_1_U1586                                         |hls_dummy_mul_10s_10s_18_1_1_1960                                                                                                                                         |     70|
|4915  |    mul_10s_10s_18_1_1_U1587                                         |hls_dummy_mul_10s_10s_18_1_1_1961                                                                                                                                         |     71|
|4916  |    mul_10s_10s_18_1_1_U1588                                         |hls_dummy_mul_10s_10s_18_1_1_1962                                                                                                                                         |     96|
|4917  |    mul_10s_10s_18_1_1_U1589                                         |hls_dummy_mul_10s_10s_18_1_1_1963                                                                                                                                         |     69|
|4918  |    mul_10s_10s_18_1_1_U1590                                         |hls_dummy_mul_10s_10s_18_1_1_1964                                                                                                                                         |     74|
|4919  |    mul_10s_10s_18_1_1_U1591                                         |hls_dummy_mul_10s_10s_18_1_1_1965                                                                                                                                         |     72|
|4920  |    mul_10s_10s_18_1_1_U1592                                         |hls_dummy_mul_10s_10s_18_1_1_1966                                                                                                                                         |     22|
|4921  |    mul_10s_10s_18_1_1_U1593                                         |hls_dummy_mul_10s_10s_18_1_1_1967                                                                                                                                         |     69|
|4922  |    mul_10s_10s_18_1_1_U1594                                         |hls_dummy_mul_10s_10s_18_1_1_1968                                                                                                                                         |     69|
|4923  |    mul_10s_10s_18_1_1_U1595                                         |hls_dummy_mul_10s_10s_18_1_1_1969                                                                                                                                         |     73|
|4924  |    mul_10s_10s_18_1_1_U1596                                         |hls_dummy_mul_10s_10s_18_1_1_1970                                                                                                                                         |     73|
|4925  |    mul_10s_10s_18_1_1_U1597                                         |hls_dummy_mul_10s_10s_18_1_1_1971                                                                                                                                         |     95|
|4926  |    mul_10s_10s_18_1_1_U1598                                         |hls_dummy_mul_10s_10s_18_1_1_1972                                                                                                                                         |     98|
|4927  |    mul_10s_10s_18_1_1_U1599                                         |hls_dummy_mul_10s_10s_18_1_1_1973                                                                                                                                         |     70|
|4928  |    mul_10s_10s_18_1_1_U1600                                         |hls_dummy_mul_10s_10s_18_1_1_1974                                                                                                                                         |     69|
|4929  |    mul_10s_10s_18_1_1_U1601                                         |hls_dummy_mul_10s_10s_18_1_1_1975                                                                                                                                         |     70|
|4930  |    mul_10s_10s_18_1_1_U1602                                         |hls_dummy_mul_10s_10s_18_1_1_1976                                                                                                                                         |     73|
|4931  |    mul_10s_10s_18_1_1_U1603                                         |hls_dummy_mul_10s_10s_18_1_1_1977                                                                                                                                         |     73|
|4932  |    mul_10s_10s_18_1_1_U1604                                         |hls_dummy_mul_10s_10s_18_1_1_1978                                                                                                                                         |     73|
|4933  |    mul_10s_10s_18_1_1_U1605                                         |hls_dummy_mul_10s_10s_18_1_1_1979                                                                                                                                         |     70|
|4934  |    mul_10s_10s_18_1_1_U1606                                         |hls_dummy_mul_10s_10s_18_1_1_1980                                                                                                                                         |     70|
|4935  |    mul_10s_10s_18_1_1_U1607                                         |hls_dummy_mul_10s_10s_18_1_1_1981                                                                                                                                         |     69|
|4936  |    mul_10s_10s_18_1_1_U1608                                         |hls_dummy_mul_10s_10s_18_1_1_1982                                                                                                                                         |     95|
|4937  |    mul_10s_10s_18_1_1_U1609                                         |hls_dummy_mul_10s_10s_18_1_1_1983                                                                                                                                         |     71|
|4938  |    mul_10s_10s_18_1_1_U1610                                         |hls_dummy_mul_10s_10s_18_1_1_1984                                                                                                                                         |     73|
|4939  |    mul_10s_10s_18_1_1_U1611                                         |hls_dummy_mul_10s_10s_18_1_1_1985                                                                                                                                         |     70|
|4940  |    mul_10s_10s_18_1_1_U1613                                         |hls_dummy_mul_10s_10s_18_1_1_1986                                                                                                                                         |     65|
|4941  |    mul_10s_10s_18_1_1_U1614                                         |hls_dummy_mul_10s_10s_18_1_1_1987                                                                                                                                         |     65|
|4942  |    mul_10s_10s_18_1_1_U1615                                         |hls_dummy_mul_10s_10s_18_1_1_1988                                                                                                                                         |     76|
|4943  |    mul_10s_10s_18_1_1_U1616                                         |hls_dummy_mul_10s_10s_18_1_1_1989                                                                                                                                         |     76|
|4944  |    mul_10s_10s_18_1_1_U1617                                         |hls_dummy_mul_10s_10s_18_1_1_1990                                                                                                                                         |    109|
|4945  |    mul_10s_10s_18_1_1_U1618                                         |hls_dummy_mul_10s_10s_18_1_1_1991                                                                                                                                         |     94|
|4946  |    mul_10s_10s_18_1_1_U1619                                         |hls_dummy_mul_10s_10s_18_1_1_1992                                                                                                                                         |     75|
|4947  |    mul_10s_10s_18_1_1_U1620                                         |hls_dummy_mul_10s_10s_18_1_1_1993                                                                                                                                         |     65|
|4948  |    mul_10s_10s_18_1_1_U1621                                         |hls_dummy_mul_10s_10s_18_1_1_1994                                                                                                                                         |     65|
|4949  |    mul_10s_10s_18_1_1_U1622                                         |hls_dummy_mul_10s_10s_18_1_1_1995                                                                                                                                         |     76|
|4950  |    mul_10s_10s_18_1_1_U1623                                         |hls_dummy_mul_10s_10s_18_1_1_1996                                                                                                                                         |     76|
|4951  |    mul_10s_10s_18_1_1_U1624                                         |hls_dummy_mul_10s_10s_18_1_1_1997                                                                                                                                         |     76|
|4952  |    mul_10s_10s_18_1_1_U1625                                         |hls_dummy_mul_10s_10s_18_1_1_1998                                                                                                                                         |     82|
|4953  |    mul_10s_10s_18_1_1_U1626                                         |hls_dummy_mul_10s_10s_18_1_1_1999                                                                                                                                         |     65|
|4954  |    mul_10s_10s_18_1_1_U1627                                         |hls_dummy_mul_10s_10s_18_1_1_2000                                                                                                                                         |     65|
|4955  |    mul_10s_10s_18_1_1_U1628                                         |hls_dummy_mul_10s_10s_18_1_1_2001                                                                                                                                         |    109|
|4956  |    mul_10s_10s_18_1_1_U1629                                         |hls_dummy_mul_10s_10s_18_1_1_2002                                                                                                                                         |     65|
|4957  |    mul_10s_10s_18_1_1_U1630                                         |hls_dummy_mul_10s_10s_18_1_1_2003                                                                                                                                         |     76|
|4958  |    mul_10s_10s_18_1_1_U1631                                         |hls_dummy_mul_10s_10s_18_1_1_2004                                                                                                                                         |     75|
|4959  |    mul_10s_10s_18_1_1_U1633                                         |hls_dummy_mul_10s_10s_18_1_1_2005                                                                                                                                         |     69|
|4960  |    mul_10s_10s_18_1_1_U1634                                         |hls_dummy_mul_10s_10s_18_1_1_2006                                                                                                                                         |     69|
|4961  |    mul_10s_10s_18_1_1_U1635                                         |hls_dummy_mul_10s_10s_18_1_1_2007                                                                                                                                         |     72|
|4962  |    mul_10s_10s_18_1_1_U1636                                         |hls_dummy_mul_10s_10s_18_1_1_2008                                                                                                                                         |     72|
|4963  |    mul_10s_10s_18_1_1_U1637                                         |hls_dummy_mul_10s_10s_18_1_1_2009                                                                                                                                         |     94|
|4964  |    mul_10s_10s_18_1_1_U1638                                         |hls_dummy_mul_10s_10s_18_1_1_2010                                                                                                                                         |     96|
|4965  |    mul_10s_10s_18_1_1_U1639                                         |hls_dummy_mul_10s_10s_18_1_1_2011                                                                                                                                         |     97|
|4966  |    mul_10s_10s_18_1_1_U1640                                         |hls_dummy_mul_10s_10s_18_1_1_2012                                                                                                                                         |     84|
|4967  |    mul_10s_10s_18_1_1_U1641                                         |hls_dummy_mul_10s_10s_18_1_1_2013                                                                                                                                         |     72|
|4968  |    mul_10s_10s_18_1_1_U1642                                         |hls_dummy_mul_10s_10s_18_1_1_2014                                                                                                                                         |     94|
|4969  |    mul_10s_10s_18_1_1_U1643                                         |hls_dummy_mul_10s_10s_18_1_1_2015                                                                                                                                         |     72|
|4970  |    mul_10s_10s_18_1_1_U1644                                         |hls_dummy_mul_10s_10s_18_1_1_2016                                                                                                                                         |     96|
|4971  |    mul_10s_10s_18_1_1_U1645                                         |hls_dummy_mul_10s_10s_18_1_1_2017                                                                                                                                         |     96|
|4972  |    mul_10s_10s_18_1_1_U1646                                         |hls_dummy_mul_10s_10s_18_1_1_2018                                                                                                                                         |     69|
|4973  |    mul_10s_10s_18_1_1_U1647                                         |hls_dummy_mul_10s_10s_18_1_1_2019                                                                                                                                         |     97|
|4974  |    mul_10s_10s_18_1_1_U1648                                         |hls_dummy_mul_10s_10s_18_1_1_2020                                                                                                                                         |     72|
|4975  |    mul_10s_10s_18_1_1_U1649                                         |hls_dummy_mul_10s_10s_18_1_1_2021                                                                                                                                         |     96|
|4976  |    mul_10s_10s_18_1_1_U1650                                         |hls_dummy_mul_10s_10s_18_1_1_2022                                                                                                                                         |     96|
|4977  |    mul_10s_10s_18_1_1_U1651                                         |hls_dummy_mul_10s_10s_18_1_1_2023                                                                                                                                         |    100|
|4978  |    mul_10s_10s_18_1_1_U1652                                         |hls_dummy_mul_10s_10s_18_1_1_2024                                                                                                                                         |     21|
|4979  |    mul_10s_10s_18_1_1_U1653                                         |hls_dummy_mul_10s_10s_18_1_1_2025                                                                                                                                         |     65|
|4980  |    mul_10s_10s_18_1_1_U1654                                         |hls_dummy_mul_10s_10s_18_1_1_2026                                                                                                                                         |     71|
|4981  |    mul_10s_10s_18_1_1_U1655                                         |hls_dummy_mul_10s_10s_18_1_1_2027                                                                                                                                         |     88|
|4982  |    mul_10s_10s_18_1_1_U1656                                         |hls_dummy_mul_10s_10s_18_1_1_2028                                                                                                                                         |     88|
|4983  |    mul_10s_10s_18_1_1_U1657                                         |hls_dummy_mul_10s_10s_18_1_1_2029                                                                                                                                         |     92|
|4984  |    mul_10s_10s_18_1_1_U1658                                         |hls_dummy_mul_10s_10s_18_1_1_2030                                                                                                                                         |     95|
|4985  |    mul_10s_10s_18_1_1_U1659                                         |hls_dummy_mul_10s_10s_18_1_1_2031                                                                                                                                         |     68|
|4986  |    mul_10s_10s_18_1_1_U1660                                         |hls_dummy_mul_10s_10s_18_1_1_2032                                                                                                                                         |     69|
|4987  |    mul_10s_10s_18_1_1_U1661                                         |hls_dummy_mul_10s_10s_18_1_1_2033                                                                                                                                         |     67|
|4988  |    mul_10s_10s_18_1_1_U1662                                         |hls_dummy_mul_10s_10s_18_1_1_2034                                                                                                                                         |     92|
|4989  |    mul_10s_10s_18_1_1_U1663                                         |hls_dummy_mul_10s_10s_18_1_1_2035                                                                                                                                         |     70|
|4990  |    mul_10s_10s_18_1_1_U1664                                         |hls_dummy_mul_10s_10s_18_1_1_2036                                                                                                                                         |     95|
|4991  |    mul_10s_10s_18_1_1_U1665                                         |hls_dummy_mul_10s_10s_18_1_1_2037                                                                                                                                         |     95|
|4992  |    mul_10s_10s_18_1_1_U1666                                         |hls_dummy_mul_10s_10s_18_1_1_2038                                                                                                                                         |     70|
|4993  |    mul_10s_10s_18_1_1_U1667                                         |hls_dummy_mul_10s_10s_18_1_1_2039                                                                                                                                         |     95|
|4994  |    mul_10s_10s_18_1_1_U1668                                         |hls_dummy_mul_10s_10s_18_1_1_2040                                                                                                                                         |     68|
|4995  |    mul_10s_10s_18_1_1_U1669                                         |hls_dummy_mul_10s_10s_18_1_1_2041                                                                                                                                         |     95|
|4996  |    mul_10s_10s_18_1_1_U1670                                         |hls_dummy_mul_10s_10s_18_1_1_2042                                                                                                                                         |     95|
|4997  |    mul_10s_10s_18_1_1_U1671                                         |hls_dummy_mul_10s_10s_18_1_1_2043                                                                                                                                         |     68|
|4998  |    mul_10s_10s_18_1_1_U1673                                         |hls_dummy_mul_10s_10s_18_1_1_2044                                                                                                                                         |     69|
|4999  |    mul_10s_10s_18_1_1_U1674                                         |hls_dummy_mul_10s_10s_18_1_1_2045                                                                                                                                         |     65|
|5000  |    mul_10s_10s_18_1_1_U1675                                         |hls_dummy_mul_10s_10s_18_1_1_2046                                                                                                                                         |     74|
|5001  |    mul_10s_10s_18_1_1_U1676                                         |hls_dummy_mul_10s_10s_18_1_1_2047                                                                                                                                         |     74|
|5002  |    mul_10s_10s_18_1_1_U1677                                         |hls_dummy_mul_10s_10s_18_1_1_2048                                                                                                                                         |    100|
|5003  |    mul_10s_10s_18_1_1_U1678                                         |hls_dummy_mul_10s_10s_18_1_1_2049                                                                                                                                         |    109|
|5004  |    mul_10s_10s_18_1_1_U1679                                         |hls_dummy_mul_10s_10s_18_1_1_2050                                                                                                                                         |     86|
|5005  |    mul_10s_10s_18_1_1_U1680                                         |hls_dummy_mul_10s_10s_18_1_1_2051                                                                                                                                         |     69|
|5006  |    mul_10s_10s_18_1_1_U1681                                         |hls_dummy_mul_10s_10s_18_1_1_2052                                                                                                                                         |     70|
|5007  |    mul_10s_10s_18_1_1_U1682                                         |hls_dummy_mul_10s_10s_18_1_1_2053                                                                                                                                         |     99|
|5008  |    mul_10s_10s_18_1_1_U1683                                         |hls_dummy_mul_10s_10s_18_1_1_2054                                                                                                                                         |     77|
|5009  |    mul_10s_10s_18_1_1_U1684                                         |hls_dummy_mul_10s_10s_18_1_1_2055                                                                                                                                         |    109|
|5010  |    mul_10s_10s_18_1_1_U1685                                         |hls_dummy_mul_10s_10s_18_1_1_2056                                                                                                                                         |    109|
|5011  |    mul_10s_10s_18_1_1_U1686                                         |hls_dummy_mul_10s_10s_18_1_1_2057                                                                                                                                         |     82|
|5012  |    mul_10s_10s_18_1_1_U1687                                         |hls_dummy_mul_10s_10s_18_1_1_2058                                                                                                                                         |    109|
|5013  |    mul_10s_10s_18_1_1_U1688                                         |hls_dummy_mul_10s_10s_18_1_1_2059                                                                                                                                         |     70|
|5014  |    mul_10s_10s_18_1_1_U1689                                         |hls_dummy_mul_10s_10s_18_1_1_2060                                                                                                                                         |    109|
|5015  |    mul_10s_10s_18_1_1_U1690                                         |hls_dummy_mul_10s_10s_18_1_1_2061                                                                                                                                         |    109|
|5016  |    mul_10s_10s_18_1_1_U1691                                         |hls_dummy_mul_10s_10s_18_1_1_2062                                                                                                                                         |     87|
|5017  |    mul_10s_10s_18_1_1_U1693                                         |hls_dummy_mul_10s_10s_18_1_1_2063                                                                                                                                         |     69|
|5018  |    mul_10s_10s_18_1_1_U1694                                         |hls_dummy_mul_10s_10s_18_1_1_2064                                                                                                                                         |     96|
|5019  |    mul_10s_10s_18_1_1_U1695                                         |hls_dummy_mul_10s_10s_18_1_1_2065                                                                                                                                         |     70|
|5020  |    mul_10s_10s_18_1_1_U1696                                         |hls_dummy_mul_10s_10s_18_1_1_2066                                                                                                                                         |    121|
|5021  |    mul_10s_10s_18_1_1_U1697                                         |hls_dummy_mul_10s_10s_18_1_1_2067                                                                                                                                         |     97|
|5022  |    mul_10s_10s_18_1_1_U1698                                         |hls_dummy_mul_10s_10s_18_1_1_2068                                                                                                                                         |     96|
|5023  |    mul_10s_10s_18_1_1_U1699                                         |hls_dummy_mul_10s_10s_18_1_1_2069                                                                                                                                         |    120|
|5024  |    mul_10s_10s_18_1_1_U1700                                         |hls_dummy_mul_10s_10s_18_1_1_2070                                                                                                                                         |     69|
|5025  |    mul_10s_10s_18_1_1_U1701                                         |hls_dummy_mul_10s_10s_18_1_1_2071                                                                                                                                         |     96|
|5026  |    mul_10s_10s_18_1_1_U1702                                         |hls_dummy_mul_10s_10s_18_1_1_2072                                                                                                                                         |    124|
|5027  |    mul_10s_10s_18_1_1_U1703                                         |hls_dummy_mul_10s_10s_18_1_1_2073                                                                                                                                         |    121|
|5028  |    mul_10s_10s_18_1_1_U1704                                         |hls_dummy_mul_10s_10s_18_1_1_2074                                                                                                                                         |     96|
|5029  |    mul_10s_10s_18_1_1_U1705                                         |hls_dummy_mul_10s_10s_18_1_1_2075                                                                                                                                         |     72|
|5030  |    mul_10s_10s_18_1_1_U1706                                         |hls_dummy_mul_10s_10s_18_1_1_2076                                                                                                                                         |     72|
|5031  |    mul_10s_10s_18_1_1_U1707                                         |hls_dummy_mul_10s_10s_18_1_1_2077                                                                                                                                         |     72|
|5032  |    mul_10s_10s_18_1_1_U1708                                         |hls_dummy_mul_10s_10s_18_1_1_2078                                                                                                                                         |     71|
|5033  |    mul_10s_10s_18_1_1_U1709                                         |hls_dummy_mul_10s_10s_18_1_1_2079                                                                                                                                         |     72|
|5034  |    mul_10s_10s_18_1_1_U1710                                         |hls_dummy_mul_10s_10s_18_1_1_2080                                                                                                                                         |    126|
|5035  |    mul_10s_10s_18_1_1_U1711                                         |hls_dummy_mul_10s_10s_18_1_1_2081                                                                                                                                         |     69|
|5036  |    mul_10s_10s_18_1_1_U1712                                         |hls_dummy_mul_10s_10s_18_1_1_2082                                                                                                                                         |     22|
|5037  |    mul_10s_10s_18_1_1_U1713                                         |hls_dummy_mul_10s_10s_18_1_1_2083                                                                                                                                         |     69|
|5038  |    mul_10s_10s_18_1_1_U1714                                         |hls_dummy_mul_10s_10s_18_1_1_2084                                                                                                                                         |     98|
|5039  |    mul_10s_10s_18_1_1_U1715                                         |hls_dummy_mul_10s_10s_18_1_1_2085                                                                                                                                         |     74|
|5040  |    mul_10s_10s_18_1_1_U1716                                         |hls_dummy_mul_10s_10s_18_1_1_2086                                                                                                                                         |    118|
|5041  |    mul_10s_10s_18_1_1_U1717                                         |hls_dummy_mul_10s_10s_18_1_1_2087                                                                                                                                         |     98|
|5042  |    mul_10s_10s_18_1_1_U1718                                         |hls_dummy_mul_10s_10s_18_1_1_2088                                                                                                                                         |     98|
|5043  |    mul_10s_10s_18_1_1_U1719                                         |hls_dummy_mul_10s_10s_18_1_1_2089                                                                                                                                         |    124|
|5044  |    mul_10s_10s_18_1_1_U1720                                         |hls_dummy_mul_10s_10s_18_1_1_2090                                                                                                                                         |     69|
|5045  |    mul_10s_10s_18_1_1_U1721                                         |hls_dummy_mul_10s_10s_18_1_1_2091                                                                                                                                         |     98|
|5046  |    mul_10s_10s_18_1_1_U1722                                         |hls_dummy_mul_10s_10s_18_1_1_2092                                                                                                                                         |    114|
|5047  |    mul_10s_10s_18_1_1_U1723                                         |hls_dummy_mul_10s_10s_18_1_1_2093                                                                                                                                         |    118|
|5048  |    mul_10s_10s_18_1_1_U1724                                         |hls_dummy_mul_10s_10s_18_1_1_2094                                                                                                                                         |     98|
|5049  |    mul_10s_10s_18_1_1_U1725                                         |hls_dummy_mul_10s_10s_18_1_1_2095                                                                                                                                         |     88|
|5050  |    mul_10s_10s_18_1_1_U1726                                         |hls_dummy_mul_10s_10s_18_1_1_2096                                                                                                                                         |     69|
|5051  |    mul_10s_10s_18_1_1_U1727                                         |hls_dummy_mul_10s_10s_18_1_1_2097                                                                                                                                         |     69|
|5052  |    mul_10s_10s_18_1_1_U1728                                         |hls_dummy_mul_10s_10s_18_1_1_2098                                                                                                                                         |     69|
|5053  |    mul_10s_10s_18_1_1_U1729                                         |hls_dummy_mul_10s_10s_18_1_1_2099                                                                                                                                         |     71|
|5054  |    mul_10s_10s_18_1_1_U1730                                         |hls_dummy_mul_10s_10s_18_1_1_2100                                                                                                                                         |    114|
|5055  |    mul_10s_10s_18_1_1_U1731                                         |hls_dummy_mul_10s_10s_18_1_1_2101                                                                                                                                         |     69|
|5056  |    mul_10s_10s_18_1_1_U1733                                         |hls_dummy_mul_10s_10s_18_1_1_2102                                                                                                                                         |     65|
|5057  |    mul_10s_10s_18_1_1_U1734                                         |hls_dummy_mul_10s_10s_18_1_1_2103                                                                                                                                         |     94|
|5058  |    mul_10s_10s_18_1_1_U1735                                         |hls_dummy_mul_10s_10s_18_1_1_2104                                                                                                                                         |    129|
|5059  |    mul_10s_10s_18_1_1_U1736                                         |hls_dummy_mul_10s_10s_18_1_1_2105                                                                                                                                         |    112|
|5060  |    mul_10s_10s_18_1_1_U1737                                         |hls_dummy_mul_10s_10s_18_1_1_2106                                                                                                                                         |     94|
|5061  |    mul_10s_10s_18_1_1_U1738                                         |hls_dummy_mul_10s_10s_18_1_1_2107                                                                                                                                         |     94|
|5062  |    mul_10s_10s_18_1_1_U1739                                         |hls_dummy_mul_10s_10s_18_1_1_2108                                                                                                                                         |    112|
|5063  |    mul_10s_10s_18_1_1_U1740                                         |hls_dummy_mul_10s_10s_18_1_1_2109                                                                                                                                         |     65|
|5064  |    mul_10s_10s_18_1_1_U1741                                         |hls_dummy_mul_10s_10s_18_1_1_2110                                                                                                                                         |     94|
|5065  |    mul_10s_10s_18_1_1_U1742                                         |hls_dummy_mul_10s_10s_18_1_1_2111                                                                                                                                         |    120|
|5066  |    mul_10s_10s_18_1_1_U1743                                         |hls_dummy_mul_10s_10s_18_1_1_2112                                                                                                                                         |    112|
|5067  |    mul_10s_10s_18_1_1_U1744                                         |hls_dummy_mul_10s_10s_18_1_1_2113                                                                                                                                         |     94|
|5068  |    mul_10s_10s_18_1_1_U1745                                         |hls_dummy_mul_10s_10s_18_1_1_2114                                                                                                                                         |     74|
|5069  |    mul_10s_10s_18_1_1_U1746                                         |hls_dummy_mul_10s_10s_18_1_1_2115                                                                                                                                         |     65|
|5070  |    mul_10s_10s_18_1_1_U1747                                         |hls_dummy_mul_10s_10s_18_1_1_2116                                                                                                                                         |     65|
|5071  |    mul_10s_10s_18_1_1_U1748                                         |hls_dummy_mul_10s_10s_18_1_1_2117                                                                                                                                         |     65|
|5072  |    mul_10s_10s_18_1_1_U1749                                         |hls_dummy_mul_10s_10s_18_1_1_2118                                                                                                                                         |     65|
|5073  |    mul_10s_10s_18_1_1_U1750                                         |hls_dummy_mul_10s_10s_18_1_1_2119                                                                                                                                         |    121|
|5074  |    mul_10s_10s_18_1_1_U1751                                         |hls_dummy_mul_10s_10s_18_1_1_2120                                                                                                                                         |     65|
|5075  |    mul_10s_10s_18_1_1_U1753                                         |hls_dummy_mul_10s_10s_18_1_1_2121                                                                                                                                         |     72|
|5076  |    mul_10s_10s_18_1_1_U1754                                         |hls_dummy_mul_10s_10s_18_1_1_2122                                                                                                                                         |     71|
|5077  |    mul_10s_10s_18_1_1_U1755                                         |hls_dummy_mul_10s_10s_18_1_1_2123                                                                                                                                         |     76|
|5078  |    mul_10s_10s_18_1_1_U1756                                         |hls_dummy_mul_10s_10s_18_1_1_2124                                                                                                                                         |     71|
|5079  |    mul_10s_10s_18_1_1_U1757                                         |hls_dummy_mul_10s_10s_18_1_1_2125                                                                                                                                         |    122|
|5080  |    mul_10s_10s_18_1_1_U1758                                         |hls_dummy_mul_10s_10s_18_1_1_2126                                                                                                                                         |     71|
|5081  |    mul_10s_10s_18_1_1_U1759                                         |hls_dummy_mul_10s_10s_18_1_1_2127                                                                                                                                         |     71|
|5082  |    mul_10s_10s_18_1_1_U1760                                         |hls_dummy_mul_10s_10s_18_1_1_2128                                                                                                                                         |     69|
|5083  |    mul_10s_10s_18_1_1_U1761                                         |hls_dummy_mul_10s_10s_18_1_1_2129                                                                                                                                         |     72|
|5084  |    mul_10s_10s_18_1_1_U1762                                         |hls_dummy_mul_10s_10s_18_1_1_2130                                                                                                                                         |     71|
|5085  |    mul_10s_10s_18_1_1_U1763                                         |hls_dummy_mul_10s_10s_18_1_1_2131                                                                                                                                         |     72|
|5086  |    mul_10s_10s_18_1_1_U1764                                         |hls_dummy_mul_10s_10s_18_1_1_2132                                                                                                                                         |     70|
|5087  |    mul_10s_10s_18_1_1_U1765                                         |hls_dummy_mul_10s_10s_18_1_1_2133                                                                                                                                         |     76|
|5088  |    mul_10s_10s_18_1_1_U1766                                         |hls_dummy_mul_10s_10s_18_1_1_2134                                                                                                                                         |    124|
|5089  |    mul_10s_10s_18_1_1_U1767                                         |hls_dummy_mul_10s_10s_18_1_1_2135                                                                                                                                         |    123|
|5090  |    mul_10s_10s_18_1_1_U1768                                         |hls_dummy_mul_10s_10s_18_1_1_2136                                                                                                                                         |     72|
|5091  |    mul_10s_10s_18_1_1_U1769                                         |hls_dummy_mul_10s_10s_18_1_1_2137                                                                                                                                         |     70|
|5092  |    mul_10s_10s_18_1_1_U1770                                         |hls_dummy_mul_10s_10s_18_1_1_2138                                                                                                                                         |     70|
|5093  |    mul_10s_10s_18_1_1_U1771                                         |hls_dummy_mul_10s_10s_18_1_1_2139                                                                                                                                         |     69|
|5094  |    mul_10s_10s_18_1_1_U1772                                         |hls_dummy_mul_10s_10s_18_1_1_2140                                                                                                                                         |     22|
|5095  |    mul_10s_10s_18_1_1_U1773                                         |hls_dummy_mul_10s_10s_18_1_1_2141                                                                                                                                         |     70|
|5096  |    mul_10s_10s_18_1_1_U1774                                         |hls_dummy_mul_10s_10s_18_1_1_2142                                                                                                                                         |     74|
|5097  |    mul_10s_10s_18_1_1_U1775                                         |hls_dummy_mul_10s_10s_18_1_1_2143                                                                                                                                         |     65|
|5098  |    mul_10s_10s_18_1_1_U1776                                         |hls_dummy_mul_10s_10s_18_1_1_2144                                                                                                                                         |     74|
|5099  |    mul_10s_10s_18_1_1_U1777                                         |hls_dummy_mul_10s_10s_18_1_1_2145                                                                                                                                         |    113|
|5100  |    mul_10s_10s_18_1_1_U1778                                         |hls_dummy_mul_10s_10s_18_1_1_2146                                                                                                                                         |     74|
|5101  |    mul_10s_10s_18_1_1_U1779                                         |hls_dummy_mul_10s_10s_18_1_1_2147                                                                                                                                         |     70|
|5102  |    mul_10s_10s_18_1_1_U1780                                         |hls_dummy_mul_10s_10s_18_1_1_2148                                                                                                                                         |     69|
|5103  |    mul_10s_10s_18_1_1_U1781                                         |hls_dummy_mul_10s_10s_18_1_1_2149                                                                                                                                         |     67|
|5104  |    mul_10s_10s_18_1_1_U1782                                         |hls_dummy_mul_10s_10s_18_1_1_2150                                                                                                                                         |     74|
|5105  |    mul_10s_10s_18_1_1_U1783                                         |hls_dummy_mul_10s_10s_18_1_1_2151                                                                                                                                         |     88|
|5106  |    mul_10s_10s_18_1_1_U1784                                         |hls_dummy_mul_10s_10s_18_1_1_2152                                                                                                                                         |     74|
|5107  |    mul_10s_10s_18_1_1_U1785                                         |hls_dummy_mul_10s_10s_18_1_1_2153                                                                                                                                         |     65|
|5108  |    mul_10s_10s_18_1_1_U1786                                         |hls_dummy_mul_10s_10s_18_1_1_2154                                                                                                                                         |    124|
|5109  |    mul_10s_10s_18_1_1_U1787                                         |hls_dummy_mul_10s_10s_18_1_1_2155                                                                                                                                         |    122|
|5110  |    mul_10s_10s_18_1_1_U1788                                         |hls_dummy_mul_10s_10s_18_1_1_2156                                                                                                                                         |     70|
|5111  |    mul_10s_10s_18_1_1_U1789                                         |hls_dummy_mul_10s_10s_18_1_1_2157                                                                                                                                         |     74|
|5112  |    mul_10s_10s_18_1_1_U1790                                         |hls_dummy_mul_10s_10s_18_1_1_2158                                                                                                                                         |     74|
|5113  |    mul_10s_10s_18_1_1_U1791                                         |hls_dummy_mul_10s_10s_18_1_1_2159                                                                                                                                         |     69|
|5114  |    mul_10s_10s_18_1_1_U1793                                         |hls_dummy_mul_10s_10s_18_1_1_2160                                                                                                                                         |     74|
|5115  |    mul_10s_10s_18_1_1_U1794                                         |hls_dummy_mul_10s_10s_18_1_1_2161                                                                                                                                         |    129|
|5116  |    mul_10s_10s_18_1_1_U1795                                         |hls_dummy_mul_10s_10s_18_1_1_2162                                                                                                                                         |     71|
|5117  |    mul_10s_10s_18_1_1_U1796                                         |hls_dummy_mul_10s_10s_18_1_1_2163                                                                                                                                         |    129|
|5118  |    mul_10s_10s_18_1_1_U1797                                         |hls_dummy_mul_10s_10s_18_1_1_2164                                                                                                                                         |    116|
|5119  |    mul_10s_10s_18_1_1_U1798                                         |hls_dummy_mul_10s_10s_18_1_1_2165                                                                                                                                         |    129|
|5120  |    mul_10s_10s_18_1_1_U1799                                         |hls_dummy_mul_10s_10s_18_1_1_2166                                                                                                                                         |     75|
|5121  |    mul_10s_10s_18_1_1_U1800                                         |hls_dummy_mul_10s_10s_18_1_1_2167                                                                                                                                         |     65|
|5122  |    mul_10s_10s_18_1_1_U1801                                         |hls_dummy_mul_10s_10s_18_1_1_2168                                                                                                                                         |     69|
|5123  |    mul_10s_10s_18_1_1_U1802                                         |hls_dummy_mul_10s_10s_18_1_1_2169                                                                                                                                         |    129|
|5124  |    mul_10s_10s_18_1_1_U1803                                         |hls_dummy_mul_10s_10s_18_1_1_2170                                                                                                                                         |     74|
|5125  |    mul_10s_10s_18_1_1_U1804                                         |hls_dummy_mul_10s_10s_18_1_1_2171                                                                                                                                         |    129|
|5126  |    mul_10s_10s_18_1_1_U1805                                         |hls_dummy_mul_10s_10s_18_1_1_2172                                                                                                                                         |     70|
|5127  |    mul_10s_10s_18_1_1_U1806                                         |hls_dummy_mul_10s_10s_18_1_1_2173                                                                                                                                         |    119|
|5128  |    mul_10s_10s_18_1_1_U1807                                         |hls_dummy_mul_10s_10s_18_1_1_2174                                                                                                                                         |    120|
|5129  |    mul_10s_10s_18_1_1_U1808                                         |hls_dummy_mul_10s_10s_18_1_1_2175                                                                                                                                         |     74|
|5130  |    mul_10s_10s_18_1_1_U1809                                         |hls_dummy_mul_10s_10s_18_1_1_2176                                                                                                                                         |    129|
|5131  |    mul_10s_10s_18_1_1_U1810                                         |hls_dummy_mul_10s_10s_18_1_1_2177                                                                                                                                         |    129|
|5132  |    mul_10s_10s_18_1_1_U1811                                         |hls_dummy_mul_10s_10s_18_1_1_2178                                                                                                                                         |     65|
|5133  |    mul_10s_10s_18_1_1_U1813                                         |hls_dummy_mul_10s_10s_18_1_1_2179                                                                                                                                         |     71|
|5134  |    mul_10s_10s_18_1_1_U1814                                         |hls_dummy_mul_10s_10s_18_1_1_2180                                                                                                                                         |     71|
|5135  |    mul_10s_10s_18_1_1_U1815                                         |hls_dummy_mul_10s_10s_18_1_1_2181                                                                                                                                         |    124|
|5136  |    mul_10s_10s_18_1_1_U1816                                         |hls_dummy_mul_10s_10s_18_1_1_2182                                                                                                                                         |     76|
|5137  |    mul_10s_10s_18_1_1_U1817                                         |hls_dummy_mul_10s_10s_18_1_1_2183                                                                                                                                         |    126|
|5138  |    mul_10s_10s_18_1_1_U1818                                         |hls_dummy_mul_10s_10s_18_1_1_2184                                                                                                                                         |     96|
|5139  |    mul_10s_10s_18_1_1_U1819                                         |hls_dummy_mul_10s_10s_18_1_1_2185                                                                                                                                         |     69|
|5140  |    mul_10s_10s_18_1_1_U1820                                         |hls_dummy_mul_10s_10s_18_1_1_2186                                                                                                                                         |     69|
|5141  |    mul_10s_10s_18_1_1_U1821                                         |hls_dummy_mul_10s_10s_18_1_1_2187                                                                                                                                         |     71|
|5142  |    mul_10s_10s_18_1_1_U1822                                         |hls_dummy_mul_10s_10s_18_1_1_2188                                                                                                                                         |    125|
|5143  |    mul_10s_10s_18_1_1_U1823                                         |hls_dummy_mul_10s_10s_18_1_1_2189                                                                                                                                         |     72|
|5144  |    mul_10s_10s_18_1_1_U1824                                         |hls_dummy_mul_10s_10s_18_1_1_2190                                                                                                                                         |     72|
|5145  |    mul_10s_10s_18_1_1_U1825                                         |hls_dummy_mul_10s_10s_18_1_1_2191                                                                                                                                         |    124|
|5146  |    mul_10s_10s_18_1_1_U1826                                         |hls_dummy_mul_10s_10s_18_1_1_2192                                                                                                                                         |    113|
|5147  |    mul_10s_10s_18_1_1_U1827                                         |hls_dummy_mul_10s_10s_18_1_1_2193                                                                                                                                         |    122|
|5148  |    mul_10s_10s_18_1_1_U1828                                         |hls_dummy_mul_10s_10s_18_1_1_2194                                                                                                                                         |     70|
|5149  |    mul_10s_10s_18_1_1_U1829                                         |hls_dummy_mul_10s_10s_18_1_1_2195                                                                                                                                         |     96|
|5150  |    mul_10s_10s_18_1_1_U1830                                         |hls_dummy_mul_10s_10s_18_1_1_2196                                                                                                                                         |    124|
|5151  |    mul_10s_10s_18_1_1_U1831                                         |hls_dummy_mul_10s_10s_18_1_1_2197                                                                                                                                         |     69|
|5152  |    mul_10s_10s_18_1_1_U1832                                         |hls_dummy_mul_10s_10s_18_1_1_2198                                                                                                                                         |     22|
|5153  |    mul_10s_10s_18_1_1_U1833                                         |hls_dummy_mul_10s_10s_18_1_1_2199                                                                                                                                         |     71|
|5154  |    mul_10s_10s_18_1_1_U1834                                         |hls_dummy_mul_10s_10s_18_1_1_2200                                                                                                                                         |     74|
|5155  |    mul_10s_10s_18_1_1_U1835                                         |hls_dummy_mul_10s_10s_18_1_1_2201                                                                                                                                         |    116|
|5156  |    mul_10s_10s_18_1_1_U1836                                         |hls_dummy_mul_10s_10s_18_1_1_2202                                                                                                                                         |     65|
|5157  |    mul_10s_10s_18_1_1_U1837                                         |hls_dummy_mul_10s_10s_18_1_1_2203                                                                                                                                         |    115|
|5158  |    mul_10s_10s_18_1_1_U1838                                         |hls_dummy_mul_10s_10s_18_1_1_2204                                                                                                                                         |     95|
|5159  |    mul_10s_10s_18_1_1_U1839                                         |hls_dummy_mul_10s_10s_18_1_1_2205                                                                                                                                         |     73|
|5160  |    mul_10s_10s_18_1_1_U1840                                         |hls_dummy_mul_10s_10s_18_1_1_2206                                                                                                                                         |     73|
|5161  |    mul_10s_10s_18_1_1_U1841                                         |hls_dummy_mul_10s_10s_18_1_1_2207                                                                                                                                         |     67|
|5162  |    mul_10s_10s_18_1_1_U1842                                         |hls_dummy_mul_10s_10s_18_1_1_2208                                                                                                                                         |    116|
|5163  |    mul_10s_10s_18_1_1_U1843                                         |hls_dummy_mul_10s_10s_18_1_1_2209                                                                                                                                         |     88|
|5164  |    mul_10s_10s_18_1_1_U1844                                         |hls_dummy_mul_10s_10s_18_1_1_2210                                                                                                                                         |     88|
|5165  |    mul_10s_10s_18_1_1_U1845                                         |hls_dummy_mul_10s_10s_18_1_1_2211                                                                                                                                         |    116|
|5166  |    mul_10s_10s_18_1_1_U1846                                         |hls_dummy_mul_10s_10s_18_1_1_2212                                                                                                                                         |    125|
|5167  |    mul_10s_10s_18_1_1_U1847                                         |hls_dummy_mul_10s_10s_18_1_1_2213                                                                                                                                         |    116|
|5168  |    mul_10s_10s_18_1_1_U1848                                         |hls_dummy_mul_10s_10s_18_1_1_2214                                                                                                                                         |     70|
|5169  |    mul_10s_10s_18_1_1_U1849                                         |hls_dummy_mul_10s_10s_18_1_1_2215                                                                                                                                         |     95|
|5170  |    mul_10s_10s_18_1_1_U1850                                         |hls_dummy_mul_10s_10s_18_1_1_2216                                                                                                                                         |    116|
|5171  |    mul_10s_10s_18_1_1_U1851                                         |hls_dummy_mul_10s_10s_18_1_1_2217                                                                                                                                         |     73|
|5172  |    mul_10s_10s_18_1_1_U1853                                         |hls_dummy_mul_10s_10s_18_1_1_2218                                                                                                                                         |     71|
|5173  |    mul_10s_10s_18_1_1_U1854                                         |hls_dummy_mul_10s_10s_18_1_1_2219                                                                                                                                         |    129|
|5174  |    mul_10s_10s_18_1_1_U1855                                         |hls_dummy_mul_10s_10s_18_1_1_2220                                                                                                                                         |    120|
|5175  |    mul_10s_10s_18_1_1_U1856                                         |hls_dummy_mul_10s_10s_18_1_1_2221                                                                                                                                         |     71|
|5176  |    mul_10s_10s_18_1_1_U1857                                         |hls_dummy_mul_10s_10s_18_1_1_2222                                                                                                                                         |    119|
|5177  |    mul_10s_10s_18_1_1_U1858                                         |hls_dummy_mul_10s_10s_18_1_1_2223                                                                                                                                         |    109|
|5178  |    mul_10s_10s_18_1_1_U1859                                         |hls_dummy_mul_10s_10s_18_1_1_2224                                                                                                                                         |    127|
|5179  |    mul_10s_10s_18_1_1_U1860                                         |hls_dummy_mul_10s_10s_18_1_1_2225                                                                                                                                         |    128|
|5180  |    mul_10s_10s_18_1_1_U1861                                         |hls_dummy_mul_10s_10s_18_1_1_2226                                                                                                                                         |     69|
|5181  |    mul_10s_10s_18_1_1_U1862                                         |hls_dummy_mul_10s_10s_18_1_1_2227                                                                                                                                         |    113|
|5182  |    mul_10s_10s_18_1_1_U1863                                         |hls_dummy_mul_10s_10s_18_1_1_2228                                                                                                                                         |     74|
|5183  |    mul_10s_10s_18_1_1_U1864                                         |hls_dummy_mul_10s_10s_18_1_1_2229                                                                                                                                         |     74|
|5184  |    mul_10s_10s_18_1_1_U1865                                         |hls_dummy_mul_10s_10s_18_1_1_2230                                                                                                                                         |    120|
|5185  |    mul_10s_10s_18_1_1_U1866                                         |hls_dummy_mul_10s_10s_18_1_1_2231                                                                                                                                         |    121|
|5186  |    mul_10s_10s_18_1_1_U1867                                         |hls_dummy_mul_10s_10s_18_1_1_2232                                                                                                                                         |    112|
|5187  |    mul_10s_10s_18_1_1_U1868                                         |hls_dummy_mul_10s_10s_18_1_1_2233                                                                                                                                         |     65|
|5188  |    mul_10s_10s_18_1_1_U1869                                         |hls_dummy_mul_10s_10s_18_1_1_2234                                                                                                                                         |    109|
|5189  |    mul_10s_10s_18_1_1_U1870                                         |hls_dummy_mul_10s_10s_18_1_1_2235                                                                                                                                         |    120|
|5190  |    mul_10s_10s_18_1_1_U1871                                         |hls_dummy_mul_10s_10s_18_1_1_2236                                                                                                                                         |    128|
|5191  |    mul_10s_10s_18_1_1_U1873                                         |hls_dummy_mul_10s_10s_18_1_1_2237                                                                                                                                         |     71|
|5192  |    mul_10s_10s_18_1_1_U1874                                         |hls_dummy_mul_10s_10s_18_1_1_2238                                                                                                                                         |     71|
|5193  |    mul_10s_10s_18_1_1_U1875                                         |hls_dummy_mul_10s_10s_18_1_1_2239                                                                                                                                         |     76|
|5194  |    mul_10s_10s_18_1_1_U1876                                         |hls_dummy_mul_10s_10s_18_1_1_2240                                                                                                                                         |     71|
|5195  |    mul_10s_10s_18_1_1_U1877                                         |hls_dummy_mul_10s_10s_18_1_1_2241                                                                                                                                         |     71|
|5196  |    mul_10s_10s_18_1_1_U1878                                         |hls_dummy_mul_10s_10s_18_1_1_2242                                                                                                                                         |     71|
|5197  |    mul_10s_10s_18_1_1_U1879                                         |hls_dummy_mul_10s_10s_18_1_1_2243                                                                                                                                         |     69|
|5198  |    mul_10s_10s_18_1_1_U1880                                         |hls_dummy_mul_10s_10s_18_1_1_2244                                                                                                                                         |     69|
|5199  |    mul_10s_10s_18_1_1_U1881                                         |hls_dummy_mul_10s_10s_18_1_1_2245                                                                                                                                         |     72|
|5200  |    mul_10s_10s_18_1_1_U1882                                         |hls_dummy_mul_10s_10s_18_1_1_2246                                                                                                                                         |     70|
|5201  |    mul_10s_10s_18_1_1_U1883                                         |hls_dummy_mul_10s_10s_18_1_1_2247                                                                                                                                         |     70|
|5202  |    mul_10s_10s_18_1_1_U1884                                         |hls_dummy_mul_10s_10s_18_1_1_2248                                                                                                                                         |     70|
|5203  |    mul_10s_10s_18_1_1_U1885                                         |hls_dummy_mul_10s_10s_18_1_1_2249                                                                                                                                         |     72|
|5204  |    mul_10s_10s_18_1_1_U1886                                         |hls_dummy_mul_10s_10s_18_1_1_2250                                                                                                                                         |     72|
|5205  |    mul_10s_10s_18_1_1_U1887                                         |hls_dummy_mul_10s_10s_18_1_1_2251                                                                                                                                         |     69|
|5206  |    mul_10s_10s_18_1_1_U1888                                         |hls_dummy_mul_10s_10s_18_1_1_2252                                                                                                                                         |     71|
|5207  |    mul_10s_10s_18_1_1_U1889                                         |hls_dummy_mul_10s_10s_18_1_1_2253                                                                                                                                         |     70|
|5208  |    mul_10s_10s_18_1_1_U1890                                         |hls_dummy_mul_10s_10s_18_1_1_2254                                                                                                                                         |     70|
|5209  |    mul_10s_10s_18_1_1_U1891                                         |hls_dummy_mul_10s_10s_18_1_1_2255                                                                                                                                         |     71|
|5210  |    mul_10s_10s_18_1_1_U1892                                         |hls_dummy_mul_10s_10s_18_1_1_2256                                                                                                                                         |     21|
|5211  |    mul_10s_10s_18_1_1_U1893                                         |hls_dummy_mul_10s_10s_18_1_1_2257                                                                                                                                         |     71|
|5212  |    mul_10s_10s_18_1_1_U1894                                         |hls_dummy_mul_10s_10s_18_1_1_2258                                                                                                                                         |     74|
|5213  |    mul_10s_10s_18_1_1_U1895                                         |hls_dummy_mul_10s_10s_18_1_1_2259                                                                                                                                         |     65|
|5214  |    mul_10s_10s_18_1_1_U1896                                         |hls_dummy_mul_10s_10s_18_1_1_2260                                                                                                                                         |     74|
|5215  |    mul_10s_10s_18_1_1_U1897                                         |hls_dummy_mul_10s_10s_18_1_1_2261                                                                                                                                         |     74|
|5216  |    mul_10s_10s_18_1_1_U1898                                         |hls_dummy_mul_10s_10s_18_1_1_2262                                                                                                                                         |     74|
|5217  |    mul_10s_10s_18_1_1_U1899                                         |hls_dummy_mul_10s_10s_18_1_1_2263                                                                                                                                         |     73|
|5218  |    mul_10s_10s_18_1_1_U1900                                         |hls_dummy_mul_10s_10s_18_1_1_2264                                                                                                                                         |     73|
|5219  |    mul_10s_10s_18_1_1_U1901                                         |hls_dummy_mul_10s_10s_18_1_1_2265                                                                                                                                         |     67|
|5220  |    mul_10s_10s_18_1_1_U1902                                         |hls_dummy_mul_10s_10s_18_1_1_2266                                                                                                                                         |     74|
|5221  |    mul_10s_10s_18_1_1_U1903                                         |hls_dummy_mul_10s_10s_18_1_1_2267                                                                                                                                         |     74|
|5222  |    mul_10s_10s_18_1_1_U1904                                         |hls_dummy_mul_10s_10s_18_1_1_2268                                                                                                                                         |     74|
|5223  |    mul_10s_10s_18_1_1_U1905                                         |hls_dummy_mul_10s_10s_18_1_1_2269                                                                                                                                         |     67|
|5224  |    mul_10s_10s_18_1_1_U1906                                         |hls_dummy_mul_10s_10s_18_1_1_2270                                                                                                                                         |     88|
|5225  |    mul_10s_10s_18_1_1_U1907                                         |hls_dummy_mul_10s_10s_18_1_1_2271                                                                                                                                         |     70|
|5226  |    mul_10s_10s_18_1_1_U1908                                         |hls_dummy_mul_10s_10s_18_1_1_2272                                                                                                                                         |     74|
|5227  |    mul_10s_10s_18_1_1_U1909                                         |hls_dummy_mul_10s_10s_18_1_1_2273                                                                                                                                         |     74|
|5228  |    mul_10s_10s_18_1_1_U1910                                         |hls_dummy_mul_10s_10s_18_1_1_2274                                                                                                                                         |     74|
|5229  |    mul_10s_10s_18_1_1_U1911                                         |hls_dummy_mul_10s_10s_18_1_1_2275                                                                                                                                         |     69|
|5230  |    mul_10s_10s_18_1_1_U1913                                         |hls_dummy_mul_10s_10s_18_1_1_2276                                                                                                                                         |     71|
|5231  |    mul_10s_10s_18_1_1_U1914                                         |hls_dummy_mul_10s_10s_18_1_1_2277                                                                                                                                         |    129|
|5232  |    mul_10s_10s_18_1_1_U1915                                         |hls_dummy_mul_10s_10s_18_1_1_2278                                                                                                                                         |     71|
|5233  |    mul_10s_10s_18_1_1_U1916                                         |hls_dummy_mul_10s_10s_18_1_1_2279                                                                                                                                         |    129|
|5234  |    mul_10s_10s_18_1_1_U1917                                         |hls_dummy_mul_10s_10s_18_1_1_2280                                                                                                                                         |    129|
|5235  |    mul_10s_10s_18_1_1_U1918                                         |hls_dummy_mul_10s_10s_18_1_1_2281                                                                                                                                         |    129|
|5236  |    mul_10s_10s_18_1_1_U1919                                         |hls_dummy_mul_10s_10s_18_1_1_2282                                                                                                                                         |    128|
|5237  |    mul_10s_10s_18_1_1_U1920                                         |hls_dummy_mul_10s_10s_18_1_1_2283                                                                                                                                         |    128|
|5238  |    mul_10s_10s_18_1_1_U1921                                         |hls_dummy_mul_10s_10s_18_1_1_2284                                                                                                                                         |     69|
|5239  |    mul_10s_10s_18_1_1_U1922                                         |hls_dummy_mul_10s_10s_18_1_1_2285                                                                                                                                         |    129|
|5240  |    mul_10s_10s_18_1_1_U1923                                         |hls_dummy_mul_10s_10s_18_1_1_2286                                                                                                                                         |    129|
|5241  |    mul_10s_10s_18_1_1_U1924                                         |hls_dummy_mul_10s_10s_18_1_1_2287                                                                                                                                         |    129|
|5242  |    mul_10s_10s_18_1_1_U1925                                         |hls_dummy_mul_10s_10s_18_1_1_2288                                                                                                                                         |     69|
|5243  |    mul_10s_10s_18_1_1_U1926                                         |hls_dummy_mul_10s_10s_18_1_1_2289                                                                                                                                         |     74|
|5244  |    mul_10s_10s_18_1_1_U1927                                         |hls_dummy_mul_10s_10s_18_1_1_2290                                                                                                                                         |     80|
|5245  |    mul_10s_10s_18_1_1_U1928                                         |hls_dummy_mul_10s_10s_18_1_1_2291                                                                                                                                         |    129|
|5246  |    mul_10s_10s_18_1_1_U1929                                         |hls_dummy_mul_10s_10s_18_1_1_2292                                                                                                                                         |    129|
|5247  |    mul_10s_10s_18_1_1_U1930                                         |hls_dummy_mul_10s_10s_18_1_1_2293                                                                                                                                         |    129|
|5248  |    mul_10s_10s_18_1_1_U1931                                         |hls_dummy_mul_10s_10s_18_1_1_2294                                                                                                                                         |     68|
|5249  |    mul_10s_10s_18_1_1_U1933                                         |hls_dummy_mul_10s_10s_18_1_1_2295                                                                                                                                         |     75|
|5250  |    mul_10s_10s_18_1_1_U1934                                         |hls_dummy_mul_10s_10s_18_1_1_2296                                                                                                                                         |     73|
|5251  |    mul_10s_10s_18_1_1_U1935                                         |hls_dummy_mul_10s_10s_18_1_1_2297                                                                                                                                         |     72|
|5252  |    mul_10s_10s_18_1_1_U1936                                         |hls_dummy_mul_10s_10s_18_1_1_2298                                                                                                                                         |     71|
|5253  |    mul_10s_10s_18_1_1_U1937                                         |hls_dummy_mul_10s_10s_18_1_1_2299                                                                                                                                         |     71|
|5254  |    mul_10s_10s_18_1_1_U1938                                         |hls_dummy_mul_10s_10s_18_1_1_2300                                                                                                                                         |     72|
|5255  |    mul_10s_10s_18_1_1_U1939                                         |hls_dummy_mul_10s_10s_18_1_1_2301                                                                                                                                         |     69|
|5256  |    mul_10s_10s_18_1_1_U1940                                         |hls_dummy_mul_10s_10s_18_1_1_2302                                                                                                                                         |     71|
|5257  |    mul_10s_10s_18_1_1_U1941                                         |hls_dummy_mul_10s_10s_18_1_1_2303                                                                                                                                         |     71|
|5258  |    mul_10s_10s_18_1_1_U1942                                         |hls_dummy_mul_10s_10s_18_1_1_2304                                                                                                                                         |     96|
|5259  |    mul_10s_10s_18_1_1_U1943                                         |hls_dummy_mul_10s_10s_18_1_1_2305                                                                                                                                         |     74|
|5260  |    mul_10s_10s_18_1_1_U1944                                         |hls_dummy_mul_10s_10s_18_1_1_2306                                                                                                                                         |     72|
|5261  |    mul_10s_10s_18_1_1_U1945                                         |hls_dummy_mul_10s_10s_18_1_1_2307                                                                                                                                         |     72|
|5262  |    mul_10s_10s_18_1_1_U1946                                         |hls_dummy_mul_10s_10s_18_1_1_2308                                                                                                                                         |     72|
|5263  |    mul_10s_10s_18_1_1_U1947                                         |hls_dummy_mul_10s_10s_18_1_1_2309                                                                                                                                         |     96|
|5264  |    mul_10s_10s_18_1_1_U1948                                         |hls_dummy_mul_10s_10s_18_1_1_2310                                                                                                                                         |     71|
|5265  |    mul_10s_10s_18_1_1_U1949                                         |hls_dummy_mul_10s_10s_18_1_1_2311                                                                                                                                         |     96|
|5266  |    mul_10s_10s_18_1_1_U1950                                         |hls_dummy_mul_10s_10s_18_1_1_2312                                                                                                                                         |     69|
|5267  |    mul_10s_10s_18_1_1_U1951                                         |hls_dummy_mul_10s_10s_18_1_1_2313                                                                                                                                         |     69|
|5268  |    mul_10s_10s_18_1_1_U1952                                         |hls_dummy_mul_10s_10s_18_1_1_2314                                                                                                                                         |     22|
|5269  |    mul_10s_10s_18_1_1_U1953                                         |hls_dummy_mul_10s_10s_18_1_1_2315                                                                                                                                         |     72|
|5270  |    mul_10s_10s_18_1_1_U1954                                         |hls_dummy_mul_10s_10s_18_1_1_2316                                                                                                                                         |     69|
|5271  |    mul_10s_10s_18_1_1_U1955                                         |hls_dummy_mul_10s_10s_18_1_1_2317                                                                                                                                         |     88|
|5272  |    mul_10s_10s_18_1_1_U1956                                         |hls_dummy_mul_10s_10s_18_1_1_2318                                                                                                                                         |     74|
|5273  |    mul_10s_10s_18_1_1_U1957                                         |hls_dummy_mul_10s_10s_18_1_1_2319                                                                                                                                         |     74|
|5274  |    mul_10s_10s_18_1_1_U1958                                         |hls_dummy_mul_10s_10s_18_1_1_2320                                                                                                                                         |     88|
|5275  |    mul_10s_10s_18_1_1_U1959                                         |hls_dummy_mul_10s_10s_18_1_1_2321                                                                                                                                         |     73|
|5276  |    mul_10s_10s_18_1_1_U1960                                         |hls_dummy_mul_10s_10s_18_1_1_2322                                                                                                                                         |     69|
|5277  |    mul_10s_10s_18_1_1_U1961                                         |hls_dummy_mul_10s_10s_18_1_1_2323                                                                                                                                         |     67|
|5278  |    mul_10s_10s_18_1_1_U1962                                         |hls_dummy_mul_10s_10s_18_1_1_2324                                                                                                                                         |     95|
|5279  |    mul_10s_10s_18_1_1_U1963                                         |hls_dummy_mul_10s_10s_18_1_1_2325                                                                                                                                         |     87|
|5280  |    mul_10s_10s_18_1_1_U1964                                         |hls_dummy_mul_10s_10s_18_1_1_2326                                                                                                                                         |     88|
|5281  |    mul_10s_10s_18_1_1_U1965                                         |hls_dummy_mul_10s_10s_18_1_1_2327                                                                                                                                         |     88|
|5282  |    mul_10s_10s_18_1_1_U1966                                         |hls_dummy_mul_10s_10s_18_1_1_2328                                                                                                                                         |     72|
|5283  |    mul_10s_10s_18_1_1_U1967                                         |hls_dummy_mul_10s_10s_18_1_1_2329                                                                                                                                         |     95|
|5284  |    mul_10s_10s_18_1_1_U1968                                         |hls_dummy_mul_10s_10s_18_1_1_2330                                                                                                                                         |     74|
|5285  |    mul_10s_10s_18_1_1_U1969                                         |hls_dummy_mul_10s_10s_18_1_1_2331                                                                                                                                         |     95|
|5286  |    mul_10s_10s_18_1_1_U1970                                         |hls_dummy_mul_10s_10s_18_1_1_2332                                                                                                                                         |    120|
|5287  |    mul_10s_10s_18_1_1_U1971                                         |hls_dummy_mul_10s_10s_18_1_1_2333                                                                                                                                         |     73|
|5288  |    mul_10s_10s_18_1_1_U1973                                         |hls_dummy_mul_10s_10s_18_1_1_2334                                                                                                                                         |     74|
|5289  |    mul_10s_10s_18_1_1_U1974                                         |hls_dummy_mul_10s_10s_18_1_1_2335                                                                                                                                         |     65|
|5290  |    mul_10s_10s_18_1_1_U1975                                         |hls_dummy_mul_10s_10s_18_1_1_2336                                                                                                                                         |     74|
|5291  |    mul_10s_10s_18_1_1_U1976                                         |hls_dummy_mul_10s_10s_18_1_1_2337                                                                                                                                         |    129|
|5292  |    mul_10s_10s_18_1_1_U1977                                         |hls_dummy_mul_10s_10s_18_1_1_2338                                                                                                                                         |    129|
|5293  |    mul_10s_10s_18_1_1_U1978                                         |hls_dummy_mul_10s_10s_18_1_1_2339                                                                                                                                         |     74|
|5294  |    mul_10s_10s_18_1_1_U1979                                         |hls_dummy_mul_10s_10s_18_1_1_2340                                                                                                                                         |    128|
|5295  |    mul_10s_10s_18_1_1_U1980                                         |hls_dummy_mul_10s_10s_18_1_1_2341                                                                                                                                         |     68|
|5296  |    mul_10s_10s_18_1_1_U1981                                         |hls_dummy_mul_10s_10s_18_1_1_2342                                                                                                                                         |     69|
|5297  |    mul_10s_10s_18_1_1_U1982                                         |hls_dummy_mul_10s_10s_18_1_1_2343                                                                                                                                         |    109|
|5298  |    mul_10s_10s_18_1_1_U1983                                         |hls_dummy_mul_10s_10s_18_1_1_2344                                                                                                                                         |    130|
|5299  |    mul_10s_10s_18_1_1_U1984                                         |hls_dummy_mul_10s_10s_18_1_1_2345                                                                                                                                         |     74|
|5300  |    mul_10s_10s_18_1_1_U1985                                         |hls_dummy_mul_10s_10s_18_1_1_2346                                                                                                                                         |     74|
|5301  |    mul_10s_10s_18_1_1_U1986                                         |hls_dummy_mul_10s_10s_18_1_1_2347                                                                                                                                         |     66|
|5302  |    mul_10s_10s_18_1_1_U1987                                         |hls_dummy_mul_10s_10s_18_1_1_2348                                                                                                                                         |    109|
|5303  |    mul_10s_10s_18_1_1_U1988                                         |hls_dummy_mul_10s_10s_18_1_1_2349                                                                                                                                         |    129|
|5304  |    mul_10s_10s_18_1_1_U1989                                         |hls_dummy_mul_10s_10s_18_1_1_2350                                                                                                                                         |    109|
|5305  |    mul_10s_10s_18_1_1_U1990                                         |hls_dummy_mul_10s_10s_18_1_1_2351                                                                                                                                         |     65|
|5306  |    mul_10s_10s_18_1_1_U1991                                         |hls_dummy_mul_10s_10s_18_1_1_2352                                                                                                                                         |    128|
|5307  |    mul_10s_10s_18_1_1_U1993                                         |hls_dummy_mul_10s_10s_18_1_1_2353                                                                                                                                         |     69|
|5308  |    mul_10s_10s_18_1_1_U1994                                         |hls_dummy_mul_10s_10s_18_1_1_2354                                                                                                                                         |     96|
|5309  |    mul_10s_10s_18_1_1_U1995                                         |hls_dummy_mul_10s_10s_18_1_1_2355                                                                                                                                         |     74|
|5310  |    mul_10s_10s_18_1_1_U1996                                         |hls_dummy_mul_10s_10s_18_1_1_2356                                                                                                                                         |    121|
|5311  |    mul_10s_10s_18_1_1_U1997                                         |hls_dummy_mul_10s_10s_18_1_1_2357                                                                                                                                         |     97|
|5312  |    mul_10s_10s_18_1_1_U1998                                         |hls_dummy_mul_10s_10s_18_1_1_2358                                                                                                                                         |     96|
|5313  |    mul_10s_10s_18_1_1_U1999                                         |hls_dummy_mul_10s_10s_18_1_1_2359                                                                                                                                         |    120|
|5314  |    mul_10s_10s_18_1_1_U2000                                         |hls_dummy_mul_10s_10s_18_1_1_2360                                                                                                                                         |     69|
|5315  |    mul_10s_10s_18_1_1_U2001                                         |hls_dummy_mul_10s_10s_18_1_1_2361                                                                                                                                         |     96|
|5316  |    mul_10s_10s_18_1_1_U2002                                         |hls_dummy_mul_10s_10s_18_1_1_2362                                                                                                                                         |    126|
|5317  |    mul_10s_10s_18_1_1_U2003                                         |hls_dummy_mul_10s_10s_18_1_1_2363                                                                                                                                         |     74|
|5318  |    mul_10s_10s_18_1_1_U2004                                         |hls_dummy_mul_10s_10s_18_1_1_2364                                                                                                                                         |     96|
|5319  |    mul_10s_10s_18_1_1_U2005                                         |hls_dummy_mul_10s_10s_18_1_1_2365                                                                                                                                         |     69|
|5320  |    mul_10s_10s_18_1_1_U2006                                         |hls_dummy_mul_10s_10s_18_1_1_2366                                                                                                                                         |    123|
|5321  |    mul_10s_10s_18_1_1_U2007                                         |hls_dummy_mul_10s_10s_18_1_1_2367                                                                                                                                         |     71|
|5322  |    mul_10s_10s_18_1_1_U2008                                         |hls_dummy_mul_10s_10s_18_1_1_2368                                                                                                                                         |     72|
|5323  |    mul_10s_10s_18_1_1_U2009                                         |hls_dummy_mul_10s_10s_18_1_1_2369                                                                                                                                         |     71|
|5324  |    mul_10s_10s_18_1_1_U2010                                         |hls_dummy_mul_10s_10s_18_1_1_2370                                                                                                                                         |     71|
|5325  |    mul_10s_10s_18_1_1_U2011                                         |hls_dummy_mul_10s_10s_18_1_1_2371                                                                                                                                         |     69|
|5326  |    mul_10s_10s_18_1_1_U2012                                         |hls_dummy_mul_10s_10s_18_1_1_2372                                                                                                                                         |     22|
|5327  |    mul_10s_10s_18_1_1_U2013                                         |hls_dummy_mul_10s_10s_18_1_1_2373                                                                                                                                         |     69|
|5328  |    mul_10s_10s_18_1_1_U2014                                         |hls_dummy_mul_10s_10s_18_1_1_2374                                                                                                                                         |     95|
|5329  |    mul_10s_10s_18_1_1_U2015                                         |hls_dummy_mul_10s_10s_18_1_1_2375                                                                                                                                         |     73|
|5330  |    mul_10s_10s_18_1_1_U2016                                         |hls_dummy_mul_10s_10s_18_1_1_2376                                                                                                                                         |    118|
|5331  |    mul_10s_10s_18_1_1_U2017                                         |hls_dummy_mul_10s_10s_18_1_1_2377                                                                                                                                         |     95|
|5332  |    mul_10s_10s_18_1_1_U2018                                         |hls_dummy_mul_10s_10s_18_1_1_2378                                                                                                                                         |     95|
|5333  |    mul_10s_10s_18_1_1_U2019                                         |hls_dummy_mul_10s_10s_18_1_1_2379                                                                                                                                         |    124|
|5334  |    mul_10s_10s_18_1_1_U2020                                         |hls_dummy_mul_10s_10s_18_1_1_2380                                                                                                                                         |     69|
|5335  |    mul_10s_10s_18_1_1_U2021                                         |hls_dummy_mul_10s_10s_18_1_1_2381                                                                                                                                         |     95|
|5336  |    mul_10s_10s_18_1_1_U2022                                         |hls_dummy_mul_10s_10s_18_1_1_2382                                                                                                                                         |    114|
|5337  |    mul_10s_10s_18_1_1_U2023                                         |hls_dummy_mul_10s_10s_18_1_1_2383                                                                                                                                         |     72|
|5338  |    mul_10s_10s_18_1_1_U2024                                         |hls_dummy_mul_10s_10s_18_1_1_2384                                                                                                                                         |     95|
|5339  |    mul_10s_10s_18_1_1_U2025                                         |hls_dummy_mul_10s_10s_18_1_1_2385                                                                                                                                         |     78|
|5340  |    mul_10s_10s_18_1_1_U2026                                         |hls_dummy_mul_10s_10s_18_1_1_2386                                                                                                                                         |    114|
|5341  |    mul_10s_10s_18_1_1_U2027                                         |hls_dummy_mul_10s_10s_18_1_1_2387                                                                                                                                         |     69|
|5342  |    mul_10s_10s_18_1_1_U2028                                         |hls_dummy_mul_10s_10s_18_1_1_2388                                                                                                                                         |     69|
|5343  |    mul_10s_10s_18_1_1_U2029                                         |hls_dummy_mul_10s_10s_18_1_1_2389                                                                                                                                         |     69|
|5344  |    mul_10s_10s_18_1_1_U2030                                         |hls_dummy_mul_10s_10s_18_1_1_2390                                                                                                                                         |    116|
|5345  |    mul_10s_10s_18_1_1_U2031                                         |hls_dummy_mul_10s_10s_18_1_1_2391                                                                                                                                         |     69|
|5346  |    mul_10s_10s_18_1_1_U2033                                         |hls_dummy_mul_10s_10s_18_1_1_2392                                                                                                                                         |     65|
|5347  |    mul_10s_10s_18_1_1_U2034                                         |hls_dummy_mul_10s_10s_18_1_1_2393                                                                                                                                         |    109|
|5348  |    mul_10s_10s_18_1_1_U2035                                         |hls_dummy_mul_10s_10s_18_1_1_2394                                                                                                                                         |     76|
|5349  |    mul_10s_10s_18_1_1_U2036                                         |hls_dummy_mul_10s_10s_18_1_1_2395                                                                                                                                         |    112|
|5350  |    mul_10s_10s_18_1_1_U2037                                         |hls_dummy_mul_10s_10s_18_1_1_2396                                                                                                                                         |    109|
|5351  |    mul_10s_10s_18_1_1_U2038                                         |hls_dummy_mul_10s_10s_18_1_1_2397                                                                                                                                         |    109|
|5352  |    mul_10s_10s_18_1_1_U2039                                         |hls_dummy_mul_10s_10s_18_1_1_2398                                                                                                                                         |    112|
|5353  |    mul_10s_10s_18_1_1_U2040                                         |hls_dummy_mul_10s_10s_18_1_1_2399                                                                                                                                         |     65|
|5354  |    mul_10s_10s_18_1_1_U2041                                         |hls_dummy_mul_10s_10s_18_1_1_2400                                                                                                                                         |    109|
|5355  |    mul_10s_10s_18_1_1_U2042                                         |hls_dummy_mul_10s_10s_18_1_1_2401                                                                                                                                         |    120|
|5356  |    mul_10s_10s_18_1_1_U2043                                         |hls_dummy_mul_10s_10s_18_1_1_2402                                                                                                                                         |     78|
|5357  |    mul_10s_10s_18_1_1_U2044                                         |hls_dummy_mul_10s_10s_18_1_1_2403                                                                                                                                         |    109|
|5358  |    mul_10s_10s_18_1_1_U2045                                         |hls_dummy_mul_10s_10s_18_1_1_2404                                                                                                                                         |    129|
|5359  |    mul_10s_10s_18_1_1_U2046                                         |hls_dummy_mul_10s_10s_18_1_1_2405                                                                                                                                         |    120|
|5360  |    mul_10s_10s_18_1_1_U2047                                         |hls_dummy_mul_10s_10s_18_1_1_2406                                                                                                                                         |     65|
|5361  |    mul_10s_10s_18_1_1_U2048                                         |hls_dummy_mul_10s_10s_18_1_1_2407                                                                                                                                         |     65|
|5362  |    mul_10s_10s_18_1_1_U2049                                         |hls_dummy_mul_10s_10s_18_1_1_2408                                                                                                                                         |     65|
|5363  |    mul_10s_10s_18_1_1_U2050                                         |hls_dummy_mul_10s_10s_18_1_1_2409                                                                                                                                         |     65|
|5364  |    mul_10s_10s_18_1_1_U2051                                         |hls_dummy_mul_10s_10s_18_1_1_2410                                                                                                                                         |     65|
|5365  |    mul_10s_10s_18_1_1_U2053                                         |hls_dummy_mul_10s_10s_18_1_1_2411                                                                                                                                         |     69|
|5366  |    mul_10s_10s_18_1_1_U2054                                         |hls_dummy_mul_10s_10s_18_1_1_2412                                                                                                                                         |     71|
|5367  |    mul_10s_10s_18_1_1_U2055                                         |hls_dummy_mul_10s_10s_18_1_1_2413                                                                                                                                         |     69|
|5368  |    mul_10s_10s_18_1_1_U2056                                         |hls_dummy_mul_10s_10s_18_1_1_2414                                                                                                                                         |     69|
|5369  |    mul_10s_10s_18_1_1_U2057                                         |hls_dummy_mul_10s_10s_18_1_1_2415                                                                                                                                         |     94|
|5370  |    mul_10s_10s_18_1_1_U2058                                         |hls_dummy_mul_10s_10s_18_1_1_2416                                                                                                                                         |     69|
|5371  |    mul_10s_10s_18_1_1_U2059                                         |hls_dummy_mul_10s_10s_18_1_1_2417                                                                                                                                         |     69|
|5372  |    mul_10s_10s_18_1_1_U2060                                         |hls_dummy_mul_10s_10s_18_1_1_2418                                                                                                                                         |     69|
|5373  |    mul_10s_10s_18_1_1_U2061                                         |hls_dummy_mul_10s_10s_18_1_1_2419                                                                                                                                         |     69|
|5374  |    mul_10s_10s_18_1_1_U2062                                         |hls_dummy_mul_10s_10s_18_1_1_2420                                                                                                                                         |     94|
|5375  |    mul_10s_10s_18_1_1_U2063                                         |hls_dummy_mul_10s_10s_18_1_1_2421                                                                                                                                         |     69|
|5376  |    mul_10s_10s_18_1_1_U2064                                         |hls_dummy_mul_10s_10s_18_1_1_2422                                                                                                                                         |     94|
|5377  |    mul_10s_10s_18_1_1_U2065                                         |hls_dummy_mul_10s_10s_18_1_1_2423                                                                                                                                         |     93|
|5378  |    mul_10s_10s_18_1_1_U2066                                         |hls_dummy_mul_10s_10s_18_1_1_2424                                                                                                                                         |     71|
|5379  |    mul_10s_10s_18_1_1_U2067                                         |hls_dummy_mul_10s_10s_18_1_1_2425                                                                                                                                         |     69|
|5380  |    mul_10s_10s_18_1_1_U2068                                         |hls_dummy_mul_10s_10s_18_1_1_2426                                                                                                                                         |     69|
|5381  |    mul_10s_10s_18_1_1_U2069                                         |hls_dummy_mul_10s_10s_18_1_1_2427                                                                                                                                         |     71|
|5382  |    mul_10s_10s_18_1_1_U2070                                         |hls_dummy_mul_10s_10s_18_1_1_2428                                                                                                                                         |     69|
|5383  |    mul_10s_10s_18_1_1_U2071                                         |hls_dummy_mul_10s_10s_18_1_1_2429                                                                                                                                         |     69|
|5384  |    mul_10s_10s_18_1_1_U2072                                         |hls_dummy_mul_10s_10s_18_1_1_2430                                                                                                                                         |     22|
|5385  |    mul_10s_10s_18_1_1_U2073                                         |hls_dummy_mul_10s_10s_18_1_1_2431                                                                                                                                         |     69|
|5386  |    mul_10s_10s_18_1_1_U2074                                         |hls_dummy_mul_10s_10s_18_1_1_2432                                                                                                                                         |     69|
|5387  |    mul_10s_10s_18_1_1_U2075                                         |hls_dummy_mul_10s_10s_18_1_1_2433                                                                                                                                         |     65|
|5388  |    mul_10s_10s_18_1_1_U2076                                         |hls_dummy_mul_10s_10s_18_1_1_2434                                                                                                                                         |     65|
|5389  |    mul_10s_10s_18_1_1_U2077                                         |hls_dummy_mul_10s_10s_18_1_1_2435                                                                                                                                         |     92|
|5390  |    mul_10s_10s_18_1_1_U2078                                         |hls_dummy_mul_10s_10s_18_1_1_2436                                                                                                                                         |     65|
|5391  |    mul_10s_10s_18_1_1_U2079                                         |hls_dummy_mul_10s_10s_18_1_1_2437                                                                                                                                         |     69|
|5392  |    mul_10s_10s_18_1_1_U2080                                         |hls_dummy_mul_10s_10s_18_1_1_2438                                                                                                                                         |     69|
|5393  |    mul_10s_10s_18_1_1_U2081                                         |hls_dummy_mul_10s_10s_18_1_1_2439                                                                                                                                         |     65|
|5394  |    mul_10s_10s_18_1_1_U2082                                         |hls_dummy_mul_10s_10s_18_1_1_2440                                                                                                                                         |     92|
|5395  |    mul_10s_10s_18_1_1_U2083                                         |hls_dummy_mul_10s_10s_18_1_1_2441                                                                                                                                         |     65|
|5396  |    mul_10s_10s_18_1_1_U2084                                         |hls_dummy_mul_10s_10s_18_1_1_2442                                                                                                                                         |     94|
|5397  |    mul_10s_10s_18_1_1_U2085                                         |hls_dummy_mul_10s_10s_18_1_1_2443                                                                                                                                         |     92|
|5398  |    mul_10s_10s_18_1_1_U2086                                         |hls_dummy_mul_10s_10s_18_1_1_2444                                                                                                                                         |     70|
|5399  |    mul_10s_10s_18_1_1_U2087                                         |hls_dummy_mul_10s_10s_18_1_1_2445                                                                                                                                         |     69|
|5400  |    mul_10s_10s_18_1_1_U2088                                         |hls_dummy_mul_10s_10s_18_1_1_2446                                                                                                                                         |     69|
|5401  |    mul_10s_10s_18_1_1_U2089                                         |hls_dummy_mul_10s_10s_18_1_1_2447                                                                                                                                         |     77|
|5402  |    mul_10s_10s_18_1_1_U2090                                         |hls_dummy_mul_10s_10s_18_1_1_2448                                                                                                                                         |     65|
|5403  |    mul_10s_10s_18_1_1_U2091                                         |hls_dummy_mul_10s_10s_18_1_1_2449                                                                                                                                         |     69|
|5404  |    mul_10s_10s_18_1_1_U2093                                         |hls_dummy_mul_10s_10s_18_1_1_2450                                                                                                                                         |     65|
|5405  |    mul_10s_10s_18_1_1_U2094                                         |hls_dummy_mul_10s_10s_18_1_1_2451                                                                                                                                         |     65|
|5406  |    mul_10s_10s_18_1_1_U2095                                         |hls_dummy_mul_10s_10s_18_1_1_2452                                                                                                                                         |     69|
|5407  |    mul_10s_10s_18_1_1_U2096                                         |hls_dummy_mul_10s_10s_18_1_1_2453                                                                                                                                         |     69|
|5408  |    mul_10s_10s_18_1_1_U2097                                         |hls_dummy_mul_10s_10s_18_1_1_2454                                                                                                                                         |     97|
|5409  |    mul_10s_10s_18_1_1_U2098                                         |hls_dummy_mul_10s_10s_18_1_1_2455                                                                                                                                         |     69|
|5410  |    mul_10s_10s_18_1_1_U2099                                         |hls_dummy_mul_10s_10s_18_1_1_2456                                                                                                                                         |     65|
|5411  |    mul_10s_10s_18_1_1_U2100                                         |hls_dummy_mul_10s_10s_18_1_1_2457                                                                                                                                         |     65|
|5412  |    mul_10s_10s_18_1_1_U2101                                         |hls_dummy_mul_10s_10s_18_1_1_2458                                                                                                                                         |     71|
|5413  |    mul_10s_10s_18_1_1_U2102                                         |hls_dummy_mul_10s_10s_18_1_1_2459                                                                                                                                         |     99|
|5414  |    mul_10s_10s_18_1_1_U2103                                         |hls_dummy_mul_10s_10s_18_1_1_2460                                                                                                                                         |     69|
|5415  |    mul_10s_10s_18_1_1_U2104                                         |hls_dummy_mul_10s_10s_18_1_1_2461                                                                                                                                         |    100|
|5416  |    mul_10s_10s_18_1_1_U2105                                         |hls_dummy_mul_10s_10s_18_1_1_2462                                                                                                                                         |     96|
|5417  |    mul_10s_10s_18_1_1_U2106                                         |hls_dummy_mul_10s_10s_18_1_1_2463                                                                                                                                         |     75|
|5418  |    mul_10s_10s_18_1_1_U2107                                         |hls_dummy_mul_10s_10s_18_1_1_2464                                                                                                                                         |     65|
|5419  |    mul_10s_10s_18_1_1_U2108                                         |hls_dummy_mul_10s_10s_18_1_1_2465                                                                                                                                         |     65|
|5420  |    mul_10s_10s_18_1_1_U2109                                         |hls_dummy_mul_10s_10s_18_1_1_2466                                                                                                                                         |     74|
|5421  |    mul_10s_10s_18_1_1_U2110                                         |hls_dummy_mul_10s_10s_18_1_1_2467                                                                                                                                         |     71|
|5422  |    mul_10s_10s_18_1_1_U2111                                         |hls_dummy_mul_10s_10s_18_1_1_2468                                                                                                                                         |     65|
|5423  |    mul_10s_10s_18_1_1_U913                                          |hls_dummy_mul_10s_10s_18_1_1_2469                                                                                                                                         |     75|
|5424  |    mul_10s_10s_18_1_1_U914                                          |hls_dummy_mul_10s_10s_18_1_1_2470                                                                                                                                         |     72|
|5425  |    mul_10s_10s_18_1_1_U915                                          |hls_dummy_mul_10s_10s_18_1_1_2471                                                                                                                                         |     70|
|5426  |    mul_10s_10s_18_1_1_U916                                          |hls_dummy_mul_10s_10s_18_1_1_2472                                                                                                                                         |     71|
|5427  |    mul_10s_10s_18_1_1_U917                                          |hls_dummy_mul_10s_10s_18_1_1_2473                                                                                                                                         |     73|
|5428  |    mul_10s_10s_18_1_1_U918                                          |hls_dummy_mul_10s_10s_18_1_1_2474                                                                                                                                         |     70|
|5429  |    mul_10s_10s_18_1_1_U919                                          |hls_dummy_mul_10s_10s_18_1_1_2475                                                                                                                                         |     76|
|5430  |    mul_10s_10s_18_1_1_U920                                          |hls_dummy_mul_10s_10s_18_1_1_2476                                                                                                                                         |     76|
|5431  |    mul_10s_10s_18_1_1_U921                                          |hls_dummy_mul_10s_10s_18_1_1_2477                                                                                                                                         |     70|
|5432  |    mul_10s_10s_18_1_1_U922                                          |hls_dummy_mul_10s_10s_18_1_1_2478                                                                                                                                         |    111|
|5433  |    mul_10s_10s_18_1_1_U923                                          |hls_dummy_mul_10s_10s_18_1_1_2479                                                                                                                                         |    112|
|5434  |    mul_10s_10s_18_1_1_U924                                          |hls_dummy_mul_10s_10s_18_1_1_2480                                                                                                                                         |     70|
|5435  |    mul_10s_10s_18_1_1_U925                                          |hls_dummy_mul_10s_10s_18_1_1_2481                                                                                                                                         |     70|
|5436  |    mul_10s_10s_18_1_1_U926                                          |hls_dummy_mul_10s_10s_18_1_1_2482                                                                                                                                         |     73|
|5437  |    mul_10s_10s_18_1_1_U927                                          |hls_dummy_mul_10s_10s_18_1_1_2483                                                                                                                                         |     70|
|5438  |    mul_10s_10s_18_1_1_U928                                          |hls_dummy_mul_10s_10s_18_1_1_2484                                                                                                                                         |     70|
|5439  |    mul_10s_10s_18_1_1_U929                                          |hls_dummy_mul_10s_10s_18_1_1_2485                                                                                                                                         |     73|
|5440  |    mul_10s_10s_18_1_1_U930                                          |hls_dummy_mul_10s_10s_18_1_1_2486                                                                                                                                         |    112|
|5441  |    mul_10s_10s_18_1_1_U931                                          |hls_dummy_mul_10s_10s_18_1_1_2487                                                                                                                                         |     69|
|5442  |    mul_10s_10s_18_1_1_U932                                          |hls_dummy_mul_10s_10s_18_1_1_2488                                                                                                                                         |     21|
|5443  |    mul_10s_10s_18_1_1_U933                                          |hls_dummy_mul_10s_10s_18_1_1_2489                                                                                                                                         |     72|
|5444  |    mul_10s_10s_18_1_1_U934                                          |hls_dummy_mul_10s_10s_18_1_1_2490                                                                                                                                         |     88|
|5445  |    mul_10s_10s_18_1_1_U935                                          |hls_dummy_mul_10s_10s_18_1_1_2491                                                                                                                                         |     74|
|5446  |    mul_10s_10s_18_1_1_U936                                          |hls_dummy_mul_10s_10s_18_1_1_2492                                                                                                                                         |    120|
|5447  |    mul_10s_10s_18_1_1_U937                                          |hls_dummy_mul_10s_10s_18_1_1_2493                                                                                                                                         |     70|
|5448  |    mul_10s_10s_18_1_1_U938                                          |hls_dummy_mul_10s_10s_18_1_1_2494                                                                                                                                         |     73|
|5449  |    mul_10s_10s_18_1_1_U939                                          |hls_dummy_mul_10s_10s_18_1_1_2495                                                                                                                                         |     69|
|5450  |    mul_10s_10s_18_1_1_U940                                          |hls_dummy_mul_10s_10s_18_1_1_2496                                                                                                                                         |     69|
|5451  |    mul_10s_10s_18_1_1_U941                                          |hls_dummy_mul_10s_10s_18_1_1_2497                                                                                                                                         |     74|
|5452  |    mul_10s_10s_18_1_1_U942                                          |hls_dummy_mul_10s_10s_18_1_1_2498                                                                                                                                         |    126|
|5453  |    mul_10s_10s_18_1_1_U943                                          |hls_dummy_mul_10s_10s_18_1_1_2499                                                                                                                                         |    126|
|5454  |    mul_10s_10s_18_1_1_U944                                          |hls_dummy_mul_10s_10s_18_1_1_2500                                                                                                                                         |     74|
|5455  |    mul_10s_10s_18_1_1_U945                                          |hls_dummy_mul_10s_10s_18_1_1_2501                                                                                                                                         |     73|
|5456  |    mul_10s_10s_18_1_1_U946                                          |hls_dummy_mul_10s_10s_18_1_1_2502                                                                                                                                         |     70|
|5457  |    mul_10s_10s_18_1_1_U947                                          |hls_dummy_mul_10s_10s_18_1_1_2503                                                                                                                                         |     74|
|5458  |    mul_10s_10s_18_1_1_U948                                          |hls_dummy_mul_10s_10s_18_1_1_2504                                                                                                                                         |     74|
|5459  |    mul_10s_10s_18_1_1_U949                                          |hls_dummy_mul_10s_10s_18_1_1_2505                                                                                                                                         |     69|
|5460  |    mul_10s_10s_18_1_1_U950                                          |hls_dummy_mul_10s_10s_18_1_1_2506                                                                                                                                         |    126|
|5461  |    mul_10s_10s_18_1_1_U951                                          |hls_dummy_mul_10s_10s_18_1_1_2507                                                                                                                                         |     73|
|5462  |    mul_10s_10s_18_1_1_U953                                          |hls_dummy_mul_10s_10s_18_1_1_2508                                                                                                                                         |     73|
|5463  |    mul_10s_10s_18_1_1_U954                                          |hls_dummy_mul_10s_10s_18_1_1_2509                                                                                                                                         |     74|
|5464  |    mul_10s_10s_18_1_1_U955                                          |hls_dummy_mul_10s_10s_18_1_1_2510                                                                                                                                         |    129|
|5465  |    mul_10s_10s_18_1_1_U956                                          |hls_dummy_mul_10s_10s_18_1_1_2511                                                                                                                                         |     65|
|5466  |    mul_10s_10s_18_1_1_U957                                          |hls_dummy_mul_10s_10s_18_1_1_2512                                                                                                                                         |     69|
|5467  |    mul_10s_10s_18_1_1_U958                                          |hls_dummy_mul_10s_10s_18_1_1_2513                                                                                                                                         |    131|
|5468  |    mul_10s_10s_18_1_1_U959                                          |hls_dummy_mul_10s_10s_18_1_1_2514                                                                                                                                         |     65|
|5469  |    mul_10s_10s_18_1_1_U960                                          |hls_dummy_mul_10s_10s_18_1_1_2515                                                                                                                                         |     65|
|5470  |    mul_10s_10s_18_1_1_U961                                          |hls_dummy_mul_10s_10s_18_1_1_2516                                                                                                                                         |    129|
|5471  |    mul_10s_10s_18_1_1_U962                                          |hls_dummy_mul_10s_10s_18_1_1_2517                                                                                                                                         |    119|
|5472  |    mul_10s_10s_18_1_1_U963                                          |hls_dummy_mul_10s_10s_18_1_1_2518                                                                                                                                         |    111|
|5473  |    mul_10s_10s_18_1_1_U964                                          |hls_dummy_mul_10s_10s_18_1_1_2519                                                                                                                                         |    129|
|5474  |    mul_10s_10s_18_1_1_U965                                          |hls_dummy_mul_10s_10s_18_1_1_2520                                                                                                                                         |    131|
|5475  |    mul_10s_10s_18_1_1_U966                                          |hls_dummy_mul_10s_10s_18_1_1_2521                                                                                                                                         |     79|
|5476  |    mul_10s_10s_18_1_1_U967                                          |hls_dummy_mul_10s_10s_18_1_1_2522                                                                                                                                         |    129|
|5477  |    mul_10s_10s_18_1_1_U968                                          |hls_dummy_mul_10s_10s_18_1_1_2523                                                                                                                                         |    129|
|5478  |    mul_10s_10s_18_1_1_U969                                          |hls_dummy_mul_10s_10s_18_1_1_2524                                                                                                                                         |     69|
|5479  |    mul_10s_10s_18_1_1_U970                                          |hls_dummy_mul_10s_10s_18_1_1_2525                                                                                                                                         |    111|
|5480  |    mul_10s_10s_18_1_1_U971                                          |hls_dummy_mul_10s_10s_18_1_1_2526                                                                                                                                         |    127|
|5481  |    mul_10s_10s_18_1_1_U973                                          |hls_dummy_mul_10s_10s_18_1_1_2527                                                                                                                                         |     69|
|5482  |    mul_10s_10s_18_1_1_U974                                          |hls_dummy_mul_10s_10s_18_1_1_2528                                                                                                                                         |     74|
|5483  |    mul_10s_10s_18_1_1_U975                                          |hls_dummy_mul_10s_10s_18_1_1_2529                                                                                                                                         |     74|
|5484  |    mul_10s_10s_18_1_1_U976                                          |hls_dummy_mul_10s_10s_18_1_1_2530                                                                                                                                         |     96|
|5485  |    mul_10s_10s_18_1_1_U977                                          |hls_dummy_mul_10s_10s_18_1_1_2531                                                                                                                                         |     72|
|5486  |    mul_10s_10s_18_1_1_U978                                          |hls_dummy_mul_10s_10s_18_1_1_2532                                                                                                                                         |     69|
|5487  |    mul_10s_10s_18_1_1_U979                                          |hls_dummy_mul_10s_10s_18_1_1_2533                                                                                                                                         |     69|
|5488  |    mul_10s_10s_18_1_1_U980                                          |hls_dummy_mul_10s_10s_18_1_1_2534                                                                                                                                         |     69|
|5489  |    mul_10s_10s_18_1_1_U981                                          |hls_dummy_mul_10s_10s_18_1_1_2535                                                                                                                                         |     74|
|5490  |    mul_10s_10s_18_1_1_U982                                          |hls_dummy_mul_10s_10s_18_1_1_2536                                                                                                                                         |     74|
|5491  |    mul_10s_10s_18_1_1_U983                                          |hls_dummy_mul_10s_10s_18_1_1_2537                                                                                                                                         |     71|
|5492  |    mul_10s_10s_18_1_1_U984                                          |hls_dummy_mul_10s_10s_18_1_1_2538                                                                                                                                         |     74|
|5493  |    mul_10s_10s_18_1_1_U985                                          |hls_dummy_mul_10s_10s_18_1_1_2539                                                                                                                                         |     72|
|5494  |    mul_10s_10s_18_1_1_U986                                          |hls_dummy_mul_10s_10s_18_1_1_2540                                                                                                                                         |     70|
|5495  |    mul_10s_10s_18_1_1_U987                                          |hls_dummy_mul_10s_10s_18_1_1_2541                                                                                                                                         |     70|
|5496  |    mul_10s_10s_18_1_1_U988                                          |hls_dummy_mul_10s_10s_18_1_1_2542                                                                                                                                         |     96|
|5497  |    mul_10s_10s_18_1_1_U989                                          |hls_dummy_mul_10s_10s_18_1_1_2543                                                                                                                                         |     69|
|5498  |    mul_10s_10s_18_1_1_U990                                          |hls_dummy_mul_10s_10s_18_1_1_2544                                                                                                                                         |     74|
|5499  |    mul_10s_10s_18_1_1_U991                                          |hls_dummy_mul_10s_10s_18_1_1_2545                                                                                                                                         |     72|
|5500  |    mul_10s_10s_18_1_1_U992                                          |hls_dummy_mul_10s_10s_18_1_1_2546                                                                                                                                         |     22|
|5501  |    mul_10s_10s_18_1_1_U993                                          |hls_dummy_mul_10s_10s_18_1_1_2547                                                                                                                                         |     69|
|5502  |    mul_10s_10s_18_1_1_U994                                          |hls_dummy_mul_10s_10s_18_1_1_2548                                                                                                                                         |     73|
|5503  |    mul_10s_10s_18_1_1_U995                                          |hls_dummy_mul_10s_10s_18_1_1_2549                                                                                                                                         |     73|
|5504  |    mul_10s_10s_18_1_1_U996                                          |hls_dummy_mul_10s_10s_18_1_1_2550                                                                                                                                         |     98|
|5505  |    mul_10s_10s_18_1_1_U997                                          |hls_dummy_mul_10s_10s_18_1_1_2551                                                                                                                                         |     68|
|5506  |    mul_10s_10s_18_1_1_U998                                          |hls_dummy_mul_10s_10s_18_1_1_2552                                                                                                                                         |     70|
|5507  |    mul_10s_10s_18_1_1_U999                                          |hls_dummy_mul_10s_10s_18_1_1_2553                                                                                                                                         |     69|
|5508  |    mul_10s_8ns_18_1_1_U1032                                         |hls_dummy_mul_10s_8ns_18_1_1                                                                                                                                              |      6|
|5509  |    mul_10s_8ns_18_1_1_U1092                                         |hls_dummy_mul_10s_8ns_18_1_1_2554                                                                                                                                         |      6|
|5510  |    mul_10s_8ns_18_1_1_U1152                                         |hls_dummy_mul_10s_8ns_18_1_1_2555                                                                                                                                         |      6|
|5511  |    mul_10s_8ns_18_1_1_U1212                                         |hls_dummy_mul_10s_8ns_18_1_1_2556                                                                                                                                         |      6|
|5512  |    mul_10s_8ns_18_1_1_U1272                                         |hls_dummy_mul_10s_8ns_18_1_1_2557                                                                                                                                         |      6|
|5513  |    mul_10s_8ns_18_1_1_U1332                                         |hls_dummy_mul_10s_8ns_18_1_1_2558                                                                                                                                         |      6|
|5514  |    mul_10s_8ns_18_1_1_U1392                                         |hls_dummy_mul_10s_8ns_18_1_1_2559                                                                                                                                         |      6|
|5515  |    mul_10s_8ns_18_1_1_U1452                                         |hls_dummy_mul_10s_8ns_18_1_1_2560                                                                                                                                         |      6|
|5516  |    mul_10s_8ns_18_1_1_U1512                                         |hls_dummy_mul_10s_8ns_18_1_1_2561                                                                                                                                         |      6|
|5517  |    mul_10s_8ns_18_1_1_U1572                                         |hls_dummy_mul_10s_8ns_18_1_1_2562                                                                                                                                         |      6|
|5518  |    mul_10s_8ns_18_1_1_U1632                                         |hls_dummy_mul_10s_8ns_18_1_1_2563                                                                                                                                         |      6|
|5519  |    mul_10s_8ns_18_1_1_U1692                                         |hls_dummy_mul_10s_8ns_18_1_1_2564                                                                                                                                         |      6|
|5520  |    mul_10s_8ns_18_1_1_U1752                                         |hls_dummy_mul_10s_8ns_18_1_1_2565                                                                                                                                         |      6|
|5521  |    mul_10s_8ns_18_1_1_U1812                                         |hls_dummy_mul_10s_8ns_18_1_1_2566                                                                                                                                         |      6|
|5522  |    mul_10s_8ns_18_1_1_U1872                                         |hls_dummy_mul_10s_8ns_18_1_1_2567                                                                                                                                         |      6|
|5523  |    mul_10s_8ns_18_1_1_U1932                                         |hls_dummy_mul_10s_8ns_18_1_1_2568                                                                                                                                         |      6|
|5524  |    mul_10s_8ns_18_1_1_U1992                                         |hls_dummy_mul_10s_8ns_18_1_1_2569                                                                                                                                         |      6|
|5525  |    mul_10s_8ns_18_1_1_U2052                                         |hls_dummy_mul_10s_8ns_18_1_1_2570                                                                                                                                         |      6|
|5526  |    mul_10s_8ns_18_1_1_U912                                          |hls_dummy_mul_10s_8ns_18_1_1_2571                                                                                                                                         |      6|
|5527  |    mul_10s_8ns_18_1_1_U972                                          |hls_dummy_mul_10s_8ns_18_1_1_2572                                                                                                                                         |      6|
|5528  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_20_4                                                                                                 |   4683|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:11 ; elapsed = 00:12:34 . Memory (MB): peak = 5322.051 ; gain = 2865.609 ; free physical = 422846 ; free virtual = 822464
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 911 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:12:13 ; elapsed = 00:12:36 . Memory (MB): peak = 5325.961 ; gain = 2869.520 ; free physical = 441554 ; free virtual = 841172
Synthesis Optimization Complete : Time (s): cpu = 00:12:13 ; elapsed = 00:12:36 . Memory (MB): peak = 5325.961 ; gain = 2869.520 ; free physical = 441653 ; free virtual = 841175
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5673.309 ; gain = 0.000 ; free physical = 440053 ; free virtual = 839614
INFO: [Netlist 29-17] Analyzing 23619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 10 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6384.012 ; gain = 0.000 ; free physical = 439366 ; free virtual = 839055
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2245 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1240 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: df768220
INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 280 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:10 ; elapsed = 00:15:29 . Memory (MB): peak = 6384.012 ; gain = 3951.609 ; free physical = 439374 ; free virtual = 839063
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 23341.157; main = 5641.408; forked = 18931.428
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 28390.562; main = 6384.016; forked = 23068.508
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6448.043 ; gain = 64.031 ; free physical = 439190 ; free virtual = 839003

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d2746881

Time (s): cpu = 00:03:36 ; elapsed = 00:01:01 . Memory (MB): peak = 7304.520 ; gain = 856.477 ; free physical = 437870 ; free virtual = 838239

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 74 inverters resulting in an inversion of 8873 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cebd2e83

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437859 ; free virtual = 838236
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 126 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11f0613dc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437846 ; free virtual = 838224
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a79e6f2c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437887 ; free virtual = 838264
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 104ae9ba3

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437869 ; free virtual = 838246
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 13f302bdc

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437863 ; free virtual = 838241
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             126  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9af9641f

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437866 ; free virtual = 838243

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9af9641f

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.42 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437875 ; free virtual = 838257

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9af9641f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437873 ; free virtual = 838255

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437794 ; free virtual = 838176
Ending Netlist Obfuscation Task | Checksum: 9af9641f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437874 ; free virtual = 838256
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:36 ; elapsed = 00:02:28 . Memory (MB): peak = 7307.488 ; gain = 923.477 ; free physical = 437874 ; free virtual = 838256
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7307.488 ; gain = 0.000 ; free physical = 437849 ; free virtual = 838230
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 05:40:49 2025...
