{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732273489188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732273489195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 14:04:49 2024 " "Processing started: Fri Nov 22 14:04:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732273489195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273489195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273489195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732273489541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732273489541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/class_twidle_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/class_twidle_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_TWIDLE_ROM " "Found entity 1: CLASS_TWIDLE_ROM" {  } { { "../CLASS_TWIDLE_ROM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CLASS_TWIDLE_ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/uart_tx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/uart_tx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx2 " "Found entity 1: uart_tx2" {  } { { "../uart_tx2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/uart_tx2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/uart_rx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/uart_rx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx2 " "Found entity 1: uart_rx2" {  } { { "../uart_rx2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/uart_rx2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(39) " "Verilog HDL Declaration information at top_module.v(39): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732273496968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT seg7_data2.v(34) " "Verilog HDL Declaration information at seg7_data2.v(34): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data2.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732273496971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data2.v(32) " "Verilog HDL Declaration information at seg7_data2.v(32): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data2.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732273496971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(71) " "Verilog HDL information at seg7_data.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732273496974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(39) " "Verilog HDL Declaration information at seg7_data.v(39): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732273496975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/rom_twidle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/rom_twidle.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_TWIDLE " "Found entity 1: ROM_TWIDLE" {  } { { "../ROM_TWIDLE.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/ROM_TWIDLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RADIX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/modify_fft2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/modify_fft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT2 " "Found entity 1: MODIFY_FFT2" {  } { { "../MODIFY_FFT2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/MODIFY_FFT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY CONTROL.v(23) " "Verilog HDL Declaration information at CONTROL.v(23): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "../CONTROL.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CONTROL.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732273496996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "../CONTROL.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/admin/onedrive/study/final_optimum5/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/admin/onedrive/study/final_optimum5/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273496999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273496999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732273497217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx2 INVERT_ADDR:INVERT_ADDR\|uart_rx2:UART_RX2 " "Elaborating entity \"uart_rx2\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\|uart_rx2:UART_RX2\"" {  } { { "../INVERT_ADDR.v" "UART_RX2" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/INVERT_ADDR.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT2 MODIFY_FFT2:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT2\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL " "Elaborating entity \"CONTROL\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\"" {  } { { "../MODIFY_FFT2.v" "CONTROL" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/MODIFY_FFT2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497328 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CONTROL.v(71) " "Verilog HDL Case Statement information at CONTROL.v(71): all case item expressions in this case statement are onehot" {  } { { "../CONTROL.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CONTROL.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1732273497329 "|top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT2:MODIFY_FFT\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\"" {  } { { "../MODIFY_FFT2.v" "RAM" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/MODIFY_FFT2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497365 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM.v(47) " "Inferred latch for \"Im_o2\[0\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM.v(47) " "Inferred latch for \"Im_o2\[1\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM.v(47) " "Inferred latch for \"Im_o2\[2\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM.v(47) " "Inferred latch for \"Im_o2\[3\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM.v(47) " "Inferred latch for \"Im_o2\[4\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM.v(47) " "Inferred latch for \"Im_o2\[5\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM.v(47) " "Inferred latch for \"Im_o2\[6\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM.v(47) " "Inferred latch for \"Im_o2\[7\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM.v(47) " "Inferred latch for \"Im_o2\[8\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497398 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM.v(47) " "Inferred latch for \"Im_o2\[9\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM.v(47) " "Inferred latch for \"Im_o2\[10\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM.v(47) " "Inferred latch for \"Im_o2\[11\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM.v(47) " "Inferred latch for \"Im_o2\[12\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM.v(47) " "Inferred latch for \"Im_o2\[13\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM.v(47) " "Inferred latch for \"Im_o2\[14\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM.v(47) " "Inferred latch for \"Im_o2\[15\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM.v(47) " "Inferred latch for \"Im_o2\[16\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM.v(47) " "Inferred latch for \"Im_o2\[17\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM.v(47) " "Inferred latch for \"Im_o2\[18\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM.v(47) " "Inferred latch for \"Im_o2\[19\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM.v(47) " "Inferred latch for \"Im_o2\[20\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM.v(47) " "Inferred latch for \"Im_o2\[21\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM.v(47) " "Inferred latch for \"Im_o2\[22\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM.v(47) " "Inferred latch for \"Im_o2\[23\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[24\] RAM.v(47) " "Inferred latch for \"Im_o2\[24\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[25\] RAM.v(47) " "Inferred latch for \"Im_o2\[25\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[26\] RAM.v(47) " "Inferred latch for \"Im_o2\[26\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[27\] RAM.v(47) " "Inferred latch for \"Im_o2\[27\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[28\] RAM.v(47) " "Inferred latch for \"Im_o2\[28\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[29\] RAM.v(47) " "Inferred latch for \"Im_o2\[29\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[30\] RAM.v(47) " "Inferred latch for \"Im_o2\[30\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[31\] RAM.v(47) " "Inferred latch for \"Im_o2\[31\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[32\] RAM.v(47) " "Inferred latch for \"Im_o2\[32\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[33\] RAM.v(47) " "Inferred latch for \"Im_o2\[33\]\" at RAM.v(47)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497399 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM.v(46) " "Inferred latch for \"Im_o1\[0\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM.v(46) " "Inferred latch for \"Im_o1\[1\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM.v(46) " "Inferred latch for \"Im_o1\[2\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM.v(46) " "Inferred latch for \"Im_o1\[3\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM.v(46) " "Inferred latch for \"Im_o1\[4\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM.v(46) " "Inferred latch for \"Im_o1\[5\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM.v(46) " "Inferred latch for \"Im_o1\[6\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM.v(46) " "Inferred latch for \"Im_o1\[7\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM.v(46) " "Inferred latch for \"Im_o1\[8\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM.v(46) " "Inferred latch for \"Im_o1\[9\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497400 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM.v(46) " "Inferred latch for \"Im_o1\[10\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM.v(46) " "Inferred latch for \"Im_o1\[11\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM.v(46) " "Inferred latch for \"Im_o1\[12\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM.v(46) " "Inferred latch for \"Im_o1\[13\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM.v(46) " "Inferred latch for \"Im_o1\[14\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM.v(46) " "Inferred latch for \"Im_o1\[15\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM.v(46) " "Inferred latch for \"Im_o1\[16\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM.v(46) " "Inferred latch for \"Im_o1\[17\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM.v(46) " "Inferred latch for \"Im_o1\[18\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM.v(46) " "Inferred latch for \"Im_o1\[19\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM.v(46) " "Inferred latch for \"Im_o1\[20\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM.v(46) " "Inferred latch for \"Im_o1\[21\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM.v(46) " "Inferred latch for \"Im_o1\[22\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM.v(46) " "Inferred latch for \"Im_o1\[23\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[24\] RAM.v(46) " "Inferred latch for \"Im_o1\[24\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497401 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[25\] RAM.v(46) " "Inferred latch for \"Im_o1\[25\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[26\] RAM.v(46) " "Inferred latch for \"Im_o1\[26\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[27\] RAM.v(46) " "Inferred latch for \"Im_o1\[27\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[28\] RAM.v(46) " "Inferred latch for \"Im_o1\[28\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[29\] RAM.v(46) " "Inferred latch for \"Im_o1\[29\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[30\] RAM.v(46) " "Inferred latch for \"Im_o1\[30\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[31\] RAM.v(46) " "Inferred latch for \"Im_o1\[31\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[32\] RAM.v(46) " "Inferred latch for \"Im_o1\[32\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[33\] RAM.v(46) " "Inferred latch for \"Im_o1\[33\]\" at RAM.v(46)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM.v(45) " "Inferred latch for \"Re_o2\[0\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM.v(45) " "Inferred latch for \"Re_o2\[1\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM.v(45) " "Inferred latch for \"Re_o2\[2\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM.v(45) " "Inferred latch for \"Re_o2\[3\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM.v(45) " "Inferred latch for \"Re_o2\[4\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM.v(45) " "Inferred latch for \"Re_o2\[5\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497402 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM.v(45) " "Inferred latch for \"Re_o2\[6\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM.v(45) " "Inferred latch for \"Re_o2\[7\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM.v(45) " "Inferred latch for \"Re_o2\[8\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM.v(45) " "Inferred latch for \"Re_o2\[9\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM.v(45) " "Inferred latch for \"Re_o2\[10\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM.v(45) " "Inferred latch for \"Re_o2\[11\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM.v(45) " "Inferred latch for \"Re_o2\[12\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM.v(45) " "Inferred latch for \"Re_o2\[13\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM.v(45) " "Inferred latch for \"Re_o2\[14\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM.v(45) " "Inferred latch for \"Re_o2\[15\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497403 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM.v(45) " "Inferred latch for \"Re_o2\[16\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM.v(45) " "Inferred latch for \"Re_o2\[17\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM.v(45) " "Inferred latch for \"Re_o2\[18\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM.v(45) " "Inferred latch for \"Re_o2\[19\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM.v(45) " "Inferred latch for \"Re_o2\[20\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM.v(45) " "Inferred latch for \"Re_o2\[21\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM.v(45) " "Inferred latch for \"Re_o2\[22\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM.v(45) " "Inferred latch for \"Re_o2\[23\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[24\] RAM.v(45) " "Inferred latch for \"Re_o2\[24\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[25\] RAM.v(45) " "Inferred latch for \"Re_o2\[25\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[26\] RAM.v(45) " "Inferred latch for \"Re_o2\[26\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[27\] RAM.v(45) " "Inferred latch for \"Re_o2\[27\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[28\] RAM.v(45) " "Inferred latch for \"Re_o2\[28\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[29\] RAM.v(45) " "Inferred latch for \"Re_o2\[29\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[30\] RAM.v(45) " "Inferred latch for \"Re_o2\[30\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[31\] RAM.v(45) " "Inferred latch for \"Re_o2\[31\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[32\] RAM.v(45) " "Inferred latch for \"Re_o2\[32\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497404 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[33\] RAM.v(45) " "Inferred latch for \"Re_o2\[33\]\" at RAM.v(45)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM.v(44) " "Inferred latch for \"Re_o1\[0\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM.v(44) " "Inferred latch for \"Re_o1\[1\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM.v(44) " "Inferred latch for \"Re_o1\[2\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM.v(44) " "Inferred latch for \"Re_o1\[3\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM.v(44) " "Inferred latch for \"Re_o1\[4\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM.v(44) " "Inferred latch for \"Re_o1\[5\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM.v(44) " "Inferred latch for \"Re_o1\[6\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM.v(44) " "Inferred latch for \"Re_o1\[7\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM.v(44) " "Inferred latch for \"Re_o1\[8\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM.v(44) " "Inferred latch for \"Re_o1\[9\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM.v(44) " "Inferred latch for \"Re_o1\[10\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM.v(44) " "Inferred latch for \"Re_o1\[11\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM.v(44) " "Inferred latch for \"Re_o1\[12\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM.v(44) " "Inferred latch for \"Re_o1\[13\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM.v(44) " "Inferred latch for \"Re_o1\[14\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM.v(44) " "Inferred latch for \"Re_o1\[15\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM.v(44) " "Inferred latch for \"Re_o1\[16\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM.v(44) " "Inferred latch for \"Re_o1\[17\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM.v(44) " "Inferred latch for \"Re_o1\[18\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM.v(44) " "Inferred latch for \"Re_o1\[19\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM.v(44) " "Inferred latch for \"Re_o1\[20\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM.v(44) " "Inferred latch for \"Re_o1\[21\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM.v(44) " "Inferred latch for \"Re_o1\[22\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497405 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM.v(44) " "Inferred latch for \"Re_o1\[23\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[24\] RAM.v(44) " "Inferred latch for \"Re_o1\[24\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[25\] RAM.v(44) " "Inferred latch for \"Re_o1\[25\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[26\] RAM.v(44) " "Inferred latch for \"Re_o1\[26\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[27\] RAM.v(44) " "Inferred latch for \"Re_o1\[27\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[28\] RAM.v(44) " "Inferred latch for \"Re_o1\[28\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[29\] RAM.v(44) " "Inferred latch for \"Re_o1\[29\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[30\] RAM.v(44) " "Inferred latch for \"Re_o1\[30\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[31\] RAM.v(44) " "Inferred latch for \"Re_o1\[31\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[32\] RAM.v(44) " "Inferred latch for \"Re_o1\[32\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[33\] RAM.v(44) " "Inferred latch for \"Re_o1\[33\]\" at RAM.v(44)" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497406 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_TWIDLE MODIFY_FFT2:MODIFY_FFT\|ROM_TWIDLE:ROM_TWIDLE " "Elaborating entity \"ROM_TWIDLE\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|ROM_TWIDLE:ROM_TWIDLE\"" {  } { { "../MODIFY_FFT2.v" "ROM_TWIDLE" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/MODIFY_FFT2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX2 MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2 " "Elaborating entity \"RADIX2\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\"" {  } { { "../MODIFY_FFT2.v" "RADIX2" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/MODIFY_FFT2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifying_adder MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK " "Elaborating entity \"modifying_adder\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\"" {  } { { "../RADIX2.v" "ADDER_BLOCK" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RADIX2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497928 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[0\] modifying_adder.v(28) " "Inferred latch for \"yout2\[0\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497930 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[1\] modifying_adder.v(28) " "Inferred latch for \"yout2\[1\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497930 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[2\] modifying_adder.v(28) " "Inferred latch for \"yout2\[2\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497930 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[3\] modifying_adder.v(28) " "Inferred latch for \"yout2\[3\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497930 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[4\] modifying_adder.v(28) " "Inferred latch for \"yout2\[4\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497930 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[5\] modifying_adder.v(28) " "Inferred latch for \"yout2\[5\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497930 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[6\] modifying_adder.v(28) " "Inferred latch for \"yout2\[6\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497930 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[7\] modifying_adder.v(28) " "Inferred latch for \"yout2\[7\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[8\] modifying_adder.v(28) " "Inferred latch for \"yout2\[8\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[9\] modifying_adder.v(28) " "Inferred latch for \"yout2\[9\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[10\] modifying_adder.v(28) " "Inferred latch for \"yout2\[10\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[11\] modifying_adder.v(28) " "Inferred latch for \"yout2\[11\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[12\] modifying_adder.v(28) " "Inferred latch for \"yout2\[12\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[13\] modifying_adder.v(28) " "Inferred latch for \"yout2\[13\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[14\] modifying_adder.v(28) " "Inferred latch for \"yout2\[14\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[15\] modifying_adder.v(28) " "Inferred latch for \"yout2\[15\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[16\] modifying_adder.v(28) " "Inferred latch for \"yout2\[16\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[17\] modifying_adder.v(28) " "Inferred latch for \"yout2\[17\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[18\] modifying_adder.v(28) " "Inferred latch for \"yout2\[18\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[19\] modifying_adder.v(28) " "Inferred latch for \"yout2\[19\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[20\] modifying_adder.v(28) " "Inferred latch for \"yout2\[20\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[21\] modifying_adder.v(28) " "Inferred latch for \"yout2\[21\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[22\] modifying_adder.v(28) " "Inferred latch for \"yout2\[22\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[23\] modifying_adder.v(28) " "Inferred latch for \"yout2\[23\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[24\] modifying_adder.v(28) " "Inferred latch for \"yout2\[24\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[25\] modifying_adder.v(28) " "Inferred latch for \"yout2\[25\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497931 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[26\] modifying_adder.v(28) " "Inferred latch for \"yout2\[26\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[27\] modifying_adder.v(28) " "Inferred latch for \"yout2\[27\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[28\] modifying_adder.v(28) " "Inferred latch for \"yout2\[28\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[29\] modifying_adder.v(28) " "Inferred latch for \"yout2\[29\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[30\] modifying_adder.v(28) " "Inferred latch for \"yout2\[30\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[31\] modifying_adder.v(28) " "Inferred latch for \"yout2\[31\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[32\] modifying_adder.v(28) " "Inferred latch for \"yout2\[32\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[33\] modifying_adder.v(28) " "Inferred latch for \"yout2\[33\]\" at modifying_adder.v(28)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[0\] modifying_adder.v(27) " "Inferred latch for \"xout2\[0\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[1\] modifying_adder.v(27) " "Inferred latch for \"xout2\[1\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[2\] modifying_adder.v(27) " "Inferred latch for \"xout2\[2\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[3\] modifying_adder.v(27) " "Inferred latch for \"xout2\[3\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[4\] modifying_adder.v(27) " "Inferred latch for \"xout2\[4\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[5\] modifying_adder.v(27) " "Inferred latch for \"xout2\[5\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[6\] modifying_adder.v(27) " "Inferred latch for \"xout2\[6\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[7\] modifying_adder.v(27) " "Inferred latch for \"xout2\[7\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497932 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[8\] modifying_adder.v(27) " "Inferred latch for \"xout2\[8\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[9\] modifying_adder.v(27) " "Inferred latch for \"xout2\[9\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[10\] modifying_adder.v(27) " "Inferred latch for \"xout2\[10\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[11\] modifying_adder.v(27) " "Inferred latch for \"xout2\[11\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[12\] modifying_adder.v(27) " "Inferred latch for \"xout2\[12\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[13\] modifying_adder.v(27) " "Inferred latch for \"xout2\[13\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[14\] modifying_adder.v(27) " "Inferred latch for \"xout2\[14\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[15\] modifying_adder.v(27) " "Inferred latch for \"xout2\[15\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[16\] modifying_adder.v(27) " "Inferred latch for \"xout2\[16\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[17\] modifying_adder.v(27) " "Inferred latch for \"xout2\[17\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[18\] modifying_adder.v(27) " "Inferred latch for \"xout2\[18\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[19\] modifying_adder.v(27) " "Inferred latch for \"xout2\[19\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[20\] modifying_adder.v(27) " "Inferred latch for \"xout2\[20\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[21\] modifying_adder.v(27) " "Inferred latch for \"xout2\[21\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[22\] modifying_adder.v(27) " "Inferred latch for \"xout2\[22\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[23\] modifying_adder.v(27) " "Inferred latch for \"xout2\[23\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[24\] modifying_adder.v(27) " "Inferred latch for \"xout2\[24\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[25\] modifying_adder.v(27) " "Inferred latch for \"xout2\[25\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[26\] modifying_adder.v(27) " "Inferred latch for \"xout2\[26\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[27\] modifying_adder.v(27) " "Inferred latch for \"xout2\[27\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[28\] modifying_adder.v(27) " "Inferred latch for \"xout2\[28\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497933 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[29\] modifying_adder.v(27) " "Inferred latch for \"xout2\[29\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[30\] modifying_adder.v(27) " "Inferred latch for \"xout2\[30\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[31\] modifying_adder.v(27) " "Inferred latch for \"xout2\[31\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[32\] modifying_adder.v(27) " "Inferred latch for \"xout2\[32\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[33\] modifying_adder.v(27) " "Inferred latch for \"xout2\[33\]\" at modifying_adder.v(27)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[0\] modifying_adder.v(23) " "Inferred latch for \"yout1\[0\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[1\] modifying_adder.v(23) " "Inferred latch for \"yout1\[1\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[2\] modifying_adder.v(23) " "Inferred latch for \"yout1\[2\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[3\] modifying_adder.v(23) " "Inferred latch for \"yout1\[3\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[4\] modifying_adder.v(23) " "Inferred latch for \"yout1\[4\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[5\] modifying_adder.v(23) " "Inferred latch for \"yout1\[5\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[6\] modifying_adder.v(23) " "Inferred latch for \"yout1\[6\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[7\] modifying_adder.v(23) " "Inferred latch for \"yout1\[7\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[8\] modifying_adder.v(23) " "Inferred latch for \"yout1\[8\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[9\] modifying_adder.v(23) " "Inferred latch for \"yout1\[9\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[10\] modifying_adder.v(23) " "Inferred latch for \"yout1\[10\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[11\] modifying_adder.v(23) " "Inferred latch for \"yout1\[11\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[12\] modifying_adder.v(23) " "Inferred latch for \"yout1\[12\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[13\] modifying_adder.v(23) " "Inferred latch for \"yout1\[13\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[14\] modifying_adder.v(23) " "Inferred latch for \"yout1\[14\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[15\] modifying_adder.v(23) " "Inferred latch for \"yout1\[15\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[16\] modifying_adder.v(23) " "Inferred latch for \"yout1\[16\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497934 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[17\] modifying_adder.v(23) " "Inferred latch for \"yout1\[17\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[18\] modifying_adder.v(23) " "Inferred latch for \"yout1\[18\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[19\] modifying_adder.v(23) " "Inferred latch for \"yout1\[19\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[20\] modifying_adder.v(23) " "Inferred latch for \"yout1\[20\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[21\] modifying_adder.v(23) " "Inferred latch for \"yout1\[21\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[22\] modifying_adder.v(23) " "Inferred latch for \"yout1\[22\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[23\] modifying_adder.v(23) " "Inferred latch for \"yout1\[23\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[24\] modifying_adder.v(23) " "Inferred latch for \"yout1\[24\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[25\] modifying_adder.v(23) " "Inferred latch for \"yout1\[25\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[26\] modifying_adder.v(23) " "Inferred latch for \"yout1\[26\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[27\] modifying_adder.v(23) " "Inferred latch for \"yout1\[27\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[28\] modifying_adder.v(23) " "Inferred latch for \"yout1\[28\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[29\] modifying_adder.v(23) " "Inferred latch for \"yout1\[29\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[30\] modifying_adder.v(23) " "Inferred latch for \"yout1\[30\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[31\] modifying_adder.v(23) " "Inferred latch for \"yout1\[31\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[32\] modifying_adder.v(23) " "Inferred latch for \"yout1\[32\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[33\] modifying_adder.v(23) " "Inferred latch for \"yout1\[33\]\" at modifying_adder.v(23)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[0\] modifying_adder.v(22) " "Inferred latch for \"xout1\[0\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[1\] modifying_adder.v(22) " "Inferred latch for \"xout1\[1\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[2\] modifying_adder.v(22) " "Inferred latch for \"xout1\[2\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[3\] modifying_adder.v(22) " "Inferred latch for \"xout1\[3\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[4\] modifying_adder.v(22) " "Inferred latch for \"xout1\[4\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[5\] modifying_adder.v(22) " "Inferred latch for \"xout1\[5\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[6\] modifying_adder.v(22) " "Inferred latch for \"xout1\[6\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[7\] modifying_adder.v(22) " "Inferred latch for \"xout1\[7\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[8\] modifying_adder.v(22) " "Inferred latch for \"xout1\[8\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[9\] modifying_adder.v(22) " "Inferred latch for \"xout1\[9\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[10\] modifying_adder.v(22) " "Inferred latch for \"xout1\[10\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[11\] modifying_adder.v(22) " "Inferred latch for \"xout1\[11\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[12\] modifying_adder.v(22) " "Inferred latch for \"xout1\[12\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[13\] modifying_adder.v(22) " "Inferred latch for \"xout1\[13\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497935 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[14\] modifying_adder.v(22) " "Inferred latch for \"xout1\[14\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497936 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[15\] modifying_adder.v(22) " "Inferred latch for \"xout1\[15\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497936 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[16\] modifying_adder.v(22) " "Inferred latch for \"xout1\[16\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497936 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[17\] modifying_adder.v(22) " "Inferred latch for \"xout1\[17\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497936 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[18\] modifying_adder.v(22) " "Inferred latch for \"xout1\[18\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497936 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[19\] modifying_adder.v(22) " "Inferred latch for \"xout1\[19\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497936 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[20\] modifying_adder.v(22) " "Inferred latch for \"xout1\[20\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497936 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[21\] modifying_adder.v(22) " "Inferred latch for \"xout1\[21\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497937 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[22\] modifying_adder.v(22) " "Inferred latch for \"xout1\[22\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497937 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[23\] modifying_adder.v(22) " "Inferred latch for \"xout1\[23\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497937 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[24\] modifying_adder.v(22) " "Inferred latch for \"xout1\[24\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497937 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[25\] modifying_adder.v(22) " "Inferred latch for \"xout1\[25\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497937 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[26\] modifying_adder.v(22) " "Inferred latch for \"xout1\[26\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497938 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[27\] modifying_adder.v(22) " "Inferred latch for \"xout1\[27\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497938 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[28\] modifying_adder.v(22) " "Inferred latch for \"xout1\[28\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497938 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[29\] modifying_adder.v(22) " "Inferred latch for \"xout1\[29\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497938 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[30\] modifying_adder.v(22) " "Inferred latch for \"xout1\[30\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497938 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[31\] modifying_adder.v(22) " "Inferred latch for \"xout1\[31\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497938 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[32\] modifying_adder.v(22) " "Inferred latch for \"xout1\[32\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497938 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[33\] modifying_adder.v(22) " "Inferred latch for \"xout1\[33\]\" at modifying_adder.v(22)" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273497938 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:ADDER_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1 " "Elaborating entity \"multiply\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\"" {  } { { "../RADIX2.v" "MULTIPLY1" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RADIX2.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx2 uart_tx2:UART_TX " "Elaborating entity \"uart_tx2\" for hierarchy \"uart_tx2:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273497965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_data seg7_data:SEG7_DATA " "Elaborating entity \"seg7_data\" for hierarchy \"seg7_data:SEG7_DATA\"" {  } { { "../top_module.v" "SEG7_DATA" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273498028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_in_temp seg7_data.v(34) " "Verilog HDL or VHDL warning at seg7_data.v(34): object \"x_in_temp\" assigned a value but never read" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732273498038 "|top_module|seg7_data:SEG7_DATA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_in_temp seg7_data.v(35) " "Verilog HDL or VHDL warning at seg7_data.v(35): object \"y_in_temp\" assigned a value but never read" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732273498049 "|top_module|seg7_data:SEG7_DATA"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_tx2:UART_TX\|data_re1_rtl_0 " "Inferred RAM node \"uart_tx2:UART_TX\|data_re1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732273501278 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_tx2:UART_TX\|data_re2_rtl_0 " "Inferred RAM node \"uart_tx2:UART_TX\|data_re2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732273501280 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_tx2:UART_TX\|data_im1_rtl_0 " "Inferred RAM node \"uart_tx2:UART_TX\|data_im1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732273501281 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_tx2:UART_TX\|data_im2_rtl_0 " "Inferred RAM node \"uart_tx2:UART_TX\|data_im2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732273501282 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732273501284 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732273501286 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "INVERT_ADDR:INVERT_ADDR\|mem_Re_rtl_0 " "Inferred RAM node \"INVERT_ADDR:INVERT_ADDR\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732273501287 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "INVERT_ADDR:INVERT_ADDR\|mem_Im_rtl_0 " "Inferred RAM node \"INVERT_ADDR:INVERT_ADDR\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732273501290 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_tx2:UART_TX\|data_re1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_tx2:UART_TX\|data_re1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_tx2:UART_TX\|data_re2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_tx2:UART_TX\|data_re2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_tx2:UART_TX\|data_im1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_tx2:UART_TX\|data_im1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_tx2:UART_TX\|data_im2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_tx2:UART_TX\|data_im2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "INVERT_ADDR:INVERT_ADDR\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"INVERT_ADDR:INVERT_ADDR\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "INVERT_ADDR:INVERT_ADDR\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"INVERT_ADDR:INVERT_ADDR\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732273503440 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732273503440 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273503445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273503445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273503445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273503445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273503445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273503445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273503445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273503445 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732273503445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_tx2:UART_TX\|altsyncram:data_re1_rtl_0 " "Elaborated megafunction instantiation \"uart_tx2:UART_TX\|altsyncram:data_re1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273503547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_tx2:UART_TX\|altsyncram:data_re1_rtl_0 " "Instantiated megafunction \"uart_tx2:UART_TX\|altsyncram:data_re1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503549 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273503549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2h1 " "Found entity 1: altsyncram_g2h1" {  } { { "db/altsyncram_g2h1.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/altsyncram_g2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273503617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273503617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Re_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273503704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Re_rtl_0 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 34 " "Parameter \"WIDTH_A\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 34 " "Parameter \"WIDTH_B\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273503706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42e1 " "Found entity 1: altsyncram_42e1" {  } { { "db/altsyncram_42e1.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/altsyncram_42e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273503762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273503762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INVERT_ADDR:INVERT_ADDR\|altsyncram:mem_Re_rtl_0 " "Elaborated megafunction instantiation \"INVERT_ADDR:INVERT_ADDR\|altsyncram:mem_Re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273503818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INVERT_ADDR:INVERT_ADDR\|altsyncram:mem_Re_rtl_0 " "Instantiated megafunction \"INVERT_ADDR:INVERT_ADDR\|altsyncram:mem_Re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503818 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273503818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5h1 " "Found entity 1: altsyncram_k5h1" {  } { { "db/altsyncram_k5h1.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/altsyncram_k5h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273503871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273503871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult1\"" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273503938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273503938 ""}  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273503938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_a6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273503985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273503985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult0\"" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504006 ""}  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273504006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_36t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273504048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273504048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\"" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504056 ""}  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273504056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k9t " "Found entity 1: mult_k9t" {  } { { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273504099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273504099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult1\"" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504106 ""}  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273504106 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 16 " "Used 16 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 16 16 " "Used 16 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 16 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1732273504504 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1732273504504 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|mac_out4\"" {  } { { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "../RADIX2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RADIX2.v" 94 0 0 } } { "../MODIFY_FFT2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/MODIFY_FFT2.v" 152 0 0 } } { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 75 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273504504 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "../RADIX2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RADIX2.v" 94 0 0 } } { "../MODIFY_FFT2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/MODIFY_FFT2.v" 152 0 0 } } { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 75 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273504504 ""}  } { { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "../RADIX2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RADIX2.v" 94 0 0 } } { "../MODIFY_FFT2.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/MODIFY_FFT2.v" 152 0 0 } } { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 75 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504504 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1732273504504 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1732273504504 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1732273504504 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1732273504504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 2 " "Parameter \"dataa_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 15 " "Parameter \"datab_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 17 " "Parameter \"output_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504580 ""}  } { { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273504580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 397 9 0 } } { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ugh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ugh " "Found entity 1: add_sub_ugh" {  } { { "db/add_sub_ugh.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/add_sub_ugh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273504772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273504772 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030 MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00032 MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273504821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult0\|mult_k9t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 17 " "Parameter \"dataa_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 17 " "Parameter \"output_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732273504821 ""}  } { { "db/mult_k9t.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mult_k9t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732273504821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_0s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_0s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_0s82 " "Found entity 1: mac_out_0s82" {  } { { "db/mac_out_0s82.tdf" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/db/mac_out_0s82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732273504867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273504867 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "406 " "Ignored 406 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "406 " "Ignored 406 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1732273505454 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1732273505454 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 212 -1 0 } } { "../CONTROL.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CONTROL.v" 92 -1 0 } } { "../INVERT_ADDR.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/INVERT_ADDR.v" 97 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1732273505564 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1732273505565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732273507709 "|top_module|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732273507709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732273508024 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732273528571 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|rd_ptr1\[0\]~10 " "Logic cell \"MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|rd_ptr1\[0\]~10\"" {  } { { "../CONTROL.v" "rd_ptr1\[0\]~10" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CONTROL.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732273528599 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1732273528599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273528754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732273529128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732273529128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4978 " "Implemented 4978 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732273529450 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732273529450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4776 " "Implemented 4776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732273529450 ""} { "Info" "ICUT_CUT_TM_RAMS" "156 " "Implemented 156 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732273529450 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1732273529450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732273529450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732273529503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 14:05:29 2024 " "Processing ended: Fri Nov 22 14:05:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732273529503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732273529503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732273529503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732273529503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1732273530833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732273530842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 14:05:30 2024 " "Processing started: Fri Nov 22 14:05:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732273530842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732273530842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732273530842 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732273530960 ""}
{ "Info" "0" "" "Project  = top_module" {  } {  } 0 0 "Project  = top_module" 0 0 "Fitter" 0 0 1732273530961 ""}
{ "Info" "0" "" "Revision = top_module" {  } {  } 0 0 "Revision = top_module" 0 0 "Fitter" 0 0 1732273530961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732273531120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732273531120 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732273531164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732273531211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732273531211 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732273531410 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732273531430 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732273531667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732273531667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732273531667 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732273531667 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 11842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732273531722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 11844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732273531722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 11846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732273531722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 11848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732273531722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 11850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732273531722 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732273531722 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732273531733 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1732273531809 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "272 " "The Timing Analyzer is analyzing 272 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1732273532744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732273532749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732273532751 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732273532804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732273532804 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732273532806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|en_o " "Destination node MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|en_o" {  } { { "../CONTROL.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CONTROL.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 1246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732273533131 ""}  } { { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 11837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732273533131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\|xout1~0  " "Automatically promoted node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\|xout1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\|Add2~1 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\|Add2~1" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\|Add4~1 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\|Add4~1" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 5270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~28 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~28" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~29 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~29" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~30 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~30" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~31 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~31" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~32 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~32" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~33 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~33" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~34 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~34" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~35 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Add0~35" {  } { { "../multiply.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/multiply.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1732273533131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732273533131 ""}  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732273533131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "Automatically promoted node MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|always3~1 " "Destination node MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|always3~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|Re_o\[7\]~3 " "Destination node MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|Re_o\[7\]~3" {  } { { "../CONTROL.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CONTROL.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|done_o " "Destination node MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|done_o" {  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\|xout1~0 " "Destination node MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:ADDER_BLOCK\|xout1~0" {  } { { "../modifying_adder.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/modifying_adder.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 4824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732273533132 ""}  } { { "../RAM.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/RAM.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732273533132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|en_procc " "Destination node seg7_data:SEG7_DATA\|en_procc" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[0\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[0\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[1\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[1\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[2\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[2\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[3\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[3\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[4\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[4\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[5\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[5\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[6\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[6\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[7\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[7\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_data:SEG7_DATA\|wr_ptr\[8\] " "Destination node seg7_data:SEG7_DATA\|wr_ptr\[8\]" {  } { { "../seg7_data.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732273533132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1732273533132 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732273533132 ""}  } { { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 11838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732273533132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732273533680 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732273533682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732273533683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732273533688 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732273533692 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732273533696 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732273533965 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1732273533968 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732273533968 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732273534080 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1732273534111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732273534897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732273536216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732273536282 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732273548501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732273548501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732273549287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732273554512 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732273554512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732273577172 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732273577172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732273577176 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.76 " "Total time spent on timing analysis during the Fitter is 6.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732273577394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732273577427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732273577953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732273577955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732273578669 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732273579435 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1732273579731 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732273579747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 25 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732273579747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_in 3.3-V LVTTL 115 " "Pin data_in uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { data_in } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in" } } } } { "../top_module.v" "" { Text "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732273579747 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1732273579747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/output_files/top_module.fit.smsg " "Generated suppressed messages file C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/Quartus/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732273579982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5664 " "Peak virtual memory: 5664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732273581124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 14:06:21 2024 " "Processing ended: Fri Nov 22 14:06:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732273581124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732273581124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732273581124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732273581124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732273582232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732273582239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 14:06:22 2024 " "Processing started: Fri Nov 22 14:06:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732273582239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732273582239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732273582239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1732273582560 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732273582937 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732273582959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732273583166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 14:06:23 2024 " "Processing ended: Fri Nov 22 14:06:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732273583166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732273583166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732273583166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732273583166 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732273583804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732273584342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732273584350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 14:06:24 2024 " "Processing started: Fri Nov 22 14:06:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732273584350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732273584350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_module -c top_module " "Command: quartus_sta top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732273584350 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732273584480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732273584761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732273584761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273584808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273584808 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "272 " "The Timing Analyzer is analyzing 272 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732273585096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732273585211 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273585211 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732273585226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " "create_clock -period 1.000 -name MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732273585226 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " "create_clock -period 1.000 -name MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732273585226 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732273585226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732273585252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732273585253 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732273585258 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732273585275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732273585509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732273585509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.515 " "Worst-case setup slack is -32.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.515           -3596.112 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "  -32.515           -3596.112 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.756           -4139.097 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "  -31.756           -4139.097 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.371           -4620.955 clk  " "   -7.371           -4620.955 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273585513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk  " "    0.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "    0.815               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "    1.020               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273585548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732273585552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732273585556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1677.678 clk  " "   -3.201           -1677.678 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "    0.225               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "    0.323               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273585563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273585563 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732273585901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732273585941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732273586727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732273587115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732273587169 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732273587169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.372 " "Worst-case setup slack is -30.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.372           -3355.196 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "  -30.372           -3355.196 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.609           -3843.224 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "  -29.609           -3843.224 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.869           -4279.588 clk  " "   -6.869           -4279.588 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273587174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk  " "    0.380               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "    0.723               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "    0.930               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273587209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732273587216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732273587223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1677.678 clk  " "   -3.201           -1677.678 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "    0.155               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "    0.195               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273587232 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732273587523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732273587825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732273587859 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732273587859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.983 " "Worst-case setup slack is -13.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.983           -1533.010 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "  -13.983           -1533.010 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.399           -1634.189 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "  -13.399           -1634.189 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.698           -1454.754 clk  " "   -2.698           -1454.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273587866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk  " "    0.161               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "    0.272               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "    0.272               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273587912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732273587922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732273587931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1348.951 clk  " "   -3.000           -1348.951 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay  " "    0.318               0.000 MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\|delay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point  " "    0.339               0.000 MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|point " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732273587942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732273587942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732273588712 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732273588715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732273588861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 14:06:28 2024 " "Processing ended: Fri Nov 22 14:06:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732273588861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732273588861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732273588861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732273588861 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732273589592 ""}
