#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr 29 18:40:21 2025
# Process ID         : 9488
# Current directory  : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3
# Command line       : vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper.vdi
# Journal file       : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3\vivado.jou
# Running On         : AngelPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 265KF
# CPU Frequency      : 3878 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 20
# Host memory        : 34042 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36190 MB
# Available Virtual  : 15649 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/amc/fpga/ip_amc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/pfc3ph/ips/sine_gen2/sine_gen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/pfc3ph/matlab/sim/hdl_prj2/hdlsrc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/ips/MCP_DRIVER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_MCP_DRIVER_0_0/design_1_MCP_DRIVER_0_0.dcp' for cell 'design_1_i/MCP_DRIVER_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_PFC3PH_0_0/design_1_PFC3PH_0_0.dcp' for cell 'design_1_i/PFC3PH_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_0_0/design_1_amc_simulator_0_0.dcp' for cell 'design_1_i/amc_simulator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_0_1/design_1_amc_simulator_0_1.dcp' for cell 'design_1_i/amc_simulator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_1_0/design_1_amc_simulator_1_0.dcp' for cell 'design_1_i/amc_simulator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0.dcp' for cell 'design_1_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1.dcp' for cell 'design_1_i/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0.dcp' for cell 'design_1_i/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_2_0/design_1_c_addsub_2_0.dcp' for cell 'design_1_i/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_3_0/design_1_c_addsub_3_0.dcp' for cell 'design_1_i/c_addsub_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_4_0/design_1_c_addsub_4_0.dcp' for cell 'design_1_i/c_addsub_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2.dcp' for cell 'design_1_i/rst_clk_wiz_1_6M1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_6M2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_6M3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_sine_3ph_0_0/design_1_sine_3ph_0_0.dcp' for cell 'design_1_i/sine_3ph_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 718.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.xdc:54]
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3/U0'
Parsing XDC File [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
Finished Parsing XDC File [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1348.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 129 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.480 ; gain = 843.090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.549 . Memory (MB): peak = 1348.480 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 150e207a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.447 . Memory (MB): peak = 1375.637 ; gain = 27.156

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ff906152b848d959.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1793.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1793.754 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2864c913a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941
Phase 1.1 Core Generation And Design Setup | Checksum: 2864c913a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2864c913a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941
Phase 1 Initialization | Checksum: 2864c913a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2864c913a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2864c913a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941
Phase 2 Timer Update And Timing Data Collection | Checksum: 2864c913a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 53 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 169ff4568

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941
Retarget | Checksum: 169ff4568
INFO: [Opt 31-389] Phase Retarget created 342 cells and removed 353 cells
INFO: [Opt 31-1021] In phase Retarget, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 164ea7002

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941
Constant propagation | Checksum: 164ea7002
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1793.754 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1793.754 ; gain = 0.000
Phase 5 Sweep | Checksum: 1afb12f04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1793.754 ; gain = 19.941
Sweep | Checksum: 1afb12f04
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 53 cells
INFO: [Opt 31-1021] In phase Sweep, 974 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1afb12f04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1793.754 ; gain = 19.941
BUFG optimization | Checksum: 1afb12f04
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1afb12f04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1793.754 ; gain = 19.941
Shift Register Optimization | Checksum: 1afb12f04
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1afb12f04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1793.754 ; gain = 19.941
Post Processing Netlist | Checksum: 1afb12f04
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cd318a74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1793.754 ; gain = 19.941

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1793.754 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cd318a74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1793.754 ; gain = 19.941
Phase 9 Finalization | Checksum: 1cd318a74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1793.754 ; gain = 19.941
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             342  |             353  |                                             85  |
|  Constant propagation         |               0  |               3  |                                             81  |
|  Sweep                        |               0  |              53  |                                            974  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             89  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cd318a74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1793.754 ; gain = 19.941

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1787dd310

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1877.637 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1787dd310

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1877.637 ; gain = 83.883

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1787dd310

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1877.637 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1877.637 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ea5cb664

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1877.637 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1877.637 ; gain = 529.156
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1877.637 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1877.637 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1877.637 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.637 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1877.637 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1877.637 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1877.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive AltSpreadLogic_medium
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'AltSpreadLogic_medium' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1877.637 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16d8f4625

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1877.637 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b9fe6357

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 255042247

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 255042247

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.637 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 255042247

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c2f8a819

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 210afe87f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 210afe87f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1fd62df82

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1d9874997

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 116 LUTNM shape to break, 193 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 57, two critical 59, total 116, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 205 nets or LUTs. Breaked 116 LUTs, combined 89 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[5]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[5]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[5]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[3]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[1]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[3]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[4]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[0]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[1]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[4]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[0]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[5]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[0]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[2]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[4]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[3]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[3]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[1]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[8]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[2]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[8]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[2]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[1]. 11 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[3]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[2]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[1]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[4]. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[5]. 11 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[5]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[2]. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[3]. 11 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[1]. 17 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 24 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[1]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[0]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[3]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[5]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[0]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[0]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[0]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[4]. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[2]. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[7]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[6]. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[6]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[6]. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[5]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[0]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/Gain3_out1_1_reg. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/on_1_reg. 1 register was pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 74 nets or cells. Created 975 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1877.637 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1877.637 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          116  |             89  |                   205  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          975  |              0  |                    74  |           0  |           1  |  00:00:04  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1091  |             89  |                   279  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 29a379095

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1877.637 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 25c056534

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1877.637 ; gain = 0.000
Phase 2 Global Placement | Checksum: 25c056534

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1efb21d39

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fbf7be7e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2d44a6b62

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2d0d40ff1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2c191002d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f6391f15

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fdec6493

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c882e3fb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17624a928

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1877.637 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17624a928

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1877.637 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 258746bcd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.058 | TNS=-153332.876 |
Phase 1 Physical Synthesis Initialization | Checksum: 258d7e7dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1911.859 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 283a40664

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1911.859 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 258746bcd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1911.859 ; gain = 34.223

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.873. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 371507047

Time (s): cpu = 00:01:45 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223

Time (s): cpu = 00:01:45 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223
Phase 4.1 Post Commit Optimization | Checksum: 371507047

Time (s): cpu = 00:01:45 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 371507047

Time (s): cpu = 00:01:45 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 371507047

Time (s): cpu = 00:01:45 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223
Phase 4.3 Placer Reporting | Checksum: 371507047

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1911.859 ; gain = 0.000

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ad4243a4

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223
Ending Placer Task | Checksum: 1d110e57e

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 1911.859 ; gain = 34.223
198 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1911.859 ; gain = 34.223
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1911.859 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1911.859 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1918.699 ; gain = 6.840
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.661 . Memory (MB): peak = 1922.008 ; gain = 10.148
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.008 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1922.008 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1922.008 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1922.008 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.712 . Memory (MB): peak = 1922.008 ; gain = 10.148
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1922.234 ; gain = 0.227
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.55s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1922.234 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.873 | TNS=-153183.137 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f8b3c576

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1928.922 ; gain = 6.688

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1f8b3c576

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.760 . Memory (MB): peak = 1928.922 ; gain = 6.688
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.873 | TNS=-153183.137 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 16 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__0_n_0. Replicated 4 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/E[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__1_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk_enable_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/clk_enable_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_last_value[99]_i_2__3_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/rd_addr_1[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/clk_enable_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_0. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 64 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.873 | TNS=-152888.300 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 13f197101

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 208 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[0].  Re-placed instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3].  Re-placed instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[0].  Re-placed instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11].  Re-placed instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10].  Re-placed instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11].  Re-placed instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[5].  Re-placed instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[0].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[7].  Re-placed instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[0].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[0].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[0].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[1].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[2].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[1].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[5].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[2].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[10].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[3].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[5].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[2].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[5].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[2].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[0].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[6].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[0].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[4].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[2].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[6].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[1].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[7].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[7]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[9].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[1].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[4].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[8].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[7].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[7]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[8].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[12].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[12]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[6].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[6].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[4].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[3].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[10].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[5].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[9].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[5].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[10].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[11].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[11]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[7].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[7]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[4].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[5].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-661] Optimized 51 nets.  Re-placed 51 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 51 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 51 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.873 | TNS=-152896.828 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 14085bddc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4/O
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Re-placed instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3/O
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4].  Re-placed instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3].  Re-placed instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]/Q
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.873 | TNS=-152896.973 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 11f463744

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 6 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0. Rewired (signal push) design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.750 | TNS=-152896.857 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 6 Rewire | Checksum: 19aa8176d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 25 nets. Created 33 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 33 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.654 | TNS=-153178.873 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 182660917

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 16 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__0_n_0_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__1_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__1_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/clk_enable_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/mul_out1[3]_i_30_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_bypass1__1_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2_n_0. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 31 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 31 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.654 | TNS=-152794.950 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: f63a3f82

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][0].  Re-placed instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]_repN.  Re-placed instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[3].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[2].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[3].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[9].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[8].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[4].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[2].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[1].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[8].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[8].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[4].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[9].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[3].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[6].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[10].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[3].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[7]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[8].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[7].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[10].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[7].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_256[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[13].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[10].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[14].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[12].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[12]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[6].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[9].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[11].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[7]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[12].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[8].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[12].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[12]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[7].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[9].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/counterSig_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_108__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_41__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_41__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[20].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 25 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 25 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.654 | TNS=-152796.478 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: ba699d4f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: dad5ebe1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 5 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0. Rewired (signal push) design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_repN to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1930.934 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.654 | TNS=-152796.390 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 11 Rewire | Checksum: 571e2cb6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_repN. Net driver design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_replica was replaced.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 13 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.654 | TNS=-152908.367 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 4dcfd541

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 4dcfd541

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__1_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__1_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: f93c0dd8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[1].  Re-placed instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][0].  Re-placed instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]_replica
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[2].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[3].  Re-placed instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[8].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[9].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[6].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[10].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[8].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[9].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[10].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[3].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_256[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[10].  Re-placed instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[8].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[9].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[7].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[11].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[8].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[9].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/counterSig_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_108__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_41__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_41__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[20].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.654 | TNS=-152907.625 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: ca1b6705

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 117cc88ab

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 17 Rewire | Checksum: 117cc88ab

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 17 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.654 | TNS=-152951.863 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay1_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay2_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay1_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay2_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 91 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 13 nets.  Swapped 415 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 415 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152951.587 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: e8f26906

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1408] Pass 1. Identified 3 candidate nets for high-fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 28 Very High Fanout Optimization | Checksum: 147e3586d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/hit_cnt__14.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_rewire
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_0[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]_1[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/S[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[14]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[15]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[10]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg_reg[8][3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[7]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/DI[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/delay_out[4].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/dc_vb_carry__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_3
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__1_i_2
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[7]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[13]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[6]_0[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/pwm_carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[11]_replica
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/delay_out[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/dc_vb_carry__2_i_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[2].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[15].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[6].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[8].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[0].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[3].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[1].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[3].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/amc_simulator_2/inst/Delay_bypass_delay[15].  Re-placed instance design_1_i/amc_simulator_2/inst/Delay_bypass_delay_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[9].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[12]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[6].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[10].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_256[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[4].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[7].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_reg_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[5].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[2].  Did not re-place instance design_1_i/amc_simulator_2/inst/Delay_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[5].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[10].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/Delay_bypass_delay[4].  Did not re-place instance design_1_i/amc_simulator_1/inst/Delay_bypass_delay_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/counterSig_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_108__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_41__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_41__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[20].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_bypass_delay[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_bypass_delay_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_25__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_59_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_59
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_139__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_139__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_196_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_196
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_73__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_73__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_117_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_117
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_25_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_25_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[7].  Did not re-place instance design_1_i/amc_simulator_0/inst/Delay_reg_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][19].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_23__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_268[19].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_23
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_113_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_113
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.874 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 1215636ba

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_5/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_4_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_n_0.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Delay_reg[15]_i_5_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[8]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[5]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8].  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3_n_0.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Delay_reg[15]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14].  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[15]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12].  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[12]/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_repN.  Did not re-place instance design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[10]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_repN.  Did not re-place instance design_1_i/amc_simulator_2/inst/u_cnter/Output_out1_reg[12]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_repN.  Did not re-place instance design_1_i/amc_simulator_0/inst/u_cnter/Output_out1_reg[9]_replica/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1930.934 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: c54750ee

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: c54750ee

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1930.934 ; gain = 8.699

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.874 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/pwm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/dc_vb[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/dc_vb_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/dc_vb_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_gd_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.393 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.277 |
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_comp/O
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152951.092 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.131 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.044 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[15]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.553 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[20]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[15]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.524 |
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_41__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_41__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152950.248 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152949.840 |
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_comp_1
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152949.258 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152948.938 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152948.720 |
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[4]_i_8__1_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[4]_i_8__1_psdsp
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[4]_i_8__1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152948.080 |
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[11].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[11]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152947.759 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152947.439 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152947.119 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152946.799 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152946.435 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152946.086 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152946.872 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152946.508 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152946.028 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152945.562 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152944.689 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152945.111 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152945.096 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152944.645 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152943.714 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152943.976 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152943.758 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152943.219 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152942.579 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152942.332 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/pwm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/dc_vb[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_gd_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152941.677 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152941.138 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_168[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152940.876 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_168[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152940.862 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/tapped_delay_reg_1_reg_n_0_[5][21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152939.989 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_24_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152939.712 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_33_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152939.276 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152939.188 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_23__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_47__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152939.101 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152938.999 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/counterSig_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152938.155 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152937.399 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152937.326 |
INFO: [Physopt 32-735] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152937.093 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152936.555 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152936.525 |
INFO: [Physopt 32-735] Processed net design_1_i/amc_simulator_2/inst/u_cnter/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152934.968 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152934.983 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152933.339 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152933.266 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152932.989 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152932.480 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152931.025 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152930.283 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152930.283 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1938.758 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: 14a80e4bd

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 1938.758 ; gain = 16.523

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152930.283 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/pwm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/dc_vb[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/dc_vb_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/dc_vb_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_gd_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_19_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152930.166 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_168[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][2]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][2]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152929.613 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_33_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152929.177 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_32_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152928.973 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[4]_i_13__0_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152928.624 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152928.609 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152928.478 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_23__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[17]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_23__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152928.391 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_28__1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152927.576 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_24__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[16]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_24__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152927.299 |
INFO: [Physopt 32-735] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152927.489 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152928.042 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152927.299 |
INFO: [Physopt 32-735] Processed net design_1_i/amc_simulator_1/inst/u_cnter/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152921.231 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152921.202 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152921.129 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_0/inst/Delay_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152921.159 |
INFO: [Physopt 32-571] Net design_1_i/amc_simulator_0/inst/u_cnter/E[0] was not replicated.
INFO: [Physopt 32-735] Processed net design_1_i/amc_simulator_0/inst/u_cnter/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152920.547 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152917.579 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152915.483 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay5_out1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152914.989 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152915.061 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay5_out1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152914.305 |
INFO: [Physopt 32-735] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.617 | TNS=-152914.567 |
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/pwm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/dc_vb[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_1_i/amc_simulator_1/inst/u_cnter/S[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.611 | TNS=-152914.552 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/delay_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/hit_cnt__14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Delay_reg[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[14]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/u_cnter/Output_out1_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_gd_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_255[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_143__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[10]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[10]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_2/inst/Delay_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[4]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[4]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/amc_simulator_1/inst/Delay_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[4]. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1938.758 ; gain = 0.000
Phase 33 Critical Path Optimization | Checksum: a0d560c5

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 1938.758 ; gain = 16.523

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: a0d560c5

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 1938.758 ; gain = 16.523
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1938.758 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.611 | TNS=-152910.317 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |       1062.683  |           95  |              0  |                    23  |           0  |           3  |  00:00:09  |
|  Single Cell Placement   |          0.000  |         -8.600  |            0  |              0  |                    93  |           0  |           4  |  00:00:16  |
|  Multi Cell Placement    |          0.000  |         -0.582  |            0  |              0  |                     3  |           0  |           4  |  00:00:04  |
|  Rewire                  |          0.123  |          0.291  |            0  |              0  |                     2  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.096  |       -438.231  |           50  |              0  |                    42  |           0  |           3  |  00:00:06  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.037  |          0.276  |            0  |              0  |                    13  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.006  |         40.556  |            2  |              0  |                    87  |           0  |           2  |  00:00:20  |
|  Total                   |          0.262  |        656.393  |          147  |              0  |                   263  |           0  |          33  |  00:00:57  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1938.758 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 26ade245e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 1938.758 ; gain = 16.523
INFO: [Common 17-83] Releasing license: Implementation
1869 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:59 . Memory (MB): peak = 1938.758 ; gain = 16.750
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1948.047 ; gain = 8.961
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.671 . Memory (MB): peak = 1954.449 ; gain = 15.363
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.449 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1954.449 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1954.449 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1954.449 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1954.449 ; gain = 15.363
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e8e91e74 ConstDB: 0 ShapeSum: 9df8b0ba RouteDB: d2732ae5
Post Restoration Checksum: NetGraph: 2c768efc | NumContArr: 8952eeed | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23b1b7323

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.801 ; gain = 52.398

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23b1b7323

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.801 ; gain = 52.398

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23b1b7323

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.801 ; gain = 52.398
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f22aaafd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2069.809 ; gain = 110.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.618| TNS=-148538.737| WHS=-0.536 | THS=-168.798|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 26d390a49

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.469 ; gain = 173.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.618| TNS=-152047.765| WHS=-0.468 | THS=-19.980|

Phase 2.4 Update Timing for Bus Skew | Checksum: 201e8c703

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.469 ; gain = 173.066

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21549
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21548
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fa4ceede

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.469 ; gain = 173.066

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1fa4ceede

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.469 ; gain = 173.066

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 32ba22ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2189.371 ; gain = 229.969
Phase 4 Initial Routing | Checksum: 32ba22ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2189.371 ; gain = 229.969
INFO: [Route 35-580] Design has 103 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================================+==============================+====================================================+
| Launch Setup Clock                   | Launch Hold Clock            | Pin                                                |
+======================================+==============================+====================================================+
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]/D  |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay_out1_reg[4]/D   |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[6]/D  |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]/D |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[5]/D  |
+--------------------------------------+------------------------------+----------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1246
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.070| TNS=-156395.600| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27550e726

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.228| TNS=-156633.079| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 21c52ef68

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.816 ; gain = 243.414
Phase 5 Rip-up And Reroute | Checksum: 21c52ef68

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22606ed9e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.816 ; gain = 243.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.070| TNS=-156391.432| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1e944a9a9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e944a9a9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2202.816 ; gain = 243.414
Phase 6 Delay and Skew Optimization | Checksum: 1e944a9a9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.070| TNS=-156378.257| WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 28393324f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2202.816 ; gain = 243.414
Phase 7 Post Hold Fix | Checksum: 28393324f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 28393324f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2202.816 ; gain = 243.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.070| TNS=-156378.257| WHS=0.013  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 28393324f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.5279 %
  Global Horizontal Routing Utilization  = 20.7232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y74 -> INT_L_X4Y74
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X6Y35 -> INT_L_X6Y35
   INT_L_X2Y34 -> INT_L_X2Y34
   INT_L_X6Y33 -> INT_L_X6Y33
   INT_L_X4Y31 -> INT_L_X4Y31
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 28393324f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 28393324f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1e2225f86

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2202.816 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.055. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: da2392fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2202.816 ; gain = 0.000
Phase 12 Incr Placement Change | Checksum: da2392fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 13 Build RT Design
Checksum: PlaceDB: 16ca0331 ConstDB: 0 ShapeSum: 2d4f46f6 RouteDB: 960a48d3
Post Restoration Checksum: NetGraph: 491b7b0a | NumContArr: 8261692e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 250ced972

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 250ced972

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 290de4df1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2202.816 ; gain = 243.414
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 22bec1534

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2202.816 ; gain = 243.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.000| TNS=-156402.462| WHS=-0.538 | THS=-167.383|


Phase 14.4 Update Timing for Bus Skew

Phase 14.4.1 Update Timing
Phase 14.4.1 Update Timing | Checksum: 1ddf9beb1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 2202.816 ; gain = 243.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.000| TNS=-156403.842| WHS=-0.129 | THS=-0.129 |

Phase 14.4 Update Timing for Bus Skew | Checksum: 25721b950

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 2202.816 ; gain = 243.414

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.4214 %
  Global Horizontal Routing Utilization  = 20.6357 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 256
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 101
  Number of Partially Routed Nets     = 155
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 2438f93f8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 2438f93f8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 2202.816 ; gain = 243.414

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 2c3232bb4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 2202.816 ; gain = 243.414
Phase 16 Initial Routing | Checksum: 2c3232bb4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 2202.816 ; gain = 243.414
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================================+==============================+===================================================+
| Launch Setup Clock                   | Launch Hold Clock            | Pin                                               |
+======================================+==============================+===================================================+
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]/D |
+--------------------------------------+------------------------------+---------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.062| TNS=-156999.125| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 26f94e548

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.232| TNS=-157056.841| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 2fcd85902

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 2233.602 ; gain = 274.199
Phase 17 Rip-up And Reroute | Checksum: 2fcd85902

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 283e81715

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.602 ; gain = 274.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.062| TNS=-156994.957| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 223155dbd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 223155dbd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.602 ; gain = 274.199
Phase 18 Delay and Skew Optimization | Checksum: 223155dbd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.062| TNS=-156991.256| WHS=0.014  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 2a6813d99

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2233.602 ; gain = 274.199
Phase 19 Post Hold Fix | Checksum: 2a6813d99

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 2a6813d99

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2233.602 ; gain = 274.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.062| TNS=-156991.256| WHS=0.014  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 2a6813d99

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.5696 %
  Global Horizontal Routing Utilization  = 20.7939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y74 -> INT_L_X4Y74
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X5Y34 -> INT_R_X5Y34
   INT_R_X7Y34 -> INT_R_X7Y34
   INT_R_X3Y33 -> INT_R_X3Y33
   INT_L_X6Y33 -> INT_L_X6Y33
   INT_L_X2Y32 -> INT_L_X2Y32
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 2a6813d99

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 2a6813d99

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1bb2e840e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 1bb2e840e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 2233.602 ; gain = 274.199

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-13.060| TNS=-156976.047| WHS=0.015  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 1c6d34687

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 2233.602 ; gain = 274.199
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 55.995 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: c88749e4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2233.602 ; gain = 274.199
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: c88749e4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2233.602 ; gain = 274.199

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1898 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2233.602 ; gain = 279.152
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1917 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.602 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2233.602 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.723 . Memory (MB): peak = 2233.602 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.602 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2233.602 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2233.602 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2233.602 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.876 . Memory (MB): peak = 2233.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 3623648 bits.
Writing bitstream ./design_1_wrapper.bit...
Writing bitstream ./design_1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
1932 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2616.430 ; gain = 382.828
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 18:44:55 2025...
