<stg><name>pow_generic<float></name>


<trans_list>

<trans id="218" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1 %base_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %base_r

]]></Node>
<StgValue><ssdm name="base_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:2 %data = bitcast i32 %base_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3 %bs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="bs_exp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:4 %bs_sig = trunc i32 %data

]]></Node>
<StgValue><ssdm name="bs_sig"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:5 %zext_ln346 = zext i8 %bs_exp

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:6 %b_exp = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="b_exp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:7 %icmp_ln369 = icmp_eq  i9 %b_exp, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:8 %icmp_ln369_1 = icmp_eq  i23 %bs_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln369_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln369_1

]]></Node>
<StgValue><ssdm name="x_is_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:10 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:11 %xor_ln370 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln370"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:12 %x_is_p1 = and i1 %x_is_1, i1 %xor_ln370

]]></Node>
<StgValue><ssdm name="x_is_p1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:13 %icmp_ln18 = icmp_eq  i8 %bs_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:23 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 22

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:24 %trunc_ln508 = trunc i32 %data

]]></Node>
<StgValue><ssdm name="trunc_ln508"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:26 %index0 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %data, i32 17, i32 22

]]></Node>
<StgValue><ssdm name="index0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:29 %b_exp_1 = add i9 %zext_ln346, i9 386

]]></Node>
<StgValue><ssdm name="b_exp_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:31 %b_exp_2 = select i1 %tmp_2, i9 %b_exp_1, i9 %b_exp

]]></Node>
<StgValue><ssdm name="b_exp_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:34 %zext_ln531 = zext i6 %index0

]]></Node>
<StgValue><ssdm name="zext_ln531"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:35 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6">
<![CDATA[
entry_ifconv:36 %b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="56" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:37 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="56" op_0_bw="6">
<![CDATA[
entry_ifconv:38 %log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr

]]></Node>
<StgValue><ssdm name="log_sum"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:176 %icmp_ln407 = icmp_eq  i8 %bs_exp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln407"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %xor_ln369 = xor i1 %x_is_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln369"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:180 %icmp_ln407_1 = icmp_ne  i8 %bs_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln407_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:181 %icmp_ln407_2 = icmp_ne  i8 %bs_exp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln407_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %and_ln407 = and i1 %icmp_ln407_2, i1 %xor_ln369

]]></Node>
<StgValue><ssdm name="and_ln407"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407_1

]]></Node>
<StgValue><ssdm name="and_ln407_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
entry_ifconv:25 %b_frac = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln508, i1 0

]]></Node>
<StgValue><ssdm name="b_frac"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
entry_ifconv:27 %b_frac_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln508

]]></Node>
<StgValue><ssdm name="b_frac_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:28 %zext_ln514 = zext i24 %b_frac_1

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
entry_ifconv:30 %b_frac_2 = select i1 %tmp_2, i25 %zext_ln514, i25 %b_frac

]]></Node>
<StgValue><ssdm name="b_frac_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6">
<![CDATA[
entry_ifconv:36 %b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="56" op_0_bw="6">
<![CDATA[
entry_ifconv:38 %log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr

]]></Node>
<StgValue><ssdm name="log_sum"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="6">
<![CDATA[
entry_ifconv:39 %zext_ln537 = zext i6 %b_frac_tilde_inverse

]]></Node>
<StgValue><ssdm name="zext_ln537"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:40 %mul_ln537 = mul i25 %b_frac_2, i25 %zext_ln537

]]></Node>
<StgValue><ssdm name="mul_ln537"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="39" op_0_bw="39" op_1_bw="25" op_2_bw="14">
<![CDATA[
entry_ifconv:41 %z1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i25.i14, i25 %mul_ln537, i14 0

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:42 %a = partselect i4 @_ssdm_op_PartSelect.i4.i25.i32.i32, i25 %mul_ln537, i32 21, i32 24

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="21" op_0_bw="25">
<![CDATA[
entry_ifconv:43 %trunc_ln68 = trunc i25 %mul_ln537

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:44 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln537, i32 24

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="43" op_0_bw="43" op_1_bw="5" op_2_bw="25" op_3_bw="13">
<![CDATA[
entry_ifconv:45 %zext_ln71_cast = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i5.i25.i13, i5 16, i25 %mul_ln537, i13 0

]]></Node>
<StgValue><ssdm name="zext_ln71_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="44" op_0_bw="44" op_1_bw="5" op_2_bw="25" op_3_bw="14">
<![CDATA[
entry_ifconv:46 %tmp_s = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i25.i14, i5 16, i25 %mul_ln537, i14 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="44" op_0_bw="43">
<![CDATA[
entry_ifconv:47 %zext_ln71 = zext i43 %zext_ln71_cast

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
entry_ifconv:48 %eZ = select i1 %tmp_3, i44 %tmp_s, i44 %zext_ln71

]]></Node>
<StgValue><ssdm name="eZ"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="43" op_0_bw="43" op_1_bw="21" op_2_bw="22">
<![CDATA[
entry_ifconv:49 %shl_ln73_2 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i21.i22, i21 %trunc_ln68, i22 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="44" op_0_bw="43">
<![CDATA[
entry_ifconv:50 %zext_ln73 = zext i43 %shl_ln73_2

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:51 %add_ln73 = add i44 %eZ, i44 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="43" op_0_bw="4">
<![CDATA[
entry_ifconv:52 %zext_ln73_1 = zext i4 %a

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="43" op_0_bw="39">
<![CDATA[
entry_ifconv:53 %zext_ln73_2 = zext i39 %z1

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:54 %mul_ln73 = mul i43 %zext_ln73_2, i43 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="44" op_0_bw="43">
<![CDATA[
entry_ifconv:55 %zext_ln73_3 = zext i43 %mul_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:56 %sub_ln73 = sub i44 %add_ln73, i44 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="41" op_0_bw="41" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:57 %z2 = partselect i41 @_ssdm_op_PartSelect.i41.i44.i32.i32, i44 %sub_ln73, i32 3, i32 43

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:59 %zext_ln75 = zext i4 %a

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:60 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="52" op_0_bw="4">
<![CDATA[
entry_ifconv:61 %logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr

]]></Node>
<StgValue><ssdm name="logn"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:63 %a_4 = partselect i6 @_ssdm_op_PartSelect.i6.i44.i32.i32, i44 %sub_ln73, i32 38, i32 43

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="35" op_0_bw="35" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %tmp_25 = partselect i35 @_ssdm_op_PartSelect.i35.i44.i32.i32, i44 %sub_ln73, i32 3, i32 37

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="44" op_0_bw="41">
<![CDATA[
entry_ifconv:58 %zext_ln73_4 = zext i41 %z2

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="52" op_0_bw="4">
<![CDATA[
entry_ifconv:61 %logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr

]]></Node>
<StgValue><ssdm name="logn"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="56" op_0_bw="52">
<![CDATA[
entry_ifconv:62 %logn_cast = zext i52 %logn

]]></Node>
<StgValue><ssdm name="logn_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="49" op_0_bw="49" op_1_bw="5" op_2_bw="44">
<![CDATA[
entry_ifconv:64 %eZ_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i5.i44, i5 16, i44 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="eZ_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
entry_ifconv:66 %shl_ln73_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i35.i14, i35 %tmp_25, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="50" op_0_bw="49">
<![CDATA[
entry_ifconv:67 %zext_ln73_5 = zext i49 %shl_ln73_3

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="50" op_0_bw="49">
<![CDATA[
entry_ifconv:68 %zext_ln73_6 = zext i49 %eZ_1

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:69 %add_ln73_1 = add i50 %zext_ln73_6, i50 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="47" op_0_bw="6">
<![CDATA[
entry_ifconv:70 %zext_ln73_7 = zext i6 %a_4

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="47" op_0_bw="41">
<![CDATA[
entry_ifconv:71 %zext_ln73_8 = zext i41 %z2

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry_ifconv:72 %mul_ln73_1 = mul i47 %zext_ln73_7, i47 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="48" op_0_bw="48" op_1_bw="47" op_2_bw="1">
<![CDATA[
entry_ifconv:73 %shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i47.i1, i47 %mul_ln73_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="50" op_0_bw="48">
<![CDATA[
entry_ifconv:74 %zext_ln73_9 = zext i48 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:75 %sub_ln73_1 = sub i50 %add_ln73_1, i50 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="sub_ln73_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="44" op_0_bw="44" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:76 %z3 = partselect i44 @_ssdm_op_PartSelect.i44.i50.i32.i32, i50 %sub_ln73_1, i32 6, i32 49

]]></Node>
<StgValue><ssdm name="z3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="50" op_0_bw="44">
<![CDATA[
entry_ifconv:77 %zext_ln73_10 = zext i44 %z3

]]></Node>
<StgValue><ssdm name="zext_ln73_10"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:78 %zext_ln75_1 = zext i6 %a_4

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="49" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:79 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="49" op_0_bw="6">
<![CDATA[
entry_ifconv:80 %logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:82 %a_5 = partselect i6 @_ssdm_op_PartSelect.i6.i50.i32.i32, i50 %sub_ln73_1, i32 44, i32 49

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="50" op_0_bw="6">
<![CDATA[
entry_ifconv:83 %zext_ln67 = zext i6 %a_5

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="38" op_0_bw="38" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:85 %tmp_26 = partselect i38 @_ssdm_op_PartSelect.i38.i50.i32.i32, i50 %sub_ln73_1, i32 6, i32 43

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:90 %mul_ln73_2 = mul i50 %zext_ln67, i50 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:94 %zext_ln75_2 = zext i6 %a_5

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="44" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:95 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln75_2

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="44" op_0_bw="6">
<![CDATA[
entry_ifconv:96 %logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:98 %add_ln171 = add i56 %log_sum, i56 %logn_cast

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="52" op_0_bw="9">
<![CDATA[
entry_ifconv:32 %sext_ln523 = sext i9 %b_exp_2

]]></Node>
<StgValue><ssdm name="sext_ln523"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:33 %Elog2 = mul i52 %sext_ln523, i52 12193974156572

]]></Node>
<StgValue><ssdm name="Elog2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="49" op_0_bw="6">
<![CDATA[
entry_ifconv:80 %logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="50" op_0_bw="49">
<![CDATA[
entry_ifconv:81 %zext_ln163 = zext i49 %logn_1

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="57" op_0_bw="57" op_1_bw="7" op_2_bw="50">
<![CDATA[
entry_ifconv:84 %eZ_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i7.i50, i7 64, i50 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="eZ_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="62" op_0_bw="62" op_1_bw="38" op_2_bw="24">
<![CDATA[
entry_ifconv:86 %shl_ln73_4 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i38.i24, i38 %tmp_26, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="63" op_0_bw="62">
<![CDATA[
entry_ifconv:87 %zext_ln73_11 = zext i62 %shl_ln73_4

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="63" op_0_bw="57">
<![CDATA[
entry_ifconv:88 %zext_ln73_12 = zext i57 %eZ_2

]]></Node>
<StgValue><ssdm name="zext_ln73_12"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:89 %add_ln73_2 = add i63 %zext_ln73_11, i63 %zext_ln73_12

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="56" op_0_bw="56" op_1_bw="50" op_2_bw="6">
<![CDATA[
entry_ifconv:91 %shl_ln73_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i50.i6, i50 %mul_ln73_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="63" op_0_bw="56">
<![CDATA[
entry_ifconv:92 %zext_ln73_13 = zext i56 %shl_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_13"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:93 %sub_ln73_2 = sub i63 %add_ln73_2, i63 %zext_ln73_13

]]></Node>
<StgValue><ssdm name="sub_ln73_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="44" op_0_bw="6">
<![CDATA[
entry_ifconv:96 %logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="50" op_0_bw="44">
<![CDATA[
entry_ifconv:97 %zext_ln163_1 = zext i44 %logn_2

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:99 %add_ln171_1 = add i50 %zext_ln163, i50 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="56" op_0_bw="50">
<![CDATA[
entry_ifconv:100 %zext_ln171 = zext i50 %add_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:101 %log_sum_1 = add i56 %zext_ln171, i56 %add_ln171

]]></Node>
<StgValue><ssdm name="log_sum_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="39" op_0_bw="39" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:102 %tmp_27 = partselect i39 @_ssdm_op_PartSelect.i39.i63.i32.i32, i63 %sub_ln73_2, i32 24, i32 62

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="23" op_0_bw="23" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:103 %tmp_28 = partselect i23 @_ssdm_op_PartSelect.i23.i63.i32.i32, i63 %sub_ln73_2, i32 40, i32 62

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="46" op_0_bw="23">
<![CDATA[
entry_ifconv:104 %zext_ln551 = zext i23 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln551"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry_ifconv:105 %mul_ln551 = mul i46 %zext_ln551, i46 %zext_ln551

]]></Node>
<StgValue><ssdm name="mul_ln551"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="45" op_0_bw="45" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:106 %lshr_ln = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %mul_ln551, i32 1, i32 45

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="39" op_2_bw="24">
<![CDATA[
entry_ifconv:107 %shl_ln2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i39.i24, i39 %tmp_27, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:108 %zext_ln551_1 = zext i63 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln551_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="45">
<![CDATA[
entry_ifconv:109 %zext_ln551_2 = zext i45 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln551_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:110 %sub_ln551 = sub i64 %zext_ln551_1, i64 %zext_ln551_2

]]></Node>
<StgValue><ssdm name="sub_ln551"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="40" op_0_bw="40" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:111 %trunc_ln551_1 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %sub_ln551, i32 24, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln551_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
entry_ifconv:112 %shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 %Elog2, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="56" op_0_bw="40">
<![CDATA[
entry_ifconv:113 %sext_ln554 = sext i40 %trunc_ln551_1

]]></Node>
<StgValue><ssdm name="sext_ln554"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:114 %add_ln554 = add i56 %log_sum_1, i56 %sext_ln554

]]></Node>
<StgValue><ssdm name="add_ln554"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="56">
<![CDATA[
entry_ifconv:115 %sext_ln554_1 = sext i56 %add_ln554

]]></Node>
<StgValue><ssdm name="sext_ln554_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:116 %add_ln554_1 = add i64 %sext_ln554_1, i64 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln554_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:117 %m_fix_hi = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %add_ln554_1, i32 51, i32 63

]]></Node>
<StgValue><ssdm name="m_fix_hi"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:118 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln554_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="13">
<![CDATA[
entry_ifconv:119 %sext_ln592 = sext i13 %m_fix_hi

]]></Node>
<StgValue><ssdm name="sext_ln592"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:120 %mul_ln592 = mul i25 %sext_ln592, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln592"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:133 %trunc_ln3 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %add_ln554_1, i32 28, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:120 %mul_ln592 = mul i25 %sext_ln592, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln592"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:120 %mul_ln592 = mul i25 %sext_ln592, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln592"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
entry_ifconv:121 %shl_ln5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_5, i15 16384

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:122 %sext_ln592_1 = sext i16 %shl_ln5

]]></Node>
<StgValue><ssdm name="sext_ln592_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:123 %add_ln592 = add i25 %mul_ln592, i25 %sext_ln592_1

]]></Node>
<StgValue><ssdm name="add_ln592"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:123 %add_ln592 = add i25 %mul_ln592, i25 %sext_ln592_1

]]></Node>
<StgValue><ssdm name="add_ln592"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:124 %trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln592, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:125 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln592, i32 24

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="25">
<![CDATA[
entry_ifconv:126 %trunc_ln592 = trunc i25 %add_ln592

]]></Node>
<StgValue><ssdm name="trunc_ln592"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:127 %icmp_ln592 = icmp_eq  i15 %trunc_ln592, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:128 %add_ln592_1 = add i10 %trunc_ln, i10 1

]]></Node>
<StgValue><ssdm name="add_ln592_1"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:129 %select_ln592 = select i1 %icmp_ln592, i10 %trunc_ln, i10 %add_ln592_1

]]></Node>
<StgValue><ssdm name="select_ln592"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:130 %r_exp = select i1 %tmp_6, i10 %select_ln592, i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="r_exp"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="36" op_0_bw="10">
<![CDATA[
entry_ifconv:131 %sext_ln597 = sext i10 %r_exp

]]></Node>
<StgValue><ssdm name="sext_ln597"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:132 %mul_ln597 = mul i36 %sext_ln597, i36 47632711549

]]></Node>
<StgValue><ssdm name="mul_ln597"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:134 %trunc_ln603_1 = partselect i27 @_ssdm_op_PartSelect.i27.i36.i32.i32, i36 %mul_ln597, i32 9, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln603_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:135 %m_diff = sub i27 %trunc_ln3, i27 %trunc_ln603_1

]]></Node>
<StgValue><ssdm name="m_diff"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:136 %m_diff_hi = partselect i9 @_ssdm_op_PartSelect.i9.i27.i32.i32, i27 %m_diff, i32 18, i32 26

]]></Node>
<StgValue><ssdm name="m_diff_hi"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="27">
<![CDATA[
entry_ifconv:137 %m_diff_lo = trunc i27 %m_diff

]]></Node>
<StgValue><ssdm name="m_diff_lo"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="9">
<![CDATA[
entry_ifconv:138 %zext_ln640 = zext i9 %m_diff_hi

]]></Node>
<StgValue><ssdm name="zext_ln640"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:139 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln640

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="9">
<![CDATA[
entry_ifconv:140 %exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="exp_Z1"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:141 %Z2_ind = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %m_diff, i32 13, i32 17

]]></Node>
<StgValue><ssdm name="Z2_ind"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="5">
<![CDATA[
entry_ifconv:142 %zext_ln188 = zext i5 %Z2_ind

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:143 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:144 %f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="f_Z2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln320 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln320"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %xor_ln18 = xor i1 %icmp_ln369_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:15 %x_is_NaN = and i1 %icmp_ln18, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="x_is_NaN"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:16 %or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln407"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:17 %select_ln407 = select i1 %x_is_p1, i32 1, i32 nan

]]></Node>
<StgValue><ssdm name="select_ln407"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln407_1"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:19 %select_ln407_1 = select i1 %or_ln407, i32 %select_ln407, i32 1

]]></Node>
<StgValue><ssdm name="select_ln407_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln18

]]></Node>
<StgValue><ssdm name="or_ln407_2"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:21 %select_ln407_2 = select i1 %or_ln407_1, i32 %select_ln407_1, i32 inf

]]></Node>
<StgValue><ssdm name="select_ln407_2"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:22 %select_ln407_3 = select i1 %or_ln407_2, i32 %select_ln407_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln407_3"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="9">
<![CDATA[
entry_ifconv:140 %exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="exp_Z1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:144 %f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="f_Z2"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="18">
<![CDATA[
entry_ifconv:145 %zext_ln189 = zext i18 %m_diff_lo

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="19" op_0_bw="8">
<![CDATA[
entry_ifconv:146 %zext_ln189_1 = zext i8 %f_Z2

]]></Node>
<StgValue><ssdm name="zext_ln189_1"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:147 %add_ln189 = add i19 %zext_ln189, i19 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:148 %exp_Z1P_m_1 = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %add_ln189, i32 1, i32 18

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="18" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:149 %exp_Z1_hi = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %exp_Z1, i32 9, i32 26

]]></Node>
<StgValue><ssdm name="exp_Z1_hi"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:150 %add_ln645 = add i27 %exp_Z1, i27 4

]]></Node>
<StgValue><ssdm name="add_ln645"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="36" op_0_bw="18">
<![CDATA[
entry_ifconv:151 %zext_ln645 = zext i18 %exp_Z1_hi

]]></Node>
<StgValue><ssdm name="zext_ln645"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="36" op_0_bw="18">
<![CDATA[
entry_ifconv:152 %zext_ln645_1 = zext i18 %exp_Z1P_m_1

]]></Node>
<StgValue><ssdm name="zext_ln645_1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:153 %mul_ln645 = mul i36 %zext_ln645, i36 %zext_ln645_1

]]></Node>
<StgValue><ssdm name="mul_ln645"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="44" op_0_bw="44" op_1_bw="27" op_2_bw="17">
<![CDATA[
entry_ifconv:154 %shl_ln6 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i27.i17, i27 %add_ln645, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="44" op_0_bw="36">
<![CDATA[
entry_ifconv:155 %zext_ln645_2 = zext i36 %mul_ln645

]]></Node>
<StgValue><ssdm name="zext_ln645_2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="25" op_0_bw="27">
<![CDATA[
entry_ifconv:156 %trunc_ln645 = trunc i27 %add_ln645

]]></Node>
<StgValue><ssdm name="trunc_ln645"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
entry_ifconv:157 %trunc_ln645_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %trunc_ln645, i17 0

]]></Node>
<StgValue><ssdm name="trunc_ln645_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="42" op_0_bw="36">
<![CDATA[
entry_ifconv:158 %zext_ln645_3 = zext i36 %mul_ln645

]]></Node>
<StgValue><ssdm name="zext_ln645_3"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:159 %add_ln645_1 = add i44 %shl_ln6, i44 %zext_ln645_2

]]></Node>
<StgValue><ssdm name="add_ln645_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry_ifconv:160 %add_ln645_2 = add i42 %trunc_ln645_1, i42 %zext_ln645_3

]]></Node>
<StgValue><ssdm name="add_ln645_2"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
entry_ifconv:161 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %add_ln645_1, i32 43

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:162 %r_exp_1 = add i10 %r_exp, i10 1023

]]></Node>
<StgValue><ssdm name="r_exp_1"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:163 %r_exp_2 = select i1 %tmp_7, i10 %r_exp, i10 %r_exp_1

]]></Node>
<StgValue><ssdm name="r_exp_2"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:164 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %r_exp_2, i32 7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:165 %icmp_ln657 = icmp_sgt  i3 %tmp_8, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln657"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:166 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln554_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:167 %select_ln658 = select i1 %tmp_9, i32 0, i32 inf

]]></Node>
<StgValue><ssdm name="select_ln658"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:168 %icmp_ln674 = icmp_slt  i10 %r_exp_2, i10 898

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="23" op_0_bw="23" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:169 %tmp = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln645_1, i32 20, i32 42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="23" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:170 %tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln645_2, i32 19, i32 41

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
entry_ifconv:171 %out_sig = select i1 %tmp_7, i23 %tmp, i23 %tmp_4

]]></Node>
<StgValue><ssdm name="out_sig"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="10">
<![CDATA[
entry_ifconv:172 %trunc_ln686 = trunc i10 %r_exp_2

]]></Node>
<StgValue><ssdm name="trunc_ln686"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:173 %out_exp = add i8 %trunc_ln686, i8 127

]]></Node>
<StgValue><ssdm name="out_exp"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
entry_ifconv:174 %t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 0, i8 %out_exp, i23 %out_sig

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:175 %bitcast_ln356 = bitcast i32 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln356"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %or_ln407_3 = or i1 %or_ln407_2, i1 %icmp_ln407

]]></Node>
<StgValue><ssdm name="or_ln407_3"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:178 %select_ln407_4 = select i1 %or_ln407_3, i32 %select_ln407_3, i32 %bitcast_ln356

]]></Node>
<StgValue><ssdm name="select_ln407_4"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln657

]]></Node>
<StgValue><ssdm name="and_ln657"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:185 %select_ln657 = select i1 %and_ln657, i32 %select_ln658, i32 %select_ln407_4

]]></Node>
<StgValue><ssdm name="select_ln657"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %xor_ln657 = xor i1 %icmp_ln657, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln657"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:187 %and_ln674 = and i1 %icmp_ln674, i1 %xor_ln657

]]></Node>
<StgValue><ssdm name="and_ln674"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:188 %and_ln674_1 = and i1 %and_ln674, i1 %and_ln407_1

]]></Node>
<StgValue><ssdm name="and_ln674_1"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:189 %select_ln674 = select i1 %and_ln674_1, i32 0, i32 %select_ln657

]]></Node>
<StgValue><ssdm name="select_ln674"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:190 %ret_ln690 = ret i32 %select_ln674

]]></Node>
<StgValue><ssdm name="ret_ln690"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
