// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gsm_LPC_Analysis_Reflection_coefficients (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        L_ACF_address0,
        L_ACF_ce0,
        L_ACF_q0,
        LARc_address0,
        LARc_ce0,
        LARc_we0,
        LARc_d0,
        bitoff_address0,
        bitoff_ce0,
        bitoff_q0,
        bitoff_address1,
        bitoff_ce1,
        bitoff_q1,
        bitoff_address2,
        bitoff_ce2,
        bitoff_q2,
        bitoff_address3,
        bitoff_ce3,
        bitoff_q3
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] L_ACF_address0;
output   L_ACF_ce0;
input  [63:0] L_ACF_q0;
output  [2:0] LARc_address0;
output   LARc_ce0;
output   LARc_we0;
output  [15:0] LARc_d0;
output  [7:0] bitoff_address0;
output   bitoff_ce0;
input  [3:0] bitoff_q0;
output  [7:0] bitoff_address1;
output   bitoff_ce1;
input  [3:0] bitoff_q1;
output  [7:0] bitoff_address2;
output   bitoff_ce2;
input  [3:0] bitoff_q2;
output  [7:0] bitoff_address3;
output   bitoff_ce3;
input  [3:0] bitoff_q3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] L_ACF_address0;
reg L_ACF_ce0;
reg[2:0] LARc_address0;
reg LARc_ce0;
reg LARc_we0;
reg[15:0] LARc_d0;
reg bitoff_ce0;
reg bitoff_ce1;
reg bitoff_ce2;
reg bitoff_ce3;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln172_fu_429_p2;
reg   [0:0] icmp_ln172_reg_1423;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln107_fu_435_p2;
reg   [0:0] icmp_ln107_reg_1427;
wire   [0:0] and_ln107_fu_611_p2;
reg   [0:0] and_ln107_reg_1452;
wire   [0:0] and_ln107_4_fu_647_p2;
reg   [0:0] and_ln107_4_reg_1458;
wire   [0:0] or_ln107_fu_653_p2;
reg   [0:0] or_ln107_reg_1463;
wire   [63:0] sh_prom_cast_cast_cast_cast_fu_755_p1;
reg   [63:0] sh_prom_cast_cast_cast_cast_reg_1469;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln184_fu_765_p1;
reg   [63:0] zext_ln184_reg_1477;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln191_fu_805_p1;
reg   [63:0] zext_ln191_reg_1497;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln197_fu_841_p1;
reg   [63:0] zext_ln197_reg_1517;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln204_fu_877_p2;
reg   [0:0] icmp_ln204_reg_1571;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln204_1_fu_883_p2;
reg   [3:0] add_ln204_1_reg_1575;
wire   [63:0] zext_ln204_fu_889_p1;
reg   [63:0] zext_ln204_reg_1580;
wire    ap_CS_fsm_state11;
wire  signed [15:0] P_q0;
reg  signed [15:0] temp_1_reg_1585;
wire   [15:0] zext_ln67_fu_924_p1;
reg   [15:0] L_denum_reg_1601;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln208_fu_928_p2;
reg   [0:0] icmp_ln208_reg_1608;
wire  signed [16:0] sext_ln121_fu_934_p1;
reg  signed [16:0] sext_ln121_reg_1612;
wire   [0:0] icmp_ln134_fu_938_p2;
reg   [0:0] icmp_ln134_reg_1617;
wire   [2:0] trunc_ln204_fu_944_p1;
reg   [2:0] trunc_ln204_reg_1628;
wire   [0:0] icmp_ln55_fu_981_p2;
reg   [0:0] icmp_ln55_reg_1636;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln55_1_fu_987_p2;
reg   [0:0] icmp_ln55_1_reg_1643;
wire  signed [30:0] sext_ln59_fu_992_p1;
reg  signed [30:0] sext_ln59_reg_1648;
wire   [63:0] zext_ln229_fu_1088_p1;
reg   [63:0] zext_ln229_reg_1663;
wire    ap_CS_fsm_state18;
reg   [3:0] K_addr_1_reg_1668;
wire   [3:0] add_ln232_fu_1093_p2;
reg   [3:0] add_ln232_reg_1673;
wire  signed [15:0] K_q0;
reg  signed [15:0] K_load_reg_1683;
wire    ap_CS_fsm_state19;
reg  signed [15:0] P_load_reg_1695;
reg   [3:0] ACF_address0;
reg    ACF_ce0;
reg    ACF_we0;
wire   [15:0] ACF_d0;
wire   [15:0] ACF_q0;
reg   [3:0] P_address0;
reg    P_ce0;
reg    P_we0;
reg   [15:0] P_d0;
reg   [3:0] K_address0;
reg    K_ce0;
reg    K_we0;
reg   [15:0] K_d0;
wire    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start;
wire    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_done;
wire    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_idle;
wire    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready;
wire   [15:0] grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out;
wire    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out_ap_vld;
reg   [15:0] temp_6_reg_370;
wire   [0:0] tmp_4_fu_896_p3;
reg   [15:0] ap_phi_mux_retval_0_i43_phi_fu_384_p4;
reg   [15:0] retval_0_i43_reg_380;
reg   [3:0] m_reg_391;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state17;
reg    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg;
wire    ap_CS_fsm_state13;
reg   [15:0] div_3_loc_fu_134;
wire   [63:0] zext_ln115_fu_549_p1;
wire   [63:0] zext_ln115_1_fu_564_p1;
wire   [63:0] zext_ln114_fu_579_p1;
wire   [63:0] zext_ln113_1_fu_584_p1;
wire   [0:0] icmp_ln184_fu_759_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln191_fu_799_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln197_fu_829_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln229_fu_1082_p2;
wire   [63:0] zext_ln232_fu_1099_p1;
wire   [63:0] zext_ln165_fu_1352_p1;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln210_fu_1331_p2;
wire   [63:0] zext_ln174_fu_1368_p1;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln174_fu_1362_p2;
reg   [3:0] i_fu_150;
wire   [3:0] grp_fu_416_p2;
reg   [3:0] i_1_fu_154;
wire   [3:0] add_ln191_fu_810_p2;
reg   [3:0] i_2_fu_158;
wire   [3:0] add_ln197_fu_835_p2;
reg   [3:0] idx_fu_162;
reg   [3:0] i_5_fu_166;
wire   [3:0] add_ln204_fu_1104_p2;
reg   [3:0] indvars_iv_fu_170;
wire   [3:0] add_ln204_2_fu_1109_p2;
reg   [3:0] indvars_iv3_fu_174;
wire   [3:0] add_ln204_3_fu_1115_p2;
reg   [3:0] idx107_fu_178;
wire   [3:0] add_ln210_fu_1337_p2;
wire   [15:0] select_ln40_5_fu_1319_p3;
wire   [15:0] select_ln40_1_fu_1070_p3;
wire   [15:0] select_ln40_3_fu_1232_p3;
wire  signed [15:0] select_ln219_fu_967_p3;
wire   [0:0] tmp_fu_441_p3;
wire   [31:0] trunc_ln172_fu_425_p1;
wire   [31:0] select_ln105_fu_449_p3;
wire   [23:0] trunc_ln105_2_fu_489_p1;
wire   [23:0] select_ln105_3_fu_481_p3;
wire   [7:0] trunc_ln105_1_fu_477_p1;
wire   [7:0] select_ln105_2_fu_469_p3;
wire   [15:0] trunc_ln105_fu_465_p1;
wire   [15:0] select_ln105_1_fu_457_p3;
wire   [31:0] xor_ln105_fu_493_p2;
wire   [15:0] tmp_1_fu_517_p4;
wire   [7:0] tmp_2_fu_533_p4;
wire   [7:0] xor_ln70_1_fu_505_p2;
wire   [15:0] xor_ln70_2_fu_511_p2;
wire   [7:0] trunc_ln2_fu_554_p4;
wire   [23:0] xor_ln70_fu_499_p2;
wire   [7:0] trunc_ln3_fu_569_p4;
wire   [23:0] tmp_3_fu_595_p4;
wire   [0:0] icmp_ln115_fu_605_p2;
wire   [0:0] xor_ln107_fu_589_p2;
wire   [0:0] icmp_ln115_1_fu_617_p2;
wire   [0:0] and_ln107_1_fu_623_p2;
wire   [0:0] icmp_ln112_fu_527_p2;
wire   [0:0] xor_ln112_fu_635_p2;
wire   [0:0] and_ln107_3_fu_641_p2;
wire   [0:0] icmp_ln113_fu_543_p2;
wire   [0:0] and_ln107_2_fu_629_p2;
wire   [4:0] zext_ln112_fu_669_p1;
wire   [4:0] zext_ln112_1_fu_679_p1;
wire   [3:0] add_ln112_2_fu_689_p2;
wire   [3:0] add_ln112_3_fu_699_p2;
wire   [4:0] zext_ln113_fu_695_p1;
wire   [4:0] add_ln112_1_fu_683_p2;
wire   [4:0] add_ln112_fu_673_p2;
wire   [4:0] select_ln107_fu_709_p3;
wire   [4:0] select_ln107_1_fu_716_p3;
wire   [4:0] select_ln107_2_fu_727_p3;
wire   [0:0] or_ln107_1_fu_723_p2;
wire   [0:0] or_ln107_2_fu_738_p2;
wire   [5:0] zext_ln107_fu_734_p1;
wire  signed [5:0] sext_ln107_fu_705_p1;
wire   [5:0] temp_fu_743_p3;
wire  signed [31:0] sh_prom_cast_cast_cast_fu_751_p1;
wire   [63:0] shl_ln186_fu_780_p2;
wire  signed [15:0] trunc_ln166_fu_892_p0;
wire  signed [15:0] tmp_4_fu_896_p1;
wire  signed [15:0] icmp_ln67_fu_904_p0;
wire   [14:0] trunc_ln166_fu_892_p1;
wire   [0:0] icmp_ln67_fu_904_p2;
wire   [14:0] sub_ln67_fu_910_p2;
wire   [14:0] select_ln67_fu_916_p3;
wire  signed [15:0] icmp_ln208_fu_928_p0;
wire  signed [15:0] sext_ln121_fu_934_p0;
wire   [0:0] icmp_ln219_fu_956_p2;
wire   [15:0] sub_ln220_fu_961_p2;
wire  signed [30:0] trunc_ln_fu_1003_p1;
wire   [30:0] grp_fu_1378_p3;
wire   [0:0] and_ln55_fu_999_p2;
wire   [15:0] trunc_ln_fu_1003_p4;
wire  signed [15:0] temp_3_fu_1012_p3;
wire  signed [16:0] sext_ln39_fu_1020_p1;
wire   [16:0] sum_fu_1029_p2;
wire   [1:0] tmp_5_fu_1040_p4;
wire   [0:0] icmp_ln40_fu_1034_p2;
wire   [0:0] icmp_ln40_1_fu_1050_p2;
wire   [0:0] or_ln40_fu_1064_p2;
wire   [15:0] select_ln40_fu_1056_p3;
wire   [15:0] add_ln39_fu_1024_p2;
wire   [0:0] icmp_ln55_2_fu_1148_p2;
wire  signed [30:0] trunc_ln61_1_fu_1161_p1;
wire   [30:0] grp_fu_1387_p3;
wire   [0:0] and_ln55_1_fu_1153_p2;
wire   [15:0] trunc_ln61_1_fu_1161_p4;
wire  signed [15:0] temp_4_fu_1170_p3;
wire  signed [16:0] sext_ln39_2_fu_1181_p1;
wire  signed [16:0] sext_ln39_1_fu_1178_p1;
wire   [16:0] sum_1_fu_1190_p2;
wire   [1:0] tmp_6_fu_1202_p4;
wire   [0:0] icmp_ln40_2_fu_1196_p2;
wire   [0:0] icmp_ln40_3_fu_1212_p2;
wire   [0:0] or_ln40_1_fu_1226_p2;
wire   [15:0] select_ln40_2_fu_1218_p3;
wire   [15:0] add_ln39_2_fu_1185_p2;
wire   [0:0] icmp_ln55_3_fu_1241_p2;
wire  signed [30:0] trunc_ln61_2_fu_1251_p1;
wire   [30:0] grp_fu_1395_p3;
wire   [0:0] and_ln55_2_fu_1246_p2;
wire   [15:0] trunc_ln61_2_fu_1251_p4;
wire  signed [15:0] temp_5_fu_1260_p3;
wire  signed [16:0] sext_ln39_3_fu_1268_p1;
wire  signed [16:0] sext_ln59_2_fu_1158_p1;
wire   [16:0] sum_2_fu_1277_p2;
wire   [1:0] tmp_7_fu_1289_p4;
wire   [0:0] icmp_ln40_4_fu_1283_p2;
wire   [0:0] icmp_ln40_5_fu_1299_p2;
wire   [0:0] or_ln40_2_fu_1313_p2;
wire   [15:0] select_ln40_4_fu_1305_p3;
wire   [15:0] add_ln39_4_fu_1272_p2;
wire   [2:0] trunc_ln210_fu_1343_p1;
wire   [2:0] add_ln165_fu_1347_p2;
wire   [14:0] grp_fu_1378_p2;
wire    ap_CS_fsm_state16;
wire  signed [15:0] grp_fu_1387_p1;
wire   [14:0] grp_fu_1387_p2;
wire    ap_CS_fsm_state21;
wire  signed [15:0] grp_fu_1395_p1;
wire   [14:0] grp_fu_1395_p2;
wire   [0:0] icmp_ln221_fu_976_p2;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg = 1'b0;
#0 i_fu_150 = 4'd0;
#0 i_1_fu_154 = 4'd0;
#0 i_2_fu_158 = 4'd0;
#0 idx_fu_162 = 4'd0;
#0 i_5_fu_166 = 4'd0;
#0 indvars_iv_fu_170 = 4'd0;
#0 indvars_iv3_fu_174 = 4'd0;
#0 idx107_fu_178 = 4'd0;
end

Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
ACF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ACF_address0),
    .ce0(ACF_ce0),
    .we0(ACF_we0),
    .d0(ACF_d0),
    .q0(ACF_q0)
);

Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
P_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(P_address0),
    .ce0(P_ce0),
    .we0(P_we0),
    .d0(P_d0),
    .q0(P_q0)
);

Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
K_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(K_address0),
    .ce0(K_ce0),
    .we0(K_we0),
    .d0(K_d0),
    .q0(K_q0)
);

Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0 grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start),
    .ap_done(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_done),
    .ap_idle(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_idle),
    .ap_ready(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready),
    .sext_ln120(temp_6_reg_370),
    .sext_ln126(L_denum_reg_1601),
    .sext_ln121_1(L_denum_reg_1601),
    .div_3_out(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out),
    .div_3_out_ap_vld(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out_ap_vld)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_15ns_31_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln219_fu_967_p3),
    .din1(temp_1_reg_1585),
    .din2(grp_fu_1378_p2),
    .ce(1'b1),
    .dout(grp_fu_1378_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_15ns_31_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(K_q0),
    .din1(grp_fu_1387_p1),
    .din2(grp_fu_1387_p2),
    .ce(1'b1),
    .dout(grp_fu_1387_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_15ns_31_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(P_q0),
    .din1(grp_fu_1395_p1),
    .din2(grp_fu_1395_p2),
    .ce(1'b1),
    .dout(grp_fu_1395_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln134_fu_938_p2 == 1'd0) & (icmp_ln208_fu_928_p2 == 1'd0))) begin
            grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready == 1'b1)) begin
            grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_1_fu_154 <= 4'd1;
    end else if (((icmp_ln191_fu_799_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_1_fu_154 <= add_ln191_fu_810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln191_fu_799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_2_fu_158 <= 4'd0;
    end else if (((icmp_ln197_fu_829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_2_fu_158 <= add_ln197_fu_835_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_5_fu_166 <= 4'd1;
    end else if (((icmp_ln229_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        i_5_fu_166 <= add_ln204_fu_1104_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln172_fu_429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln172_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        i_fu_150 <= 4'd0;
    end else if ((((icmp_ln174_fu_1362_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln184_fu_759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        i_fu_150 <= grp_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln208_fu_928_p2 == 1'd1))) begin
        idx107_fu_178 <= 4'd0;
    end else if (((icmp_ln210_fu_1331_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        idx107_fu_178 <= add_ln210_fu_1337_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        idx_fu_162 <= 4'd0;
    end else if (((icmp_ln229_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        idx_fu_162 <= add_ln204_1_reg_1575;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvars_iv3_fu_174 <= 4'd8;
    end else if (((icmp_ln229_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        indvars_iv3_fu_174 <= add_ln204_3_fu_1115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvars_iv_fu_170 <= 4'd8;
    end else if (((icmp_ln229_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        indvars_iv_fu_170 <= add_ln204_2_fu_1109_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        m_reg_391 <= 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        m_reg_391 <= add_ln232_reg_1673;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln134_fu_938_p2 == 1'd1) & (icmp_ln208_fu_928_p2 == 1'd0))) begin
        retval_0_i43_reg_380 <= 16'd0;
    end else if (((icmp_ln172_reg_1423 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln134_reg_1617 == 1'd0) & (icmp_ln208_reg_1608 == 1'd0) & (icmp_ln204_reg_1571 == 1'd1))) begin
        retval_0_i43_reg_380 <= div_3_loc_fu_134;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((tmp_4_fu_896_p3 == 1'd0)) begin
            temp_6_reg_370 <= P_q0;
        end else if ((tmp_4_fu_896_p3 == 1'd1)) begin
            temp_6_reg_370 <= zext_ln67_fu_924_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        K_addr_1_reg_1668 <= zext_ln229_fu_1088_p1;
        add_ln232_reg_1673 <= add_ln232_fu_1093_p2;
        zext_ln229_reg_1663[3 : 0] <= zext_ln229_fu_1088_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        K_load_reg_1683 <= K_q0;
        P_load_reg_1695 <= P_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        L_denum_reg_1601 <= P_q0;
        icmp_ln134_reg_1617 <= icmp_ln134_fu_938_p2;
        icmp_ln208_reg_1608 <= icmp_ln208_fu_928_p2;
        sext_ln121_reg_1612 <= sext_ln121_fu_934_p1;
        trunc_ln204_reg_1628 <= trunc_ln204_fu_944_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln204_1_reg_1575 <= add_ln204_1_fu_883_p2;
        icmp_ln204_reg_1571 <= icmp_ln204_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln107_4_reg_1458 <= and_ln107_4_fu_647_p2;
        and_ln107_reg_1452 <= and_ln107_fu_611_p2;
        icmp_ln107_reg_1427 <= icmp_ln107_fu_435_p2;
        icmp_ln172_reg_1423 <= icmp_ln172_fu_429_p2;
        or_ln107_reg_1463 <= or_ln107_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        div_3_loc_fu_134 <= grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln55_1_reg_1643 <= icmp_ln55_1_fu_987_p2;
        icmp_ln55_reg_1636 <= icmp_ln55_fu_981_p2;
        sext_ln59_reg_1648 <= sext_ln59_fu_992_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sh_prom_cast_cast_cast_cast_reg_1469[31 : 0] <= sh_prom_cast_cast_cast_cast_fu_755_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        temp_1_reg_1585 <= P_q0;
        zext_ln204_reg_1580[3 : 0] <= zext_ln204_fu_889_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        zext_ln184_reg_1477[3 : 0] <= zext_ln184_fu_765_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        zext_ln191_reg_1497[3 : 0] <= zext_ln191_fu_805_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        zext_ln197_reg_1517[3 : 0] <= zext_ln197_fu_841_p1[3 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ACF_address0 = zext_ln197_fu_841_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        ACF_address0 = zext_ln191_fu_805_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        ACF_address0 = zext_ln184_reg_1477;
    end else begin
        ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6))) begin
        ACF_ce0 = 1'b1;
    end else begin
        ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ACF_we0 = 1'b1;
    end else begin
        ACF_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        K_address0 = K_addr_1_reg_1668;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        K_address0 = zext_ln229_fu_1088_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        K_address0 = zext_ln191_reg_1497;
    end else begin
        K_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        K_ce0 = 1'b1;
    end else begin
        K_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        K_d0 = select_ln40_5_fu_1319_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        K_d0 = ACF_q0;
    end else begin
        K_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22))) begin
        K_we0 = 1'b1;
    end else begin
        K_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        LARc_address0 = zext_ln174_fu_1368_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        LARc_address0 = zext_ln165_fu_1352_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        LARc_address0 = zext_ln204_reg_1580;
    end else begin
        LARc_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14))) begin
        LARc_ce0 = 1'b1;
    end else begin
        LARc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        LARc_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        LARc_d0 = select_ln219_fu_967_p3;
    end else begin
        LARc_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln174_fu_1362_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln210_fu_1331_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln172_reg_1423 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln208_reg_1608 == 1'd0) & (icmp_ln204_reg_1571 == 1'd1)))) begin
        LARc_we0 = 1'b1;
    end else begin
        LARc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        L_ACF_address0 = zext_ln184_fu_765_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        L_ACF_address0 = 64'd0;
    end else begin
        L_ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        L_ACF_ce0 = 1'b1;
    end else begin
        L_ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        P_address0 = zext_ln229_reg_1663;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        P_address0 = zext_ln232_fu_1099_p1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11))) begin
        P_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        P_address0 = zext_ln197_reg_1517;
    end else begin
        P_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        P_ce0 = 1'b1;
    end else begin
        P_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        P_d0 = select_ln40_3_fu_1232_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        P_d0 = select_ln40_1_fu_1070_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        P_d0 = ACF_q0;
    end else begin
        P_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state22))) begin
        P_we0 = 1'b1;
    end else begin
        P_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state14) & ((icmp_ln172_reg_1423 == 1'd1) | ((icmp_ln204_reg_1571 == 1'd0) | ((icmp_ln221_fu_976_p2 == 1'd1) | (icmp_ln208_reg_1608 == 1'd1))))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln172_reg_1423 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln134_reg_1617 == 1'd0) & (icmp_ln208_reg_1608 == 1'd0) & (icmp_ln204_reg_1571 == 1'd1))) begin
        ap_phi_mux_retval_0_i43_phi_fu_384_p4 = div_3_loc_fu_134;
    end else begin
        ap_phi_mux_retval_0_i43_phi_fu_384_p4 = retval_0_i43_reg_380;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln172_reg_1423 == 1'd1) | ((icmp_ln204_reg_1571 == 1'd0) | ((icmp_ln221_fu_976_p2 == 1'd1) | (icmp_ln208_reg_1608 == 1'd1)))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce0 = 1'b1;
    end else begin
        bitoff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce1 = 1'b1;
    end else begin
        bitoff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce2 = 1'b1;
    end else begin
        bitoff_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce3 = 1'b1;
    end else begin
        bitoff_ce3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln172_fu_429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln184_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln191_fu_799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln197_fu_829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln204_fu_877_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln208_fu_928_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln134_fu_938_p2 == 1'd1) & (icmp_ln208_fu_928_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln172_reg_1423 == 1'd1) | ((icmp_ln204_reg_1571 == 1'd0) | ((icmp_ln221_fu_976_p2 == 1'd1) | (icmp_ln208_reg_1608 == 1'd1)))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln229_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln210_fu_1331_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln174_fu_1362_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ACF_d0 = {{shl_ln186_fu_780_p2[31:16]}};

assign add_ln112_1_fu_683_p2 = (zext_ln112_1_fu_679_p1 + 5'd15);

assign add_ln112_2_fu_689_p2 = (bitoff_q1 + 4'd7);

assign add_ln112_3_fu_699_p2 = ($signed(bitoff_q0) + $signed(4'd15));

assign add_ln112_fu_673_p2 = ($signed(zext_ln112_fu_669_p1) + $signed(5'd23));

assign add_ln165_fu_1347_p2 = (trunc_ln210_fu_1343_p1 + trunc_ln204_reg_1628);

assign add_ln191_fu_810_p2 = (i_1_fu_154 + 4'd1);

assign add_ln197_fu_835_p2 = (i_2_fu_158 + 4'd1);

assign add_ln204_1_fu_883_p2 = (idx_fu_162 + 4'd1);

assign add_ln204_2_fu_1109_p2 = ($signed(indvars_iv_fu_170) + $signed(4'd15));

assign add_ln204_3_fu_1115_p2 = ($signed(indvars_iv3_fu_174) + $signed(4'd15));

assign add_ln204_fu_1104_p2 = (i_5_fu_166 + 4'd1);

assign add_ln210_fu_1337_p2 = (idx107_fu_178 + 4'd1);

assign add_ln232_fu_1093_p2 = (m_reg_391 + 4'd1);

assign add_ln39_2_fu_1185_p2 = ($signed(temp_4_fu_1170_p3) + $signed(P_load_reg_1695));

assign add_ln39_4_fu_1272_p2 = ($signed(temp_5_fu_1260_p3) + $signed(K_load_reg_1683));

assign add_ln39_fu_1024_p2 = ($signed(temp_3_fu_1012_p3) + $signed(L_denum_reg_1601));

assign and_ln107_1_fu_623_p2 = (xor_ln107_fu_589_p2 & icmp_ln115_1_fu_617_p2);

assign and_ln107_2_fu_629_p2 = (icmp_ln112_fu_527_p2 & and_ln107_1_fu_623_p2);

assign and_ln107_3_fu_641_p2 = (xor_ln112_fu_635_p2 & xor_ln107_fu_589_p2);

assign and_ln107_4_fu_647_p2 = (icmp_ln113_fu_543_p2 & and_ln107_3_fu_641_p2);

assign and_ln107_fu_611_p2 = (xor_ln107_fu_589_p2 & icmp_ln115_fu_605_p2);

assign and_ln55_1_fu_1153_p2 = (icmp_ln55_reg_1636 & icmp_ln55_2_fu_1148_p2);

assign and_ln55_2_fu_1246_p2 = (icmp_ln55_reg_1636 & icmp_ln55_3_fu_1241_p2);

assign and_ln55_fu_999_p2 = (icmp_ln55_reg_1636 & icmp_ln55_1_reg_1643);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitoff_address0 = zext_ln113_1_fu_584_p1;

assign bitoff_address1 = zext_ln114_fu_579_p1;

assign bitoff_address2 = zext_ln115_1_fu_564_p1;

assign bitoff_address3 = zext_ln115_fu_549_p1;

assign grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start = grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg;

assign grp_fu_1378_p2 = 31'd16384;

assign grp_fu_1387_p1 = sext_ln59_reg_1648;

assign grp_fu_1387_p2 = 31'd16384;

assign grp_fu_1395_p1 = sext_ln59_reg_1648;

assign grp_fu_1395_p2 = 31'd16384;

assign grp_fu_416_p2 = (i_fu_150 + 4'd1);

assign icmp_ln107_fu_435_p2 = (($signed(L_ACF_q0) < $signed(64'd18446744072635809793)) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_527_p2 = ((tmp_1_fu_517_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_543_p2 = ((tmp_2_fu_533_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_1_fu_617_p2 = ((trunc_ln2_fu_554_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_605_p2 = ((tmp_3_fu_595_p4 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_938_p2 = ((temp_6_reg_370 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_429_p2 = ((L_ACF_q0 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_1362_p2 = ((i_fu_150 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_759_p2 = ((i_fu_150 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_799_p2 = ((i_1_fu_154 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_829_p2 = ((i_2_fu_158 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_877_p2 = ((i_5_fu_166 < 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_928_p0 = P_q0;

assign icmp_ln208_fu_928_p2 = (($signed(icmp_ln208_fu_928_p0) < $signed(temp_6_reg_370)) ? 1'b1 : 1'b0);

assign icmp_ln210_fu_1331_p2 = ((idx107_fu_178 == indvars_iv3_fu_174) ? 1'b1 : 1'b0);

assign icmp_ln219_fu_956_p2 = (($signed(temp_1_reg_1585) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_976_p2 = ((i_5_fu_166 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln229_fu_1082_p2 = ((m_reg_391 == indvars_iv_fu_170) ? 1'b1 : 1'b0);

assign icmp_ln40_1_fu_1050_p2 = ((tmp_5_fu_1040_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_2_fu_1196_p2 = (($signed(sum_1_fu_1190_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln40_3_fu_1212_p2 = ((tmp_6_fu_1202_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_4_fu_1283_p2 = (($signed(sum_2_fu_1277_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln40_5_fu_1299_p2 = ((tmp_7_fu_1289_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_1034_p2 = (($signed(sum_fu_1029_p2) < $signed(17'd98304)) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_987_p2 = ((temp_1_reg_1585 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_1148_p2 = ((K_load_reg_1683 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_1241_p2 = ((P_load_reg_1695 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_981_p2 = ((select_ln219_fu_967_p3 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_904_p0 = P_q0;

assign icmp_ln67_fu_904_p2 = ((icmp_ln67_fu_904_p0 == 16'd32768) ? 1'b1 : 1'b0);

assign or_ln107_1_fu_723_p2 = (icmp_ln107_reg_1427 | and_ln107_reg_1452);

assign or_ln107_2_fu_738_p2 = (or_ln107_reg_1463 | or_ln107_1_fu_723_p2);

assign or_ln107_fu_653_p2 = (and_ln107_4_fu_647_p2 | and_ln107_2_fu_629_p2);

assign or_ln40_1_fu_1226_p2 = (icmp_ln40_3_fu_1212_p2 | icmp_ln40_2_fu_1196_p2);

assign or_ln40_2_fu_1313_p2 = (icmp_ln40_5_fu_1299_p2 | icmp_ln40_4_fu_1283_p2);

assign or_ln40_fu_1064_p2 = (icmp_ln40_fu_1034_p2 | icmp_ln40_1_fu_1050_p2);

assign select_ln105_1_fu_457_p3 = ((tmp_fu_441_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln105_2_fu_469_p3 = ((tmp_fu_441_p3[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln105_3_fu_481_p3 = ((tmp_fu_441_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln105_fu_449_p3 = ((tmp_fu_441_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln107_1_fu_716_p3 = ((and_ln107_reg_1452[0:0] == 1'b1) ? add_ln112_fu_673_p2 : 5'd0);

assign select_ln107_2_fu_727_p3 = ((or_ln107_reg_1463[0:0] == 1'b1) ? select_ln107_fu_709_p3 : select_ln107_1_fu_716_p3);

assign select_ln107_fu_709_p3 = ((and_ln107_4_reg_1458[0:0] == 1'b1) ? zext_ln113_fu_695_p1 : add_ln112_1_fu_683_p2);

assign select_ln219_fu_967_p3 = ((icmp_ln219_fu_956_p2[0:0] == 1'b1) ? sub_ln220_fu_961_p2 : ap_phi_mux_retval_0_i43_phi_fu_384_p4);

assign select_ln40_1_fu_1070_p3 = ((or_ln40_fu_1064_p2[0:0] == 1'b1) ? select_ln40_fu_1056_p3 : add_ln39_fu_1024_p2);

assign select_ln40_2_fu_1218_p3 = ((icmp_ln40_2_fu_1196_p2[0:0] == 1'b1) ? 16'd32768 : 16'd32767);

assign select_ln40_3_fu_1232_p3 = ((or_ln40_1_fu_1226_p2[0:0] == 1'b1) ? select_ln40_2_fu_1218_p3 : add_ln39_2_fu_1185_p2);

assign select_ln40_4_fu_1305_p3 = ((icmp_ln40_4_fu_1283_p2[0:0] == 1'b1) ? 16'd32768 : 16'd32767);

assign select_ln40_5_fu_1319_p3 = ((or_ln40_2_fu_1313_p2[0:0] == 1'b1) ? select_ln40_4_fu_1305_p3 : add_ln39_4_fu_1272_p2);

assign select_ln40_fu_1056_p3 = ((icmp_ln40_fu_1034_p2[0:0] == 1'b1) ? 16'd32768 : 16'd32767);

assign select_ln67_fu_916_p3 = ((icmp_ln67_fu_904_p2[0:0] == 1'b1) ? 15'd32767 : sub_ln67_fu_910_p2);

assign sext_ln107_fu_705_p1 = $signed(add_ln112_3_fu_699_p2);

assign sext_ln121_fu_934_p0 = P_q0;

assign sext_ln121_fu_934_p1 = sext_ln121_fu_934_p0;

assign sext_ln39_1_fu_1178_p1 = P_load_reg_1695;

assign sext_ln39_2_fu_1181_p1 = temp_4_fu_1170_p3;

assign sext_ln39_3_fu_1268_p1 = temp_5_fu_1260_p3;

assign sext_ln39_fu_1020_p1 = temp_3_fu_1012_p3;

assign sext_ln59_2_fu_1158_p1 = K_load_reg_1683;

assign sext_ln59_fu_992_p1 = select_ln219_fu_967_p3;

assign sh_prom_cast_cast_cast_cast_fu_755_p1 = $unsigned(sh_prom_cast_cast_cast_fu_751_p1);

assign sh_prom_cast_cast_cast_fu_751_p1 = $signed(temp_fu_743_p3);

assign shl_ln186_fu_780_p2 = L_ACF_q0 << sh_prom_cast_cast_cast_cast_reg_1469;

assign sub_ln220_fu_961_p2 = (16'd0 - ap_phi_mux_retval_0_i43_phi_fu_384_p4);

assign sub_ln67_fu_910_p2 = (15'd0 - trunc_ln166_fu_892_p1);

assign sum_1_fu_1190_p2 = ($signed(sext_ln39_2_fu_1181_p1) + $signed(sext_ln39_1_fu_1178_p1));

assign sum_2_fu_1277_p2 = ($signed(sext_ln39_3_fu_1268_p1) + $signed(sext_ln59_2_fu_1158_p1));

assign sum_fu_1029_p2 = ($signed(sext_ln39_fu_1020_p1) + $signed(sext_ln121_reg_1612));

assign temp_3_fu_1012_p3 = ((and_ln55_fu_999_p2[0:0] == 1'b1) ? 16'd32767 : trunc_ln_fu_1003_p4);

assign temp_4_fu_1170_p3 = ((and_ln55_1_fu_1153_p2[0:0] == 1'b1) ? 16'd32767 : trunc_ln61_1_fu_1161_p4);

assign temp_5_fu_1260_p3 = ((and_ln55_2_fu_1246_p2[0:0] == 1'b1) ? 16'd32767 : trunc_ln61_2_fu_1251_p4);

assign temp_fu_743_p3 = ((or_ln107_2_fu_738_p2[0:0] == 1'b1) ? zext_ln107_fu_734_p1 : sext_ln107_fu_705_p1);

assign tmp_1_fu_517_p4 = {{xor_ln105_fu_493_p2[31:16]}};

assign tmp_2_fu_533_p4 = {{xor_ln105_fu_493_p2[31:24]}};

assign tmp_3_fu_595_p4 = {{xor_ln105_fu_493_p2[31:8]}};

assign tmp_4_fu_896_p1 = P_q0;

assign tmp_4_fu_896_p3 = tmp_4_fu_896_p1[32'd15];

assign tmp_5_fu_1040_p4 = {{sum_fu_1029_p2[16:15]}};

assign tmp_6_fu_1202_p4 = {{sum_1_fu_1190_p2[16:15]}};

assign tmp_7_fu_1289_p4 = {{sum_2_fu_1277_p2[16:15]}};

assign tmp_fu_441_p3 = L_ACF_q0[32'd63];

assign trunc_ln105_1_fu_477_p1 = L_ACF_q0[7:0];

assign trunc_ln105_2_fu_489_p1 = L_ACF_q0[23:0];

assign trunc_ln105_fu_465_p1 = L_ACF_q0[15:0];

assign trunc_ln166_fu_892_p0 = P_q0;

assign trunc_ln166_fu_892_p1 = trunc_ln166_fu_892_p0[14:0];

assign trunc_ln172_fu_425_p1 = L_ACF_q0[31:0];

assign trunc_ln204_fu_944_p1 = idx_fu_162[2:0];

assign trunc_ln210_fu_1343_p1 = idx107_fu_178[2:0];

assign trunc_ln2_fu_554_p4 = {{xor_ln70_2_fu_511_p2[15:8]}};

assign trunc_ln3_fu_569_p4 = {{xor_ln70_fu_499_p2[23:16]}};

assign trunc_ln61_1_fu_1161_p1 = grp_fu_1387_p3;

assign trunc_ln61_1_fu_1161_p4 = {{trunc_ln61_1_fu_1161_p1[30:15]}};

assign trunc_ln61_2_fu_1251_p1 = grp_fu_1395_p3;

assign trunc_ln61_2_fu_1251_p4 = {{trunc_ln61_2_fu_1251_p1[30:15]}};

assign trunc_ln_fu_1003_p1 = grp_fu_1378_p3;

assign trunc_ln_fu_1003_p4 = {{trunc_ln_fu_1003_p1[30:15]}};

assign xor_ln105_fu_493_p2 = (trunc_ln172_fu_425_p1 ^ select_ln105_fu_449_p3);

assign xor_ln107_fu_589_p2 = (icmp_ln107_fu_435_p2 ^ 1'd1);

assign xor_ln112_fu_635_p2 = (icmp_ln112_fu_527_p2 ^ 1'd1);

assign xor_ln70_1_fu_505_p2 = (trunc_ln105_1_fu_477_p1 ^ select_ln105_2_fu_469_p3);

assign xor_ln70_2_fu_511_p2 = (trunc_ln105_fu_465_p1 ^ select_ln105_1_fu_457_p3);

assign xor_ln70_fu_499_p2 = (trunc_ln105_2_fu_489_p1 ^ select_ln105_3_fu_481_p3);

assign zext_ln107_fu_734_p1 = select_ln107_2_fu_727_p3;

assign zext_ln112_1_fu_679_p1 = bitoff_q2;

assign zext_ln112_fu_669_p1 = bitoff_q3;

assign zext_ln113_1_fu_584_p1 = tmp_2_fu_533_p4;

assign zext_ln113_fu_695_p1 = add_ln112_2_fu_689_p2;

assign zext_ln114_fu_579_p1 = trunc_ln3_fu_569_p4;

assign zext_ln115_1_fu_564_p1 = trunc_ln2_fu_554_p4;

assign zext_ln115_fu_549_p1 = xor_ln70_1_fu_505_p2;

assign zext_ln165_fu_1352_p1 = add_ln165_fu_1347_p2;

assign zext_ln174_fu_1368_p1 = i_fu_150;

assign zext_ln184_fu_765_p1 = i_fu_150;

assign zext_ln191_fu_805_p1 = i_1_fu_154;

assign zext_ln197_fu_841_p1 = i_2_fu_158;

assign zext_ln204_fu_889_p1 = idx_fu_162;

assign zext_ln229_fu_1088_p1 = m_reg_391;

assign zext_ln232_fu_1099_p1 = add_ln232_fu_1093_p2;

assign zext_ln67_fu_924_p1 = select_ln67_fu_916_p3;

always @ (posedge ap_clk) begin
    sh_prom_cast_cast_cast_cast_reg_1469[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln184_reg_1477[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln191_reg_1497[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln197_reg_1517[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln204_reg_1580[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln229_reg_1663[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //Gsm_LPC_Analysis_Reflection_coefficients
